// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Mon Mar 22 08:51:21 2021
// Host        : CB461-EE11590 running 64-bit Ubuntu 20.04.2 LTS
// Command     : write_verilog ~/grammatech/gmt/benchmarks/ethernet_mac/original_design/eth_top_vivado_netlist.v
// Design      : eth_top
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7a200tffg1156-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ECO_CHECKSUM = "7c2b14a8" *) (* RX_FIFO_CNT_WIDTH = "5" *) (* RX_FIFO_DATA_WIDTH = "32" *) 
(* RX_FIFO_DEPTH = "16" *) (* TX_FIFO_CNT_WIDTH = "5" *) (* TX_FIFO_DATA_WIDTH = "32" *) 
(* TX_FIFO_DEPTH = "16" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module eth_top
   (wb_clk_i,
    wb_rst_i,
    wb_dat_i,
    wb_dat_o,
    wb_adr_i,
    wb_sel_i,
    wb_we_i,
    wb_cyc_i,
    wb_stb_i,
    wb_ack_o,
    wb_err_o,
    m_wb_adr_o,
    m_wb_sel_o,
    m_wb_we_o,
    m_wb_dat_o,
    m_wb_dat_i,
    m_wb_cyc_o,
    m_wb_stb_o,
    m_wb_ack_i,
    m_wb_err_i,
    mtx_clk_pad_i,
    mtxd_pad_o,
    mtxen_pad_o,
    mtxerr_pad_o,
    mrx_clk_pad_i,
    mrxd_pad_i,
    mrxdv_pad_i,
    mrxerr_pad_i,
    mcoll_pad_i,
    mcrs_pad_i,
    mdc_pad_o,
    md_pad_i,
    md_pad_o,
    md_padoe_o,
    int_o);
  input wb_clk_i;
  input wb_rst_i;
  input [31:0]wb_dat_i;
  output [31:0]wb_dat_o;
  input [11:2]wb_adr_i;
  input [3:0]wb_sel_i;
  input wb_we_i;
  input wb_cyc_i;
  input wb_stb_i;
  output wb_ack_o;
  output wb_err_o;
  output [31:0]m_wb_adr_o;
  output [3:0]m_wb_sel_o;
  output m_wb_we_o;
  output [31:0]m_wb_dat_o;
  input [31:0]m_wb_dat_i;
  output m_wb_cyc_o;
  output m_wb_stb_o;
  input m_wb_ack_i;
  input m_wb_err_i;
  input mtx_clk_pad_i;
  output [3:0]mtxd_pad_o;
  output mtxen_pad_o;
  output mtxerr_pad_o;
  input mrx_clk_pad_i;
  input [3:0]mrxd_pad_i;
  input mrxdv_pad_i;
  input mrxerr_pad_i;
  input mcoll_pad_i;
  input mcrs_pad_i;
  output mdc_pad_o;
  input md_pad_i;
  output md_pad_o;
  output md_padoe_o;
  output int_o;

  wire \<const0> ;
  wire \<const1> ;
  wire AddressMiss;
  wire AddressMiss_i_1_n_0;
  wire AddressMiss_i_2_n_0;
  wire AddressOK_i_10_n_0;
  wire AddressOK_i_11_n_0;
  wire AddressOK_i_12_n_0;
  wire AddressOK_i_13_n_0;
  wire AddressOK_i_14_n_0;
  wire AddressOK_i_15_n_0;
  wire AddressOK_i_16_n_0;
  wire AddressOK_i_17_n_0;
  wire AddressOK_i_18_n_0;
  wire AddressOK_i_19_n_0;
  wire AddressOK_i_1_n_0;
  wire AddressOK_i_20_n_0;
  wire AddressOK_i_21_n_0;
  wire AddressOK_i_22_n_0;
  wire AddressOK_i_23_n_0;
  wire AddressOK_i_24_n_0;
  wire AddressOK_i_25_n_0;
  wire AddressOK_i_26_n_0;
  wire AddressOK_i_27_n_0;
  wire AddressOK_i_28_n_0;
  wire AddressOK_i_29_n_0;
  wire AddressOK_i_2_n_0;
  wire AddressOK_i_30_n_0;
  wire AddressOK_i_31_n_0;
  wire AddressOK_i_32_n_0;
  wire AddressOK_i_3_n_0;
  wire AddressOK_i_4_n_0;
  wire AddressOK_i_5_n_0;
  wire AddressOK_i_6_n_0;
  wire AddressOK_i_7_n_0;
  wire AddressOK_i_8_n_0;
  wire AddressOK_i_9_n_0;
  wire \AssembledTimerValue[15]_i_3_n_0 ;
  wire \AssembledTimerValue[7]_i_2_n_0 ;
  wire \AssembledTimerValue[7]_i_3_n_0 ;
  wire BDAck;
  wire BDRead_i_2_n_0;
  wire [31:0]BD_WB_DAT_O;
  wire \BitCounter[0]_i_1_n_0 ;
  wire \BitCounter[0]_i_2_n_0 ;
  wire \BitCounter[0]_i_3_n_0 ;
  wire \BitCounter[1]_i_1_n_0 ;
  wire \BitCounter[2]_i_1_n_0 ;
  wire \BitCounter[3]_i_1_n_0 ;
  wire \BitCounter[4]_i_1_n_0 ;
  wire \BitCounter[5]_i_1_n_0 ;
  wire \BitCounter[5]_i_2_n_0 ;
  wire \BitCounter[5]_i_3_n_0 ;
  wire \BitCounter[6]_i_1_n_0 ;
  wire \BitCounter[6]_i_2_n_0 ;
  wire BlockReadTxDataFromMemory_i_1_n_0;
  wire BlockReadTxDataFromMemory_i_2_n_0;
  wire BlockReadTxDataFromMemory_i_3_n_0;
  wire BlockTxDone_i_1_n_0;
  wire BlockingIncrementTxPointer_i_1_n_0;
  wire BlockingTxBDRead_i_1_n_0;
  wire BlockingTxStatusWrite_i_1_n_0;
  wire Broadcast_i_1_n_0;
  wire Broadcast_i_4_n_0;
  wire Busy_IRQ_rck_i_1_n_0;
  wire ByteCntMaxFrame0_carry__0_i_1_n_0;
  wire ByteCntMaxFrame0_carry__0_i_2_n_0;
  wire ByteCntMaxFrame0_carry_i_1_n_0;
  wire ByteCntMaxFrame0_carry_i_2_n_0;
  wire ByteCntMaxFrame0_carry_i_3_n_0;
  wire ByteCntMaxFrame0_carry_i_4_n_0;
  wire \ByteCnt[0]_i_1__0_n_0 ;
  wire \ByteCnt[10]_i_1_n_0 ;
  wire \ByteCnt[11]_i_1_n_0 ;
  wire \ByteCnt[12]_i_1_n_0 ;
  wire \ByteCnt[13]_i_1_n_0 ;
  wire \ByteCnt[14]_i_1_n_0 ;
  wire \ByteCnt[15]_i_10_n_0 ;
  wire \ByteCnt[15]_i_11_n_0 ;
  wire \ByteCnt[15]_i_1__0_n_0 ;
  wire \ByteCnt[15]_i_1_n_0 ;
  wire \ByteCnt[15]_i_2_n_0 ;
  wire \ByteCnt[15]_i_3__0_n_0 ;
  wire \ByteCnt[15]_i_3_n_0 ;
  wire \ByteCnt[15]_i_4_n_0 ;
  wire \ByteCnt[15]_i_5_n_0 ;
  wire \ByteCnt[15]_i_6_n_0 ;
  wire \ByteCnt[15]_i_7__0_n_0 ;
  wire \ByteCnt[15]_i_7_n_0 ;
  wire \ByteCnt[15]_i_8__0_n_0 ;
  wire \ByteCnt[15]_i_8_n_0 ;
  wire \ByteCnt[15]_i_9__0_n_0 ;
  wire \ByteCnt[15]_i_9_n_0 ;
  wire \ByteCnt[1]_i_1__1_n_0 ;
  wire \ByteCnt[2]_i_1__0_n_0 ;
  wire \ByteCnt[2]_i_1__2_n_0 ;
  wire \ByteCnt[3]_i_1__1_n_0 ;
  wire \ByteCnt[4]_i_1__1_n_0 ;
  wire \ByteCnt[4]_i_1_n_0 ;
  wire \ByteCnt[4]_i_2_n_0 ;
  wire \ByteCnt[5]_i_1__0_n_0 ;
  wire \ByteCnt[5]_i_1_n_0 ;
  wire \ByteCnt[5]_i_3_n_0 ;
  wire \ByteCnt[5]_i_4_n_0 ;
  wire \ByteCnt[5]_i_5_n_0 ;
  wire \ByteCnt[6]_i_1_n_0 ;
  wire \ByteCnt[7]_i_1_n_0 ;
  wire \ByteCnt[8]_i_1_n_0 ;
  wire \ByteCnt[9]_i_1_n_0 ;
  wire CarrierSenseLost;
  wire CarrierSenseLost_i_1_n_0;
  wire CarrierSenseLost_i_3_n_0;
  wire CarrierSense_Tx1;
  wire CarrierSense_Tx2;
  wire ColWindow_i_1_n_0;
  wire ColWindow_i_2_n_0;
  wire ColWindow_i_3_n_0;
  wire ColWindow_i_4_n_0;
  wire Collision_Tx1;
  wire Collision_Tx2_i_1_n_0;
  wire Collision_Tx2_reg_n_0;
  wire \ControlData[0]_i_3_n_0 ;
  wire \ControlData[0]_i_4_n_0 ;
  wire \ControlData[0]_i_5_n_0 ;
  wire \ControlData[0]_i_6_n_0 ;
  wire \ControlData[0]_i_7_n_0 ;
  wire \ControlData[1]_i_1_n_0 ;
  wire \ControlData[1]_i_2_n_0 ;
  wire \ControlData[1]_i_3_n_0 ;
  wire \ControlData[1]_i_4_n_0 ;
  wire \ControlData[1]_i_5_n_0 ;
  wire \ControlData[2]_i_1_n_0 ;
  wire \ControlData[2]_i_2_n_0 ;
  wire \ControlData[2]_i_3_n_0 ;
  wire \ControlData[2]_i_4_n_0 ;
  wire \ControlData[2]_i_5_n_0 ;
  wire \ControlData[3]_i_2_n_0 ;
  wire \ControlData[3]_i_3_n_0 ;
  wire \ControlData[3]_i_4_n_0 ;
  wire \ControlData[3]_i_5_n_0 ;
  wire \ControlData[4]_i_1_n_0 ;
  wire \ControlData[4]_i_2_n_0 ;
  wire \ControlData[4]_i_3_n_0 ;
  wire \ControlData[4]_i_4_n_0 ;
  wire \ControlData[4]_i_5_n_0 ;
  wire \ControlData[5]_i_1_n_0 ;
  wire \ControlData[5]_i_2_n_0 ;
  wire \ControlData[5]_i_3_n_0 ;
  wire \ControlData[5]_i_4_n_0 ;
  wire \ControlData[5]_i_5_n_0 ;
  wire \ControlData[6]_i_1_n_0 ;
  wire \ControlData[6]_i_2_n_0 ;
  wire \ControlData[6]_i_3_n_0 ;
  wire \ControlData[6]_i_4_n_0 ;
  wire \ControlData[6]_i_5_n_0 ;
  wire \ControlData[7]_i_1_n_0 ;
  wire \ControlData[7]_i_2_n_0 ;
  wire \ControlData[7]_i_3_n_0 ;
  wire \ControlData[7]_i_4_n_0 ;
  wire \ControlData[7]_i_5_n_0 ;
  wire \ControlData_reg[0]_i_2_n_0 ;
  wire ControlFrmAddressOK;
  wire \Counter[1]_i_2_n_0 ;
  wire \Counter[1]_i_3_n_0 ;
  wire \Counter[2]_i_2_n_0 ;
  wire \Counter[2]_i_3_n_0 ;
  wire \Counter[2]_i_4_n_0 ;
  wire \Counter[2]_i_5_n_0 ;
  wire \Counter[3]_i_2_n_0 ;
  wire \Counter[3]_i_3_n_0 ;
  wire \Counter[4]_i_2_n_0 ;
  wire \Counter[4]_i_3_n_0 ;
  wire \Counter[4]_i_4_n_0 ;
  wire \Counter[6]_i_2_n_0 ;
  wire CrcEnOut;
  wire \CrcHash[5]_i_2_n_0 ;
  wire \CrcHash[5]_i_3_n_0 ;
  wire \CrcHash[5]_i_4_n_0 ;
  wire \CrcHash[5]_i_5_n_0 ;
  wire \Crc[0]_i_1__0_n_0 ;
  wire \Crc[10]_i_1__0_n_0 ;
  wire \Crc[10]_i_2_n_0 ;
  wire \Crc[11]_i_1_n_0 ;
  wire \Crc[12]_i_1__0_n_0 ;
  wire \Crc[12]_i_2_n_0 ;
  wire \Crc[13]_i_1__0_n_0 ;
  wire \Crc[13]_i_2_n_0 ;
  wire \Crc[14]_i_1_n_0 ;
  wire \Crc[15]_i_1__0_n_0 ;
  wire \Crc[16]_i_1__0_n_0 ;
  wire \Crc[17]_i_1__0_n_0 ;
  wire \Crc[18]_i_1__0_n_0 ;
  wire \Crc[19]_i_1__0_n_0 ;
  wire \Crc[1]_i_1__0_n_0 ;
  wire \Crc[20]_i_1__0_n_0 ;
  wire \Crc[21]_i_1__0_n_0 ;
  wire \Crc[22]_i_1__0_n_0 ;
  wire \Crc[22]_i_2_n_0 ;
  wire \Crc[23]_i_1__0_n_0 ;
  wire \Crc[23]_i_2__0_n_0 ;
  wire \Crc[24]_i_1__0_n_0 ;
  wire \Crc[24]_i_2__0_n_0 ;
  wire \Crc[24]_i_2_n_0 ;
  wire \Crc[25]_i_1_n_0 ;
  wire \Crc[25]_i_2_n_0 ;
  wire \Crc[26]_i_1_n_0 ;
  wire \Crc[26]_i_2__0_n_0 ;
  wire \Crc[27]_i_1__0_n_0 ;
  wire \Crc[27]_i_2__0_n_0 ;
  wire \Crc[27]_i_2_n_0 ;
  wire \Crc[28]_i_1__0_n_0 ;
  wire \Crc[28]_i_2_n_0 ;
  wire \Crc[28]_i_3_n_0 ;
  wire \Crc[29]_i_1__0_n_0 ;
  wire \Crc[29]_i_2_n_0 ;
  wire \Crc[29]_i_3_n_0 ;
  wire \Crc[29]_i_4_n_0 ;
  wire \Crc[2]_i_1__0_n_0 ;
  wire \Crc[30]_i_1__0_n_0 ;
  wire \Crc[31]_i_1__0_n_0 ;
  wire \Crc[3]_i_1__0_n_0 ;
  wire \Crc[4]_i_1__0_n_0 ;
  wire \Crc[5]_i_1_n_0 ;
  wire \Crc[6]_i_1__0_n_0 ;
  wire \Crc[7]_i_1__0_n_0 ;
  wire \Crc[8]_i_1_n_0 ;
  wire \Crc[9]_i_1__0_n_0 ;
  wire CtrlMux_i_1_n_0;
  wire \DataOut[0]_i_1__2_n_0 ;
  wire \DataOut[0]_i_1__3_n_0 ;
  wire \DataOut[0]_i_1__4_n_0 ;
  wire \DataOut[0]_i_2_n_0 ;
  wire \DataOut[4]_i_2_n_0 ;
  wire \DataOut[6]_i_2_n_0 ;
  wire \DataOut[7]_i_10_n_0 ;
  wire \DataOut[7]_i_2__1_n_0 ;
  wire \DataOut[7]_i_2__2_n_0 ;
  wire \DataOut[7]_i_2__5_n_0 ;
  wire \DataOut[7]_i_2_n_0 ;
  wire \DataOut[7]_i_3__0_n_0 ;
  wire \DataOut[7]_i_3__1_n_0 ;
  wire \DataOut[7]_i_3_n_0 ;
  wire \DataOut[7]_i_4__0_n_0 ;
  wire \DataOut[7]_i_4_n_0 ;
  wire \DataOut[7]_i_5_n_0 ;
  wire \DataOut[7]_i_6_n_0 ;
  wire \DataOut[7]_i_7_n_0 ;
  wire \DataOut[7]_i_8_n_0 ;
  wire \DataOut[7]_i_9_n_0 ;
  wire DeferLatched;
  wire DeferLatched_i_1_n_0;
  wire DetectionWindow_i_1_n_0;
  wire \DlyCrcCnt[0]_i_1_n_0 ;
  wire \DlyCrcCnt[0]_i_2_n_0 ;
  wire \DlyCrcCnt[1]_i_1__0_n_0 ;
  wire \DlyCrcCnt[1]_i_1_n_0 ;
  wire \DlyCrcCnt[1]_i_2_n_0 ;
  wire \DlyCrcCnt[2]_i_1_n_0 ;
  wire \DlyCrcCnt[2]_i_2__0_n_0 ;
  wire \DlyCrcCnt[2]_i_2_n_0 ;
  wire \DlyCrcCnt[2]_i_3_n_0 ;
  wire \DlyCrcCnt[3]_i_1_n_0 ;
  wire \DlyCrcCnt[3]_i_2_n_0 ;
  wire DribbleNibble;
  wire DribbleNibble_i_1_n_0;
  wire Flop_i_1_n_0;
  wire \IFGCounter[4]_i_1_n_0 ;
  wire InProgress_i_1_n_0;
  wire InProgress_i_3_n_0;
  wire IncrTxPointer_i_1_n_0;
  wire InvalidSymbol;
  wire InvalidSymbol_i_1_n_0;
  wire LastByteIn_i_1_n_0;
  wire LastByteIn_i_2_n_0;
  wire LastWord_i_1_n_0;
  wire LastWord_i_2_n_0;
  wire LastWord_i_3_n_0;
  wire LatchByte0_d_i_3_n_0;
  wire LatchByte1_d_i_2_n_0;
  wire LatchedCrcError;
  wire LatchedCrcError_i_1_n_0;
  wire LatchedCrcError_i_3_n_0;
  wire LatchedCrcError_i_4_n_0;
  wire LatchedCrcError_i_5_n_0;
  wire LatchedCrcError_i_6_n_0;
  wire LatchedCrcError_i_7_n_0;
  wire LatchedCrcError_i_8_n_0;
  wire LatchedCrcError_i_9_n_0;
  wire LatchedMRxErr;
  wire \LatchedRxLength[4]_i_2_n_0 ;
  wire \LatchedRxLength_reg[12]_i_1_n_0 ;
  wire \LatchedRxLength_reg[12]_i_1_n_1 ;
  wire \LatchedRxLength_reg[12]_i_1_n_2 ;
  wire \LatchedRxLength_reg[12]_i_1_n_3 ;
  wire \LatchedRxLength_reg[15]_i_1_n_2 ;
  wire \LatchedRxLength_reg[15]_i_1_n_3 ;
  wire \LatchedRxLength_reg[4]_i_1_n_0 ;
  wire \LatchedRxLength_reg[4]_i_1_n_1 ;
  wire \LatchedRxLength_reg[4]_i_1_n_2 ;
  wire \LatchedRxLength_reg[4]_i_1_n_3 ;
  wire \LatchedRxLength_reg[8]_i_1_n_0 ;
  wire \LatchedRxLength_reg[8]_i_1_n_1 ;
  wire \LatchedRxLength_reg[8]_i_1_n_2 ;
  wire \LatchedRxLength_reg[8]_i_1_n_3 ;
  wire LatchedRxStartFrm_i_1_n_0;
  wire \LatchedTimerValue[0]_i_1_n_0 ;
  wire \LatchedTimerValue[10]_i_1_n_0 ;
  wire \LatchedTimerValue[11]_i_1_n_0 ;
  wire \LatchedTimerValue[12]_i_1_n_0 ;
  wire \LatchedTimerValue[13]_i_1_n_0 ;
  wire \LatchedTimerValue[14]_i_1_n_0 ;
  wire \LatchedTimerValue[15]_i_1_n_0 ;
  wire \LatchedTimerValue[15]_i_2_n_0 ;
  wire \LatchedTimerValue[15]_i_3_n_0 ;
  wire \LatchedTimerValue[1]_i_1_n_0 ;
  wire \LatchedTimerValue[2]_i_1_n_0 ;
  wire \LatchedTimerValue[3]_i_1_n_0 ;
  wire \LatchedTimerValue[4]_i_1_n_0 ;
  wire \LatchedTimerValue[5]_i_1_n_0 ;
  wire \LatchedTimerValue[6]_i_1_n_0 ;
  wire \LatchedTimerValue[7]_i_1_n_0 ;
  wire \LatchedTimerValue[8]_i_1_n_0 ;
  wire \LatchedTimerValue[9]_i_1_n_0 ;
  wire LateCollLatched;
  wire LateCollision;
  wire LinkFail;
  wire LinkFail_i_1_n_0;
  wire LinkFail_i_2_n_0;
  wire LoadRxStatus;
  wire MRxDV_Lb;
  wire [3:0]MRxD_Lb;
  wire \MTxD[0]_i_1_n_0 ;
  wire \MTxD[0]_i_2_n_0 ;
  wire \MTxD[1]_i_1_n_0 ;
  wire \MTxD[2]_i_1_n_0 ;
  wire \MTxD[2]_i_2_n_0 ;
  wire \MTxD[2]_i_3_n_0 ;
  wire \MTxD[2]_i_4_n_0 ;
  wire \MTxD[3]_i_1_n_0 ;
  wire \MTxD[3]_i_2_n_0 ;
  wire \MTxD[3]_i_3_n_0 ;
  wire \MTxD[3]_i_4_n_0 ;
  wire MasterWbRX_i_1_n_0;
  wire MasterWbTX_i_1_n_0;
  wire MaxCollisionOccured;
  wire MaxFrame0_carry__0_i_1_n_0;
  wire MaxFrame0_carry__0_i_2_n_0;
  wire MaxFrame0_carry_i_1_n_0;
  wire MaxFrame0_carry_i_2_n_0;
  wire MaxFrame0_carry_i_3_n_0;
  wire MaxFrame0_carry_i_4_n_0;
  wire Mdc_i_1_n_0;
  wire MdoEn_2d_i_2_n_0;
  wire Mdo_2d_i_2_n_0;
  wire MulticastOK_i_18_n_0;
  wire MulticastOK_i_19_n_0;
  wire MulticastOK_i_1_n_0;
  wire MulticastOK_i_20_n_0;
  wire MulticastOK_i_21_n_0;
  wire MulticastOK_i_22_n_0;
  wire MulticastOK_i_23_n_0;
  wire MulticastOK_i_24_n_0;
  wire MulticastOK_i_25_n_0;
  wire MulticastOK_i_26_n_0;
  wire MulticastOK_i_27_n_0;
  wire MulticastOK_i_28_n_0;
  wire MulticastOK_i_29_n_0;
  wire MulticastOK_i_30_n_0;
  wire MulticastOK_i_31_n_0;
  wire MulticastOK_i_32_n_0;
  wire MulticastOK_i_33_n_0;
  wire MulticastOK_i_34_n_0;
  wire MulticastOK_i_35_n_0;
  wire MulticastOK_i_36_n_0;
  wire MulticastOK_i_37_n_0;
  wire MulticastOK_i_38_n_0;
  wire MulticastOK_i_39_n_0;
  wire MulticastOK_i_40_n_0;
  wire MulticastOK_i_41_n_0;
  wire MulticastOK_i_42_n_0;
  wire MulticastOK_i_43_n_0;
  wire MulticastOK_i_4_n_0;
  wire MulticastOK_i_5_n_0;
  wire MulticastOK_reg_i_2_n_0;
  wire MulticastOK_reg_i_3_n_0;
  wire MulticastOK_reg_i_6_n_0;
  wire MulticastOK_reg_i_7_n_0;
  wire MulticastOK_reg_i_8_n_0;
  wire MulticastOK_reg_i_9_n_0;
  wire Multicast_i_1_n_0;
  wire MuxedAbort_i_1_n_0;
  wire MuxedDone_i_1_n_0;
  wire NValid_stat;
  wire \NibCnt[0]_i_1_n_0 ;
  wire \NibCnt[15]_i_10_n_0 ;
  wire \NibCnt[15]_i_11_n_0 ;
  wire \NibCnt[15]_i_12_n_0 ;
  wire \NibCnt[15]_i_13_n_0 ;
  wire \NibCnt[15]_i_14_n_0 ;
  wire \NibCnt[15]_i_15_n_0 ;
  wire \NibCnt[15]_i_16_n_0 ;
  wire \NibCnt[15]_i_17_n_0 ;
  wire \NibCnt[15]_i_18_n_0 ;
  wire \NibCnt[15]_i_19_n_0 ;
  wire \NibCnt[15]_i_1_n_0 ;
  wire \NibCnt[15]_i_3_n_0 ;
  wire \NibCnt[15]_i_4_n_0 ;
  wire \NibCnt[15]_i_5_n_0 ;
  wire \NibCnt[15]_i_6_n_0 ;
  wire \NibCnt[15]_i_7_n_0 ;
  wire \NibCnt[15]_i_9_n_0 ;
  wire \NibCnt_reg[12]_i_2_n_0 ;
  wire \NibCnt_reg[12]_i_2_n_1 ;
  wire \NibCnt_reg[12]_i_2_n_2 ;
  wire \NibCnt_reg[12]_i_2_n_3 ;
  wire \NibCnt_reg[15]_i_8_n_2 ;
  wire \NibCnt_reg[15]_i_8_n_3 ;
  wire \NibCnt_reg[4]_i_2_n_0 ;
  wire \NibCnt_reg[4]_i_2_n_1 ;
  wire \NibCnt_reg[4]_i_2_n_2 ;
  wire \NibCnt_reg[4]_i_2_n_3 ;
  wire \NibCnt_reg[8]_i_2_n_0 ;
  wire \NibCnt_reg[8]_i_2_n_1 ;
  wire \NibCnt_reg[8]_i_2_n_2 ;
  wire \NibCnt_reg[8]_i_2_n_3 ;
  wire NibbleMinFl0_carry__0_i_1_n_0;
  wire NibbleMinFl0_carry__0_i_2_n_0;
  wire NibbleMinFl0_carry__0_i_3_n_0;
  wire NibbleMinFl0_carry__0_i_4_n_0;
  wire NibbleMinFl0_carry__1_i_1_n_0;
  wire NibbleMinFl0_carry__1_i_2_n_0;
  wire NibbleMinFl0_carry__1_i_3_n_0;
  wire NibbleMinFl0_carry__1_i_4_n_0;
  wire NibbleMinFl0_carry__2_i_1_n_0;
  wire NibbleMinFl0_carry__2_i_2_n_0;
  wire NibbleMinFl0_carry__2_i_3_n_0;
  wire NibbleMinFl0_carry__2_i_4_n_0;
  wire NibbleMinFl0_carry__3_i_1_n_0;
  wire NibbleMinFl0_carry__3_i_2_n_0;
  wire NibbleMinFl0_carry__3_i_3_n_0;
  wire NibbleMinFl0_carry__3_i_4_n_0;
  wire NibbleMinFl0_carry__4_i_1_n_0;
  wire NibbleMinFl0_carry__4_i_2_n_0;
  wire NibbleMinFl0_carry__4_i_3_n_0;
  wire NibbleMinFl0_carry__4_i_4_n_0;
  wire NibbleMinFl0_carry__5_i_1_n_0;
  wire NibbleMinFl0_carry__5_i_2_n_0;
  wire NibbleMinFl0_carry__5_i_3_n_0;
  wire NibbleMinFl0_carry__5_i_4_n_0;
  wire NibbleMinFl0_carry__6_i_2_n_0;
  wire NibbleMinFl0_carry__6_i_3_n_0;
  wire NibbleMinFl0_carry_i_1_n_0;
  wire NibbleMinFl0_carry_i_2_n_0;
  wire NibbleMinFl0_carry_i_3_n_0;
  wire NibbleMinFl2_carry__0_i_1_n_0;
  wire NibbleMinFl2_carry__0_i_2_n_0;
  wire NibbleMinFl2_carry__0_i_3_n_0;
  wire NibbleMinFl2_carry__0_i_4_n_0;
  wire NibbleMinFl2_carry__1_i_1_n_0;
  wire NibbleMinFl2_carry__1_i_2_n_0;
  wire NibbleMinFl2_carry__1_i_3_n_0;
  wire NibbleMinFl2_carry__1_i_4_n_0;
  wire NibbleMinFl2_carry__2_i_1_n_0;
  wire NibbleMinFl2_carry__2_i_2_n_0;
  wire NibbleMinFl2_carry__2_i_3_n_0;
  wire NibbleMinFl2_carry_i_1_n_0;
  wire NibbleMinFl2_carry_i_2_n_0;
  wire NibbleMinFl2_carry_i_3_n_0;
  wire NibbleMinFl_carry__0_i_1_n_0;
  wire NibbleMinFl_carry__0_i_2_n_0;
  wire NibbleMinFl_carry__0_i_3_n_0;
  wire NibbleMinFl_carry__0_i_4_n_0;
  wire NibbleMinFl_carry__0_i_5_n_0;
  wire NibbleMinFl_carry__0_i_6_n_0;
  wire NibbleMinFl_carry__0_i_7_n_0;
  wire NibbleMinFl_carry__0_i_8_n_0;
  wire NibbleMinFl_carry__1_i_1_n_0;
  wire NibbleMinFl_carry__1_i_2_n_0;
  wire NibbleMinFl_carry__1_i_3_n_0;
  wire NibbleMinFl_carry__1_i_4_n_0;
  wire NibbleMinFl_carry__2_i_1_n_0;
  wire NibbleMinFl_carry__2_i_2_n_0;
  wire NibbleMinFl_carry__2_i_3_n_0;
  wire NibbleMinFl_carry__2_i_4_n_0;
  wire NibbleMinFl_carry_i_1_n_0;
  wire NibbleMinFl_carry_i_2_n_0;
  wire NibbleMinFl_carry_i_3_n_0;
  wire NibbleMinFl_carry_i_4_n_0;
  wire NibbleMinFl_carry_i_5_n_0;
  wire NibbleMinFl_carry_i_6_n_0;
  wire NibbleMinFl_carry_i_7_n_0;
  wire NibbleMinFl_carry_i_8_n_0;
  wire Nvalid_i_1_n_0;
  wire OpCodeOK_i_1_n_0;
  wire OpCodeOK_i_2_n_0;
  wire OpCodeOK_i_3_n_0;
  wire OpCodeOK_i_4_n_0;
  wire OpCodeOK_i_5_n_0;
  wire OpCodeOK_i_6_n_0;
  wire OpCodeOK_i_7_n_0;
  wire OpCodeOK_i_8_n_0;
  wire PacketFinished_i_2_n_0;
  wire PacketFinished_i_3_n_0;
  wire PacketFinished_i_4_n_0;
  wire PadOut;
  wire PauseTimer0_carry__0_i_1_n_0;
  wire PauseTimer0_carry__0_i_2_n_0;
  wire PauseTimer0_carry__0_i_3_n_0;
  wire PauseTimer0_carry__0_i_4_n_0;
  wire PauseTimer0_carry__1_i_1_n_0;
  wire PauseTimer0_carry__1_i_2_n_0;
  wire PauseTimer0_carry__1_i_3_n_0;
  wire PauseTimer0_carry__1_i_4_n_0;
  wire PauseTimer0_carry__2_i_1_n_0;
  wire PauseTimer0_carry__2_i_2_n_0;
  wire PauseTimer0_carry__2_i_3_n_0;
  wire PauseTimer0_carry_i_1_n_0;
  wire PauseTimer0_carry_i_2_n_0;
  wire PauseTimer0_carry_i_3_n_0;
  wire PauseTimer0_carry_i_4_n_0;
  wire PauseTimerEq0_sync1_i_2_n_0;
  wire PauseTimerEq0_sync1_i_3_n_0;
  wire PauseTimerEq0_sync1_i_4_n_0;
  wire \PauseTimer[0]_i_1_n_0 ;
  wire \PauseTimer[10]_i_1_n_0 ;
  wire \PauseTimer[11]_i_1_n_0 ;
  wire \PauseTimer[12]_i_1_n_0 ;
  wire \PauseTimer[13]_i_1_n_0 ;
  wire \PauseTimer[14]_i_1_n_0 ;
  wire \PauseTimer[15]_i_1_n_0 ;
  wire \PauseTimer[15]_i_2_n_0 ;
  wire \PauseTimer[15]_i_3_n_0 ;
  wire \PauseTimer[15]_i_4_n_0 ;
  wire \PauseTimer[1]_i_1_n_0 ;
  wire \PauseTimer[2]_i_1_n_0 ;
  wire \PauseTimer[3]_i_1_n_0 ;
  wire \PauseTimer[4]_i_1_n_0 ;
  wire \PauseTimer[5]_i_1_n_0 ;
  wire \PauseTimer[6]_i_1_n_0 ;
  wire \PauseTimer[7]_i_1_n_0 ;
  wire \PauseTimer[8]_i_1_n_0 ;
  wire \PauseTimer[9]_i_1_n_0 ;
  wire Pause_i_1_n_0;
  wire Pause_i_2_n_0;
  wire PerPacketCrcEn;
  wire PerPacketPad;
  wire [15:0]Prsd;
  wire \Prsd[15]_i_1_n_0 ;
  wire \Prsd[15]_i_2_n_0 ;
  wire \Prsd[7]_i_1_n_0 ;
  wire RStatStart;
  wire RStatStart_i_1_n_0;
  wire RandomEqByteCnt0_carry_i_1_n_0;
  wire RandomEqByteCnt0_carry_i_2_n_0;
  wire RandomEqByteCnt0_carry_i_3_n_0;
  wire RandomEqByteCnt0_carry_i_4_n_0;
  wire ReadTxDataFromFifo_tck_i_1_n_0;
  wire ReadTxDataFromFifo_tck_i_3_n_0;
  wire ReadTxDataFromMemory_i_1_n_0;
  wire ReadTxDataFromMemory_i_2_n_0;
  wire ReceiveEnd;
  wire ReceivedPacketTooBig;
  wire ReceivedPacketTooBig_i_10_n_0;
  wire ReceivedPacketTooBig_i_11_n_0;
  wire ReceivedPacketTooBig_i_12_n_0;
  wire ReceivedPacketTooBig_i_13_n_0;
  wire ReceivedPacketTooBig_i_14_n_0;
  wire ReceivedPacketTooBig_i_15_n_0;
  wire ReceivedPacketTooBig_i_16_n_0;
  wire ReceivedPacketTooBig_i_17_n_0;
  wire ReceivedPacketTooBig_i_18_n_0;
  wire ReceivedPacketTooBig_i_19_n_0;
  wire ReceivedPacketTooBig_i_1_n_0;
  wire ReceivedPacketTooBig_i_4_n_0;
  wire ReceivedPacketTooBig_i_5_n_0;
  wire ReceivedPacketTooBig_i_6_n_0;
  wire ReceivedPacketTooBig_i_7_n_0;
  wire ReceivedPacketTooBig_i_8_n_0;
  wire ReceivedPacketTooBig_i_9_n_0;
  wire ReceivedPacketTooBig_reg_i_2_n_1;
  wire ReceivedPacketTooBig_reg_i_2_n_2;
  wire ReceivedPacketTooBig_reg_i_2_n_3;
  wire ReceivedPacketTooBig_reg_i_3_n_0;
  wire ReceivedPacketTooBig_reg_i_3_n_1;
  wire ReceivedPacketTooBig_reg_i_3_n_2;
  wire ReceivedPacketTooBig_reg_i_3_n_3;
  wire ReceivedPauseFrm;
  wire ReceivedPauseFrmWAddr_i_1_n_0;
  wire ReceivedPauseFrm_i_1_n_0;
  wire [3:0]RetryCnt;
  wire [3:0]RetryCntLatched;
  wire \RetryCnt[0]_i_1_n_0 ;
  wire \RetryCnt[1]_i_1_n_0 ;
  wire \RetryCnt[2]_i_1_n_0 ;
  wire \RetryCnt[2]_i_2_n_0 ;
  wire \RetryCnt[3]_i_10_n_0 ;
  wire \RetryCnt[3]_i_1_n_0 ;
  wire \RetryCnt[3]_i_2_n_0 ;
  wire \RetryCnt[3]_i_3_n_0 ;
  wire \RetryCnt[3]_i_4_n_0 ;
  wire \RetryCnt[3]_i_5_n_0 ;
  wire \RetryCnt[3]_i_6_n_0 ;
  wire \RetryCnt[3]_i_7_n_0 ;
  wire \RetryCnt[3]_i_8_n_0 ;
  wire \RetryCnt[3]_i_9_n_0 ;
  wire RetryLimit;
  wire RstTxPauseRq;
  wire RstTxPauseRq0;
  wire Rule1_i_1_n_0;
  wire RxAbort;
  wire RxAbortLatched_i_1_n_0;
  wire RxAbortRst;
  wire RxAbortRst_sync1;
  wire RxAbort_i_2_n_0;
  wire RxAbort_i_3_n_0;
  wire RxAbort_i_4_n_0;
  wire RxAbort_latch;
  wire RxAbort_latch_i_1_n_0;
  wire RxAbort_latch_i_2_n_0;
  wire RxAbort_sync1;
  wire RxAbort_wb;
  wire \RxBDAddress[1]_i_1_n_0 ;
  wire \RxBDAddress[2]_i_1_n_0 ;
  wire \RxBDAddress[3]_i_1_n_0 ;
  wire \RxBDAddress[4]_i_1_n_0 ;
  wire \RxBDAddress[5]_i_1_n_0 ;
  wire \RxBDAddress[5]_i_2_n_0 ;
  wire \RxBDAddress[6]_i_1_n_0 ;
  wire \RxBDAddress[7]_i_1_n_0 ;
  wire \RxBDAddress[7]_i_2_n_0 ;
  wire \RxBDAddress[7]_i_3_n_0 ;
  wire \RxBDAddress[7]_i_4_n_0 ;
  wire RxBDRead_i_1_n_0;
  wire RxBDReady_i_1_n_0;
  wire RxB_IRQ;
  wire RxB_IRQ_i_1_n_0;
  wire RxB_IRQ_i_2_n_0;
  wire RxB_IRQ_i_3_n_0;
  wire [15:0]RxByteCnt;
  wire RxByteCntEq0;
  wire \RxByteCnt[0]_i_1_n_0 ;
  wire \RxByteCnt[0]_i_2_n_0 ;
  wire \RxByteCnt[1]_i_1_n_0 ;
  wire \RxByteCnt[1]_i_2_n_0 ;
  wire \RxByteCnt[1]_i_3_n_0 ;
  wire \RxByteCnt[1]_i_4_n_0 ;
  wire \RxByteCnt[1]_i_5_n_0 ;
  wire RxColWindow_i_1_n_0;
  wire RxColWindow_i_2_n_0;
  wire RxColWindow_i_3_n_0;
  wire RxCrcError;
  wire [7:0]RxData;
  wire \RxDataLatched1[15]_i_1_n_0 ;
  wire \RxDataLatched1[23]_i_1_n_0 ;
  wire \RxDataLatched1[23]_i_2_n_0 ;
  wire \RxDataLatched1[31]_i_1_n_0 ;
  wire \RxDataLatched1[31]_i_2_n_0 ;
  wire \RxDataLatched1[31]_i_3_n_0 ;
  wire \RxDataLatched2[0]_i_1_n_0 ;
  wire \RxDataLatched2[10]_i_1_n_0 ;
  wire \RxDataLatched2[11]_i_1_n_0 ;
  wire \RxDataLatched2[12]_i_1_n_0 ;
  wire \RxDataLatched2[13]_i_1_n_0 ;
  wire \RxDataLatched2[14]_i_1_n_0 ;
  wire \RxDataLatched2[15]_i_1_n_0 ;
  wire \RxDataLatched2[16]_i_1_n_0 ;
  wire \RxDataLatched2[17]_i_1_n_0 ;
  wire \RxDataLatched2[18]_i_1_n_0 ;
  wire \RxDataLatched2[19]_i_1_n_0 ;
  wire \RxDataLatched2[1]_i_1_n_0 ;
  wire \RxDataLatched2[20]_i_1_n_0 ;
  wire \RxDataLatched2[21]_i_1_n_0 ;
  wire \RxDataLatched2[22]_i_1_n_0 ;
  wire \RxDataLatched2[23]_i_1_n_0 ;
  wire \RxDataLatched2[2]_i_1_n_0 ;
  wire \RxDataLatched2[31]_i_1_n_0 ;
  wire \RxDataLatched2[31]_i_2_n_0 ;
  wire \RxDataLatched2[31]_i_3_n_0 ;
  wire \RxDataLatched2[31]_i_4_n_0 ;
  wire \RxDataLatched2[3]_i_1_n_0 ;
  wire \RxDataLatched2[4]_i_1_n_0 ;
  wire \RxDataLatched2[5]_i_1_n_0 ;
  wire \RxDataLatched2[6]_i_1_n_0 ;
  wire \RxDataLatched2[7]_i_1_n_0 ;
  wire \RxDataLatched2[8]_i_1_n_0 ;
  wire \RxDataLatched2[9]_i_1_n_0 ;
  wire \RxData_d[0]_i_1_n_0 ;
  wire \RxData_d[1]_i_1_n_0 ;
  wire \RxData_d[2]_i_1_n_0 ;
  wire \RxData_d[3]_i_1_n_0 ;
  wire \RxData_d[4]_i_1_n_0 ;
  wire \RxData_d[5]_i_1_n_0 ;
  wire \RxData_d[6]_i_1_n_0 ;
  wire \RxData_d[7]_i_1_n_0 ;
  wire \RxData_d[7]_i_2_n_0 ;
  wire \RxData_d[7]_i_4_n_0 ;
  wire \RxData_d[7]_i_5_n_0 ;
  wire RxE_IRQ;
  wire RxE_IRQ_i_1_n_0;
  wire RxEnSync;
  wire RxEnSync_i_1_n_0;
  wire RxEn_i_1_n_0;
  wire RxEn_needed_i_1_n_0;
  wire RxEn_needed_i_2_n_0;
  wire RxEnableWindow_i_1_n_0;
  wire RxEndFrm;
  wire RxEndFrm_d_i_2_n_0;
  wire RxLateCollision;
  wire RxLateCollision_i_1_n_0;
  wire RxOverrun_i_1_n_0;
  wire RxOverrun_i_2_n_0;
  wire \RxPointerLSB_rst[0]_i_1_n_0 ;
  wire \RxPointerLSB_rst[1]_i_1_n_0 ;
  wire \RxPointerLSB_rst[1]_i_2_n_0 ;
  wire \RxPointerMSB[10]_i_2_n_0 ;
  wire \RxPointerMSB[10]_i_3_n_0 ;
  wire \RxPointerMSB[10]_i_4_n_0 ;
  wire \RxPointerMSB[10]_i_5_n_0 ;
  wire \RxPointerMSB[14]_i_2_n_0 ;
  wire \RxPointerMSB[14]_i_3_n_0 ;
  wire \RxPointerMSB[14]_i_4_n_0 ;
  wire \RxPointerMSB[14]_i_5_n_0 ;
  wire \RxPointerMSB[18]_i_2_n_0 ;
  wire \RxPointerMSB[18]_i_3_n_0 ;
  wire \RxPointerMSB[18]_i_4_n_0 ;
  wire \RxPointerMSB[18]_i_5_n_0 ;
  wire \RxPointerMSB[22]_i_2_n_0 ;
  wire \RxPointerMSB[22]_i_3_n_0 ;
  wire \RxPointerMSB[22]_i_4_n_0 ;
  wire \RxPointerMSB[22]_i_5_n_0 ;
  wire \RxPointerMSB[26]_i_2_n_0 ;
  wire \RxPointerMSB[26]_i_3_n_0 ;
  wire \RxPointerMSB[26]_i_4_n_0 ;
  wire \RxPointerMSB[26]_i_5_n_0 ;
  wire \RxPointerMSB[2]_i_2_n_0 ;
  wire \RxPointerMSB[2]_i_3_n_0 ;
  wire \RxPointerMSB[2]_i_4_n_0 ;
  wire \RxPointerMSB[2]_i_5_n_0 ;
  wire \RxPointerMSB[2]_i_6_n_0 ;
  wire \RxPointerMSB[30]_i_2_n_0 ;
  wire \RxPointerMSB[30]_i_3_n_0 ;
  wire \RxPointerMSB[6]_i_2_n_0 ;
  wire \RxPointerMSB[6]_i_3_n_0 ;
  wire \RxPointerMSB[6]_i_4_n_0 ;
  wire \RxPointerMSB[6]_i_5_n_0 ;
  wire \RxPointerMSB_reg[10]_i_1_n_0 ;
  wire \RxPointerMSB_reg[10]_i_1_n_1 ;
  wire \RxPointerMSB_reg[10]_i_1_n_2 ;
  wire \RxPointerMSB_reg[10]_i_1_n_3 ;
  wire \RxPointerMSB_reg[10]_i_1_n_4 ;
  wire \RxPointerMSB_reg[10]_i_1_n_5 ;
  wire \RxPointerMSB_reg[10]_i_1_n_6 ;
  wire \RxPointerMSB_reg[10]_i_1_n_7 ;
  wire \RxPointerMSB_reg[14]_i_1_n_0 ;
  wire \RxPointerMSB_reg[14]_i_1_n_1 ;
  wire \RxPointerMSB_reg[14]_i_1_n_2 ;
  wire \RxPointerMSB_reg[14]_i_1_n_3 ;
  wire \RxPointerMSB_reg[14]_i_1_n_4 ;
  wire \RxPointerMSB_reg[14]_i_1_n_5 ;
  wire \RxPointerMSB_reg[14]_i_1_n_6 ;
  wire \RxPointerMSB_reg[14]_i_1_n_7 ;
  wire \RxPointerMSB_reg[18]_i_1_n_0 ;
  wire \RxPointerMSB_reg[18]_i_1_n_1 ;
  wire \RxPointerMSB_reg[18]_i_1_n_2 ;
  wire \RxPointerMSB_reg[18]_i_1_n_3 ;
  wire \RxPointerMSB_reg[18]_i_1_n_4 ;
  wire \RxPointerMSB_reg[18]_i_1_n_5 ;
  wire \RxPointerMSB_reg[18]_i_1_n_6 ;
  wire \RxPointerMSB_reg[18]_i_1_n_7 ;
  wire \RxPointerMSB_reg[22]_i_1_n_0 ;
  wire \RxPointerMSB_reg[22]_i_1_n_1 ;
  wire \RxPointerMSB_reg[22]_i_1_n_2 ;
  wire \RxPointerMSB_reg[22]_i_1_n_3 ;
  wire \RxPointerMSB_reg[22]_i_1_n_4 ;
  wire \RxPointerMSB_reg[22]_i_1_n_5 ;
  wire \RxPointerMSB_reg[22]_i_1_n_6 ;
  wire \RxPointerMSB_reg[22]_i_1_n_7 ;
  wire \RxPointerMSB_reg[26]_i_1_n_0 ;
  wire \RxPointerMSB_reg[26]_i_1_n_1 ;
  wire \RxPointerMSB_reg[26]_i_1_n_2 ;
  wire \RxPointerMSB_reg[26]_i_1_n_3 ;
  wire \RxPointerMSB_reg[26]_i_1_n_4 ;
  wire \RxPointerMSB_reg[26]_i_1_n_5 ;
  wire \RxPointerMSB_reg[26]_i_1_n_6 ;
  wire \RxPointerMSB_reg[26]_i_1_n_7 ;
  wire \RxPointerMSB_reg[2]_i_1_n_0 ;
  wire \RxPointerMSB_reg[2]_i_1_n_1 ;
  wire \RxPointerMSB_reg[2]_i_1_n_2 ;
  wire \RxPointerMSB_reg[2]_i_1_n_3 ;
  wire \RxPointerMSB_reg[2]_i_1_n_4 ;
  wire \RxPointerMSB_reg[2]_i_1_n_5 ;
  wire \RxPointerMSB_reg[2]_i_1_n_6 ;
  wire \RxPointerMSB_reg[2]_i_1_n_7 ;
  wire \RxPointerMSB_reg[30]_i_1_n_3 ;
  wire \RxPointerMSB_reg[30]_i_1_n_6 ;
  wire \RxPointerMSB_reg[30]_i_1_n_7 ;
  wire \RxPointerMSB_reg[6]_i_1_n_0 ;
  wire \RxPointerMSB_reg[6]_i_1_n_1 ;
  wire \RxPointerMSB_reg[6]_i_1_n_2 ;
  wire \RxPointerMSB_reg[6]_i_1_n_3 ;
  wire \RxPointerMSB_reg[6]_i_1_n_4 ;
  wire \RxPointerMSB_reg[6]_i_1_n_5 ;
  wire \RxPointerMSB_reg[6]_i_1_n_6 ;
  wire \RxPointerMSB_reg[6]_i_1_n_7 ;
  wire RxPointerRead_i_1_n_0;
  wire RxReady_i_1_n_0;
  wire RxReady_i_2_n_0;
  wire RxStartFrm;
  wire RxStartFrm_d_i_2_n_0;
  wire [1:0]RxStateData;
  wire RxStateIdle;
  wire RxStatePreamble;
  wire RxStateSFD;
  wire RxStatusWriteLatched_i_1_n_0;
  wire RxStatusWriteLatched_sync2;
  wire \RxStatus[13]_i_1_n_0 ;
  wire \RxStatus[14]_i_1_n_0 ;
  wire RxValid;
  wire \RxValidBytes[0]_i_1_n_0 ;
  wire \RxValidBytes[1]_i_1_n_0 ;
  wire \RxValidBytes[1]_i_2_n_0 ;
  wire \RxValidBytes[1]_i_3_n_0 ;
  wire SendingCtrlFrm_i_1_n_0;
  wire SetPauseTimer;
  wire SetRxCIrq_rxclk_i_1_n_0;
  wire SetTxCIrq_txclk_i_1_n_0;
  wire SetTxCIrq_txclk_i_2_n_0;
  wire SetTxCIrq_txclk_i_4_n_0;
  wire SetTxCIrq_txclk_i_5_n_0;
  wire SetTxCIrq_txclk_i_6_n_0;
  wire ShiftEndedSync3_i_1_n_0;
  wire ShiftEnded_i_1_n_0;
  wire ShiftEnded_i_3_n_0;
  wire ShiftEnded_rck_i_1_n_0;
  wire ShiftEnded_rck_i_3_n_0;
  wire \ShiftReg[0]_i_2_n_0 ;
  wire \ShiftReg[1]_i_2_n_0 ;
  wire \ShiftReg[1]_i_3_n_0 ;
  wire \ShiftReg[1]_i_4_n_0 ;
  wire \ShiftReg[1]_i_5_n_0 ;
  wire \ShiftReg[2]_i_2_n_0 ;
  wire \ShiftReg[3]_i_2_n_0 ;
  wire \ShiftReg[4]_i_2_n_0 ;
  wire \ShiftReg[4]_i_3_n_0 ;
  wire \ShiftReg[4]_i_4_n_0 ;
  wire \ShiftReg[5]_i_2_n_0 ;
  wire \ShiftReg[5]_i_3_n_0 ;
  wire \ShiftReg[6]_i_2_n_0 ;
  wire \ShiftReg[6]_i_3_n_0 ;
  wire \ShiftReg[6]_i_4_n_0 ;
  wire \ShiftReg[6]_i_5_n_0 ;
  wire \ShiftReg[7]_i_3_n_0 ;
  wire \ShiftReg[7]_i_4_n_0 ;
  wire \ShiftReg[7]_i_5_n_0 ;
  wire \ShiftReg[7]_i_6_n_0 ;
  wire ShiftWillEnd_i_1_n_0;
  wire ShiftWillEnd_i_2_n_0;
  wire ShortFrame;
  wire ShortFrame_i_10_n_0;
  wire ShortFrame_i_11_n_0;
  wire ShortFrame_i_12_n_0;
  wire ShortFrame_i_13_n_0;
  wire ShortFrame_i_14_n_0;
  wire ShortFrame_i_15_n_0;
  wire ShortFrame_i_16_n_0;
  wire ShortFrame_i_17_n_0;
  wire ShortFrame_i_18_n_0;
  wire ShortFrame_i_19_n_0;
  wire ShortFrame_i_1_n_0;
  wire ShortFrame_i_20_n_0;
  wire ShortFrame_i_3_n_0;
  wire ShortFrame_i_5_n_0;
  wire ShortFrame_i_6_n_0;
  wire ShortFrame_i_7_n_0;
  wire ShortFrame_i_8_n_0;
  wire ShortFrame_i_9_n_0;
  wire ShortFrame_reg_i_2_n_1;
  wire ShortFrame_reg_i_2_n_2;
  wire ShortFrame_reg_i_2_n_3;
  wire ShortFrame_reg_i_4_n_0;
  wire ShortFrame_reg_i_4_n_1;
  wire ShortFrame_reg_i_4_n_2;
  wire ShortFrame_reg_i_4_n_3;
  wire \SlotTimer[2]_i_1_n_0 ;
  wire \SlotTimer[3]_i_1_n_0 ;
  wire \SlotTimer[4]_i_1_n_0 ;
  wire \SlotTimer[5]_i_1_n_0 ;
  wire \SlotTimer[5]_i_2_n_0 ;
  wire StartDefer6_carry_i_1_n_0;
  wire StartDefer6_carry_i_2_n_0;
  wire StartDefer6_carry_i_3_n_0;
  wire StartDefer6_carry_i_4_n_0;
  wire StartDefer6_carry_i_5_n_0;
  wire StartDefer6_carry_i_6_n_0;
  wire StartDefer6_carry_i_7_n_0;
  wire StartDefer6_carry_i_8_n_0;
  wire StartIdle2_carry_i_1_n_0;
  wire StartIdle2_carry_i_2_n_0;
  wire StartIdle2_carry_i_3_n_0;
  wire StartIdle2_carry_i_4_n_0;
  wire StartIdle2_carry_i_5_n_0;
  wire StartIdle2_carry_i_6_n_0;
  wire StartIdle2_carry_i_7_n_0;
  wire StartIdle2_carry_i_8_n_0;
  wire StartOccured_i_1_n_0;
  wire StateBackOff_i_1_n_0;
  wire [1:0]StateData;
  wire StateData0_i_1_n_0;
  wire StateData0_i_3_n_0;
  wire StateData0_i_4_n_0;
  wire StateData0_i_5_n_0;
  wire StateData1_i_1_n_0;
  wire StateData1_i_2_n_0;
  wire StateData1_i_3_n_0;
  wire StateData1_i_4_n_0;
  wire \StateData[0]_i_1_n_0 ;
  wire \StateData[0]_i_2_n_0 ;
  wire \StateData[0]_i_3_n_0 ;
  wire StateDefer_i_1_n_0;
  wire StateDefer_i_2_n_0;
  wire StateDrop_i_1_n_0;
  wire StateFCS_i_1_n_0;
  wire StateFCS_i_2_n_0;
  wire StateFCS_i_4_n_0;
  wire StateIPG_i_1_n_0;
  wire StateIdle_i_1__0_n_0;
  wire StateIdle_i_1_n_0;
  wire StateIdle_i_2__0_n_0;
  wire StateIdle_i_2_n_0;
  wire StateIdle_i_5_n_0;
  wire StateJam_i_1_n_0;
  wire StateJam_i_2_n_0;
  wire StateJam_i_3_n_0;
  wire StatePAD_i_1_n_0;
  wire StatePAD_i_2_n_0;
  wire StatePAD_i_3_n_0;
  wire StatePreamble;
  wire StatePreamble_i_1__0_n_0;
  wire StatePreamble_i_1_n_0;
  wire StatePreamble_i_2__0_n_0;
  wire StatePreamble_i_2_n_0;
  wire StatePreamble_i_3_n_0;
  wire StatePreamble_i_4_n_0;
  wire StateSFD_i_1_n_0;
  wire StatusLatch_i_1_n_0;
  wire StopExcessiveDeferOccured_i_1_n_0;
  wire StopExcessiveDeferOccured_i_3_n_0;
  wire StopExcessiveDeferOccured_i_4_n_0;
  wire TPauseRq;
  wire TPauseRq0;
  wire TxAbort;
  wire TxAbortIn;
  wire TxAbortPacketBlocked_i_1_n_0;
  wire TxAbortPacket_NotCleared_i_1_n_0;
  wire TxAbort_i_1_n_0;
  wire TxAbort_i_2_n_0;
  wire \TxBDAddress[1]_i_1_n_0 ;
  wire \TxBDAddress[2]_i_1_n_0 ;
  wire \TxBDAddress[3]_i_1_n_0 ;
  wire \TxBDAddress[4]_i_1_n_0 ;
  wire \TxBDAddress[5]_i_1_n_0 ;
  wire \TxBDAddress[5]_i_2_n_0 ;
  wire \TxBDAddress[6]_i_1_n_0 ;
  wire \TxBDAddress[7]_i_1_n_0 ;
  wire \TxBDAddress[7]_i_2_n_0 ;
  wire \TxBDAddress[7]_i_3_n_0 ;
  wire \TxBDAddress[7]_i_4_n_0 ;
  wire TxBDRead_i_1_n_0;
  wire TxBDReady_i_1_n_0;
  wire TxBDReady_i_2_n_0;
  wire TxBDReady_i_4_n_0;
  wire TxBDReady_i_5_n_0;
  wire TxBDReady_i_6_n_0;
  wire TxB_IRQ;
  wire TxB_IRQ_i_1_n_0;
  wire \TxByteCnt[0]_i_1_n_0 ;
  wire \TxByteCnt[1]_i_1_n_0 ;
  wire \TxByteCnt[1]_i_2_n_0 ;
  wire \TxByteCnt[1]_i_3_n_0 ;
  wire TxCtrlEndFrm;
  wire TxCtrlStartFrm_i_1_n_0;
  wire TxCtrlStartFrm_i_2_n_0;
  wire [7:0]TxData;
  wire \TxData[0]_i_1_n_0 ;
  wire \TxData[0]_i_2_n_0 ;
  wire \TxData[0]_i_3_n_0 ;
  wire \TxData[1]_i_1_n_0 ;
  wire \TxData[1]_i_2_n_0 ;
  wire \TxData[1]_i_3_n_0 ;
  wire \TxData[2]_i_1_n_0 ;
  wire \TxData[2]_i_2_n_0 ;
  wire \TxData[2]_i_3_n_0 ;
  wire \TxData[3]_i_1_n_0 ;
  wire \TxData[3]_i_2_n_0 ;
  wire \TxData[3]_i_3_n_0 ;
  wire \TxData[4]_i_1_n_0 ;
  wire \TxData[4]_i_2_n_0 ;
  wire \TxData[4]_i_3_n_0 ;
  wire \TxData[5]_i_1_n_0 ;
  wire \TxData[5]_i_2_n_0 ;
  wire \TxData[5]_i_3_n_0 ;
  wire \TxData[6]_i_1_n_0 ;
  wire \TxData[6]_i_2_n_0 ;
  wire \TxData[6]_i_3_n_0 ;
  wire \TxData[7]_i_1_n_0 ;
  wire \TxData[7]_i_2_n_0 ;
  wire \TxData[7]_i_3_n_0 ;
  wire \TxData[7]_i_4_n_0 ;
  wire \TxData[7]_i_5_n_0 ;
  wire TxDone;
  wire TxDoneIn;
  wire TxDonePacketBlocked_i_1_n_0;
  wire TxDonePacket_NotCleared_i_1_n_0;
  wire TxDone_i_1_n_0;
  wire TxE_IRQ;
  wire TxE_IRQ_i_1_n_0;
  wire TxEn_i_1_n_0;
  wire TxEn_i_2_n_0;
  wire TxEn_needed_i_1_n_0;
  wire TxEndFrm;
  wire TxEndFrm_i_1_n_0;
  wire TxEndFrm_i_2_n_0;
  wire TxEndFrm_wb_i_1_n_0;
  wire TxEndFrm_wb_i_2_n_0;
  wire \TxLength[11]_i_3_n_0 ;
  wire \TxLength[11]_i_4_n_0 ;
  wire \TxLength[11]_i_5_n_0 ;
  wire \TxLength[11]_i_6_n_0 ;
  wire \TxLength[15]_i_1_n_0 ;
  wire \TxLength[15]_i_4_n_0 ;
  wire \TxLength[15]_i_5_n_0 ;
  wire \TxLength[15]_i_6_n_0 ;
  wire \TxLength[15]_i_7_n_0 ;
  wire \TxLength[15]_i_8_n_0 ;
  wire \TxLength[3]_i_3_n_0 ;
  wire \TxLength[3]_i_4_n_0 ;
  wire \TxLength[3]_i_5_n_0 ;
  wire \TxLength[3]_i_6_n_0 ;
  wire \TxLength[7]_i_3_n_0 ;
  wire \TxLength[7]_i_4_n_0 ;
  wire \TxLength[7]_i_5_n_0 ;
  wire \TxLength[7]_i_6_n_0 ;
  wire \TxLength_reg[11]_i_2_n_0 ;
  wire \TxLength_reg[11]_i_2_n_1 ;
  wire \TxLength_reg[11]_i_2_n_2 ;
  wire \TxLength_reg[11]_i_2_n_3 ;
  wire \TxLength_reg[15]_i_3_n_1 ;
  wire \TxLength_reg[15]_i_3_n_2 ;
  wire \TxLength_reg[15]_i_3_n_3 ;
  wire \TxLength_reg[3]_i_2_n_0 ;
  wire \TxLength_reg[3]_i_2_n_1 ;
  wire \TxLength_reg[3]_i_2_n_2 ;
  wire \TxLength_reg[3]_i_2_n_3 ;
  wire \TxLength_reg[7]_i_2_n_0 ;
  wire \TxLength_reg[7]_i_2_n_1 ;
  wire \TxLength_reg[7]_i_2_n_2 ;
  wire \TxLength_reg[7]_i_2_n_3 ;
  wire TxPauseRq_sync1;
  wire TxPauseRq_sync10;
  wire TxPauseRq_sync2;
  wire TxPauseRq_sync3;
  wire \TxPointerLSB[0]_i_1_n_0 ;
  wire \TxPointerLSB[1]_i_1_n_0 ;
  wire \TxPointerLSB_rst[0]_i_1_n_0 ;
  wire \TxPointerLSB_rst[1]_i_1_n_0 ;
  wire \TxPointerMSB[10]_i_2_n_0 ;
  wire \TxPointerMSB[10]_i_3_n_0 ;
  wire \TxPointerMSB[10]_i_4_n_0 ;
  wire \TxPointerMSB[10]_i_5_n_0 ;
  wire \TxPointerMSB[14]_i_2_n_0 ;
  wire \TxPointerMSB[14]_i_3_n_0 ;
  wire \TxPointerMSB[14]_i_4_n_0 ;
  wire \TxPointerMSB[14]_i_5_n_0 ;
  wire \TxPointerMSB[18]_i_2_n_0 ;
  wire \TxPointerMSB[18]_i_3_n_0 ;
  wire \TxPointerMSB[18]_i_4_n_0 ;
  wire \TxPointerMSB[18]_i_5_n_0 ;
  wire \TxPointerMSB[22]_i_2_n_0 ;
  wire \TxPointerMSB[22]_i_3_n_0 ;
  wire \TxPointerMSB[22]_i_4_n_0 ;
  wire \TxPointerMSB[22]_i_5_n_0 ;
  wire \TxPointerMSB[26]_i_2_n_0 ;
  wire \TxPointerMSB[26]_i_3_n_0 ;
  wire \TxPointerMSB[26]_i_4_n_0 ;
  wire \TxPointerMSB[26]_i_5_n_0 ;
  wire \TxPointerMSB[2]_i_1_n_0 ;
  wire \TxPointerMSB[2]_i_3_n_0 ;
  wire \TxPointerMSB[2]_i_4_n_0 ;
  wire \TxPointerMSB[2]_i_5_n_0 ;
  wire \TxPointerMSB[2]_i_6_n_0 ;
  wire \TxPointerMSB[2]_i_7_n_0 ;
  wire \TxPointerMSB[30]_i_2_n_0 ;
  wire \TxPointerMSB[30]_i_3_n_0 ;
  wire \TxPointerMSB[6]_i_2_n_0 ;
  wire \TxPointerMSB[6]_i_3_n_0 ;
  wire \TxPointerMSB[6]_i_4_n_0 ;
  wire \TxPointerMSB[6]_i_5_n_0 ;
  wire \TxPointerMSB_reg[10]_i_1_n_0 ;
  wire \TxPointerMSB_reg[10]_i_1_n_1 ;
  wire \TxPointerMSB_reg[10]_i_1_n_2 ;
  wire \TxPointerMSB_reg[10]_i_1_n_3 ;
  wire \TxPointerMSB_reg[10]_i_1_n_4 ;
  wire \TxPointerMSB_reg[10]_i_1_n_5 ;
  wire \TxPointerMSB_reg[10]_i_1_n_6 ;
  wire \TxPointerMSB_reg[10]_i_1_n_7 ;
  wire \TxPointerMSB_reg[14]_i_1_n_0 ;
  wire \TxPointerMSB_reg[14]_i_1_n_1 ;
  wire \TxPointerMSB_reg[14]_i_1_n_2 ;
  wire \TxPointerMSB_reg[14]_i_1_n_3 ;
  wire \TxPointerMSB_reg[14]_i_1_n_4 ;
  wire \TxPointerMSB_reg[14]_i_1_n_5 ;
  wire \TxPointerMSB_reg[14]_i_1_n_6 ;
  wire \TxPointerMSB_reg[14]_i_1_n_7 ;
  wire \TxPointerMSB_reg[18]_i_1_n_0 ;
  wire \TxPointerMSB_reg[18]_i_1_n_1 ;
  wire \TxPointerMSB_reg[18]_i_1_n_2 ;
  wire \TxPointerMSB_reg[18]_i_1_n_3 ;
  wire \TxPointerMSB_reg[18]_i_1_n_4 ;
  wire \TxPointerMSB_reg[18]_i_1_n_5 ;
  wire \TxPointerMSB_reg[18]_i_1_n_6 ;
  wire \TxPointerMSB_reg[18]_i_1_n_7 ;
  wire \TxPointerMSB_reg[22]_i_1_n_0 ;
  wire \TxPointerMSB_reg[22]_i_1_n_1 ;
  wire \TxPointerMSB_reg[22]_i_1_n_2 ;
  wire \TxPointerMSB_reg[22]_i_1_n_3 ;
  wire \TxPointerMSB_reg[22]_i_1_n_4 ;
  wire \TxPointerMSB_reg[22]_i_1_n_5 ;
  wire \TxPointerMSB_reg[22]_i_1_n_6 ;
  wire \TxPointerMSB_reg[22]_i_1_n_7 ;
  wire \TxPointerMSB_reg[26]_i_1_n_0 ;
  wire \TxPointerMSB_reg[26]_i_1_n_1 ;
  wire \TxPointerMSB_reg[26]_i_1_n_2 ;
  wire \TxPointerMSB_reg[26]_i_1_n_3 ;
  wire \TxPointerMSB_reg[26]_i_1_n_4 ;
  wire \TxPointerMSB_reg[26]_i_1_n_5 ;
  wire \TxPointerMSB_reg[26]_i_1_n_6 ;
  wire \TxPointerMSB_reg[26]_i_1_n_7 ;
  wire \TxPointerMSB_reg[2]_i_2_n_0 ;
  wire \TxPointerMSB_reg[2]_i_2_n_1 ;
  wire \TxPointerMSB_reg[2]_i_2_n_2 ;
  wire \TxPointerMSB_reg[2]_i_2_n_3 ;
  wire \TxPointerMSB_reg[2]_i_2_n_4 ;
  wire \TxPointerMSB_reg[2]_i_2_n_5 ;
  wire \TxPointerMSB_reg[2]_i_2_n_6 ;
  wire \TxPointerMSB_reg[2]_i_2_n_7 ;
  wire \TxPointerMSB_reg[30]_i_1_n_3 ;
  wire \TxPointerMSB_reg[30]_i_1_n_6 ;
  wire \TxPointerMSB_reg[30]_i_1_n_7 ;
  wire \TxPointerMSB_reg[6]_i_1_n_0 ;
  wire \TxPointerMSB_reg[6]_i_1_n_1 ;
  wire \TxPointerMSB_reg[6]_i_1_n_2 ;
  wire \TxPointerMSB_reg[6]_i_1_n_3 ;
  wire \TxPointerMSB_reg[6]_i_1_n_4 ;
  wire \TxPointerMSB_reg[6]_i_1_n_5 ;
  wire \TxPointerMSB_reg[6]_i_1_n_6 ;
  wire \TxPointerMSB_reg[6]_i_1_n_7 ;
  wire TxPointerRead_i_1_n_0;
  wire TxRetry;
  wire TxRetryPacketBlocked_i_1_n_0;
  wire TxRetryPacket_NotCleared_i_1_n_0;
  wire TxRetry_i_1_n_0;
  wire TxStartFrm;
  wire TxStartFrmOut;
  wire TxStartFrm_i_1_n_0;
  wire TxStartFrm_i_2_n_0;
  wire TxStartFrm_wb_i_1_n_0;
  wire TxStartFrm_wb_i_2_n_0;
  wire TxStartFrm_wb_i_3_n_0;
  wire TxStartFrm_wb_i_4_n_0;
  wire \TxStatus[14]_i_6_n_0 ;
  wire TxUnderRun;
  wire TxUnderRun_i_1_n_0;
  wire TxUnderRun_sync1_i_1_n_0;
  wire TxUnderRun_wb_i_1_n_0;
  wire TxUnderRun_wb_i_2_n_0;
  wire TxUsedData;
  wire TxUsedDataIn;
  wire TxUsedDataOutDetected_i_1_n_0;
  wire TxUsedData_i_1_n_0;
  wire \TxValidBytesLatched[0]_i_1_n_0 ;
  wire \TxValidBytesLatched[1]_i_1_n_0 ;
  wire \TxValidBytesLatched[1]_i_2_n_0 ;
  wire TypeLengthOK_i_1_n_0;
  wire TypeLengthOK_i_2_n_0;
  wire TypeLengthOK_i_3_n_0;
  wire TypeLengthOK_i_4_n_0;
  wire TypeLengthOK_i_5_n_0;
  wire TypeLengthOK_i_6_n_0;
  wire UnicastOK_i_11_n_0;
  wire UnicastOK_i_12_n_0;
  wire UnicastOK_i_13_n_0;
  wire UnicastOK_i_14_n_0;
  wire UnicastOK_i_15_n_0;
  wire UnicastOK_i_16_n_0;
  wire UnicastOK_i_17_n_0;
  wire UnicastOK_i_18_n_0;
  wire UnicastOK_i_19_n_0;
  wire UnicastOK_i_1_n_0;
  wire UnicastOK_i_20_n_0;
  wire UnicastOK_i_21_n_0;
  wire UnicastOK_i_22_n_0;
  wire UnicastOK_i_23_n_0;
  wire UnicastOK_i_24_n_0;
  wire UnicastOK_i_25_n_0;
  wire UnicastOK_i_26_n_0;
  wire UnicastOK_i_27_n_0;
  wire UnicastOK_i_28_n_0;
  wire UnicastOK_i_29_n_0;
  wire UnicastOK_i_2_n_0;
  wire UnicastOK_i_30_n_0;
  wire UnicastOK_i_31_n_0;
  wire UnicastOK_i_32_n_0;
  wire UnicastOK_i_33_n_0;
  wire UnicastOK_i_3_n_0;
  wire UnicastOK_i_4_n_0;
  wire UnicastOK_i_5_n_0;
  wire UnicastOK_i_7_n_0;
  wire UnicastOK_i_9_n_0;
  wire UpdateMIIRX_DATAReg;
  wire WB_ACK_O_i_2_n_0;
  wire WCtrlDataStart;
  wire WCtrlDataStart_i_1_n_0;
  wire WCtrlDataStart_q_i_1_n_0;
  wire WbEn_i_1_n_0;
  wire WillSendControlFrame;
  wire WillSendControlFrame_i_1_n_0;
  wire WillSendControlFrame_sync1;
  wire WillSendControlFrame_sync2;
  wire WillSendControlFrame_sync3;
  wire WillTransmit;
  wire WillTransmit_q;
  wire WillTransmit_q2;
  wire WriteOp_i_1_n_0;
  wire WriteOp_i_2_n_0;
  wire WriteOp_i_3_n_0;
  wire WriteRxDataToFifo_i_1_n_0;
  wire \cnt[1]_i_1__0_n_0 ;
  wire \cnt[2]_i_1__0_n_0 ;
  wire \cnt[2]_i_2_n_0 ;
  wire \cnt[3]_i_1__0_n_0 ;
  wire \cnt[3]_i_2__0_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[4]_i_1__0_n_0 ;
  wire \cnt[4]_i_1_n_0 ;
  wire \cnt[4]_i_2__0_n_0 ;
  wire \cnt[4]_i_3__0_n_0 ;
  wire \cnt[4]_i_3_n_0 ;
  wire \cnt[4]_i_4_n_0 ;
  wire \cnt[4]_i_5_n_0 ;
  wire cyc_cleared_i_1_n_0;
  wire cyc_cleared_i_2_n_0;
  wire cyc_cleared_i_3_n_0;
  wire cyc_cleared_i_4_n_0;
  wire cyc_cleared_i_5_n_0;
  wire \data_out[0]_i_4__0_n_0 ;
  wire \data_out[0]_i_4_n_0 ;
  wire \data_out[0]_i_5__0_n_0 ;
  wire \data_out[0]_i_5_n_0 ;
  wire \data_out[0]_i_6__0_n_0 ;
  wire \data_out[0]_i_6_n_0 ;
  wire \data_out[0]_i_7__0_n_0 ;
  wire \data_out[0]_i_7_n_0 ;
  wire \data_out[10]_i_4__0_n_0 ;
  wire \data_out[10]_i_4_n_0 ;
  wire \data_out[10]_i_5__0_n_0 ;
  wire \data_out[10]_i_5_n_0 ;
  wire \data_out[10]_i_6__0_n_0 ;
  wire \data_out[10]_i_6_n_0 ;
  wire \data_out[10]_i_7__0_n_0 ;
  wire \data_out[10]_i_7_n_0 ;
  wire \data_out[11]_i_4__0_n_0 ;
  wire \data_out[11]_i_4_n_0 ;
  wire \data_out[11]_i_5__0_n_0 ;
  wire \data_out[11]_i_5_n_0 ;
  wire \data_out[11]_i_6__0_n_0 ;
  wire \data_out[11]_i_6_n_0 ;
  wire \data_out[11]_i_7__0_n_0 ;
  wire \data_out[11]_i_7_n_0 ;
  wire \data_out[12]_i_4__0_n_0 ;
  wire \data_out[12]_i_4_n_0 ;
  wire \data_out[12]_i_5__0_n_0 ;
  wire \data_out[12]_i_5_n_0 ;
  wire \data_out[12]_i_6__0_n_0 ;
  wire \data_out[12]_i_6_n_0 ;
  wire \data_out[12]_i_7__0_n_0 ;
  wire \data_out[12]_i_7_n_0 ;
  wire \data_out[13]_i_4__0_n_0 ;
  wire \data_out[13]_i_4_n_0 ;
  wire \data_out[13]_i_5__0_n_0 ;
  wire \data_out[13]_i_5_n_0 ;
  wire \data_out[13]_i_6__0_n_0 ;
  wire \data_out[13]_i_6_n_0 ;
  wire \data_out[13]_i_7__0_n_0 ;
  wire \data_out[13]_i_7_n_0 ;
  wire \data_out[14]_i_4__0_n_0 ;
  wire \data_out[14]_i_4_n_0 ;
  wire \data_out[14]_i_5__0_n_0 ;
  wire \data_out[14]_i_5_n_0 ;
  wire \data_out[14]_i_6__0_n_0 ;
  wire \data_out[14]_i_6_n_0 ;
  wire \data_out[14]_i_7__0_n_0 ;
  wire \data_out[14]_i_7_n_0 ;
  wire \data_out[15]_i_4__0_n_0 ;
  wire \data_out[15]_i_4_n_0 ;
  wire \data_out[15]_i_5__0_n_0 ;
  wire \data_out[15]_i_5_n_0 ;
  wire \data_out[15]_i_6__0_n_0 ;
  wire \data_out[15]_i_6_n_0 ;
  wire \data_out[15]_i_7__0_n_0 ;
  wire \data_out[15]_i_7_n_0 ;
  wire \data_out[16]_i_4__0_n_0 ;
  wire \data_out[16]_i_4_n_0 ;
  wire \data_out[16]_i_5__0_n_0 ;
  wire \data_out[16]_i_5_n_0 ;
  wire \data_out[16]_i_6__0_n_0 ;
  wire \data_out[16]_i_6_n_0 ;
  wire \data_out[16]_i_7__0_n_0 ;
  wire \data_out[16]_i_7_n_0 ;
  wire \data_out[17]_i_4__0_n_0 ;
  wire \data_out[17]_i_4_n_0 ;
  wire \data_out[17]_i_5__0_n_0 ;
  wire \data_out[17]_i_5_n_0 ;
  wire \data_out[17]_i_6__0_n_0 ;
  wire \data_out[17]_i_6_n_0 ;
  wire \data_out[17]_i_7__0_n_0 ;
  wire \data_out[17]_i_7_n_0 ;
  wire \data_out[18]_i_4__0_n_0 ;
  wire \data_out[18]_i_4_n_0 ;
  wire \data_out[18]_i_5__0_n_0 ;
  wire \data_out[18]_i_5_n_0 ;
  wire \data_out[18]_i_6__0_n_0 ;
  wire \data_out[18]_i_6_n_0 ;
  wire \data_out[18]_i_7__0_n_0 ;
  wire \data_out[18]_i_7_n_0 ;
  wire \data_out[19]_i_4__0_n_0 ;
  wire \data_out[19]_i_4_n_0 ;
  wire \data_out[19]_i_5__0_n_0 ;
  wire \data_out[19]_i_5_n_0 ;
  wire \data_out[19]_i_6__0_n_0 ;
  wire \data_out[19]_i_6_n_0 ;
  wire \data_out[19]_i_7__0_n_0 ;
  wire \data_out[19]_i_7_n_0 ;
  wire \data_out[1]_i_4__0_n_0 ;
  wire \data_out[1]_i_4_n_0 ;
  wire \data_out[1]_i_5__0_n_0 ;
  wire \data_out[1]_i_5_n_0 ;
  wire \data_out[1]_i_6__0_n_0 ;
  wire \data_out[1]_i_6_n_0 ;
  wire \data_out[1]_i_7__0_n_0 ;
  wire \data_out[1]_i_7_n_0 ;
  wire \data_out[20]_i_4__0_n_0 ;
  wire \data_out[20]_i_4_n_0 ;
  wire \data_out[20]_i_5__0_n_0 ;
  wire \data_out[20]_i_5_n_0 ;
  wire \data_out[20]_i_6__0_n_0 ;
  wire \data_out[20]_i_6_n_0 ;
  wire \data_out[20]_i_7__0_n_0 ;
  wire \data_out[20]_i_7_n_0 ;
  wire \data_out[21]_i_4__0_n_0 ;
  wire \data_out[21]_i_4_n_0 ;
  wire \data_out[21]_i_5__0_n_0 ;
  wire \data_out[21]_i_5_n_0 ;
  wire \data_out[21]_i_6__0_n_0 ;
  wire \data_out[21]_i_6_n_0 ;
  wire \data_out[21]_i_7__0_n_0 ;
  wire \data_out[21]_i_7_n_0 ;
  wire \data_out[22]_i_4__0_n_0 ;
  wire \data_out[22]_i_4_n_0 ;
  wire \data_out[22]_i_5__0_n_0 ;
  wire \data_out[22]_i_5_n_0 ;
  wire \data_out[22]_i_6__0_n_0 ;
  wire \data_out[22]_i_6_n_0 ;
  wire \data_out[22]_i_7__0_n_0 ;
  wire \data_out[22]_i_7_n_0 ;
  wire \data_out[23]_i_4__0_n_0 ;
  wire \data_out[23]_i_4_n_0 ;
  wire \data_out[23]_i_5__0_n_0 ;
  wire \data_out[23]_i_5_n_0 ;
  wire \data_out[23]_i_6__0_n_0 ;
  wire \data_out[23]_i_6_n_0 ;
  wire \data_out[23]_i_7__0_n_0 ;
  wire \data_out[23]_i_7_n_0 ;
  wire \data_out[24]_i_4__0_n_0 ;
  wire \data_out[24]_i_4_n_0 ;
  wire \data_out[24]_i_5__0_n_0 ;
  wire \data_out[24]_i_5_n_0 ;
  wire \data_out[24]_i_6__0_n_0 ;
  wire \data_out[24]_i_6_n_0 ;
  wire \data_out[24]_i_7__0_n_0 ;
  wire \data_out[24]_i_7_n_0 ;
  wire \data_out[25]_i_4__0_n_0 ;
  wire \data_out[25]_i_4_n_0 ;
  wire \data_out[25]_i_5__0_n_0 ;
  wire \data_out[25]_i_5_n_0 ;
  wire \data_out[25]_i_6__0_n_0 ;
  wire \data_out[25]_i_6_n_0 ;
  wire \data_out[25]_i_7__0_n_0 ;
  wire \data_out[25]_i_7_n_0 ;
  wire \data_out[26]_i_4__0_n_0 ;
  wire \data_out[26]_i_4_n_0 ;
  wire \data_out[26]_i_5__0_n_0 ;
  wire \data_out[26]_i_5_n_0 ;
  wire \data_out[26]_i_6__0_n_0 ;
  wire \data_out[26]_i_6_n_0 ;
  wire \data_out[26]_i_7__0_n_0 ;
  wire \data_out[26]_i_7_n_0 ;
  wire \data_out[27]_i_4__0_n_0 ;
  wire \data_out[27]_i_4_n_0 ;
  wire \data_out[27]_i_5__0_n_0 ;
  wire \data_out[27]_i_5_n_0 ;
  wire \data_out[27]_i_6__0_n_0 ;
  wire \data_out[27]_i_6_n_0 ;
  wire \data_out[27]_i_7__0_n_0 ;
  wire \data_out[27]_i_7_n_0 ;
  wire \data_out[28]_i_4__0_n_0 ;
  wire \data_out[28]_i_4_n_0 ;
  wire \data_out[28]_i_5__0_n_0 ;
  wire \data_out[28]_i_5_n_0 ;
  wire \data_out[28]_i_6__0_n_0 ;
  wire \data_out[28]_i_6_n_0 ;
  wire \data_out[28]_i_7__0_n_0 ;
  wire \data_out[28]_i_7_n_0 ;
  wire \data_out[29]_i_4__0_n_0 ;
  wire \data_out[29]_i_4_n_0 ;
  wire \data_out[29]_i_5__0_n_0 ;
  wire \data_out[29]_i_5_n_0 ;
  wire \data_out[29]_i_6__0_n_0 ;
  wire \data_out[29]_i_6_n_0 ;
  wire \data_out[29]_i_7__0_n_0 ;
  wire \data_out[29]_i_7_n_0 ;
  wire \data_out[2]_i_4__0_n_0 ;
  wire \data_out[2]_i_4_n_0 ;
  wire \data_out[2]_i_5__0_n_0 ;
  wire \data_out[2]_i_5_n_0 ;
  wire \data_out[2]_i_6__0_n_0 ;
  wire \data_out[2]_i_6_n_0 ;
  wire \data_out[2]_i_7__0_n_0 ;
  wire \data_out[2]_i_7_n_0 ;
  wire \data_out[30]_i_4__0_n_0 ;
  wire \data_out[30]_i_4_n_0 ;
  wire \data_out[30]_i_5__0_n_0 ;
  wire \data_out[30]_i_5_n_0 ;
  wire \data_out[30]_i_6__0_n_0 ;
  wire \data_out[30]_i_6_n_0 ;
  wire \data_out[30]_i_7__0_n_0 ;
  wire \data_out[30]_i_7_n_0 ;
  wire \data_out[31]_i_4__0_n_0 ;
  wire \data_out[31]_i_4_n_0 ;
  wire \data_out[31]_i_5__0_n_0 ;
  wire \data_out[31]_i_5_n_0 ;
  wire \data_out[31]_i_6__0_n_0 ;
  wire \data_out[31]_i_6_n_0 ;
  wire \data_out[31]_i_7__0_n_0 ;
  wire \data_out[31]_i_7_n_0 ;
  wire \data_out[3]_i_4__0_n_0 ;
  wire \data_out[3]_i_4_n_0 ;
  wire \data_out[3]_i_5__0_n_0 ;
  wire \data_out[3]_i_5_n_0 ;
  wire \data_out[3]_i_6__0_n_0 ;
  wire \data_out[3]_i_6_n_0 ;
  wire \data_out[3]_i_7__0_n_0 ;
  wire \data_out[3]_i_7_n_0 ;
  wire \data_out[4]_i_4__0_n_0 ;
  wire \data_out[4]_i_4_n_0 ;
  wire \data_out[4]_i_5__0_n_0 ;
  wire \data_out[4]_i_5_n_0 ;
  wire \data_out[4]_i_6__0_n_0 ;
  wire \data_out[4]_i_6_n_0 ;
  wire \data_out[4]_i_7__0_n_0 ;
  wire \data_out[4]_i_7_n_0 ;
  wire \data_out[5]_i_4__0_n_0 ;
  wire \data_out[5]_i_4_n_0 ;
  wire \data_out[5]_i_5__0_n_0 ;
  wire \data_out[5]_i_5_n_0 ;
  wire \data_out[5]_i_6__0_n_0 ;
  wire \data_out[5]_i_6_n_0 ;
  wire \data_out[5]_i_7__0_n_0 ;
  wire \data_out[5]_i_7_n_0 ;
  wire \data_out[6]_i_4__0_n_0 ;
  wire \data_out[6]_i_4_n_0 ;
  wire \data_out[6]_i_5__0_n_0 ;
  wire \data_out[6]_i_5_n_0 ;
  wire \data_out[6]_i_6__0_n_0 ;
  wire \data_out[6]_i_6_n_0 ;
  wire \data_out[6]_i_7__0_n_0 ;
  wire \data_out[6]_i_7_n_0 ;
  wire \data_out[7]_i_4__0_n_0 ;
  wire \data_out[7]_i_4_n_0 ;
  wire \data_out[7]_i_5__0_n_0 ;
  wire \data_out[7]_i_5_n_0 ;
  wire \data_out[7]_i_6__0_n_0 ;
  wire \data_out[7]_i_6_n_0 ;
  wire \data_out[7]_i_7__0_n_0 ;
  wire \data_out[7]_i_7_n_0 ;
  wire \data_out[8]_i_4__0_n_0 ;
  wire \data_out[8]_i_4_n_0 ;
  wire \data_out[8]_i_5__0_n_0 ;
  wire \data_out[8]_i_5_n_0 ;
  wire \data_out[8]_i_6__0_n_0 ;
  wire \data_out[8]_i_6_n_0 ;
  wire \data_out[8]_i_7__0_n_0 ;
  wire \data_out[8]_i_7_n_0 ;
  wire \data_out[9]_i_4__0_n_0 ;
  wire \data_out[9]_i_4_n_0 ;
  wire \data_out[9]_i_5__0_n_0 ;
  wire \data_out[9]_i_5_n_0 ;
  wire \data_out[9]_i_6__0_n_0 ;
  wire \data_out[9]_i_6_n_0 ;
  wire \data_out[9]_i_7__0_n_0 ;
  wire \data_out[9]_i_7_n_0 ;
  wire \data_out_reg[0]_i_2__0_n_0 ;
  wire \data_out_reg[0]_i_2_n_0 ;
  wire \data_out_reg[0]_i_3__0_n_0 ;
  wire \data_out_reg[0]_i_3_n_0 ;
  wire \data_out_reg[10]_i_2__0_n_0 ;
  wire \data_out_reg[10]_i_2_n_0 ;
  wire \data_out_reg[10]_i_3__0_n_0 ;
  wire \data_out_reg[10]_i_3_n_0 ;
  wire \data_out_reg[11]_i_2__0_n_0 ;
  wire \data_out_reg[11]_i_2_n_0 ;
  wire \data_out_reg[11]_i_3__0_n_0 ;
  wire \data_out_reg[11]_i_3_n_0 ;
  wire \data_out_reg[12]_i_2__0_n_0 ;
  wire \data_out_reg[12]_i_2_n_0 ;
  wire \data_out_reg[12]_i_3__0_n_0 ;
  wire \data_out_reg[12]_i_3_n_0 ;
  wire \data_out_reg[13]_i_2__0_n_0 ;
  wire \data_out_reg[13]_i_2_n_0 ;
  wire \data_out_reg[13]_i_3__0_n_0 ;
  wire \data_out_reg[13]_i_3_n_0 ;
  wire \data_out_reg[14]_i_2__0_n_0 ;
  wire \data_out_reg[14]_i_2_n_0 ;
  wire \data_out_reg[14]_i_3__0_n_0 ;
  wire \data_out_reg[14]_i_3_n_0 ;
  wire \data_out_reg[15]_i_2__0_n_0 ;
  wire \data_out_reg[15]_i_2_n_0 ;
  wire \data_out_reg[15]_i_3__0_n_0 ;
  wire \data_out_reg[15]_i_3_n_0 ;
  wire \data_out_reg[16]_i_2__0_n_0 ;
  wire \data_out_reg[16]_i_2_n_0 ;
  wire \data_out_reg[16]_i_3__0_n_0 ;
  wire \data_out_reg[16]_i_3_n_0 ;
  wire \data_out_reg[17]_i_2__0_n_0 ;
  wire \data_out_reg[17]_i_2_n_0 ;
  wire \data_out_reg[17]_i_3__0_n_0 ;
  wire \data_out_reg[17]_i_3_n_0 ;
  wire \data_out_reg[18]_i_2__0_n_0 ;
  wire \data_out_reg[18]_i_2_n_0 ;
  wire \data_out_reg[18]_i_3__0_n_0 ;
  wire \data_out_reg[18]_i_3_n_0 ;
  wire \data_out_reg[19]_i_2__0_n_0 ;
  wire \data_out_reg[19]_i_2_n_0 ;
  wire \data_out_reg[19]_i_3__0_n_0 ;
  wire \data_out_reg[19]_i_3_n_0 ;
  wire \data_out_reg[1]_i_2__0_n_0 ;
  wire \data_out_reg[1]_i_2_n_0 ;
  wire \data_out_reg[1]_i_3__0_n_0 ;
  wire \data_out_reg[1]_i_3_n_0 ;
  wire \data_out_reg[20]_i_2__0_n_0 ;
  wire \data_out_reg[20]_i_2_n_0 ;
  wire \data_out_reg[20]_i_3__0_n_0 ;
  wire \data_out_reg[20]_i_3_n_0 ;
  wire \data_out_reg[21]_i_2__0_n_0 ;
  wire \data_out_reg[21]_i_2_n_0 ;
  wire \data_out_reg[21]_i_3__0_n_0 ;
  wire \data_out_reg[21]_i_3_n_0 ;
  wire \data_out_reg[22]_i_2__0_n_0 ;
  wire \data_out_reg[22]_i_2_n_0 ;
  wire \data_out_reg[22]_i_3__0_n_0 ;
  wire \data_out_reg[22]_i_3_n_0 ;
  wire \data_out_reg[23]_i_2__0_n_0 ;
  wire \data_out_reg[23]_i_2_n_0 ;
  wire \data_out_reg[23]_i_3__0_n_0 ;
  wire \data_out_reg[23]_i_3_n_0 ;
  wire \data_out_reg[24]_i_2__0_n_0 ;
  wire \data_out_reg[24]_i_2_n_0 ;
  wire \data_out_reg[24]_i_3__0_n_0 ;
  wire \data_out_reg[24]_i_3_n_0 ;
  wire \data_out_reg[25]_i_2__0_n_0 ;
  wire \data_out_reg[25]_i_2_n_0 ;
  wire \data_out_reg[25]_i_3__0_n_0 ;
  wire \data_out_reg[25]_i_3_n_0 ;
  wire \data_out_reg[26]_i_2__0_n_0 ;
  wire \data_out_reg[26]_i_2_n_0 ;
  wire \data_out_reg[26]_i_3__0_n_0 ;
  wire \data_out_reg[26]_i_3_n_0 ;
  wire \data_out_reg[27]_i_2__0_n_0 ;
  wire \data_out_reg[27]_i_2_n_0 ;
  wire \data_out_reg[27]_i_3__0_n_0 ;
  wire \data_out_reg[27]_i_3_n_0 ;
  wire \data_out_reg[28]_i_2__0_n_0 ;
  wire \data_out_reg[28]_i_2_n_0 ;
  wire \data_out_reg[28]_i_3__0_n_0 ;
  wire \data_out_reg[28]_i_3_n_0 ;
  wire \data_out_reg[29]_i_2__0_n_0 ;
  wire \data_out_reg[29]_i_2_n_0 ;
  wire \data_out_reg[29]_i_3__0_n_0 ;
  wire \data_out_reg[29]_i_3_n_0 ;
  wire \data_out_reg[2]_i_2__0_n_0 ;
  wire \data_out_reg[2]_i_2_n_0 ;
  wire \data_out_reg[2]_i_3__0_n_0 ;
  wire \data_out_reg[2]_i_3_n_0 ;
  wire \data_out_reg[30]_i_2__0_n_0 ;
  wire \data_out_reg[30]_i_2_n_0 ;
  wire \data_out_reg[30]_i_3__0_n_0 ;
  wire \data_out_reg[30]_i_3_n_0 ;
  wire \data_out_reg[31]_i_2__0_n_0 ;
  wire \data_out_reg[31]_i_2_n_0 ;
  wire \data_out_reg[31]_i_3__0_n_0 ;
  wire \data_out_reg[31]_i_3_n_0 ;
  wire \data_out_reg[3]_i_2__0_n_0 ;
  wire \data_out_reg[3]_i_2_n_0 ;
  wire \data_out_reg[3]_i_3__0_n_0 ;
  wire \data_out_reg[3]_i_3_n_0 ;
  wire \data_out_reg[4]_i_2__0_n_0 ;
  wire \data_out_reg[4]_i_2_n_0 ;
  wire \data_out_reg[4]_i_3__0_n_0 ;
  wire \data_out_reg[4]_i_3_n_0 ;
  wire \data_out_reg[5]_i_2__0_n_0 ;
  wire \data_out_reg[5]_i_2_n_0 ;
  wire \data_out_reg[5]_i_3__0_n_0 ;
  wire \data_out_reg[5]_i_3_n_0 ;
  wire \data_out_reg[6]_i_2__0_n_0 ;
  wire \data_out_reg[6]_i_2_n_0 ;
  wire \data_out_reg[6]_i_3__0_n_0 ;
  wire \data_out_reg[6]_i_3_n_0 ;
  wire \data_out_reg[7]_i_2__0_n_0 ;
  wire \data_out_reg[7]_i_2_n_0 ;
  wire \data_out_reg[7]_i_3__0_n_0 ;
  wire \data_out_reg[7]_i_3_n_0 ;
  wire \data_out_reg[8]_i_2__0_n_0 ;
  wire \data_out_reg[8]_i_2_n_0 ;
  wire \data_out_reg[8]_i_3__0_n_0 ;
  wire \data_out_reg[8]_i_3_n_0 ;
  wire \data_out_reg[9]_i_2__0_n_0 ;
  wire \data_out_reg[9]_i_2_n_0 ;
  wire \data_out_reg[9]_i_3__0_n_0 ;
  wire \data_out_reg[9]_i_3_n_0 ;
  wire \ethreg1/COLLCONF_Wr_0 ;
  wire \ethreg1/COLLCONF_Wr_2 ;
  wire \ethreg1/CTRLMODER_Wr ;
  wire \ethreg1/HASH0_Wr_0 ;
  wire \ethreg1/HASH0_Wr_1 ;
  wire \ethreg1/HASH0_Wr_2 ;
  wire \ethreg1/HASH0_Wr_3 ;
  wire \ethreg1/HASH1_Wr_0 ;
  wire \ethreg1/HASH1_Wr_1 ;
  wire \ethreg1/HASH1_Wr_2 ;
  wire \ethreg1/HASH1_Wr_3 ;
  wire [6:0]\ethreg1/INT_MASKOut ;
  wire \ethreg1/INT_MASK_Wr ;
  wire \ethreg1/IPGR1_Wr ;
  wire \ethreg1/IPGR2_Wr ;
  wire \ethreg1/IPGT_Wr ;
  wire \ethreg1/MAC_ADDR0_Wr_0 ;
  wire \ethreg1/MAC_ADDR0_Wr_1 ;
  wire \ethreg1/MAC_ADDR0_Wr_2 ;
  wire \ethreg1/MAC_ADDR0_Wr_3 ;
  wire \ethreg1/MAC_ADDR1_Wr_0 ;
  wire \ethreg1/MAC_ADDR1_Wr_1 ;
  wire \ethreg1/MIIADDRESS_Wr_0 ;
  wire \ethreg1/MIIADDRESS_Wr_1 ;
  wire \ethreg1/MIICOMMAND_Wr_0 ;
  wire \ethreg1/MIIMODER_0/DataOut_reg_n_0_[0] ;
  wire \ethreg1/MIIMODER_Wr_0 ;
  wire \ethreg1/MIIMODER_Wr_1 ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[0] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[10] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[11] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[12] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[13] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[14] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[15] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[1] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[2] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[3] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[4] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[5] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[6] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[7] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[8] ;
  wire \ethreg1/MIIRX_DATA/DataOut_reg_n_0_[9] ;
  wire \ethreg1/MIITX_DATA_Wr_0 ;
  wire \ethreg1/MIITX_DATA_Wr_1 ;
  wire \ethreg1/MODER_0/DataOut_reg_n_0_[0] ;
  wire \ethreg1/MODER_0/DataOut_reg_n_0_[2] ;
  wire \ethreg1/MODER_0/DataOut_reg_n_0_[4] ;
  wire \ethreg1/MODER_1/DataOut_reg_n_0_[3] ;
  wire \ethreg1/MODER_Wr_0 ;
  wire \ethreg1/MODER_Wr_1 ;
  wire \ethreg1/MODER_Wr_2 ;
  wire \ethreg1/PACKETLEN_Wr_0 ;
  wire \ethreg1/PACKETLEN_Wr_1 ;
  wire \ethreg1/PACKETLEN_Wr_2 ;
  wire \ethreg1/PACKETLEN_Wr_3 ;
  wire \ethreg1/Read ;
  wire \ethreg1/ResetRxCIrq_sync1 ;
  wire \ethreg1/ResetRxCIrq_sync2 ;
  wire \ethreg1/ResetRxCIrq_sync3 ;
  wire \ethreg1/ResetTxCIrq_sync2 ;
  wire \ethreg1/SetRxCIrq ;
  wire \ethreg1/SetRxCIrq0 ;
  wire \ethreg1/SetRxCIrq_rxclk ;
  wire \ethreg1/SetRxCIrq_sync1 ;
  wire \ethreg1/SetRxCIrq_sync2 ;
  wire \ethreg1/SetRxCIrq_sync3 ;
  wire \ethreg1/SetTxCIrq ;
  wire \ethreg1/SetTxCIrq0 ;
  wire \ethreg1/SetTxCIrq_sync1 ;
  wire \ethreg1/SetTxCIrq_sync2 ;
  wire \ethreg1/SetTxCIrq_sync3 ;
  wire \ethreg1/SetTxCIrq_txclk ;
  wire \ethreg1/TXCTRL_Sel ;
  wire \ethreg1/TXCTRL_Wr_0 ;
  wire \ethreg1/TXCTRL_Wr_1 ;
  wire \ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ;
  wire \ethreg1/TX_BD_NUM_Wr ;
  wire [6:0]\ethreg1/data1 ;
  wire \ethreg1/p_0_in19_in ;
  wire \ethreg1/p_0_in20_in ;
  wire \ethreg1/p_0_in21_in ;
  wire \ethreg1/p_0_in22_in ;
  wire \ethreg1/p_12_in ;
  wire \fifo[0][31]_i_1__0_n_0 ;
  wire \fifo[0][31]_i_1_n_0 ;
  wire \fifo[0][31]_i_2__0_n_0 ;
  wire \fifo[0][31]_i_2_n_0 ;
  wire \fifo[0][31]_i_3__0_n_0 ;
  wire \fifo[0][31]_i_3_n_0 ;
  wire \fifo[0][31]_i_4__0_n_0 ;
  wire \fifo[0][31]_i_4_n_0 ;
  wire \fifo[10][31]_i_1__0_n_0 ;
  wire \fifo[10][31]_i_1_n_0 ;
  wire \fifo[11][31]_i_1__0_n_0 ;
  wire \fifo[11][31]_i_1_n_0 ;
  wire \fifo[12][31]_i_1__0_n_0 ;
  wire \fifo[12][31]_i_1_n_0 ;
  wire \fifo[13][31]_i_1__0_n_0 ;
  wire \fifo[13][31]_i_1_n_0 ;
  wire \fifo[14][31]_i_1__0_n_0 ;
  wire \fifo[14][31]_i_1_n_0 ;
  wire \fifo[15][31]_i_1__0_n_0 ;
  wire \fifo[15][31]_i_1_n_0 ;
  wire \fifo[1][31]_i_1__0_n_0 ;
  wire \fifo[1][31]_i_1_n_0 ;
  wire \fifo[1][31]_i_2_n_0 ;
  wire \fifo[2][31]_i_1__0_n_0 ;
  wire \fifo[2][31]_i_1_n_0 ;
  wire \fifo[3][31]_i_1__0_n_0 ;
  wire \fifo[3][31]_i_1_n_0 ;
  wire \fifo[4][31]_i_1__0_n_0 ;
  wire \fifo[4][31]_i_1_n_0 ;
  wire \fifo[5][31]_i_1__0_n_0 ;
  wire \fifo[5][31]_i_1_n_0 ;
  wire \fifo[5][31]_i_2_n_0 ;
  wire \fifo[6][31]_i_1__0_n_0 ;
  wire \fifo[6][31]_i_1_n_0 ;
  wire \fifo[7][31]_i_1__0_n_0 ;
  wire \fifo[7][31]_i_1_n_0 ;
  wire \fifo[8][31]_i_1__0_n_0 ;
  wire \fifo[8][31]_i_1_n_0 ;
  wire \fifo[9][31]_i_1__0_n_0 ;
  wire \fifo[9][31]_i_1_n_0 ;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire int_o;
  wire int_o_OBUF;
  wire int_o_OBUF_inst_i_2_n_0;
  wire int_o_OBUF_inst_i_3_n_0;
  wire irq_busy_i_1_n_0;
  wire irq_rxb_i_1_n_0;
  wire irq_rxc_i_1_n_0;
  wire irq_rxe_i_1_n_0;
  wire irq_txb_i_1_n_0;
  wire irq_txc_i_1_n_0;
  wire irq_txe_i_1_n_0;
  wire m_wb_ack_i;
  wire m_wb_ack_i_IBUF;
  wire [31:0]m_wb_adr_o;
  wire \m_wb_adr_o[0]_i_2_n_0 ;
  wire \m_wb_adr_o[0]_i_3_n_0 ;
  wire \m_wb_adr_o[0]_i_4_n_0 ;
  wire \m_wb_adr_o[0]_i_5_n_0 ;
  wire \m_wb_adr_o[0]_i_6_n_0 ;
  wire \m_wb_adr_o[0]_i_7_n_0 ;
  wire \m_wb_adr_o[10]_i_1_n_0 ;
  wire \m_wb_adr_o[10]_i_2_n_0 ;
  wire \m_wb_adr_o[10]_i_3_n_0 ;
  wire \m_wb_adr_o[10]_i_4_n_0 ;
  wire \m_wb_adr_o[10]_i_5_n_0 ;
  wire \m_wb_adr_o[10]_i_6_n_0 ;
  wire \m_wb_adr_o[10]_i_7_n_0 ;
  wire \m_wb_adr_o[11]_i_1_n_0 ;
  wire \m_wb_adr_o[11]_i_2_n_0 ;
  wire \m_wb_adr_o[11]_i_3_n_0 ;
  wire \m_wb_adr_o[11]_i_4_n_0 ;
  wire \m_wb_adr_o[11]_i_5_n_0 ;
  wire \m_wb_adr_o[11]_i_6_n_0 ;
  wire \m_wb_adr_o[12]_i_1_n_0 ;
  wire \m_wb_adr_o[12]_i_2_n_0 ;
  wire \m_wb_adr_o[12]_i_3_n_0 ;
  wire \m_wb_adr_o[12]_i_4_n_0 ;
  wire \m_wb_adr_o[12]_i_5_n_0 ;
  wire \m_wb_adr_o[12]_i_6_n_0 ;
  wire \m_wb_adr_o[12]_i_7_n_0 ;
  wire \m_wb_adr_o[13]_i_1_n_0 ;
  wire \m_wb_adr_o[13]_i_2_n_0 ;
  wire \m_wb_adr_o[13]_i_3_n_0 ;
  wire \m_wb_adr_o[13]_i_4_n_0 ;
  wire \m_wb_adr_o[13]_i_5_n_0 ;
  wire \m_wb_adr_o[13]_i_6_n_0 ;
  wire \m_wb_adr_o[13]_i_7_n_0 ;
  wire \m_wb_adr_o[14]_i_1_n_0 ;
  wire \m_wb_adr_o[14]_i_2_n_0 ;
  wire \m_wb_adr_o[14]_i_3_n_0 ;
  wire \m_wb_adr_o[14]_i_4_n_0 ;
  wire \m_wb_adr_o[14]_i_5_n_0 ;
  wire \m_wb_adr_o[14]_i_6_n_0 ;
  wire \m_wb_adr_o[15]_i_1_n_0 ;
  wire \m_wb_adr_o[15]_i_2_n_0 ;
  wire \m_wb_adr_o[15]_i_3_n_0 ;
  wire \m_wb_adr_o[15]_i_4_n_0 ;
  wire \m_wb_adr_o[15]_i_5_n_0 ;
  wire \m_wb_adr_o[15]_i_6_n_0 ;
  wire \m_wb_adr_o[16]_i_1_n_0 ;
  wire \m_wb_adr_o[16]_i_2_n_0 ;
  wire \m_wb_adr_o[16]_i_3_n_0 ;
  wire \m_wb_adr_o[16]_i_4_n_0 ;
  wire \m_wb_adr_o[16]_i_5_n_0 ;
  wire \m_wb_adr_o[16]_i_6_n_0 ;
  wire \m_wb_adr_o[16]_i_7_n_0 ;
  wire \m_wb_adr_o[17]_i_1_n_0 ;
  wire \m_wb_adr_o[17]_i_2_n_0 ;
  wire \m_wb_adr_o[17]_i_3_n_0 ;
  wire \m_wb_adr_o[17]_i_4_n_0 ;
  wire \m_wb_adr_o[17]_i_5_n_0 ;
  wire \m_wb_adr_o[17]_i_6_n_0 ;
  wire \m_wb_adr_o[18]_i_1_n_0 ;
  wire \m_wb_adr_o[18]_i_2_n_0 ;
  wire \m_wb_adr_o[18]_i_3_n_0 ;
  wire \m_wb_adr_o[18]_i_4_n_0 ;
  wire \m_wb_adr_o[18]_i_5_n_0 ;
  wire \m_wb_adr_o[18]_i_6_n_0 ;
  wire \m_wb_adr_o[18]_i_7_n_0 ;
  wire \m_wb_adr_o[19]_i_1_n_0 ;
  wire \m_wb_adr_o[19]_i_2_n_0 ;
  wire \m_wb_adr_o[19]_i_3_n_0 ;
  wire \m_wb_adr_o[19]_i_4_n_0 ;
  wire \m_wb_adr_o[19]_i_5_n_0 ;
  wire \m_wb_adr_o[19]_i_6_n_0 ;
  wire \m_wb_adr_o[1]_i_1_n_0 ;
  wire \m_wb_adr_o[1]_i_2_n_0 ;
  wire \m_wb_adr_o[1]_i_3_n_0 ;
  wire \m_wb_adr_o[1]_i_4_n_0 ;
  wire \m_wb_adr_o[1]_i_5_n_0 ;
  wire \m_wb_adr_o[1]_i_6_n_0 ;
  wire \m_wb_adr_o[20]_i_1_n_0 ;
  wire \m_wb_adr_o[20]_i_2_n_0 ;
  wire \m_wb_adr_o[20]_i_3_n_0 ;
  wire \m_wb_adr_o[20]_i_4_n_0 ;
  wire \m_wb_adr_o[20]_i_5_n_0 ;
  wire \m_wb_adr_o[20]_i_6_n_0 ;
  wire \m_wb_adr_o[21]_i_1_n_0 ;
  wire \m_wb_adr_o[21]_i_2_n_0 ;
  wire \m_wb_adr_o[21]_i_3_n_0 ;
  wire \m_wb_adr_o[21]_i_4_n_0 ;
  wire \m_wb_adr_o[21]_i_5_n_0 ;
  wire \m_wb_adr_o[21]_i_6_n_0 ;
  wire \m_wb_adr_o[22]_i_1_n_0 ;
  wire \m_wb_adr_o[22]_i_2_n_0 ;
  wire \m_wb_adr_o[22]_i_3_n_0 ;
  wire \m_wb_adr_o[22]_i_4_n_0 ;
  wire \m_wb_adr_o[22]_i_5_n_0 ;
  wire \m_wb_adr_o[22]_i_6_n_0 ;
  wire \m_wb_adr_o[23]_i_1_n_0 ;
  wire \m_wb_adr_o[23]_i_2_n_0 ;
  wire \m_wb_adr_o[23]_i_3_n_0 ;
  wire \m_wb_adr_o[23]_i_4_n_0 ;
  wire \m_wb_adr_o[23]_i_5_n_0 ;
  wire \m_wb_adr_o[23]_i_6_n_0 ;
  wire \m_wb_adr_o[23]_i_7_n_0 ;
  wire \m_wb_adr_o[24]_i_1_n_0 ;
  wire \m_wb_adr_o[24]_i_2_n_0 ;
  wire \m_wb_adr_o[24]_i_3_n_0 ;
  wire \m_wb_adr_o[24]_i_4_n_0 ;
  wire \m_wb_adr_o[24]_i_5_n_0 ;
  wire \m_wb_adr_o[24]_i_6_n_0 ;
  wire \m_wb_adr_o[25]_i_1_n_0 ;
  wire \m_wb_adr_o[25]_i_2_n_0 ;
  wire \m_wb_adr_o[25]_i_3_n_0 ;
  wire \m_wb_adr_o[25]_i_4_n_0 ;
  wire \m_wb_adr_o[25]_i_5_n_0 ;
  wire \m_wb_adr_o[25]_i_6_n_0 ;
  wire \m_wb_adr_o[25]_i_7_n_0 ;
  wire \m_wb_adr_o[25]_i_8_n_0 ;
  wire \m_wb_adr_o[26]_i_1_n_0 ;
  wire \m_wb_adr_o[26]_i_2_n_0 ;
  wire \m_wb_adr_o[26]_i_3_n_0 ;
  wire \m_wb_adr_o[26]_i_4_n_0 ;
  wire \m_wb_adr_o[26]_i_5_n_0 ;
  wire \m_wb_adr_o[26]_i_6_n_0 ;
  wire \m_wb_adr_o[26]_i_7_n_0 ;
  wire \m_wb_adr_o[27]_i_1_n_0 ;
  wire \m_wb_adr_o[27]_i_2_n_0 ;
  wire \m_wb_adr_o[27]_i_3_n_0 ;
  wire \m_wb_adr_o[27]_i_4_n_0 ;
  wire \m_wb_adr_o[27]_i_5_n_0 ;
  wire \m_wb_adr_o[27]_i_6_n_0 ;
  wire \m_wb_adr_o[27]_i_7_n_0 ;
  wire \m_wb_adr_o[28]_i_1_n_0 ;
  wire \m_wb_adr_o[28]_i_2_n_0 ;
  wire \m_wb_adr_o[28]_i_3_n_0 ;
  wire \m_wb_adr_o[28]_i_4_n_0 ;
  wire \m_wb_adr_o[28]_i_5_n_0 ;
  wire \m_wb_adr_o[28]_i_6_n_0 ;
  wire \m_wb_adr_o[28]_i_7_n_0 ;
  wire \m_wb_adr_o[29]_i_10_n_0 ;
  wire \m_wb_adr_o[29]_i_1_n_0 ;
  wire \m_wb_adr_o[29]_i_2_n_0 ;
  wire \m_wb_adr_o[29]_i_3_n_0 ;
  wire \m_wb_adr_o[29]_i_4_n_0 ;
  wire \m_wb_adr_o[29]_i_5_n_0 ;
  wire \m_wb_adr_o[29]_i_6_n_0 ;
  wire \m_wb_adr_o[29]_i_7_n_0 ;
  wire \m_wb_adr_o[29]_i_8_n_0 ;
  wire \m_wb_adr_o[29]_i_9_n_0 ;
  wire \m_wb_adr_o[2]_i_1_n_0 ;
  wire \m_wb_adr_o[2]_i_2_n_0 ;
  wire \m_wb_adr_o[2]_i_3_n_0 ;
  wire \m_wb_adr_o[2]_i_4_n_0 ;
  wire \m_wb_adr_o[2]_i_5_n_0 ;
  wire \m_wb_adr_o[2]_i_6_n_0 ;
  wire \m_wb_adr_o[3]_i_1_n_0 ;
  wire \m_wb_adr_o[3]_i_2_n_0 ;
  wire \m_wb_adr_o[3]_i_3_n_0 ;
  wire \m_wb_adr_o[3]_i_4_n_0 ;
  wire \m_wb_adr_o[3]_i_5_n_0 ;
  wire \m_wb_adr_o[3]_i_6_n_0 ;
  wire \m_wb_adr_o[3]_i_7_n_0 ;
  wire \m_wb_adr_o[4]_i_1_n_0 ;
  wire \m_wb_adr_o[4]_i_2_n_0 ;
  wire \m_wb_adr_o[4]_i_3_n_0 ;
  wire \m_wb_adr_o[4]_i_4_n_0 ;
  wire \m_wb_adr_o[4]_i_5_n_0 ;
  wire \m_wb_adr_o[4]_i_6_n_0 ;
  wire \m_wb_adr_o[5]_i_1_n_0 ;
  wire \m_wb_adr_o[5]_i_2_n_0 ;
  wire \m_wb_adr_o[5]_i_3_n_0 ;
  wire \m_wb_adr_o[5]_i_4_n_0 ;
  wire \m_wb_adr_o[5]_i_5_n_0 ;
  wire \m_wb_adr_o[5]_i_6_n_0 ;
  wire \m_wb_adr_o[6]_i_1_n_0 ;
  wire \m_wb_adr_o[6]_i_2_n_0 ;
  wire \m_wb_adr_o[6]_i_3_n_0 ;
  wire \m_wb_adr_o[6]_i_4_n_0 ;
  wire \m_wb_adr_o[6]_i_5_n_0 ;
  wire \m_wb_adr_o[6]_i_6_n_0 ;
  wire \m_wb_adr_o[7]_i_1_n_0 ;
  wire \m_wb_adr_o[7]_i_2_n_0 ;
  wire \m_wb_adr_o[7]_i_3_n_0 ;
  wire \m_wb_adr_o[7]_i_4_n_0 ;
  wire \m_wb_adr_o[7]_i_5_n_0 ;
  wire \m_wb_adr_o[7]_i_6_n_0 ;
  wire \m_wb_adr_o[7]_i_7_n_0 ;
  wire \m_wb_adr_o[8]_i_1_n_0 ;
  wire \m_wb_adr_o[8]_i_2_n_0 ;
  wire \m_wb_adr_o[8]_i_3_n_0 ;
  wire \m_wb_adr_o[8]_i_4_n_0 ;
  wire \m_wb_adr_o[8]_i_5_n_0 ;
  wire \m_wb_adr_o[8]_i_6_n_0 ;
  wire \m_wb_adr_o[8]_i_7_n_0 ;
  wire \m_wb_adr_o[9]_i_1_n_0 ;
  wire \m_wb_adr_o[9]_i_2_n_0 ;
  wire \m_wb_adr_o[9]_i_3_n_0 ;
  wire \m_wb_adr_o[9]_i_4_n_0 ;
  wire \m_wb_adr_o[9]_i_5_n_0 ;
  wire \m_wb_adr_o[9]_i_6_n_0 ;
  wire [31:2]m_wb_adr_o_OBUF;
  wire \m_wb_adr_o_reg[0]_i_1_n_0 ;
  wire \m_wb_adr_o_reg[12]_i_8_n_0 ;
  wire \m_wb_adr_o_reg[12]_i_8_n_1 ;
  wire \m_wb_adr_o_reg[12]_i_8_n_2 ;
  wire \m_wb_adr_o_reg[12]_i_8_n_3 ;
  wire \m_wb_adr_o_reg[16]_i_8_n_0 ;
  wire \m_wb_adr_o_reg[16]_i_8_n_1 ;
  wire \m_wb_adr_o_reg[16]_i_8_n_2 ;
  wire \m_wb_adr_o_reg[16]_i_8_n_3 ;
  wire \m_wb_adr_o_reg[20]_i_7_n_0 ;
  wire \m_wb_adr_o_reg[20]_i_7_n_1 ;
  wire \m_wb_adr_o_reg[20]_i_7_n_2 ;
  wire \m_wb_adr_o_reg[20]_i_7_n_3 ;
  wire \m_wb_adr_o_reg[24]_i_7_n_0 ;
  wire \m_wb_adr_o_reg[24]_i_7_n_1 ;
  wire \m_wb_adr_o_reg[24]_i_7_n_2 ;
  wire \m_wb_adr_o_reg[24]_i_7_n_3 ;
  wire \m_wb_adr_o_reg[28]_i_8_n_0 ;
  wire \m_wb_adr_o_reg[28]_i_8_n_1 ;
  wire \m_wb_adr_o_reg[28]_i_8_n_2 ;
  wire \m_wb_adr_o_reg[28]_i_8_n_3 ;
  wire \m_wb_adr_o_reg[4]_i_7_n_0 ;
  wire \m_wb_adr_o_reg[4]_i_7_n_1 ;
  wire \m_wb_adr_o_reg[4]_i_7_n_2 ;
  wire \m_wb_adr_o_reg[4]_i_7_n_3 ;
  wire \m_wb_adr_o_reg[8]_i_8_n_0 ;
  wire \m_wb_adr_o_reg[8]_i_8_n_1 ;
  wire \m_wb_adr_o_reg[8]_i_8_n_2 ;
  wire \m_wb_adr_o_reg[8]_i_8_n_3 ;
  wire m_wb_cyc_o;
  wire m_wb_cyc_o_i_2_n_0;
  wire m_wb_cyc_o_i_3_n_0;
  wire [31:0]m_wb_dat_i;
  wire [31:0]m_wb_dat_i_IBUF;
  wire [31:0]m_wb_dat_o;
  wire [31:0]m_wb_dat_o_OBUF;
  wire m_wb_err_i;
  wire m_wb_err_i_IBUF;
  wire [3:0]m_wb_sel_o;
  wire \m_wb_sel_o[1]_i_1_n_0 ;
  wire \m_wb_sel_o[2]_i_1_n_0 ;
  wire \m_wb_sel_o[3]_i_1_n_0 ;
  wire \m_wb_sel_o[3]_i_2_n_0 ;
  wire [3:0]m_wb_sel_o_OBUF;
  wire m_wb_stb_o;
  wire m_wb_stb_o_OBUF;
  wire m_wb_we_o;
  wire m_wb_we_o_OBUF;
  wire m_wb_we_o_i_1_n_0;
  wire [15:0]\maccontrol1/AssembledTimerValue ;
  wire \maccontrol1/BlockTxDone ;
  wire [7:0]\maccontrol1/ControlData ;
  wire \maccontrol1/CtrlMux ;
  wire [15:0]\maccontrol1/LatchedTimerValue ;
  wire \maccontrol1/MuxedAbort_reg_n_0 ;
  wire \maccontrol1/MuxedDone_reg_n_0 ;
  wire \maccontrol1/Pause ;
  wire [15:0]\maccontrol1/PauseTimer ;
  wire [15:1]\maccontrol1/PauseTimer0 ;
  wire \maccontrol1/PauseTimerEq0 ;
  wire \maccontrol1/PauseTimerEq0_sync1 ;
  wire \maccontrol1/SendingCtrlFrm ;
  wire \maccontrol1/TxAbortInLatched ;
  wire \maccontrol1/TxCtrlStartFrm ;
  wire \maccontrol1/TxDoneInLatched ;
  wire \maccontrol1/TxUsedDataOutDetected_reg_n_0 ;
  wire [15:7]\maccontrol1/p_0_in ;
  wire [3:0]\maccontrol1/p_0_in__0 ;
  wire [1:0]\maccontrol1/p_0_in__0__0 ;
  wire [5:0]\maccontrol1/p_0_in__2 ;
  wire [15:8]\maccontrol1/p_1_in ;
  wire [4:0]\maccontrol1/receivecontrol1/ByteCnt_reg ;
  wire \maccontrol1/receivecontrol1/DetectionWindow_reg_n_0 ;
  wire \maccontrol1/receivecontrol1/Divider2 ;
  wire \maccontrol1/receivecontrol1/Divider2_reg_n_0 ;
  wire \maccontrol1/receivecontrol1/DlyCrcCnt_reg_n_0_[0] ;
  wire \maccontrol1/receivecontrol1/DlyCrcCnt_reg_n_0_[1] ;
  wire \maccontrol1/receivecontrol1/OpCodeOK_reg_n_0 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__0_n_0 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__0_n_1 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__0_n_2 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__0_n_3 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__1_n_0 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__1_n_1 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__1_n_2 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__1_n_3 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__2_n_2 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry__2_n_3 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry_n_0 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry_n_1 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry_n_2 ;
  wire \maccontrol1/receivecontrol1/PauseTimer0_carry_n_3 ;
  wire \maccontrol1/receivecontrol1/PauseTimerEq0_sync2 ;
  wire \maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ;
  wire [5:0]\maccontrol1/receivecontrol1/SlotTimer_reg ;
  wire \maccontrol1/receivecontrol1/TypeLengthOK ;
  wire \maccontrol1/receivecontrol1/p_0_in18_in ;
  wire [5:0]\maccontrol1/transmitcontrol1/ByteCnt_reg ;
  wire \maccontrol1/transmitcontrol1/ControlEnd ;
  wire \maccontrol1/transmitcontrol1/ControlEnd_q ;
  wire [2:2]\maccontrol1/transmitcontrol1/DlyCrcCnt_reg ;
  wire [1:0]\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 ;
  wire [3:0]\maccontrol1/transmitcontrol1/MuxedCtrlData ;
  wire \maccontrol1/transmitcontrol1/TxCtrlEndFrm0 ;
  wire \maccontrol1/transmitcontrol1/TxCtrlStartFrm_q ;
  wire \maccontrol1/transmitcontrol1/TxUsedDataIn_q ;
  wire \macstatus1/CarrierSenseLost0 ;
  wire \macstatus1/LatchedMRxErr0 ;
  wire \macstatus1/LatchedMRxErr3 ;
  wire \macstatus1/ReceivedPacketTooBig1 ;
  wire \macstatus1/RetryCntLatched0 ;
  wire \macstatus1/RxColWindow_reg_n_0 ;
  wire \macstatus1/SetInvalidSymbol ;
  wire \macstatus1/ShortFrame0 ;
  wire \macstatus1/TakeSample ;
  wire \macstatus1/p_14_in ;
  wire mcoll_pad_i;
  wire mcoll_pad_i_IBUF;
  wire mcrs_pad_i;
  wire mcrs_pad_i_IBUF;
  wire md_pad_i;
  wire md_pad_i_IBUF;
  wire md_pad_o;
  wire md_pad_o_OBUF;
  wire md_padoe_o;
  wire md_padoe_o_OBUF;
  wire mdc_pad_o;
  wire mdc_pad_o_OBUF;
  wire mem0_reg_i_2_n_0;
  wire mem0_reg_i_3_n_0;
  wire [6:0]\miim1/BitCounter ;
  wire [6:0]\miim1/Counter ;
  wire \miim1/EndBusy ;
  wire \miim1/EndBusy_d ;
  wire \miim1/EndBusy_d0 ;
  wire \miim1/InProgress_q1 ;
  wire \miim1/InProgress_q2 ;
  wire \miim1/InProgress_q3 ;
  wire \miim1/InProgress_reg_n_0 ;
  wire [0:0]\miim1/LatchByte ;
  wire \miim1/LatchByte0_d ;
  wire \miim1/LatchByte0_d2 ;
  wire \miim1/LatchByte1_d ;
  wire \miim1/LatchByte1_d2 ;
  wire [1:1]\miim1/LatchByte__0 ;
  wire \miim1/MdcEn ;
  wire \miim1/MdcEn_n ;
  wire \miim1/MdoEn_2d ;
  wire \miim1/MdoEn_d ;
  wire \miim1/Mdo_d ;
  wire \miim1/RStatStart_q1 ;
  wire \miim1/RStatStart_q2 ;
  wire \miim1/RStat_q1 ;
  wire \miim1/RStat_q2 ;
  wire \miim1/RStat_q3 ;
  wire \miim1/ScanStat_q1 ;
  wire \miim1/ScanStat_q2 ;
  wire \miim1/ShiftedBit ;
  wire \miim1/StartOp ;
  wire \miim1/SyncStatMdcEn ;
  wire \miim1/UpdateMIIRX_DATAReg0 ;
  wire \miim1/WCtrlDataStart_q ;
  wire \miim1/WCtrlDataStart_q1 ;
  wire \miim1/WCtrlDataStart_q2 ;
  wire \miim1/WCtrlData_q1 ;
  wire \miim1/WCtrlData_q2 ;
  wire \miim1/WCtrlData_q3 ;
  wire \miim1/WriteOp_reg_n_0 ;
  wire [6:0]\miim1/clkgen/Counter_reg ;
  wire \miim1/outctrl/MdoEn_2d0 ;
  wire \miim1/outctrl/Mdo_2d ;
  wire \miim1/outctrl/Mdo_2d0 ;
  wire \miim1/outctrl/Mdo_d0 ;
  wire [7:0]\miim1/p_0_in ;
  wire \miim1/shftrg/ShiftReg_reg_n_0_[0] ;
  wire \miim1/shftrg/ShiftReg_reg_n_0_[1] ;
  wire \miim1/shftrg/ShiftReg_reg_n_0_[2] ;
  wire \miim1/shftrg/ShiftReg_reg_n_0_[3] ;
  wire \miim1/shftrg/ShiftReg_reg_n_0_[4] ;
  wire \miim1/shftrg/ShiftReg_reg_n_0_[5] ;
  wire \miim1/shftrg/ShiftReg_reg_n_0_[6] ;
  wire mrx_clk_pad_i;
  wire mrx_clk_pad_i_IBUF;
  wire mrx_clk_pad_i_IBUF_BUFG;
  wire [3:0]mrxd_pad_i;
  wire [3:0]mrxd_pad_i_IBUF;
  wire mrxdv_pad_i;
  wire mrxdv_pad_i_IBUF;
  wire mrxerr_pad_i;
  wire mrxerr_pad_i_IBUF;
  wire mtx_clk_pad_i;
  wire mtx_clk_pad_i_IBUF;
  wire mtx_clk_pad_i_IBUF_BUFG;
  wire [3:0]mtxd_pad_o;
  wire [3:0]mtxd_pad_o_OBUF;
  wire mtxen_pad_o;
  wire mtxen_pad_o_OBUF;
  wire mtxerr_pad_o;
  wire mtxerr_pad_o_OBUF;
  wire r_Bro;
  wire [7:1]r_ClkDiv;
  wire [5:0]r_CollValid;
  wire r_CrcEn;
  wire [15:0]r_CtrlData;
  wire r_DlyCrcEn;
  wire r_ExDfrEn;
  wire [4:0]r_FIAD;
  wire r_FullD;
  wire [31:0]r_HASH0;
  wire [31:0]r_HASH1;
  wire r_HugEn;
  wire r_IFG;
  wire [6:0]r_IPGR1;
  wire [6:0]r_IPGR2;
  wire [6:0]r_IPGT;
  wire r_LoopBck;
  wire [47:0]r_MAC;
  wire [15:0]r_MaxFL;
  wire [3:0]r_MaxRet;
  wire r_MiiNoPre;
  wire [15:0]r_MinFL;
  wire r_NoBckof;
  wire r_Pad;
  wire r_PassAll;
  wire r_Pro;
  wire [4:0]r_RGAD;
  wire r_RStat;
  wire r_RecSmall;
  wire r_RxEn;
  wire r_RxFlow;
  wire r_ScanStat;
  wire [6:0]r_TxBDNum;
  wire r_TxEn;
  wire r_TxEn_q_i_2_n_0;
  wire r_TxFlow;
  wire r_TxPauseRq;
  wire [15:0]r_TxPauseTV;
  wire r_WCtrlData;
  wire \ram_addr[7]_i_2_n_0 ;
  wire \read_pointer[2]_i_1__0_n_0 ;
  wire \read_pointer[3]_i_1__0_n_0 ;
  wire \read_pointer[3]_i_1_n_0 ;
  wire \read_pointer[3]_i_2__0_n_0 ;
  wire \receivecontrol1/DlyCrcCnt[0]_i_1_n_0 ;
  wire \receivecontrol1/DlyCrcCnt[1]_i_1_n_0 ;
  wire \receivecontrol1/DlyCrcCnt[2]_i_1_n_0 ;
  wire \rx_burst_cnt[0]_i_1_n_0 ;
  wire \rx_burst_cnt[1]_i_1_n_0 ;
  wire \rx_burst_cnt[1]_i_2_n_0 ;
  wire \rx_burst_cnt[1]_i_3_n_0 ;
  wire \rx_burst_cnt[2]_i_1_n_0 ;
  wire \rx_burst_cnt[2]_i_2_n_0 ;
  wire \rx_burst_cnt[2]_i_4_n_0 ;
  wire \rx_burst_cnt[2]_i_5_n_0 ;
  wire rx_burst_en_i_10_n_0;
  wire rx_burst_en_i_1_n_0;
  wire rx_burst_en_i_2_n_0;
  wire rx_burst_en_i_4_n_0;
  wire rx_burst_en_i_5_n_0;
  wire rx_burst_en_i_6_n_0;
  wire rx_burst_en_i_7_n_0;
  wire rx_burst_en_i_8_n_0;
  wire rx_burst_en_i_9_n_0;
  wire \rxethmac1/Broadcast1 ;
  wire \rxethmac1/Broadcast4 ;
  wire \rxethmac1/Broadcast_reg_n_0 ;
  wire [15:1]\rxethmac1/ByteCnt0 ;
  wire [31:26]\rxethmac1/Crc ;
  wire [2:0]\rxethmac1/CrcHash ;
  wire \rxethmac1/CrcHash0 ;
  wire \rxethmac1/CrcHashGood ;
  wire [5:3]\rxethmac1/CrcHash__0 ;
  wire \rxethmac1/DelayData ;
  wire [3:0]\rxethmac1/DlyCrcCnt ;
  wire \rxethmac1/Enable_Crc ;
  wire \rxethmac1/GenerateRxEndFrm ;
  wire \rxethmac1/GenerateRxStartFrm ;
  wire \rxethmac1/GenerateRxValid ;
  wire \rxethmac1/IFGCounterEq24 ;
  wire \rxethmac1/Initialize_Crc ;
  wire \rxethmac1/LatchedByte_reg_n_0_[0] ;
  wire \rxethmac1/LatchedByte_reg_n_0_[1] ;
  wire \rxethmac1/LatchedByte_reg_n_0_[2] ;
  wire \rxethmac1/LatchedByte_reg_n_0_[3] ;
  wire \rxethmac1/LatchedByte_reg_n_0_[4] ;
  wire \rxethmac1/LatchedByte_reg_n_0_[5] ;
  wire \rxethmac1/LatchedByte_reg_n_0_[6] ;
  wire \rxethmac1/LatchedByte_reg_n_0_[7] ;
  wire \rxethmac1/Multicast ;
  wire [7:0]\rxethmac1/RxData_d ;
  wire \rxethmac1/RxEndFrm0 ;
  wire \rxethmac1/RxEndFrm_d ;
  wire \rxethmac1/RxStartFrm_d ;
  wire \rxethmac1/RxValid_d ;
  wire \rxethmac1/StateDrop ;
  wire \rxethmac1/UnicastOK0 ;
  wire \rxethmac1/crcrx/CrcNext10_out ;
  wire \rxethmac1/crcrx/CrcNext15_out ;
  wire \rxethmac1/crcrx/CrcNext1__2 ;
  wire \rxethmac1/crcrx/CrcNext211_out__0 ;
  wire \rxethmac1/crcrx/CrcNext27_out__0 ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[0] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[10] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[11] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[12] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[13] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[14] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[15] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[16] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[17] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[18] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[19] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[1] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[20] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[21] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[22] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[23] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[24] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[25] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[2] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[3] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[4] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[5] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[6] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[7] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[8] ;
  wire \rxethmac1/crcrx/Crc_reg_n_0_[9] ;
  wire \rxethmac1/crcrx/p_18_in ;
  wire [4:0]\rxethmac1/p_0_in ;
  wire [15:0]\rxethmac1/p_1_in ;
  wire [7:0]\rxethmac1/rxaddrcheck1/ByteHash__59 ;
  wire \rxethmac1/rxaddrcheck1/MulticastOK_reg_n_0 ;
  wire \rxethmac1/rxaddrcheck1/RxAbort0 ;
  wire \rxethmac1/rxaddrcheck1/UnicastOK ;
  wire \rxethmac1/rxaddrcheck1/UnicastOK17_out__0 ;
  wire \rxethmac1/rxaddrcheck1/UnicastOK18_out__0 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__0_n_0 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__0_n_1 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__0_n_2 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__0_n_3 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__1_n_0 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__1_n_1 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__1_n_2 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__1_n_3 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__2_n_2 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry__2_n_3 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry_n_0 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry_n_1 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry_n_2 ;
  wire \rxethmac1/rxcounters1/ByteCnt0_carry_n_3 ;
  wire \rxethmac1/rxcounters1/ByteCntMaxFrame02_in ;
  wire \rxethmac1/rxcounters1/ByteCntMaxFrame0_carry__0_n_3 ;
  wire \rxethmac1/rxcounters1/ByteCntMaxFrame0_carry_n_0 ;
  wire \rxethmac1/rxcounters1/ByteCntMaxFrame0_carry_n_1 ;
  wire \rxethmac1/rxcounters1/ByteCntMaxFrame0_carry_n_2 ;
  wire \rxethmac1/rxcounters1/ByteCntMaxFrame0_carry_n_3 ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[10] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[11] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[12] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[13] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[14] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[15] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[3] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[4] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[5] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[6] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[7] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[8] ;
  wire \rxethmac1/rxcounters1/ByteCnt_reg_n_0_[9] ;
  wire \rxethmac1/rxcounters1/DlyCrcCnt0__0 ;
  wire [4:0]\rxethmac1/rxcounters1/IFGCounter_reg ;
  wire \rxethmac1/rxcounters1/ResetByteCounter__1 ;
  wire \rxethmac1/rxcounters1/ResetIFGCounter__1 ;
  wire \rxethmac1/rxstatem1/StartData0__2 ;
  wire \rxethmac1/rxstatem1/StartDrop__4 ;
  wire \rxethmac1/rxstatem1/StartIdle__3 ;
  wire \rxethmac1/rxstatem1/StartPreamble__1 ;
  wire \rxethmac1/rxstatem1/StartSFD__2 ;
  wire temp_wb_ack_o_reg0;
  wire temp_wb_ack_o_reg_i_2_n_0;
  wire [31:0]temp_wb_dat_o;
  wire \temp_wb_dat_o_reg[0]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[0]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[0]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[0]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[0]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[0]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[0]_i_8_n_0 ;
  wire \temp_wb_dat_o_reg[10]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[10]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[10]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[10]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[11]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[11]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[11]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[11]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[12]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[12]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[12]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[12]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[12]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[13]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[13]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[13]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[13]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[14]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[14]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[14]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[14]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[15]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[15]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[15]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[15]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[15]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[16]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[16]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[16]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[16]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[17]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[17]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[18]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[18]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[19]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[19]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[19]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[19]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_10_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_11_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_12_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_8_n_0 ;
  wire \temp_wb_dat_o_reg[1]_i_9_n_0 ;
  wire \temp_wb_dat_o_reg[20]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[21]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[22]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[23]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[24]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[25]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[26]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[27]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[28]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[29]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[2]_i_10_n_0 ;
  wire \temp_wb_dat_o_reg[2]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[2]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[2]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[2]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[2]_i_8_n_0 ;
  wire \temp_wb_dat_o_reg[2]_i_9_n_0 ;
  wire \temp_wb_dat_o_reg[30]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[31]_i_2_n_0 ;
  wire \temp_wb_dat_o_reg[31]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[31]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[31]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[3]_i_10_n_0 ;
  wire \temp_wb_dat_o_reg[3]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[3]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[3]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[3]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[3]_i_8_n_0 ;
  wire \temp_wb_dat_o_reg[3]_i_9_n_0 ;
  wire \temp_wb_dat_o_reg[4]_i_10_n_0 ;
  wire \temp_wb_dat_o_reg[4]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[4]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[4]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[4]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[4]_i_8_n_0 ;
  wire \temp_wb_dat_o_reg[4]_i_9_n_0 ;
  wire \temp_wb_dat_o_reg[5]_i_10_n_0 ;
  wire \temp_wb_dat_o_reg[5]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[5]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[5]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[5]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[5]_i_8_n_0 ;
  wire \temp_wb_dat_o_reg[5]_i_9_n_0 ;
  wire \temp_wb_dat_o_reg[6]_i_10_n_0 ;
  wire \temp_wb_dat_o_reg[6]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[6]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[6]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[6]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[6]_i_8_n_0 ;
  wire \temp_wb_dat_o_reg[6]_i_9_n_0 ;
  wire \temp_wb_dat_o_reg[7]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[7]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[7]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[7]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[7]_i_8_n_0 ;
  wire \temp_wb_dat_o_reg[8]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[8]_i_5_n_0 ;
  wire \temp_wb_dat_o_reg[8]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[8]_i_7_n_0 ;
  wire \temp_wb_dat_o_reg[8]_i_8_n_0 ;
  wire \temp_wb_dat_o_reg[8]_i_9_n_0 ;
  wire \temp_wb_dat_o_reg[9]_i_3_n_0 ;
  wire \temp_wb_dat_o_reg[9]_i_4_n_0 ;
  wire \temp_wb_dat_o_reg[9]_i_6_n_0 ;
  wire \temp_wb_dat_o_reg[9]_i_7_n_0 ;
  wire temp_wb_err_o_reg0;
  wire temp_wb_err_o_reg_i_2_n_0;
  wire \transmitcontrol1/DlyCrcCnt[0]_i_1_n_0 ;
  wire \transmitcontrol1/DlyCrcCnt[1]_i_1_n_0 ;
  wire \transmitcontrol1/DlyCrcCnt[2]_i_1_n_0 ;
  wire \tx_burst_cnt[0]_i_1_n_0 ;
  wire \tx_burst_cnt[1]_i_1_n_0 ;
  wire \tx_burst_cnt[1]_i_2_n_0 ;
  wire \tx_burst_cnt[2]_i_1_n_0 ;
  wire \tx_burst_cnt[2]_i_2_n_0 ;
  wire \tx_burst_cnt[2]_i_4_n_0 ;
  wire \tx_burst_cnt[2]_i_5_n_0 ;
  wire \tx_burst_cnt[2]_i_6_n_0 ;
  wire \tx_burst_cnt[2]_i_7_n_0 ;
  wire \tx_burst_cnt[2]_i_8_n_0 ;
  wire tx_burst_en_i_10_n_0;
  wire tx_burst_en_i_11_n_0;
  wire tx_burst_en_i_12_n_0;
  wire tx_burst_en_i_13_n_0;
  wire tx_burst_en_i_1_n_0;
  wire tx_burst_en_i_2_n_0;
  wire tx_burst_en_i_3_n_0;
  wire tx_burst_en_i_4_n_0;
  wire tx_burst_en_i_6_n_0;
  wire tx_burst_en_i_7_n_0;
  wire tx_burst_en_i_8_n_0;
  wire tx_burst_en_i_9_n_0;
  wire \txcounters1/DlyCrcCnt[0]_i_1_n_0 ;
  wire \txcounters1/DlyCrcCnt[2]_i_1_n_0 ;
  wire [15:1]\txethmac1/ByteCnt0 ;
  wire \txethmac1/ColWindow_reg_n_0 ;
  wire [31:0]\txethmac1/Crc ;
  wire [2:0]\txethmac1/DlyCrcCnt ;
  wire \txethmac1/MTxEn0 ;
  wire [13:0]\txethmac1/NibCnt ;
  wire [15:1]\txethmac1/NibCnt0 ;
  wire \txethmac1/NibbleMinFl ;
  wire [31:1]\txethmac1/NibbleMinFl0 ;
  wire [30:1]\txethmac1/NibbleMinFl2 ;
  wire \txethmac1/PacketFinished ;
  wire \txethmac1/PacketFinished_q ;
  wire [9:0]\txethmac1/RandomLatched ;
  wire [1:1]\txethmac1/StartData ;
  wire \txethmac1/StateBackOff ;
  wire \txethmac1/StateDefer ;
  wire \txethmac1/StateFCS ;
  wire \txethmac1/StateIPG ;
  wire \txethmac1/StateIdle ;
  wire \txethmac1/StateJam ;
  wire \txethmac1/StateJam_q ;
  wire \txethmac1/StatePAD ;
  wire \txethmac1/StatusLatch_reg_n_0 ;
  wire \txethmac1/StopExcessiveDeferOccured ;
  wire \txethmac1/StopExcessiveDeferOccured_reg_n_0 ;
  wire \txethmac1/WillTransmit0 ;
  wire [31:0]\txethmac1/p_0_in ;
  wire [15:1]\txethmac1/p_1_in ;
  wire \txethmac1/p_5_in ;
  wire [9:1]\txethmac1/random1/Random ;
  wire \txethmac1/random1/RandomEqByteCnt024_in ;
  wire \txethmac1/random1/RandomEqByteCnt0_carry_n_1 ;
  wire \txethmac1/random1/RandomEqByteCnt0_carry_n_2 ;
  wire \txethmac1/random1/RandomEqByteCnt0_carry_n_3 ;
  wire \txethmac1/random1/RandomLatched0 ;
  wire \txethmac1/random1/p_0_in ;
  wire \txethmac1/random1/p_1_in ;
  wire \txethmac1/random1/x_reg_n_0_[0] ;
  wire \txethmac1/random1/x_reg_n_0_[1] ;
  wire \txethmac1/random1/x_reg_n_0_[3] ;
  wire \txethmac1/random1/x_reg_n_0_[4] ;
  wire \txethmac1/random1/x_reg_n_0_[5] ;
  wire \txethmac1/random1/x_reg_n_0_[6] ;
  wire \txethmac1/random1/x_reg_n_0_[7] ;
  wire \txethmac1/random1/x_reg_n_0_[8] ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__0_n_0 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__0_n_1 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__0_n_2 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__0_n_3 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__1_n_0 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__1_n_1 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__1_n_2 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__1_n_3 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__2_n_2 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry__2_n_3 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry_n_0 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry_n_1 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry_n_2 ;
  wire \txethmac1/txcounters1/ByteCnt0_carry_n_3 ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[0] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[10] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[11] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[12] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[13] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[14] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[15] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[1] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[2] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[3] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[4] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[5] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[6] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[7] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[8] ;
  wire \txethmac1/txcounters1/ByteCnt_reg_n_0_[9] ;
  wire \txethmac1/txcounters1/MaxFrame06_in ;
  wire \txethmac1/txcounters1/MaxFrame0_carry__0_n_3 ;
  wire \txethmac1/txcounters1/MaxFrame0_carry_n_0 ;
  wire \txethmac1/txcounters1/MaxFrame0_carry_n_1 ;
  wire \txethmac1/txcounters1/MaxFrame0_carry_n_2 ;
  wire \txethmac1/txcounters1/MaxFrame0_carry_n_3 ;
  wire \txethmac1/txcounters1/NibCnt_reg_n_0_[14] ;
  wire \txethmac1/txcounters1/NibCnt_reg_n_0_[15] ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__0_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__0_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__0_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__0_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__1_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__1_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__1_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__1_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__2_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__2_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__2_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__2_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__3_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__3_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__3_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__3_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__4_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__4_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__4_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__4_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__5_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__5_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__5_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__5_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__6_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__6_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry__6_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl0_carry_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__0_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__0_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__0_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__0_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__1_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__1_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__1_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__1_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__2_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry__2_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl2_carry_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__0_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__0_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__0_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__0_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__1_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__1_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__1_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__1_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__2_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__2_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry__2_n_3 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry_n_0 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry_n_1 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry_n_2 ;
  wire \txethmac1/txcounters1/NibbleMinFl_carry_n_3 ;
  wire \txethmac1/txstatem1/Rule1_reg_n_0 ;
  wire \txethmac1/txstatem1/StartDefer6__4 ;
  wire \txethmac1/txstatem1/StartDefer6_carry_n_1 ;
  wire \txethmac1/txstatem1/StartDefer6_carry_n_2 ;
  wire \txethmac1/txstatem1/StartDefer6_carry_n_3 ;
  wire \txethmac1/txstatem1/StartIdle216_in ;
  wire \txethmac1/txstatem1/StartIdle2__3 ;
  wire \txethmac1/txstatem1/StartIdle2_carry_n_1 ;
  wire \txethmac1/txstatem1/StartIdle2_carry_n_2 ;
  wire \txethmac1/txstatem1/StartIdle2_carry_n_3 ;
  wire \txethmac1/txstatem1/StartIdle2_inferred__0/i__carry_n_1 ;
  wire \txethmac1/txstatem1/StartIdle2_inferred__0/i__carry_n_2 ;
  wire \txethmac1/txstatem1/StartIdle2_inferred__0/i__carry_n_3 ;
  wire wb_ack_o;
  wire wb_ack_o_OBUF;
  wire [11:2]wb_adr_i;
  wire [11:2]wb_adr_i_IBUF;
  wire wb_clk_i;
  wire wb_clk_i_IBUF;
  wire wb_clk_i_IBUF_BUFG;
  wire wb_cyc_i;
  wire wb_cyc_i_IBUF;
  wire [31:0]wb_dat_i;
  wire [31:0]wb_dat_i_IBUF;
  wire [31:0]wb_dat_o;
  wire [31:0]wb_dat_o_OBUF;
  wire wb_err_o;
  wire wb_err_o_OBUF;
  wire wb_rst_i;
  wire wb_rst_i_IBUF;
  wire [3:0]wb_sel_i;
  wire [3:0]wb_sel_i_IBUF;
  wire wb_stb_i;
  wire wb_stb_i_IBUF;
  wire wb_we_i;
  wire wb_we_i_IBUF;
  wire \wishbone/BDRead ;
  wire \wishbone/BDRead0 ;
  wire \wishbone/BDWrite ;
  wire [3:0]\wishbone/BDWrite0 ;
  wire \wishbone/BDWrite_reg_n_0_[0] ;
  wire \wishbone/BDWrite_reg_n_0_[1] ;
  wire \wishbone/BDWrite_reg_n_0_[2] ;
  wire \wishbone/BDWrite_reg_n_0_[3] ;
  wire \wishbone/BlockReadTxDataFromMemory ;
  wire \wishbone/BlockingIncrementTxPointer_reg_n_0 ;
  wire \wishbone/BlockingTxBDRead_reg_n_0 ;
  wire \wishbone/BlockingTxStatusWrite_reg_n_0 ;
  wire \wishbone/BlockingTxStatusWrite_sync1 ;
  wire \wishbone/BlockingTxStatusWrite_sync2 ;
  wire \wishbone/BlockingTxStatusWrite_sync3 ;
  wire \wishbone/Busy_IRQ_rck ;
  wire \wishbone/Busy_IRQ_sync1 ;
  wire \wishbone/Busy_IRQ_sync2 ;
  wire \wishbone/Busy_IRQ_sync3 ;
  wire \wishbone/Busy_IRQ_syncb1 ;
  wire \wishbone/Busy_IRQ_syncb2 ;
  wire \wishbone/Flop_reg_n_0 ;
  wire \wishbone/IncrTxPointer ;
  wire \wishbone/IncrTxPointer_reg_n_0 ;
  wire \wishbone/LastByteIn_reg_n_0 ;
  wire \wishbone/LastWord_reg_n_0 ;
  wire \wishbone/LatchValidBytes ;
  wire \wishbone/LatchValidBytes0 ;
  wire \wishbone/LatchValidBytes_q ;
  wire [15:0]\wishbone/LatchedRxLength ;
  wire \wishbone/LatchedRxStartFrm ;
  wire [15:0]\wishbone/LatchedTxLength ;
  wire \wishbone/MasterWbRX_reg_n_0 ;
  wire \wishbone/MasterWbTX ;
  wire \wishbone/MasterWbTX_reg_n_0 ;
  wire \wishbone/ReadTxDataFromFifo_sync1 ;
  wire \wishbone/ReadTxDataFromFifo_sync2 ;
  wire \wishbone/ReadTxDataFromFifo_sync3 ;
  wire \wishbone/ReadTxDataFromFifo_syncb1 ;
  wire \wishbone/ReadTxDataFromFifo_syncb2 ;
  wire \wishbone/ReadTxDataFromFifo_syncb3 ;
  wire \wishbone/ReadTxDataFromFifo_tck ;
  wire \wishbone/ReadTxDataFromFifo_tck0 ;
  wire \wishbone/ReadTxDataFromMemory_reg_n_0 ;
  wire \wishbone/RxAbortLatched_reg_n_0 ;
  wire \wishbone/RxAbortSync1 ;
  wire \wishbone/RxAbortSync2 ;
  wire \wishbone/RxAbortSync3 ;
  wire \wishbone/RxAbortSync4 ;
  wire \wishbone/RxAbortSyncb1 ;
  wire \wishbone/RxAbortSyncb2 ;
  wire \wishbone/RxBDAddress_reg_n_0_[1] ;
  wire \wishbone/RxBDAddress_reg_n_0_[2] ;
  wire \wishbone/RxBDAddress_reg_n_0_[3] ;
  wire \wishbone/RxBDAddress_reg_n_0_[4] ;
  wire \wishbone/RxBDAddress_reg_n_0_[5] ;
  wire \wishbone/RxBDAddress_reg_n_0_[6] ;
  wire \wishbone/RxBDAddress_reg_n_0_[7] ;
  wire [14:13]\wishbone/RxBDDataIn ;
  wire \wishbone/RxBDRead ;
  wire \wishbone/RxBDReady0 ;
  wire \wishbone/RxBDReady_reg_n_0 ;
  wire [1:0]\wishbone/RxByteCnt ;
  wire [31:8]\wishbone/RxDataLatched1 ;
  wire [31:0]\wishbone/RxDataLatched2 ;
  wire \wishbone/RxEn ;
  wire \wishbone/RxEnableWindow ;
  wire [1:0]\wishbone/RxPointerLSB_rst ;
  wire [31:2]\wishbone/RxPointerMSB_reg ;
  wire \wishbone/RxReady_reg_n_0 ;
  wire [6:6]\wishbone/RxStatusIn ;
  wire \wishbone/RxStatusInLatched_reg_n_0_[0] ;
  wire \wishbone/RxStatusInLatched_reg_n_0_[1] ;
  wire \wishbone/RxStatusInLatched_reg_n_0_[2] ;
  wire \wishbone/RxStatusInLatched_reg_n_0_[3] ;
  wire \wishbone/RxStatusInLatched_reg_n_0_[4] ;
  wire \wishbone/RxStatusInLatched_reg_n_0_[5] ;
  wire \wishbone/RxStatusInLatched_reg_n_0_[6] ;
  wire \wishbone/RxStatusInLatched_reg_n_0_[7] ;
  wire \wishbone/RxStatusInLatched_reg_n_0_[8] ;
  wire \wishbone/RxStatusWriteLatched_reg_n_0 ;
  wire \wishbone/RxStatusWriteLatched_sync1 ;
  wire \wishbone/RxStatusWriteLatched_syncb1 ;
  wire \wishbone/RxStatusWriteLatched_syncb2 ;
  wire [1:0]\wishbone/RxValidBytes__0 ;
  wire \wishbone/ShiftEnded ;
  wire \wishbone/ShiftEnded0 ;
  wire \wishbone/ShiftEndedSync1 ;
  wire \wishbone/ShiftEndedSync2 ;
  wire \wishbone/ShiftEndedSync3 ;
  wire \wishbone/ShiftEndedSync_c1 ;
  wire \wishbone/ShiftEndedSync_c2 ;
  wire \wishbone/ShiftEnded_rck ;
  wire \wishbone/ShiftEnded_rck0 ;
  wire \wishbone/ShiftWillEnd_reg_n_0 ;
  wire \wishbone/StartOccured ;
  wire \wishbone/SyncRxStartFrm ;
  wire \wishbone/SyncRxStartFrm_q ;
  wire \wishbone/SyncRxStartFrm_q2 ;
  wire \wishbone/TxAbortPacket ;
  wire \wishbone/TxAbortPacket0 ;
  wire \wishbone/TxAbortPacketBlocked_reg_n_0 ;
  wire \wishbone/TxAbortPacket_NotCleared_reg_n_0 ;
  wire \wishbone/TxAbortSync1 ;
  wire \wishbone/TxAbort_q ;
  wire \wishbone/TxAbort_wb ;
  wire \wishbone/TxAbort_wb_q ;
  wire \wishbone/TxBDAddress_reg_n_0_[1] ;
  wire \wishbone/TxBDAddress_reg_n_0_[2] ;
  wire \wishbone/TxBDAddress_reg_n_0_[3] ;
  wire \wishbone/TxBDAddress_reg_n_0_[4] ;
  wire \wishbone/TxBDAddress_reg_n_0_[5] ;
  wire \wishbone/TxBDAddress_reg_n_0_[6] ;
  wire \wishbone/TxBDAddress_reg_n_0_[7] ;
  wire [14:13]\wishbone/TxBDDataIn ;
  wire \wishbone/TxBDRead ;
  wire \wishbone/TxBDReady198_out ;
  wire \wishbone/TxBDReady_reg_n_0 ;
  wire [1:0]\wishbone/TxByteCnt ;
  wire [31:0]\wishbone/TxDataLatched ;
  wire \wishbone/TxDataLatched0 ;
  wire [31:0]\wishbone/TxData_wb ;
  wire \wishbone/TxDonePacket ;
  wire \wishbone/TxDonePacket0 ;
  wire \wishbone/TxDonePacketBlocked_reg_n_0 ;
  wire \wishbone/TxDonePacket_NotCleared_reg_n_0 ;
  wire \wishbone/TxDoneSync1 ;
  wire \wishbone/TxDone_wb ;
  wire \wishbone/TxDone_wb_q ;
  wire \wishbone/TxEn ;
  wire \wishbone/TxEn_needed0 ;
  wire \wishbone/TxEndFrm_wb ;
  wire [15:0]\wishbone/TxLength ;
  wire \wishbone/TxLength_reg_n_0_[0] ;
  wire \wishbone/TxLength_reg_n_0_[10] ;
  wire \wishbone/TxLength_reg_n_0_[11] ;
  wire \wishbone/TxLength_reg_n_0_[12] ;
  wire \wishbone/TxLength_reg_n_0_[13] ;
  wire \wishbone/TxLength_reg_n_0_[14] ;
  wire \wishbone/TxLength_reg_n_0_[15] ;
  wire \wishbone/TxLength_reg_n_0_[1] ;
  wire \wishbone/TxLength_reg_n_0_[2] ;
  wire \wishbone/TxLength_reg_n_0_[3] ;
  wire \wishbone/TxLength_reg_n_0_[4] ;
  wire \wishbone/TxLength_reg_n_0_[5] ;
  wire \wishbone/TxLength_reg_n_0_[6] ;
  wire \wishbone/TxLength_reg_n_0_[7] ;
  wire \wishbone/TxLength_reg_n_0_[8] ;
  wire \wishbone/TxLength_reg_n_0_[9] ;
  wire [1:0]\wishbone/TxPointerLSB ;
  wire [1:0]\wishbone/TxPointerLSB_rst ;
  wire [31:2]\wishbone/TxPointerMSB_reg ;
  wire \wishbone/TxRetryPacket ;
  wire \wishbone/TxRetryPacket0 ;
  wire \wishbone/TxRetryPacketBlocked_reg_n_0 ;
  wire \wishbone/TxRetryPacket_NotCleared_reg_n_0 ;
  wire \wishbone/TxRetrySync1 ;
  wire \wishbone/TxRetry_q ;
  wire \wishbone/TxRetry_wb ;
  wire \wishbone/TxRetry_wb_q ;
  wire \wishbone/TxStartFrm_sync1 ;
  wire \wishbone/TxStartFrm_sync2 ;
  wire \wishbone/TxStartFrm_syncb1 ;
  wire \wishbone/TxStartFrm_syncb2 ;
  wire \wishbone/TxStartFrm_wb ;
  wire \wishbone/TxUnderRun_sync1 ;
  wire \wishbone/TxUnderRun_wb_reg_n_0 ;
  wire \wishbone/TxUsedData_q ;
  wire [1:0]\wishbone/TxValidBytesLatched ;
  wire \wishbone/WB_ACK_O0 ;
  wire \wishbone/WbEn ;
  wire \wishbone/WriteRxDataToFifo ;
  wire \wishbone/WriteRxDataToFifoSync1 ;
  wire \wishbone/WriteRxDataToFifoSync2 ;
  wire \wishbone/WriteRxDataToFifoSync3 ;
  wire [31:0]\wishbone/bd_ram/p_0_in ;
  wire [31:0]\wishbone/bd_ram/q ;
  wire \wishbone/cyc_cleared_reg_n_0 ;
  wire \wishbone/m_wb_cyc_o__0 ;
  wire [4:0]\wishbone/p_0_in ;
  wire [29:1]\wishbone/p_0_in__0 ;
  wire [4:0]\wishbone/p_0_in__1 ;
  wire [3:0]\wishbone/p_0_in__1__0 ;
  wire [3:0]\wishbone/p_0_in__2 ;
  wire [0:0]\wishbone/p_0_in__3 ;
  wire [2:0]\wishbone/p_0_in__4 ;
  wire [1:0]\wishbone/p_0_in__5 ;
  wire [0:0]\wishbone/p_1_in ;
  wire [15:0]\wishbone/p_1_in__0 ;
  wire [0:0]\wishbone/p_2_in ;
  wire \wishbone/r_RxEn_q ;
  wire \wishbone/r_TxEn_q ;
  wire [7:0]\wishbone/ram_addr ;
  wire \wishbone/ram_addr_reg_n_0_[0] ;
  wire \wishbone/ram_addr_reg_n_0_[1] ;
  wire \wishbone/ram_addr_reg_n_0_[2] ;
  wire \wishbone/ram_addr_reg_n_0_[3] ;
  wire \wishbone/ram_addr_reg_n_0_[4] ;
  wire \wishbone/ram_addr_reg_n_0_[5] ;
  wire \wishbone/ram_addr_reg_n_0_[6] ;
  wire \wishbone/ram_addr_reg_n_0_[7] ;
  wire [31:0]\wishbone/ram_di ;
  wire \wishbone/ram_di_reg_n_0_[0] ;
  wire \wishbone/ram_di_reg_n_0_[10] ;
  wire \wishbone/ram_di_reg_n_0_[11] ;
  wire \wishbone/ram_di_reg_n_0_[12] ;
  wire \wishbone/ram_di_reg_n_0_[13] ;
  wire \wishbone/ram_di_reg_n_0_[14] ;
  wire \wishbone/ram_di_reg_n_0_[15] ;
  wire \wishbone/ram_di_reg_n_0_[16] ;
  wire \wishbone/ram_di_reg_n_0_[17] ;
  wire \wishbone/ram_di_reg_n_0_[18] ;
  wire \wishbone/ram_di_reg_n_0_[19] ;
  wire \wishbone/ram_di_reg_n_0_[1] ;
  wire \wishbone/ram_di_reg_n_0_[20] ;
  wire \wishbone/ram_di_reg_n_0_[21] ;
  wire \wishbone/ram_di_reg_n_0_[22] ;
  wire \wishbone/ram_di_reg_n_0_[23] ;
  wire \wishbone/ram_di_reg_n_0_[24] ;
  wire \wishbone/ram_di_reg_n_0_[25] ;
  wire \wishbone/ram_di_reg_n_0_[26] ;
  wire \wishbone/ram_di_reg_n_0_[27] ;
  wire \wishbone/ram_di_reg_n_0_[28] ;
  wire \wishbone/ram_di_reg_n_0_[29] ;
  wire \wishbone/ram_di_reg_n_0_[2] ;
  wire \wishbone/ram_di_reg_n_0_[30] ;
  wire \wishbone/ram_di_reg_n_0_[31] ;
  wire \wishbone/ram_di_reg_n_0_[3] ;
  wire \wishbone/ram_di_reg_n_0_[4] ;
  wire \wishbone/ram_di_reg_n_0_[5] ;
  wire \wishbone/ram_di_reg_n_0_[6] ;
  wire \wishbone/ram_di_reg_n_0_[7] ;
  wire \wishbone/ram_di_reg_n_0_[8] ;
  wire \wishbone/ram_di_reg_n_0_[9] ;
  wire \wishbone/ram_oe ;
  wire [3:0]\wishbone/ram_we ;
  wire \wishbone/rx_burst_cnt ;
  wire \wishbone/rx_burst_cnt_reg_n_0_[0] ;
  wire \wishbone/rx_burst_cnt_reg_n_0_[1] ;
  wire \wishbone/rx_burst_cnt_reg_n_0_[2] ;
  wire \wishbone/rx_burst_en ;
  wire \wishbone/rx_burst_en_reg_n_0 ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[0] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[10] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[11] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[12] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[13] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[14] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[15] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[1] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[2] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[3] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[4] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[5] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[6] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[7] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[8] ;
  wire [31:0]\wishbone/rx_fifo/fifo_reg[9] ;
  wire [31:0]\wishbone/rx_fifo/p_0_in ;
  wire [3:0]\wishbone/rx_fifo/read_pointer_reg ;
  wire [3:0]\wishbone/rx_fifo/write_pointer_reg ;
  wire [4:0]\wishbone/rxfifo_cnt ;
  wire \wishbone/tx_burst_cnt ;
  wire \wishbone/tx_burst_cnt_reg_n_0_[0] ;
  wire \wishbone/tx_burst_cnt_reg_n_0_[1] ;
  wire \wishbone/tx_burst_cnt_reg_n_0_[2] ;
  wire \wishbone/tx_burst_en ;
  wire \wishbone/tx_burst_en_reg_n_0 ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[0] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[10] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[11] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[12] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[13] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[14] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[15] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[1] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[2] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[3] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[4] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[5] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[6] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[7] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[8] ;
  wire [31:0]\wishbone/tx_fifo/fifo_reg[9] ;
  wire [31:0]\wishbone/tx_fifo/p_0_in ;
  wire [3:0]\wishbone/tx_fifo/read_pointer_reg ;
  wire [3:0]\wishbone/tx_fifo/write_pointer_reg ;
  wire [4:0]\wishbone/txfifo_cnt ;
  wire \write_pointer[2]_i_1__0_n_0 ;
  wire \write_pointer[3]_i_1__0_n_0 ;
  wire \write_pointer[3]_i_1_n_0 ;
  wire \write_pointer[3]_i_2__0_n_0 ;
  wire \x[0]_i_1_n_0 ;
  wire [3:0]\NLW_txethmac1/txcounters1/NibbleMinFl0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_txethmac1/txcounters1/NibbleMinFl2_carry__2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBBFFFF0F88000000)) 
    AddressMiss_i_1
       (.I0(AddressMiss_i_2_n_0),
        .I1(RxAbort_i_4_n_0),
        .I2(RxEndFrm_d_i_2_n_0),
        .I3(RxByteCnt[0]),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I5(AddressMiss),
        .O(AddressMiss_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000B000B000B)) 
    AddressMiss_i_2
       (.I0(r_Bro),
        .I1(\rxethmac1/Broadcast_reg_n_0 ),
        .I2(\rxethmac1/rxaddrcheck1/MulticastOK_reg_n_0 ),
        .I3(\rxethmac1/rxaddrcheck1/UnicastOK ),
        .I4(r_PassAll),
        .I5(ControlFrmAddressOK),
        .O(AddressMiss_i_2_n_0));
  LUT6 #(
    .INIT(64'hEEEEEFEEEEEEE0EE)) 
    AddressOK_i_1
       (.I0(AddressOK_i_2_n_0),
        .I1(AddressOK_i_3_n_0),
        .I2(AddressOK_i_4_n_0),
        .I3(AddressOK_i_5_n_0),
        .I4(ReceiveEnd),
        .I5(ControlFrmAddressOK),
        .O(AddressOK_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400FFFF)) 
    AddressOK_i_10
       (.I0(AddressOK_i_7_n_0),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I2(OpCodeOK_i_4_n_0),
        .I3(AddressOK_i_19_n_0),
        .I4(ControlFrmAddressOK),
        .I5(AddressOK_i_5_n_0),
        .O(AddressOK_i_10_n_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    AddressOK_i_11
       (.I0(AddressOK_i_20_n_0),
        .I1(AddressOK_i_21_n_0),
        .I2(RxData[7]),
        .I3(r_MAC[47]),
        .I4(RxData[6]),
        .I5(r_MAC[46]),
        .O(AddressOK_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    AddressOK_i_12
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I3(\AssembledTimerValue[7]_i_3_n_0 ),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .O(AddressOK_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h0008AAAA)) 
    AddressOK_i_13
       (.I0(AddressOK_i_22_n_0),
        .I1(TypeLengthOK_i_6_n_0),
        .I2(RxData[1]),
        .I3(RxData[3]),
        .I4(AddressOK_i_23_n_0),
        .O(AddressOK_i_13_n_0));
  LUT6 #(
    .INIT(64'h00800000AAAAAAAA)) 
    AddressOK_i_14
       (.I0(AddressOK_i_24_n_0),
        .I1(AddressOK_i_25_n_0),
        .I2(RxData[1]),
        .I3(RxData[3]),
        .I4(RxData[6]),
        .I5(AddressOK_i_26_n_0),
        .O(AddressOK_i_14_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_15
       (.I0(r_MAC[16]),
        .I1(RxData[0]),
        .I2(RxData[2]),
        .I3(r_MAC[18]),
        .I4(RxData[1]),
        .I5(r_MAC[17]),
        .O(AddressOK_i_15_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_16
       (.I0(r_MAC[19]),
        .I1(RxData[3]),
        .I2(RxData[5]),
        .I3(r_MAC[21]),
        .I4(RxData[4]),
        .I5(r_MAC[20]),
        .O(AddressOK_i_16_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_17
       (.I0(r_MAC[8]),
        .I1(RxData[0]),
        .I2(RxData[1]),
        .I3(r_MAC[9]),
        .I4(RxData[2]),
        .I5(r_MAC[10]),
        .O(AddressOK_i_17_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_18
       (.I0(r_MAC[11]),
        .I1(RxData[3]),
        .I2(RxData[5]),
        .I3(r_MAC[13]),
        .I4(RxData[4]),
        .I5(r_MAC[12]),
        .O(AddressOK_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    AddressOK_i_19
       (.I0(RxData[7]),
        .I1(r_MAC[7]),
        .I2(RxData[6]),
        .I3(r_MAC[6]),
        .I4(AddressOK_i_27_n_0),
        .I5(AddressOK_i_28_n_0),
        .O(AddressOK_i_19_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF7077)) 
    AddressOK_i_2
       (.I0(AddressOK_i_6_n_0),
        .I1(AddressOK_i_7_n_0),
        .I2(AddressOK_i_8_n_0),
        .I3(AddressOK_i_9_n_0),
        .I4(OpCodeOK_i_3_n_0),
        .I5(AddressOK_i_10_n_0),
        .O(AddressOK_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_20
       (.I0(r_MAC[40]),
        .I1(RxData[0]),
        .I2(RxData[1]),
        .I3(r_MAC[41]),
        .I4(RxData[2]),
        .I5(r_MAC[42]),
        .O(AddressOK_i_20_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_21
       (.I0(r_MAC[43]),
        .I1(RxData[3]),
        .I2(RxData[4]),
        .I3(r_MAC[44]),
        .I4(RxData[5]),
        .I5(r_MAC[45]),
        .O(AddressOK_i_21_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    AddressOK_i_22
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I1(\AssembledTimerValue[7]_i_3_n_0 ),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .O(AddressOK_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    AddressOK_i_23
       (.I0(RxData[7]),
        .I1(r_MAC[39]),
        .I2(RxData[6]),
        .I3(r_MAC[38]),
        .I4(AddressOK_i_29_n_0),
        .I5(AddressOK_i_30_n_0),
        .O(AddressOK_i_23_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    AddressOK_i_24
       (.I0(\AssembledTimerValue[7]_i_3_n_0 ),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .O(AddressOK_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    AddressOK_i_25
       (.I0(RxData[7]),
        .I1(RxData[2]),
        .I2(RxData[0]),
        .I3(RxData[4]),
        .I4(RxData[5]),
        .O(AddressOK_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    AddressOK_i_26
       (.I0(RxData[7]),
        .I1(r_MAC[31]),
        .I2(RxData[6]),
        .I3(r_MAC[30]),
        .I4(AddressOK_i_31_n_0),
        .I5(AddressOK_i_32_n_0),
        .O(AddressOK_i_26_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_27
       (.I0(r_MAC[0]),
        .I1(RxData[0]),
        .I2(RxData[1]),
        .I3(r_MAC[1]),
        .I4(RxData[2]),
        .I5(r_MAC[2]),
        .O(AddressOK_i_27_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_28
       (.I0(r_MAC[3]),
        .I1(RxData[3]),
        .I2(RxData[5]),
        .I3(r_MAC[5]),
        .I4(RxData[4]),
        .I5(r_MAC[4]),
        .O(AddressOK_i_28_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_29
       (.I0(r_MAC[32]),
        .I1(RxData[0]),
        .I2(RxData[1]),
        .I3(r_MAC[33]),
        .I4(RxData[2]),
        .I5(r_MAC[34]),
        .O(AddressOK_i_29_n_0));
  LUT6 #(
    .INIT(64'hDFD0DFD0DFD0D0D0)) 
    AddressOK_i_3
       (.I0(AddressOK_i_11_n_0),
        .I1(OpCodeOK_i_4_n_0),
        .I2(AddressOK_i_12_n_0),
        .I3(ControlFrmAddressOK),
        .I4(AddressOK_i_13_n_0),
        .I5(AddressOK_i_14_n_0),
        .O(AddressOK_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_30
       (.I0(r_MAC[35]),
        .I1(RxData[3]),
        .I2(RxData[5]),
        .I3(r_MAC[37]),
        .I4(RxData[4]),
        .I5(r_MAC[36]),
        .O(AddressOK_i_30_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_31
       (.I0(r_MAC[24]),
        .I1(RxData[0]),
        .I2(RxData[1]),
        .I3(r_MAC[25]),
        .I4(RxData[2]),
        .I5(r_MAC[26]),
        .O(AddressOK_i_31_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    AddressOK_i_32
       (.I0(r_MAC[27]),
        .I1(RxData[3]),
        .I2(RxData[5]),
        .I3(r_MAC[29]),
        .I4(RxData[4]),
        .I5(r_MAC[28]),
        .O(AddressOK_i_32_n_0));
  LUT6 #(
    .INIT(64'h000000000000004C)) 
    AddressOK_i_4
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I1(\AssembledTimerValue[7]_i_3_n_0 ),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .O(AddressOK_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFBFFFBF)) 
    AddressOK_i_5
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I2(\AssembledTimerValue[7]_i_3_n_0 ),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .O(AddressOK_i_5_n_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    AddressOK_i_6
       (.I0(AddressOK_i_15_n_0),
        .I1(AddressOK_i_16_n_0),
        .I2(RxData[7]),
        .I3(r_MAC[23]),
        .I4(RxData[6]),
        .I5(r_MAC[22]),
        .O(AddressOK_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    AddressOK_i_7
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I3(\AssembledTimerValue[7]_i_3_n_0 ),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .O(AddressOK_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    AddressOK_i_8
       (.I0(RxData[6]),
        .I1(r_MAC[14]),
        .I2(RxData[7]),
        .I3(r_MAC[15]),
        .I4(AddressOK_i_17_n_0),
        .I5(AddressOK_i_18_n_0),
        .O(AddressOK_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    AddressOK_i_9
       (.I0(\AssembledTimerValue[7]_i_3_n_0 ),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .O(AddressOK_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AssembledTimerValue[10]_i_1 
       (.I0(RxData[2]),
        .I1(RxStartFrm),
        .O(\maccontrol1/p_1_in [10]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AssembledTimerValue[11]_i_1 
       (.I0(RxData[3]),
        .I1(RxStartFrm),
        .O(\maccontrol1/p_1_in [11]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AssembledTimerValue[12]_i_1 
       (.I0(RxData[4]),
        .I1(RxStartFrm),
        .O(\maccontrol1/p_1_in [12]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AssembledTimerValue[13]_i_1 
       (.I0(RxData[5]),
        .I1(RxStartFrm),
        .O(\maccontrol1/p_1_in [13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AssembledTimerValue[14]_i_1 
       (.I0(RxData[6]),
        .I1(RxStartFrm),
        .O(\maccontrol1/p_1_in [14]));
  LUT3 #(
    .INIT(8'hEA)) 
    \AssembledTimerValue[15]_i_1 
       (.I0(RxStartFrm),
        .I1(\AssembledTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/receivecontrol1/DetectionWindow_reg_n_0 ),
        .O(\maccontrol1/p_0_in [15]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AssembledTimerValue[15]_i_2 
       (.I0(RxData[7]),
        .I1(RxStartFrm),
        .O(\maccontrol1/p_1_in [15]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \AssembledTimerValue[15]_i_3 
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I3(RxValid),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .O(\AssembledTimerValue[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \AssembledTimerValue[7]_i_1 
       (.I0(RxStartFrm),
        .I1(\AssembledTimerValue[7]_i_2_n_0 ),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I4(\AssembledTimerValue[7]_i_3_n_0 ),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .O(\maccontrol1/p_0_in [7]));
  LUT2 #(
    .INIT(4'hB)) 
    \AssembledTimerValue[7]_i_2 
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .O(\AssembledTimerValue[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AssembledTimerValue[7]_i_3 
       (.I0(RxValid),
        .I1(\maccontrol1/receivecontrol1/DetectionWindow_reg_n_0 ),
        .O(\AssembledTimerValue[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AssembledTimerValue[8]_i_1 
       (.I0(RxData[0]),
        .I1(RxStartFrm),
        .O(\maccontrol1/p_1_in [8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AssembledTimerValue[9]_i_1 
       (.I0(RxData[1]),
        .I1(RxStartFrm),
        .O(\maccontrol1/p_1_in [9]));
  LUT6 #(
    .INIT(64'h00000000F0F0F0E0)) 
    BDRead_i_1
       (.I0(wb_sel_i_IBUF[2]),
        .I1(wb_sel_i_IBUF[3]),
        .I2(BDRead_i_2_n_0),
        .I3(wb_sel_i_IBUF[0]),
        .I4(wb_sel_i_IBUF[1]),
        .I5(wb_we_i_IBUF),
        .O(\wishbone/BDRead0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    BDRead_i_2
       (.I0(wb_adr_i_IBUF[10]),
        .I1(wb_adr_i_IBUF[11]),
        .I2(wb_stb_i_IBUF),
        .I3(wb_cyc_i_IBUF),
        .O(BDRead_i_2_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \BDWrite[0]_i_1 
       (.I0(wb_sel_i_IBUF[0]),
        .I1(wb_adr_i_IBUF[10]),
        .I2(wb_adr_i_IBUF[11]),
        .I3(wb_stb_i_IBUF),
        .I4(wb_cyc_i_IBUF),
        .I5(wb_we_i_IBUF),
        .O(\wishbone/BDWrite0 [0]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \BDWrite[1]_i_1 
       (.I0(wb_sel_i_IBUF[1]),
        .I1(wb_adr_i_IBUF[10]),
        .I2(wb_adr_i_IBUF[11]),
        .I3(wb_stb_i_IBUF),
        .I4(wb_cyc_i_IBUF),
        .I5(wb_we_i_IBUF),
        .O(\wishbone/BDWrite0 [1]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \BDWrite[2]_i_1 
       (.I0(wb_sel_i_IBUF[2]),
        .I1(wb_adr_i_IBUF[10]),
        .I2(wb_adr_i_IBUF[11]),
        .I3(wb_stb_i_IBUF),
        .I4(wb_cyc_i_IBUF),
        .I5(wb_we_i_IBUF),
        .O(\wishbone/BDWrite0 [2]));
  LUT5 #(
    .INIT(32'h03031011)) 
    \BDWrite[3]_i_1 
       (.I0(\wishbone/p_0_in [0]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/p_0_in [3]),
        .I3(\wishbone/p_0_in [1]),
        .I4(\wishbone/p_0_in [2]),
        .O(\wishbone/BDWrite ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \BDWrite[3]_i_2 
       (.I0(wb_sel_i_IBUF[3]),
        .I1(wb_adr_i_IBUF[10]),
        .I2(wb_adr_i_IBUF[11]),
        .I3(wb_stb_i_IBUF),
        .I4(wb_cyc_i_IBUF),
        .I5(wb_we_i_IBUF),
        .O(\wishbone/BDWrite0 [3]));
  LUT6 #(
    .INIT(64'h222222A222222222)) 
    \BitCounter[0]_i_1 
       (.I0(\miim1/InProgress_reg_n_0 ),
        .I1(\miim1/BitCounter [0]),
        .I2(r_MiiNoPre),
        .I3(\miim1/BitCounter [5]),
        .I4(\BitCounter[0]_i_2_n_0 ),
        .I5(\BitCounter[0]_i_3_n_0 ),
        .O(\BitCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BitCounter[0]_i_2 
       (.I0(\miim1/BitCounter [3]),
        .I1(\miim1/BitCounter [4]),
        .O(\BitCounter[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \BitCounter[0]_i_3 
       (.I0(\miim1/BitCounter [2]),
        .I1(\miim1/BitCounter [6]),
        .I2(\miim1/BitCounter [1]),
        .I3(\miim1/BitCounter [0]),
        .O(\BitCounter[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \BitCounter[1]_i_1 
       (.I0(\miim1/BitCounter [0]),
        .I1(\miim1/BitCounter [1]),
        .I2(\miim1/InProgress_reg_n_0 ),
        .O(\BitCounter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h60C0)) 
    \BitCounter[2]_i_1 
       (.I0(\miim1/BitCounter [1]),
        .I1(\miim1/BitCounter [2]),
        .I2(\miim1/InProgress_reg_n_0 ),
        .I3(\miim1/BitCounter [0]),
        .O(\BitCounter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h4CCC8000)) 
    \BitCounter[3]_i_1 
       (.I0(\miim1/BitCounter [1]),
        .I1(\miim1/InProgress_reg_n_0 ),
        .I2(\miim1/BitCounter [2]),
        .I3(\miim1/BitCounter [0]),
        .I4(\miim1/BitCounter [3]),
        .O(\BitCounter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F008000FF000000)) 
    \BitCounter[4]_i_1 
       (.I0(\miim1/BitCounter [0]),
        .I1(\miim1/BitCounter [2]),
        .I2(\miim1/BitCounter [1]),
        .I3(\miim1/InProgress_reg_n_0 ),
        .I4(\miim1/BitCounter [4]),
        .I5(\miim1/BitCounter [3]),
        .O(\BitCounter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF111FF111F111111)) 
    \BitCounter[5]_i_1 
       (.I0(\BitCounter[5]_i_2_n_0 ),
        .I1(\BitCounter[5]_i_3_n_0 ),
        .I2(\BitCounter[6]_i_2_n_0 ),
        .I3(\miim1/InProgress_reg_n_0 ),
        .I4(\miim1/BitCounter [1]),
        .I5(\miim1/BitCounter [5]),
        .O(\BitCounter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \BitCounter[5]_i_2 
       (.I0(\miim1/BitCounter [4]),
        .I1(\miim1/BitCounter [3]),
        .I2(r_MiiNoPre),
        .O(\BitCounter[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \BitCounter[5]_i_3 
       (.I0(\miim1/BitCounter [1]),
        .I1(\miim1/InProgress_reg_n_0 ),
        .I2(\miim1/BitCounter [0]),
        .I3(\miim1/BitCounter [2]),
        .I4(\miim1/BitCounter [6]),
        .O(\BitCounter[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hBF004000)) 
    \BitCounter[6]_i_1 
       (.I0(\BitCounter[6]_i_2_n_0 ),
        .I1(\miim1/BitCounter [5]),
        .I2(\miim1/BitCounter [1]),
        .I3(\miim1/InProgress_reg_n_0 ),
        .I4(\miim1/BitCounter [6]),
        .O(\BitCounter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \BitCounter[6]_i_2 
       (.I0(\miim1/BitCounter [4]),
        .I1(\miim1/BitCounter [3]),
        .I2(\miim1/BitCounter [2]),
        .I3(\miim1/BitCounter [0]),
        .O(\BitCounter[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    BlockReadTxDataFromMemory_i_1
       (.I0(BlockReadTxDataFromMemory_i_2_n_0),
        .I1(BlockReadTxDataFromMemory_i_3_n_0),
        .I2(\fifo[1][31]_i_2_n_0 ),
        .I3(\wishbone/TxDonePacket ),
        .I4(\cnt[2]_i_2_n_0 ),
        .I5(\wishbone/BlockReadTxDataFromMemory ),
        .O(BlockReadTxDataFromMemory_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    BlockReadTxDataFromMemory_i_2
       (.I0(\wishbone/TxRetryPacket_NotCleared_reg_n_0 ),
        .I1(\wishbone/TxAbortPacket_NotCleared_reg_n_0 ),
        .I2(\wishbone/MasterWbTX_reg_n_0 ),
        .I3(\wishbone/cyc_cleared_reg_n_0 ),
        .O(BlockReadTxDataFromMemory_i_2_n_0));
  LUT6 #(
    .INIT(64'h800080008000FFFF)) 
    BlockReadTxDataFromMemory_i_3
       (.I0(\wishbone/txfifo_cnt [2]),
        .I1(\wishbone/txfifo_cnt [3]),
        .I2(\wishbone/txfifo_cnt [1]),
        .I3(\wishbone/txfifo_cnt [0]),
        .I4(tx_burst_en_i_4_n_0),
        .I5(\wishbone/TxLength_reg_n_0_[4] ),
        .O(BlockReadTxDataFromMemory_i_3_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    BlockTxDone_i_1
       (.I0(\maccontrol1/TxCtrlStartFrm ),
        .I1(TxStartFrm),
        .I2(\maccontrol1/BlockTxDone ),
        .O(BlockTxDone_i_1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    BlockingIncrementTxPointer_i_1
       (.I0(\wishbone/IncrTxPointer_reg_n_0 ),
        .I1(m_wb_err_i_IBUF),
        .I2(m_wb_ack_i_IBUF),
        .I3(\wishbone/BlockingIncrementTxPointer_reg_n_0 ),
        .O(BlockingIncrementTxPointer_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h9998)) 
    BlockingTxBDRead_i_1
       (.I0(\wishbone/TxBDReady_reg_n_0 ),
        .I1(\wishbone/BlockingTxBDRead_reg_n_0 ),
        .I2(\wishbone/TxRetryPacket_NotCleared_reg_n_0 ),
        .I3(mem0_reg_i_3_n_0),
        .O(BlockingTxBDRead_i_1_n_0));
  LUT4 #(
    .INIT(16'hFCA8)) 
    BlockingTxStatusWrite_i_1
       (.I0(mem0_reg_i_3_n_0),
        .I1(\wishbone/TxDone_wb ),
        .I2(\wishbone/TxAbort_wb ),
        .I3(\wishbone/BlockingTxStatusWrite_reg_n_0 ),
        .O(BlockingTxStatusWrite_i_1_n_0));
  LUT6 #(
    .INIT(64'h0F0101010F000000)) 
    Broadcast_i_1
       (.I0(RxEndFrm),
        .I1(RxAbort),
        .I2(\rxethmac1/Broadcast1 ),
        .I3(\rxethmac1/Broadcast4 ),
        .I4(RxStartFrm_d_i_2_n_0),
        .I5(\rxethmac1/Broadcast_reg_n_0 ),
        .O(Broadcast_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000015550000)) 
    Broadcast_i_2
       (.I0(\rxethmac1/Broadcast4 ),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I2(RxByteCnt[0]),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I4(RxStateData[0]),
        .I5(\CrcHash[5]_i_3_n_0 ),
        .O(\rxethmac1/Broadcast1 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    Broadcast_i_3
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[4] ),
        .I1(\rxethmac1/LatchedByte_reg_n_0_[5] ),
        .I2(\rxethmac1/LatchedByte_reg_n_0_[6] ),
        .I3(\rxethmac1/LatchedByte_reg_n_0_[7] ),
        .I4(Broadcast_i_4_n_0),
        .O(\rxethmac1/Broadcast4 ));
  LUT4 #(
    .INIT(16'h8000)) 
    Broadcast_i_4
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[1] ),
        .I1(\rxethmac1/LatchedByte_reg_n_0_[0] ),
        .I2(\rxethmac1/LatchedByte_reg_n_0_[3] ),
        .I3(\rxethmac1/LatchedByte_reg_n_0_[2] ),
        .O(Broadcast_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h55D500C0)) 
    Busy_IRQ_rck_i_1
       (.I0(\wishbone/Busy_IRQ_syncb2 ),
        .I1(RxValid),
        .I2(RxStartFrm),
        .I3(\wishbone/RxReady_reg_n_0 ),
        .I4(\wishbone/Busy_IRQ_rck ),
        .O(Busy_IRQ_rck_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ByteCntMaxFrame0_carry__0_i_1
       (.I0(r_MaxFL[15]),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[15] ),
        .O(ByteCntMaxFrame0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ByteCntMaxFrame0_carry__0_i_2
       (.I0(r_MaxFL[13]),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[13] ),
        .I2(r_MaxFL[12]),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[12] ),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[14] ),
        .I5(r_MaxFL[14]),
        .O(ByteCntMaxFrame0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ByteCntMaxFrame0_carry_i_1
       (.I0(r_MaxFL[9]),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[9] ),
        .I2(r_MaxFL[11]),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[11] ),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[10] ),
        .I5(r_MaxFL[10]),
        .O(ByteCntMaxFrame0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ByteCntMaxFrame0_carry_i_2
       (.I0(r_MaxFL[8]),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[8] ),
        .I2(r_MaxFL[7]),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[7] ),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[6] ),
        .I5(r_MaxFL[6]),
        .O(ByteCntMaxFrame0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ByteCntMaxFrame0_carry_i_3
       (.I0(r_MaxFL[3]),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[3] ),
        .I2(r_MaxFL[5]),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[5] ),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[4] ),
        .I5(r_MaxFL[4]),
        .O(ByteCntMaxFrame0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ByteCntMaxFrame0_carry_i_4
       (.I0(r_MaxFL[1]),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I2(r_MaxFL[0]),
        .I3(RxByteCnt[0]),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I5(r_MaxFL[2]),
        .O(ByteCntMaxFrame0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ByteCnt[0]_i_1 
       (.I0(RxEndFrm),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .O(\maccontrol1/p_0_in__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ByteCnt[0]_i_1__0 
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[0] ),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ByteCnt[0]_i_1__1 
       (.I0(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .I1(RxByteCnt[0]),
        .O(\rxethmac1/p_1_in [0]));
  LUT4 #(
    .INIT(16'hD57F)) 
    \ByteCnt[0]_inv_i_1 
       (.I0(\DlyCrcCnt[2]_i_2__0_n_0 ),
        .I1(TxUsedDataIn),
        .I2(\ByteCnt[5]_i_4_n_0 ),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .O(\maccontrol1/p_0_in__2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[10]_i_1 
       (.I0(\txethmac1/ByteCnt0 [10]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[10]_i_1__0 
       (.I0(\rxethmac1/ByteCnt0 [10]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [10]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[11]_i_1 
       (.I0(\txethmac1/ByteCnt0 [11]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[11]_i_1__0 
       (.I0(\rxethmac1/ByteCnt0 [11]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [11]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[12]_i_1 
       (.I0(\txethmac1/ByteCnt0 [12]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[12]_i_1__0 
       (.I0(\rxethmac1/ByteCnt0 [12]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [12]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[13]_i_1 
       (.I0(\txethmac1/ByteCnt0 [13]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[13]_i_1__0 
       (.I0(\rxethmac1/ByteCnt0 [13]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [13]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[14]_i_1 
       (.I0(\txethmac1/ByteCnt0 [14]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[14]_i_1__0 
       (.I0(\rxethmac1/ByteCnt0 [14]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [14]));
  LUT4 #(
    .INIT(16'hABFF)) 
    \ByteCnt[15]_i_1 
       (.I0(\ByteCnt[15]_i_3_n_0 ),
        .I1(\ByteCnt[15]_i_4_n_0 ),
        .I2(\ByteCnt[15]_i_5_n_0 ),
        .I3(\ByteCnt[15]_i_6_n_0 ),
        .O(\ByteCnt[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ByteCnt[15]_i_10 
       (.I0(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[4] ),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[5] ),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[3] ),
        .I4(\ByteCnt[15]_i_11_n_0 ),
        .O(\ByteCnt[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ByteCnt[15]_i_11 
       (.I0(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[9] ),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[8] ),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[7] ),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[6] ),
        .O(\ByteCnt[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEAFFEA)) 
    \ByteCnt[15]_i_1__0 
       (.I0(\ByteCnt[15]_i_3__0_n_0 ),
        .I1(RxStateSFD),
        .I2(MRxDV_Lb),
        .I3(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .I4(\rxethmac1/rxcounters1/DlyCrcCnt0__0 ),
        .I5(\ByteCnt[15]_i_7__0_n_0 ),
        .O(\ByteCnt[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[15]_i_2 
       (.I0(\txethmac1/ByteCnt0 [15]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[15]_i_2__0 
       (.I0(\rxethmac1/ByteCnt0 [15]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [15]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \ByteCnt[15]_i_3 
       (.I0(StateJam_i_2_n_0),
        .I1(\txethmac1/StateIdle ),
        .I2(TxStartFrmOut),
        .I3(\txethmac1/PacketFinished_q ),
        .O(\ByteCnt[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hEAEE0000)) 
    \ByteCnt[15]_i_3__0 
       (.I0(RxStatePreamble),
        .I1(RxStateIdle),
        .I2(r_FullD),
        .I3(WillTransmit_q2),
        .I4(MRxDV_Lb),
        .O(\ByteCnt[15]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h1115)) 
    \ByteCnt[15]_i_4 
       (.I0(StateData[1]),
        .I1(\txethmac1/NibCnt [0]),
        .I2(\txethmac1/StateFCS ),
        .I3(\txethmac1/StatePAD ),
        .O(\ByteCnt[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \ByteCnt[15]_i_4__0 
       (.I0(mtxen_pad_o_OBUF),
        .I1(mrxdv_pad_i_IBUF),
        .I2(RxEnSync),
        .I3(r_LoopBck),
        .O(MRxDV_Lb));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \ByteCnt[15]_i_5 
       (.I0(\ByteCnt[15]_i_7_n_0 ),
        .I1(\txethmac1/txcounters1/ByteCnt_reg_n_0_[3] ),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[2] ),
        .I3(\txethmac1/txcounters1/ByteCnt_reg_n_0_[14] ),
        .I4(\txethmac1/txcounters1/ByteCnt_reg_n_0_[1] ),
        .I5(\ByteCnt[15]_i_8_n_0 ),
        .O(\ByteCnt[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \ByteCnt[15]_i_5__0 
       (.I0(r_HugEn),
        .I1(\rxethmac1/rxcounters1/ByteCntMaxFrame02_in ),
        .I2(MRxDV_Lb),
        .I3(RxStateData[0]),
        .I4(StateData1_i_2_n_0),
        .O(\rxethmac1/rxcounters1/ResetByteCounter__1 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \ByteCnt[15]_i_6 
       (.I0(\txethmac1/NibCnt [3]),
        .I1(SetTxCIrq_txclk_i_5_n_0),
        .I2(\txethmac1/StateBackOff ),
        .I3(\txethmac1/NibCnt [6]),
        .I4(\txethmac1/NibCnt [4]),
        .I5(\txethmac1/NibCnt [5]),
        .O(\ByteCnt[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    \ByteCnt[15]_i_6__0 
       (.I0(\rxethmac1/DlyCrcCnt [3]),
        .I1(r_DlyCrcEn),
        .I2(\rxethmac1/DlyCrcCnt [1]),
        .I3(\rxethmac1/DlyCrcCnt [2]),
        .I4(\rxethmac1/DlyCrcCnt [0]),
        .O(\rxethmac1/rxcounters1/DlyCrcCnt0__0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ByteCnt[15]_i_7 
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[10] ),
        .I1(\txethmac1/txcounters1/ByteCnt_reg_n_0_[9] ),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[8] ),
        .I3(\txethmac1/txcounters1/ByteCnt_reg_n_0_[7] ),
        .O(\ByteCnt[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \ByteCnt[15]_i_7__0 
       (.I0(\ByteCnt[15]_i_8__0_n_0 ),
        .I1(RxAbort_i_3_n_0),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[14] ),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[15] ),
        .I4(\ByteCnt[15]_i_9__0_n_0 ),
        .I5(\ByteCnt[15]_i_10_n_0 ),
        .O(\ByteCnt[15]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ByteCnt[15]_i_8 
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[0] ),
        .I1(\txethmac1/txcounters1/ByteCnt_reg_n_0_[12] ),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[4] ),
        .I3(\txethmac1/txcounters1/ByteCnt_reg_n_0_[11] ),
        .I4(\ByteCnt[15]_i_9_n_0 ),
        .O(\ByteCnt[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hEA400000)) 
    \ByteCnt[15]_i_8__0 
       (.I0(r_LoopBck),
        .I1(RxEnSync),
        .I2(mrxdv_pad_i_IBUF),
        .I3(mtxen_pad_o_OBUF),
        .I4(RxStateData[1]),
        .O(\ByteCnt[15]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ByteCnt[15]_i_9 
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[6] ),
        .I1(\txethmac1/txcounters1/ByteCnt_reg_n_0_[5] ),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[15] ),
        .I3(\txethmac1/txcounters1/ByteCnt_reg_n_0_[13] ),
        .O(\ByteCnt[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ByteCnt[15]_i_9__0 
       (.I0(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[13] ),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[12] ),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[11] ),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[10] ),
        .O(\ByteCnt[15]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h0888A222)) 
    \ByteCnt[1]_i_1 
       (.I0(\DlyCrcCnt[2]_i_2__0_n_0 ),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .I2(\ByteCnt[5]_i_4_n_0 ),
        .I3(TxUsedDataIn),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .O(\maccontrol1/p_0_in__2 [1]));
  LUT3 #(
    .INIT(8'h06)) 
    \ByteCnt[1]_i_1__0 
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I2(RxEndFrm),
        .O(\maccontrol1/p_0_in__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[1]_i_1__1 
       (.I0(\txethmac1/ByteCnt0 [1]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[1]_i_1__2 
       (.I0(\rxethmac1/ByteCnt0 [1]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [1]));
  LUT6 #(
    .INIT(64'h000000AB00AB0000)) 
    \ByteCnt[2]_i_1 
       (.I0(\maccontrol1/TxCtrlStartFrm ),
        .I1(TxDoneIn),
        .I2(TxAbortIn),
        .I3(wb_rst_i_IBUF),
        .I4(\ByteCnt[5]_i_5_n_0 ),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .O(\maccontrol1/p_0_in__2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[2]_i_1__0 
       (.I0(\txethmac1/ByteCnt0 [2]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[2]_i_1__1 
       (.I0(\rxethmac1/ByteCnt0 [2]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \ByteCnt[2]_i_1__2 
       (.I0(RxEndFrm),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .O(\ByteCnt[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \ByteCnt[3]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I4(RxEndFrm),
        .O(\maccontrol1/p_0_in__0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \ByteCnt[3]_i_1__0 
       (.I0(\DlyCrcCnt[2]_i_2__0_n_0 ),
        .I1(\ByteCnt[5]_i_5_n_0 ),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\maccontrol1/p_0_in__2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[3]_i_1__1 
       (.I0(\txethmac1/ByteCnt0 [3]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[3]_i_1__2 
       (.I0(\rxethmac1/ByteCnt0 [3]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [3]));
  LUT6 #(
    .INIT(64'hBAAAAAAABAAABAAA)) 
    \ByteCnt[4]_i_1 
       (.I0(RxEndFrm),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/receivecontrol1/DetectionWindow_reg_n_0 ),
        .I3(RxValid),
        .I4(\maccontrol1/receivecontrol1/p_0_in18_in ),
        .I5(r_DlyCrcEn),
        .O(\ByteCnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ByteCnt[4]_i_1__0 
       (.I0(\DlyCrcCnt[2]_i_2__0_n_0 ),
        .I1(\ByteCnt[5]_i_5_n_0 ),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .O(\maccontrol1/p_0_in__2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[4]_i_1__1 
       (.I0(\txethmac1/ByteCnt0 [4]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[4]_i_1__2 
       (.I0(\rxethmac1/ByteCnt0 [4]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [4]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \ByteCnt[4]_i_2 
       (.I0(RxEndFrm),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .O(\ByteCnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0008FFFF)) 
    \ByteCnt[5]_i_1 
       (.I0(\maccontrol1/CtrlMux ),
        .I1(TxUsedDataIn),
        .I2(\ByteCnt[5]_i_3_n_0 ),
        .I3(\maccontrol1/transmitcontrol1/ControlEnd ),
        .I4(\DlyCrcCnt[2]_i_2__0_n_0 ),
        .I5(\ByteCnt[5]_i_4_n_0 ),
        .O(\ByteCnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[5]_i_1__0 
       (.I0(\txethmac1/ByteCnt0 [5]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[5]_i_1__1 
       (.I0(\rxethmac1/ByteCnt0 [5]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [5]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ByteCnt[5]_i_2 
       (.I0(\DlyCrcCnt[2]_i_2__0_n_0 ),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I4(\ByteCnt[5]_i_5_n_0 ),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .O(\maccontrol1/p_0_in__2 [5]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ByteCnt[5]_i_3 
       (.I0(r_DlyCrcEn),
        .I1(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [1]),
        .I2(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [0]),
        .O(\ByteCnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800000008080808)) 
    \ByteCnt[5]_i_4 
       (.I0(\maccontrol1/CtrlMux ),
        .I1(\maccontrol1/TxCtrlStartFrm ),
        .I2(\maccontrol1/transmitcontrol1/TxCtrlStartFrm_q ),
        .I3(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [0]),
        .I4(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [1]),
        .I5(r_DlyCrcEn),
        .O(\ByteCnt[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \ByteCnt[5]_i_5 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I1(TxUsedDataIn),
        .I2(\ByteCnt[5]_i_4_n_0 ),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .O(\ByteCnt[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[6]_i_1 
       (.I0(\txethmac1/ByteCnt0 [6]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[6]_i_1__0 
       (.I0(\rxethmac1/ByteCnt0 [6]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[7]_i_1 
       (.I0(\txethmac1/ByteCnt0 [7]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[7]_i_1__0 
       (.I0(\rxethmac1/ByteCnt0 [7]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[8]_i_1 
       (.I0(\txethmac1/ByteCnt0 [8]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[8]_i_1__0 
       (.I0(\rxethmac1/ByteCnt0 [8]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[9]_i_1 
       (.I0(\txethmac1/ByteCnt0 [9]),
        .I1(\ByteCnt[15]_i_3_n_0 ),
        .O(\ByteCnt[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ByteCnt[9]_i_1__0 
       (.I0(\rxethmac1/ByteCnt0 [9]),
        .I1(\rxethmac1/rxcounters1/ResetByteCounter__1 ),
        .O(\rxethmac1/p_1_in [9]));
  LUT6 #(
    .INIT(64'hAAEFFFEFAAAAAAAA)) 
    CarrierSenseLost_i_1
       (.I0(\macstatus1/CarrierSenseLost0 ),
        .I1(\maccontrol1/Pause ),
        .I2(TxStartFrm),
        .I3(\maccontrol1/CtrlMux ),
        .I4(\maccontrol1/TxCtrlStartFrm ),
        .I5(CarrierSenseLost),
        .O(CarrierSenseLost_i_1_n_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    CarrierSenseLost_i_2
       (.I0(StateData[0]),
        .I1(StateData[1]),
        .I2(StatePreamble),
        .I3(CarrierSenseLost_i_3_n_0),
        .O(\macstatus1/CarrierSenseLost0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    CarrierSenseLost_i_3
       (.I0(mcoll_pad_i_IBUF),
        .I1(r_FullD),
        .I2(CarrierSense_Tx2),
        .I3(r_LoopBck),
        .O(CarrierSenseLost_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    CarrierSense_Tx1_reg
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(mcrs_pad_i_IBUF),
        .Q(CarrierSense_Tx1));
  FDCE #(
    .INIT(1'b0)) 
    CarrierSense_Tx2_reg
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(CarrierSense_Tx1),
        .Q(CarrierSense_Tx2));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0F0E)) 
    ColWindow_i_1
       (.I0(\txethmac1/StateIPG ),
        .I1(\txethmac1/StateIdle ),
        .I2(ColWindow_i_2_n_0),
        .I3(\txethmac1/ColWindow_reg_n_0 ),
        .O(ColWindow_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h0000000B)) 
    ColWindow_i_2
       (.I0(r_FullD),
        .I1(Collision_Tx2_reg_n_0),
        .I2(ColWindow_i_3_n_0),
        .I3(ColWindow_i_4_n_0),
        .I4(\ByteCnt[15]_i_4_n_0 ),
        .O(ColWindow_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ColWindow_i_3
       (.I0(r_CollValid[4]),
        .I1(\txethmac1/txcounters1/ByteCnt_reg_n_0_[4] ),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[5] ),
        .I3(r_CollValid[5]),
        .I4(\txethmac1/txcounters1/ByteCnt_reg_n_0_[3] ),
        .I5(r_CollValid[3]),
        .O(ColWindow_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ColWindow_i_4
       (.I0(r_CollValid[0]),
        .I1(\txethmac1/txcounters1/ByteCnt_reg_n_0_[0] ),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[1] ),
        .I3(r_CollValid[1]),
        .I4(\txethmac1/txcounters1/ByteCnt_reg_n_0_[2] ),
        .I5(r_CollValid[2]),
        .O(ColWindow_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    Collision_Tx1_reg
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(mcoll_pad_i_IBUF),
        .Q(Collision_Tx1));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAAAA8)) 
    Collision_Tx2_i_1
       (.I0(Collision_Tx1),
        .I1(\txethmac1/StatePAD ),
        .I2(\txethmac1/StateFCS ),
        .I3(\MTxD[2]_i_3_n_0 ),
        .I4(StatePreamble),
        .I5(Collision_Tx2_reg_n_0),
        .O(Collision_Tx2_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    Collision_Tx2_reg
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(Collision_Tx2_i_1_n_0),
        .Q(Collision_Tx2_reg_n_0));
  LUT5 #(
    .INIT(32'h3A3AFA3A)) 
    \ControlData[0]_i_1 
       (.I0(\ControlData_reg[0]_i_2_n_0 ),
        .I1(\ControlData[0]_i_3_n_0 ),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I3(r_TxPauseTV[0]),
        .I4(\ControlData[0]_i_4_n_0 ),
        .O(\maccontrol1/transmitcontrol1/MuxedCtrlData [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFF00A7)) 
    \ControlData[0]_i_3 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I1(r_MAC[16]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I4(\ControlData[0]_i_7_n_0 ),
        .O(\ControlData[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ControlData[0]_i_4 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .O(\ControlData[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0540004005450045)) 
    \ControlData[0]_i_5 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I1(r_MAC[24]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(r_TxPauseTV[8]),
        .I5(\ByteCnt[5]_i_3_n_0 ),
        .O(\ControlData[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003088)) 
    \ControlData[0]_i_6 
       (.I0(r_MAC[40]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I2(r_MAC[8]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .O(\ControlData[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00307070)) 
    \ControlData[0]_i_7 
       (.I0(r_MAC[32]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I3(r_MAC[0]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .O(\ControlData[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h020202F2)) 
    \ControlData[1]_i_1 
       (.I0(\ControlData[1]_i_2_n_0 ),
        .I1(\ControlData[1]_i_3_n_0 ),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I3(\ControlData[1]_i_4_n_0 ),
        .I4(\ControlData[1]_i_5_n_0 ),
        .O(\ControlData[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEFAAEAA)) 
    \ControlData[1]_i_2 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(r_MAC[25]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I4(r_TxPauseTV[9]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCC0CCCCC4C0C4C0)) 
    \ControlData[1]_i_3 
       (.I0(r_MAC[9]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I4(r_MAC[41]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FCC44CCCC)) 
    \ControlData[1]_i_4 
       (.I0(r_MAC[1]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(r_MAC[33]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50155515)) 
    \ControlData[1]_i_5 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(r_MAC[17]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(r_TxPauseTV[1]),
        .O(\ControlData[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \ControlData[2]_i_1 
       (.I0(\ControlData[2]_i_2_n_0 ),
        .I1(\ControlData[2]_i_3_n_0 ),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I3(\ControlData[2]_i_4_n_0 ),
        .I4(\ControlData[2]_i_5_n_0 ),
        .O(\ControlData[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FCC44CCCC)) 
    \ControlData[2]_i_2 
       (.I0(r_MAC[10]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(r_MAC[42]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h50155515)) 
    \ControlData[2]_i_3 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(r_MAC[26]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(r_TxPauseTV[10]),
        .O(\ControlData[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FCC44CCCC)) 
    \ControlData[2]_i_4 
       (.I0(r_MAC[2]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(r_MAC[34]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50155515)) 
    \ControlData[2]_i_5 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(r_MAC[18]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(r_TxPauseTV[2]),
        .O(\ControlData[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00AE)) 
    \ControlData[3]_i_1 
       (.I0(\ControlData[3]_i_2_n_0 ),
        .I1(\ControlData[3]_i_3_n_0 ),
        .I2(\ControlData[3]_i_4_n_0 ),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\ControlData[3]_i_5_n_0 ),
        .O(\maccontrol1/transmitcontrol1/MuxedCtrlData [3]));
  LUT6 #(
    .INIT(64'h4444444040404440)) 
    \ControlData[3]_i_2 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I3(r_MAC[27]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I5(r_MAC[19]),
        .O(\ControlData[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ControlData[3]_i_3 
       (.I0(r_MAC[35]),
        .I1(r_MAC[3]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I3(r_MAC[43]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I5(r_MAC[11]),
        .O(\ControlData[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \ControlData[3]_i_4 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \ControlData[3]_i_5 
       (.I0(r_TxPauseTV[11]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I2(r_TxPauseTV[3]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .O(\ControlData[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \ControlData[4]_i_1 
       (.I0(\ControlData[4]_i_2_n_0 ),
        .I1(\ControlData[4]_i_3_n_0 ),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I3(\ControlData[4]_i_4_n_0 ),
        .I4(\ControlData[4]_i_5_n_0 ),
        .O(\ControlData[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FCC44CCCC)) 
    \ControlData[4]_i_2 
       (.I0(r_MAC[12]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(r_MAC[44]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h50155515)) 
    \ControlData[4]_i_3 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(r_MAC[28]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(r_TxPauseTV[12]),
        .O(\ControlData[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FCC44CCCC)) 
    \ControlData[4]_i_4 
       (.I0(r_MAC[4]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(r_MAC[36]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50155515)) 
    \ControlData[4]_i_5 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(r_MAC[20]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(r_TxPauseTV[4]),
        .O(\ControlData[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \ControlData[5]_i_1 
       (.I0(\ControlData[5]_i_2_n_0 ),
        .I1(\ControlData[5]_i_3_n_0 ),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I3(\ControlData[5]_i_4_n_0 ),
        .I4(\ControlData[5]_i_5_n_0 ),
        .O(\ControlData[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FCC44CCCC)) 
    \ControlData[5]_i_2 
       (.I0(r_MAC[13]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(r_MAC[45]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h50155515)) 
    \ControlData[5]_i_3 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(r_MAC[29]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(r_TxPauseTV[13]),
        .O(\ControlData[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FCC44CCCC)) 
    \ControlData[5]_i_4 
       (.I0(r_MAC[5]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(r_MAC[37]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50155515)) 
    \ControlData[5]_i_5 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(r_MAC[21]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(r_TxPauseTV[5]),
        .O(\ControlData[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h020202F2)) 
    \ControlData[6]_i_1 
       (.I0(\ControlData[6]_i_2_n_0 ),
        .I1(\ControlData[6]_i_3_n_0 ),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I3(\ControlData[6]_i_4_n_0 ),
        .I4(\ControlData[6]_i_5_n_0 ),
        .O(\ControlData[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAEEBAAA)) 
    \ControlData[6]_i_2 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I2(r_MAC[30]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I4(r_TxPauseTV[14]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCC0CCCCC4C0C4C0)) 
    \ControlData[6]_i_3 
       (.I0(r_MAC[14]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I4(r_MAC[46]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FFF5FF3F0000)) 
    \ControlData[6]_i_4 
       (.I0(r_MAC[38]),
        .I1(r_MAC[6]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50155515)) 
    \ControlData[6]_i_5 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(r_MAC[22]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(r_TxPauseTV[6]),
        .O(\ControlData[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0075)) 
    \ControlData[7]_i_1 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I1(\ControlData[7]_i_2_n_0 ),
        .I2(\ControlData[7]_i_3_n_0 ),
        .I3(\ControlData[7]_i_4_n_0 ),
        .O(\ControlData[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF50000FF3F0000)) 
    \ControlData[7]_i_2 
       (.I0(r_MAC[39]),
        .I1(r_MAC[7]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000044F5)) 
    \ControlData[7]_i_3 
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I1(r_MAC[23]),
        .I2(r_TxPauseTV[7]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .O(\ControlData[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \ControlData[7]_i_4 
       (.I0(\ControlData[7]_i_5_n_0 ),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I2(r_TxPauseTV[15]),
        .I3(\ControlData[0]_i_4_n_0 ),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .O(\ControlData[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCC3FCC3F44337733)) 
    \ControlData[7]_i_5 
       (.I0(r_MAC[15]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I2(r_MAC[47]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I4(r_MAC[31]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .O(\ControlData[7]_i_5_n_0 ));
  MUXF7 \ControlData_reg[0]_i_2 
       (.I0(\ControlData[0]_i_5_n_0 ),
        .I1(\ControlData[0]_i_6_n_0 ),
        .O(\ControlData_reg[0]_i_2_n_0 ),
        .S(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ControlEnd_q_i_1
       (.I0(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]),
        .I1(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]),
        .I2(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]),
        .I3(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]),
        .I4(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]),
        .I5(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .O(\maccontrol1/transmitcontrol1/ControlEnd ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFFE)) 
    \Counter[0]_i_1 
       (.I0(\Counter[1]_i_2_n_0 ),
        .I1(\miim1/clkgen/Counter_reg [1]),
        .I2(\Counter[1]_i_3_n_0 ),
        .I3(r_ClkDiv[2]),
        .I4(\miim1/clkgen/Counter_reg [0]),
        .I5(r_ClkDiv[1]),
        .O(\miim1/Counter [0]));
  LUT6 #(
    .INIT(64'hC3C3C2C2C2C2C3C2)) 
    \Counter[1]_i_1 
       (.I0(\Counter[1]_i_2_n_0 ),
        .I1(\miim1/clkgen/Counter_reg [1]),
        .I2(\miim1/clkgen/Counter_reg [0]),
        .I3(\Counter[1]_i_3_n_0 ),
        .I4(r_ClkDiv[2]),
        .I5(r_ClkDiv[1]),
        .O(\miim1/Counter [1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Counter[1]_i_2 
       (.I0(\miim1/clkgen/Counter_reg [3]),
        .I1(\miim1/clkgen/Counter_reg [6]),
        .I2(\miim1/clkgen/Counter_reg [5]),
        .I3(\miim1/clkgen/Counter_reg [4]),
        .I4(\miim1/clkgen/Counter_reg [2]),
        .O(\Counter[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Counter[1]_i_3 
       (.I0(r_ClkDiv[4]),
        .I1(r_ClkDiv[5]),
        .I2(r_ClkDiv[6]),
        .I3(r_ClkDiv[7]),
        .I4(r_ClkDiv[3]),
        .O(\Counter[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC3C3C2C2C2C2C3C2)) 
    \Counter[2]_i_1 
       (.I0(\Counter[2]_i_2_n_0 ),
        .I1(\miim1/clkgen/Counter_reg [2]),
        .I2(\Counter[2]_i_3_n_0 ),
        .I3(\Counter[2]_i_4_n_0 ),
        .I4(r_ClkDiv[3]),
        .I5(\Counter[2]_i_5_n_0 ),
        .O(\miim1/Counter [2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Counter[2]_i_2 
       (.I0(\miim1/clkgen/Counter_reg [4]),
        .I1(\miim1/clkgen/Counter_reg [5]),
        .I2(\miim1/clkgen/Counter_reg [6]),
        .I3(\miim1/clkgen/Counter_reg [3]),
        .O(\Counter[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Counter[2]_i_3 
       (.I0(\miim1/clkgen/Counter_reg [0]),
        .I1(\miim1/clkgen/Counter_reg [1]),
        .O(\Counter[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Counter[2]_i_4 
       (.I0(r_ClkDiv[7]),
        .I1(r_ClkDiv[6]),
        .I2(r_ClkDiv[5]),
        .I3(r_ClkDiv[4]),
        .O(\Counter[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Counter[2]_i_5 
       (.I0(r_ClkDiv[1]),
        .I1(r_ClkDiv[2]),
        .O(\Counter[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0000FE)) 
    \Counter[3]_i_1 
       (.I0(\miim1/clkgen/Counter_reg [4]),
        .I1(\miim1/clkgen/Counter_reg [5]),
        .I2(\miim1/clkgen/Counter_reg [6]),
        .I3(\miim1/clkgen/Counter_reg [3]),
        .I4(\Counter[3]_i_2_n_0 ),
        .I5(\Counter[3]_i_3_n_0 ),
        .O(\miim1/Counter [3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Counter[3]_i_2 
       (.I0(\miim1/clkgen/Counter_reg [1]),
        .I1(\miim1/clkgen/Counter_reg [0]),
        .I2(\miim1/clkgen/Counter_reg [2]),
        .O(\Counter[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555000000005554)) 
    \Counter[3]_i_3 
       (.I0(\Counter[4]_i_2_n_0 ),
        .I1(r_ClkDiv[5]),
        .I2(r_ClkDiv[6]),
        .I3(r_ClkDiv[7]),
        .I4(r_ClkDiv[4]),
        .I5(\Counter[4]_i_4_n_0 ),
        .O(\Counter[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF00E)) 
    \Counter[4]_i_1 
       (.I0(\miim1/clkgen/Counter_reg [6]),
        .I1(\miim1/clkgen/Counter_reg [5]),
        .I2(\miim1/clkgen/Counter_reg [4]),
        .I3(\Counter[4]_i_2_n_0 ),
        .I4(\Counter[4]_i_3_n_0 ),
        .O(\miim1/Counter [4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Counter[4]_i_2 
       (.I0(\miim1/clkgen/Counter_reg [2]),
        .I1(\miim1/clkgen/Counter_reg [0]),
        .I2(\miim1/clkgen/Counter_reg [1]),
        .I3(\miim1/clkgen/Counter_reg [3]),
        .O(\Counter[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555550000000054)) 
    \Counter[4]_i_3 
       (.I0(\ShiftReg[7]_i_3_n_0 ),
        .I1(r_ClkDiv[7]),
        .I2(r_ClkDiv[6]),
        .I3(\Counter[4]_i_4_n_0 ),
        .I4(r_ClkDiv[4]),
        .I5(r_ClkDiv[5]),
        .O(\Counter[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Counter[4]_i_4 
       (.I0(r_ClkDiv[2]),
        .I1(r_ClkDiv[1]),
        .I2(r_ClkDiv[3]),
        .O(\Counter[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000000FFC2)) 
    \Counter[5]_i_1 
       (.I0(r_ClkDiv[7]),
        .I1(r_ClkDiv[6]),
        .I2(\Counter[6]_i_2_n_0 ),
        .I3(\miim1/clkgen/Counter_reg [6]),
        .I4(\miim1/clkgen/Counter_reg [5]),
        .I5(\ShiftReg[7]_i_3_n_0 ),
        .O(\miim1/Counter [5]));
  LUT6 #(
    .INIT(64'hFF00FF00FF0000E0)) 
    \Counter[6]_i_1 
       (.I0(r_ClkDiv[6]),
        .I1(\Counter[6]_i_2_n_0 ),
        .I2(r_ClkDiv[7]),
        .I3(\miim1/clkgen/Counter_reg [6]),
        .I4(\ShiftReg[7]_i_3_n_0 ),
        .I5(\miim1/clkgen/Counter_reg [5]),
        .O(\miim1/Counter [6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Counter[6]_i_2 
       (.I0(r_ClkDiv[5]),
        .I1(r_ClkDiv[4]),
        .I2(r_ClkDiv[3]),
        .I3(r_ClkDiv[1]),
        .I4(r_ClkDiv[2]),
        .O(\Counter[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \CrcHash[5]_i_1 
       (.I0(wb_rst_i_IBUF),
        .I1(RxStateIdle),
        .O(\rxethmac1/CrcHash0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \CrcHash[5]_i_2 
       (.I0(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I1(RxStateData[0]),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I3(RxByteCnt[0]),
        .I4(\CrcHash[5]_i_3_n_0 ),
        .O(\CrcHash[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \CrcHash[5]_i_3 
       (.I0(\CrcHash[5]_i_4_n_0 ),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[3] ),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[5] ),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[11] ),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[10] ),
        .I5(\CrcHash[5]_i_5_n_0 ),
        .O(\CrcHash[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \CrcHash[5]_i_4 
       (.I0(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[9] ),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[8] ),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[14] ),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[15] ),
        .O(\CrcHash[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \CrcHash[5]_i_5 
       (.I0(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[6] ),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[12] ),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[13] ),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[4] ),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[7] ),
        .O(\CrcHash[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Crc[0]_i_1 
       (.I0(StatePreamble),
        .I1(\txethmac1/StateIdle ),
        .I2(\txethmac1/DlyCrcCnt [1]),
        .I3(\txethmac1/DlyCrcCnt [0]),
        .I4(\txethmac1/DlyCrcCnt [2]),
        .I5(\Crc[22]_i_2_n_0 ),
        .O(\txethmac1/p_0_in [0]));
  LUT6 #(
    .INIT(64'hAEAEAEEAEAAEEAEA)) 
    \Crc[0]_i_1__0 
       (.I0(\rxethmac1/Initialize_Crc ),
        .I1(\rxethmac1/Enable_Crc ),
        .I2(\rxethmac1/Crc [28]),
        .I3(r_LoopBck),
        .I4(mrxd_pad_i_IBUF[3]),
        .I5(mtxd_pad_o_OBUF[3]),
        .O(\Crc[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[10]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[10]_i_2_n_0 ),
        .I2(\txethmac1/Crc [6]),
        .O(\txethmac1/p_0_in [10]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \Crc[10]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[6] ),
        .I1(\rxethmac1/crcrx/CrcNext1__2 ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00009669)) 
    \Crc[10]_i_2 
       (.I0(\Crc[29]_i_3_n_0 ),
        .I1(\Crc[28]_i_2_n_0 ),
        .I2(\txethmac1/Crc [30]),
        .I3(\Crc[26]_i_2__0_n_0 ),
        .I4(\txethmac1/StateFCS ),
        .O(\Crc[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9060609060909060)) 
    \Crc[10]_i_2__0 
       (.I0(\rxethmac1/crcrx/CrcNext27_out__0 ),
        .I1(\rxethmac1/Crc [30]),
        .I2(\rxethmac1/Enable_Crc ),
        .I3(\rxethmac1/Crc [31]),
        .I4(MRxD_Lb[1]),
        .I5(MRxD_Lb[0]),
        .O(\rxethmac1/crcrx/CrcNext1__2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \Crc[11]_i_1 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[7] ),
        .I1(\rxethmac1/crcrx/CrcNext10_out ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF6F9F0F0F9F6)) 
    \Crc[11]_i_1__0 
       (.I0(\Crc[29]_i_3_n_0 ),
        .I1(\Crc[26]_i_2__0_n_0 ),
        .I2(\Crc[29]_i_2_n_0 ),
        .I3(\Crc[27]_i_2__0_n_0 ),
        .I4(\txethmac1/StateFCS ),
        .I5(\txethmac1/Crc [7]),
        .O(\txethmac1/p_0_in [11]));
  LUT5 #(
    .INIT(32'h69960000)) 
    \Crc[11]_i_2 
       (.I0(\rxethmac1/crcrx/CrcNext27_out__0 ),
        .I1(MRxD_Lb[0]),
        .I2(\rxethmac1/Crc [31]),
        .I3(\rxethmac1/crcrx/CrcNext211_out__0 ),
        .I4(\rxethmac1/Enable_Crc ),
        .O(\rxethmac1/crcrx/CrcNext10_out ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[12]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[12]_i_2_n_0 ),
        .I2(\txethmac1/Crc [8]),
        .O(\txethmac1/p_0_in [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6F9F9060)) 
    \Crc[12]_i_1__0 
       (.I0(\rxethmac1/crcrx/CrcNext27_out__0 ),
        .I1(\rxethmac1/Crc [30]),
        .I2(\rxethmac1/Enable_Crc ),
        .I3(\Crc[24]_i_2_n_0 ),
        .I4(\rxethmac1/crcrx/Crc_reg_n_0_[8] ),
        .I5(\rxethmac1/Initialize_Crc ),
        .O(\Crc[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h14414114)) 
    \Crc[12]_i_2 
       (.I0(\txethmac1/StateFCS ),
        .I1(\txethmac1/Crc [30]),
        .I2(\Crc[26]_i_2__0_n_0 ),
        .I3(\Crc[28]_i_2_n_0 ),
        .I4(\Crc[27]_i_2__0_n_0 ),
        .O(\Crc[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[13]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[13]_i_2_n_0 ),
        .I2(\txethmac1/Crc [9]),
        .O(\txethmac1/p_0_in [13]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \Crc[13]_i_1__0 
       (.I0(\rxethmac1/crcrx/CrcNext15_out ),
        .I1(\rxethmac1/crcrx/Crc_reg_n_0_[9] ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h41141441)) 
    \Crc[13]_i_2 
       (.I0(\txethmac1/StateFCS ),
        .I1(\txethmac1/Crc [30]),
        .I2(\Crc[28]_i_2_n_0 ),
        .I3(\Crc[29]_i_3_n_0 ),
        .I4(\Crc[27]_i_2__0_n_0 ),
        .O(\Crc[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \Crc[13]_i_2__0 
       (.I0(\rxethmac1/crcrx/CrcNext211_out__0 ),
        .I1(\rxethmac1/Crc [31]),
        .I2(\rxethmac1/Crc [30]),
        .I3(MRxD_Lb[1]),
        .I4(MRxD_Lb[0]),
        .I5(\rxethmac1/Enable_Crc ),
        .O(\rxethmac1/crcrx/CrcNext15_out ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \Crc[14]_i_1 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[10] ),
        .I1(\Crc[25]_i_2_n_0 ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEBFFFF4114)) 
    \Crc[14]_i_1__0 
       (.I0(\txethmac1/StateFCS ),
        .I1(\txethmac1/Crc [30]),
        .I2(\Crc[28]_i_2_n_0 ),
        .I3(\Crc[29]_i_3_n_0 ),
        .I4(\Crc[29]_i_2_n_0 ),
        .I5(\txethmac1/Crc [10]),
        .O(\txethmac1/p_0_in [14]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFBAE)) 
    \Crc[15]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[29]_i_3_n_0 ),
        .I2(\txethmac1/StateFCS ),
        .I3(\txethmac1/Crc [11]),
        .O(\txethmac1/p_0_in [15]));
  LUT5 #(
    .INIT(32'hFFFFA66A)) 
    \Crc[15]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[11] ),
        .I1(\rxethmac1/Enable_Crc ),
        .I2(MRxD_Lb[0]),
        .I3(\rxethmac1/Crc [31]),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[16]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[22]_i_2_n_0 ),
        .I2(\txethmac1/Crc [12]),
        .O(\txethmac1/p_0_in [16]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    \Crc[16]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[12] ),
        .I1(\rxethmac1/crcrx/CrcNext27_out__0 ),
        .I2(\rxethmac1/Enable_Crc ),
        .I3(\rxethmac1/Initialize_Crc ),
        .O(\Crc[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFEAB)) 
    \Crc[17]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\txethmac1/StateFCS ),
        .I2(\Crc[27]_i_2__0_n_0 ),
        .I3(\txethmac1/Crc [13]),
        .O(\txethmac1/p_0_in [17]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \Crc[17]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[13] ),
        .I1(\Crc[27]_i_2_n_0 ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEEFABBA)) 
    \Crc[18]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\txethmac1/StateFCS ),
        .I2(\Crc[28]_i_2_n_0 ),
        .I3(\txethmac1/Crc [30]),
        .I4(\txethmac1/Crc [14]),
        .O(\txethmac1/p_0_in [18]));
  LUT5 #(
    .INIT(32'hFFFF96AA)) 
    \Crc[18]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[14] ),
        .I1(MRxD_Lb[1]),
        .I2(\rxethmac1/Crc [30]),
        .I3(\rxethmac1/Enable_Crc ),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFBAE)) 
    \Crc[19]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[29]_i_3_n_0 ),
        .I2(\txethmac1/StateFCS ),
        .I3(\txethmac1/Crc [15]),
        .O(\txethmac1/p_0_in [19]));
  LUT5 #(
    .INIT(32'hFFFFA66A)) 
    \Crc[19]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[15] ),
        .I1(\rxethmac1/Enable_Crc ),
        .I2(MRxD_Lb[0]),
        .I3(\rxethmac1/Crc [31]),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Crc[1]_i_1 
       (.I0(StatePreamble),
        .I1(\txethmac1/StateIdle ),
        .I2(\txethmac1/DlyCrcCnt [1]),
        .I3(\txethmac1/DlyCrcCnt [0]),
        .I4(\txethmac1/DlyCrcCnt [2]),
        .I5(\Crc[23]_i_2__0_n_0 ),
        .O(\txethmac1/p_0_in [1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \Crc[1]_i_1__0 
       (.I0(\rxethmac1/crcrx/CrcNext211_out__0 ),
        .I1(\rxethmac1/crcrx/CrcNext27_out__0 ),
        .I2(\rxethmac1/Enable_Crc ),
        .I3(\rxethmac1/Initialize_Crc ),
        .O(\Crc[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Crc[20]_i_1 
       (.I0(\txethmac1/Crc [16]),
        .I1(StatePreamble),
        .I2(\txethmac1/StateIdle ),
        .I3(\txethmac1/DlyCrcCnt [1]),
        .I4(\txethmac1/DlyCrcCnt [0]),
        .I5(\txethmac1/DlyCrcCnt [2]),
        .O(\txethmac1/p_0_in [20]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Crc[20]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[16] ),
        .I1(\rxethmac1/Initialize_Crc ),
        .O(\Crc[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Crc[21]_i_1 
       (.I0(\txethmac1/Crc [17]),
        .I1(StatePreamble),
        .I2(\txethmac1/StateIdle ),
        .I3(\txethmac1/DlyCrcCnt [1]),
        .I4(\txethmac1/DlyCrcCnt [0]),
        .I5(\txethmac1/DlyCrcCnt [2]),
        .O(\txethmac1/p_0_in [21]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Crc[21]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[17] ),
        .I1(\rxethmac1/Initialize_Crc ),
        .O(\Crc[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[22]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[22]_i_2_n_0 ),
        .I2(\txethmac1/Crc [18]),
        .O(\txethmac1/p_0_in [22]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    \Crc[22]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[18] ),
        .I1(\rxethmac1/crcrx/CrcNext27_out__0 ),
        .I2(\rxethmac1/Enable_Crc ),
        .I3(\rxethmac1/Initialize_Crc ),
        .O(\Crc[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Crc[22]_i_2 
       (.I0(\txethmac1/StateFCS ),
        .I1(\Crc[26]_i_2__0_n_0 ),
        .O(\Crc[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[23]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[23]_i_2__0_n_0 ),
        .I2(\txethmac1/Crc [19]),
        .O(\txethmac1/p_0_in [23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFA66A)) 
    \Crc[23]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[19] ),
        .I1(\rxethmac1/Enable_Crc ),
        .I2(\rxethmac1/crcrx/CrcNext27_out__0 ),
        .I3(\rxethmac1/crcrx/CrcNext211_out__0 ),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h569A)) 
    \Crc[23]_i_2 
       (.I0(\rxethmac1/Crc [29]),
        .I1(r_LoopBck),
        .I2(mrxd_pad_i_IBUF[2]),
        .I3(mtxd_pad_o_OBUF[2]),
        .O(\rxethmac1/crcrx/CrcNext211_out__0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h14414114)) 
    \Crc[23]_i_2__0 
       (.I0(\txethmac1/StateFCS ),
        .I1(\MTxD[2]_i_2_n_0 ),
        .I2(\MTxD[3]_i_2_n_0 ),
        .I3(\txethmac1/Crc [28]),
        .I4(\txethmac1/Crc [29]),
        .O(\Crc[23]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[24]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[24]_i_2__0_n_0 ),
        .I2(\txethmac1/Crc [20]),
        .O(\txethmac1/p_0_in [24]));
  LUT5 #(
    .INIT(32'hFFFF9A6A)) 
    \Crc[24]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[20] ),
        .I1(\Crc[24]_i_2_n_0 ),
        .I2(\rxethmac1/Enable_Crc ),
        .I3(\rxethmac1/Crc [30]),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCAC53A35353AC5CA)) 
    \Crc[24]_i_2 
       (.I0(mrxd_pad_i_IBUF[1]),
        .I1(mtxd_pad_o_OBUF[1]),
        .I2(r_LoopBck),
        .I3(mrxd_pad_i_IBUF[2]),
        .I4(mtxd_pad_o_OBUF[2]),
        .I5(\rxethmac1/Crc [29]),
        .O(\Crc[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h14414114)) 
    \Crc[24]_i_2__0 
       (.I0(\txethmac1/StateFCS ),
        .I1(\txethmac1/Crc [29]),
        .I2(\txethmac1/Crc [30]),
        .I3(\Crc[28]_i_2_n_0 ),
        .I4(\MTxD[2]_i_2_n_0 ),
        .O(\Crc[24]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \Crc[25]_i_1 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[21] ),
        .I1(\Crc[25]_i_2_n_0 ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEEBFFFF4114)) 
    \Crc[25]_i_1__0 
       (.I0(\txethmac1/StateFCS ),
        .I1(\txethmac1/Crc [30]),
        .I2(\Crc[28]_i_2_n_0 ),
        .I3(\Crc[29]_i_3_n_0 ),
        .I4(\Crc[29]_i_2_n_0 ),
        .I5(\txethmac1/Crc [21]),
        .O(\txethmac1/p_0_in [25]));
  LUT5 #(
    .INIT(32'h9669FFFF)) 
    \Crc[25]_i_2 
       (.I0(\rxethmac1/Crc [31]),
        .I1(\rxethmac1/Crc [30]),
        .I2(MRxD_Lb[1]),
        .I3(MRxD_Lb[0]),
        .I4(\rxethmac1/Enable_Crc ),
        .O(\Crc[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF6996AAAA)) 
    \Crc[26]_i_1 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[22] ),
        .I1(\rxethmac1/Crc [31]),
        .I2(MRxD_Lb[0]),
        .I3(\rxethmac1/crcrx/CrcNext27_out__0 ),
        .I4(\rxethmac1/Enable_Crc ),
        .I5(\rxethmac1/Initialize_Crc ),
        .O(\Crc[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF6F0F9)) 
    \Crc[26]_i_1__0 
       (.I0(\Crc[29]_i_3_n_0 ),
        .I1(\Crc[26]_i_2__0_n_0 ),
        .I2(\Crc[29]_i_2_n_0 ),
        .I3(\txethmac1/StateFCS ),
        .I4(\txethmac1/Crc [22]),
        .O(\txethmac1/p_0_in [26]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h569A)) 
    \Crc[26]_i_2 
       (.I0(\rxethmac1/Crc [28]),
        .I1(r_LoopBck),
        .I2(mrxd_pad_i_IBUF[3]),
        .I3(mtxd_pad_o_OBUF[3]),
        .O(\rxethmac1/crcrx/CrcNext27_out__0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Crc[26]_i_2__0 
       (.I0(\txethmac1/Crc [28]),
        .I1(\MTxD[3]_i_2_n_0 ),
        .O(\Crc[26]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFEAB)) 
    \Crc[27]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\txethmac1/StateFCS ),
        .I2(\Crc[27]_i_2__0_n_0 ),
        .I3(\txethmac1/Crc [23]),
        .O(\txethmac1/p_0_in [27]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \Crc[27]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[23] ),
        .I1(\Crc[27]_i_2_n_0 ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAC53FFFF)) 
    \Crc[27]_i_2 
       (.I0(mtxd_pad_o_OBUF[2]),
        .I1(mrxd_pad_i_IBUF[2]),
        .I2(r_LoopBck),
        .I3(\rxethmac1/Crc [29]),
        .I4(\rxethmac1/Enable_Crc ),
        .O(\Crc[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Crc[27]_i_2__0 
       (.I0(\txethmac1/Crc [29]),
        .I1(\MTxD[2]_i_2_n_0 ),
        .O(\Crc[27]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEEFABBA)) 
    \Crc[28]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\txethmac1/StateFCS ),
        .I2(\Crc[28]_i_2_n_0 ),
        .I3(\txethmac1/Crc [30]),
        .I4(\txethmac1/Crc [24]),
        .O(\txethmac1/p_0_in [28]));
  LUT5 #(
    .INIT(32'hFFFF96AA)) 
    \Crc[28]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[24] ),
        .I1(MRxD_Lb[1]),
        .I2(\rxethmac1/Crc [30]),
        .I3(\rxethmac1/Enable_Crc ),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[28]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Crc[28]_i_2 
       (.I0(\maccontrol1/ControlData [1]),
        .I1(\maccontrol1/CtrlMux ),
        .I2(TxData[1]),
        .I3(StateData[0]),
        .I4(\Crc[28]_i_3_n_0 ),
        .O(\Crc[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \Crc[28]_i_3 
       (.I0(StateData[1]),
        .I1(TxData[5]),
        .I2(\maccontrol1/CtrlMux ),
        .I3(\maccontrol1/ControlData [5]),
        .O(\Crc[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFBAE)) 
    \Crc[29]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[29]_i_3_n_0 ),
        .I2(\txethmac1/StateFCS ),
        .I3(\txethmac1/Crc [25]),
        .O(\txethmac1/p_0_in [29]));
  LUT5 #(
    .INIT(32'hFFFFA66A)) 
    \Crc[29]_i_1__0 
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[25] ),
        .I1(\rxethmac1/Enable_Crc ),
        .I2(MRxD_Lb[0]),
        .I3(\rxethmac1/Crc [31]),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[29]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Crc[29]_i_2 
       (.I0(\txethmac1/DlyCrcCnt [2]),
        .I1(\txethmac1/DlyCrcCnt [0]),
        .I2(\txethmac1/DlyCrcCnt [1]),
        .I3(\txethmac1/StateIdle ),
        .I4(StatePreamble),
        .O(\Crc[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    \Crc[29]_i_2__0 
       (.I0(MRxDV_Lb),
        .I1(RxStateData[0]),
        .I2(RxStateData[1]),
        .I3(\rxethmac1/rxcounters1/ByteCntMaxFrame02_in ),
        .I4(r_HugEn),
        .O(\rxethmac1/Enable_Crc ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \Crc[29]_i_3 
       (.I0(\txethmac1/Crc [31]),
        .I1(\Crc[29]_i_4_n_0 ),
        .I2(StateData[0]),
        .I3(TxData[0]),
        .I4(\maccontrol1/CtrlMux ),
        .I5(\maccontrol1/ControlData [0]),
        .O(\Crc[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \Crc[29]_i_4 
       (.I0(StateData[1]),
        .I1(TxData[4]),
        .I2(\maccontrol1/CtrlMux ),
        .I3(\maccontrol1/ControlData [4]),
        .O(\Crc[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Crc[2]_i_1 
       (.I0(StatePreamble),
        .I1(\txethmac1/StateIdle ),
        .I2(\txethmac1/DlyCrcCnt [1]),
        .I3(\txethmac1/DlyCrcCnt [0]),
        .I4(\txethmac1/DlyCrcCnt [2]),
        .I5(\Crc[12]_i_2_n_0 ),
        .O(\txethmac1/p_0_in [2]));
  LUT5 #(
    .INIT(32'hFFFF8448)) 
    \Crc[2]_i_1__0 
       (.I0(\Crc[24]_i_2_n_0 ),
        .I1(\rxethmac1/Enable_Crc ),
        .I2(\rxethmac1/Crc [30]),
        .I3(\rxethmac1/crcrx/CrcNext27_out__0 ),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Crc[30]_i_1 
       (.I0(\txethmac1/Crc [26]),
        .I1(StatePreamble),
        .I2(\txethmac1/StateIdle ),
        .I3(\txethmac1/DlyCrcCnt [1]),
        .I4(\txethmac1/DlyCrcCnt [0]),
        .I5(\txethmac1/DlyCrcCnt [2]),
        .O(\txethmac1/p_0_in [30]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Crc[30]_i_1__0 
       (.I0(\rxethmac1/Crc [26]),
        .I1(\rxethmac1/Initialize_Crc ),
        .O(\Crc[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Crc[31]_i_1 
       (.I0(\txethmac1/Crc [27]),
        .I1(StatePreamble),
        .I2(\txethmac1/StateIdle ),
        .I3(\txethmac1/DlyCrcCnt [1]),
        .I4(\txethmac1/DlyCrcCnt [0]),
        .I5(\txethmac1/DlyCrcCnt [2]),
        .O(\txethmac1/p_0_in [31]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Crc[31]_i_1__0 
       (.I0(\rxethmac1/Crc [27]),
        .I1(\rxethmac1/Initialize_Crc ),
        .O(\Crc[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFFEAAAAAAAA)) 
    \Crc[31]_i_2 
       (.I0(RxStateSFD),
        .I1(\rxethmac1/DlyCrcCnt [1]),
        .I2(\rxethmac1/DlyCrcCnt [2]),
        .I3(\rxethmac1/DlyCrcCnt [0]),
        .I4(\rxethmac1/DlyCrcCnt [3]),
        .I5(r_DlyCrcEn),
        .O(\rxethmac1/Initialize_Crc ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Crc[3]_i_1 
       (.I0(StatePreamble),
        .I1(\txethmac1/StateIdle ),
        .I2(\txethmac1/DlyCrcCnt [1]),
        .I3(\txethmac1/DlyCrcCnt [0]),
        .I4(\txethmac1/DlyCrcCnt [2]),
        .I5(\Crc[13]_i_2_n_0 ),
        .O(\txethmac1/p_0_in [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF28828228)) 
    \Crc[3]_i_1__0 
       (.I0(\rxethmac1/Enable_Crc ),
        .I1(\rxethmac1/crcrx/p_18_in ),
        .I2(\rxethmac1/Crc [30]),
        .I3(\rxethmac1/Crc [31]),
        .I4(\rxethmac1/crcrx/CrcNext211_out__0 ),
        .I5(\rxethmac1/Initialize_Crc ),
        .O(\Crc[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \Crc[3]_i_2 
       (.I0(mrxd_pad_i_IBUF[1]),
        .I1(mtxd_pad_o_OBUF[1]),
        .I2(r_LoopBck),
        .I3(mrxd_pad_i_IBUF[0]),
        .I4(mtxd_pad_o_OBUF[0]),
        .O(\rxethmac1/crcrx/p_18_in ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[4]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[10]_i_2_n_0 ),
        .I2(\txethmac1/Crc [0]),
        .O(\txethmac1/p_0_in [4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \Crc[4]_i_1__0 
       (.I0(\rxethmac1/crcrx/CrcNext1__2 ),
        .I1(\rxethmac1/crcrx/Crc_reg_n_0_[0] ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \Crc[5]_i_1 
       (.I0(\rxethmac1/crcrx/CrcNext10_out ),
        .I1(\rxethmac1/crcrx/Crc_reg_n_0_[1] ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF6F9F0F0F9F6)) 
    \Crc[5]_i_1__0 
       (.I0(\Crc[29]_i_3_n_0 ),
        .I1(\Crc[26]_i_2__0_n_0 ),
        .I2(\Crc[29]_i_2_n_0 ),
        .I3(\Crc[27]_i_2__0_n_0 ),
        .I4(\txethmac1/StateFCS ),
        .I5(\txethmac1/Crc [1]),
        .O(\txethmac1/p_0_in [5]));
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[6]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[24]_i_2__0_n_0 ),
        .I2(\txethmac1/Crc [2]),
        .O(\txethmac1/p_0_in [6]));
  LUT5 #(
    .INIT(32'hFFFFB748)) 
    \Crc[6]_i_1__0 
       (.I0(\Crc[24]_i_2_n_0 ),
        .I1(\rxethmac1/Enable_Crc ),
        .I2(\rxethmac1/Crc [30]),
        .I3(\rxethmac1/crcrx/Crc_reg_n_0_[2] ),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[7]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[10]_i_2_n_0 ),
        .I2(\txethmac1/Crc [3]),
        .O(\txethmac1/p_0_in [7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \Crc[7]_i_1__0 
       (.I0(\rxethmac1/crcrx/CrcNext1__2 ),
        .I1(\rxethmac1/crcrx/Crc_reg_n_0_[3] ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \Crc[8]_i_1 
       (.I0(\rxethmac1/crcrx/CrcNext10_out ),
        .I1(\rxethmac1/crcrx/Crc_reg_n_0_[4] ),
        .I2(\rxethmac1/Initialize_Crc ),
        .O(\Crc[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF6F9F0F0F9F6)) 
    \Crc[8]_i_1__0 
       (.I0(\Crc[29]_i_3_n_0 ),
        .I1(\Crc[26]_i_2__0_n_0 ),
        .I2(\Crc[29]_i_2_n_0 ),
        .I3(\Crc[27]_i_2__0_n_0 ),
        .I4(\txethmac1/StateFCS ),
        .I5(\txethmac1/Crc [4]),
        .O(\txethmac1/p_0_in [8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \Crc[9]_i_1 
       (.I0(\Crc[29]_i_2_n_0 ),
        .I1(\Crc[24]_i_2__0_n_0 ),
        .I2(\txethmac1/Crc [5]),
        .O(\txethmac1/p_0_in [9]));
  LUT5 #(
    .INIT(32'hFFFFB748)) 
    \Crc[9]_i_1__0 
       (.I0(\Crc[24]_i_2_n_0 ),
        .I1(\rxethmac1/Enable_Crc ),
        .I2(\rxethmac1/Crc [30]),
        .I3(\rxethmac1/crcrx/Crc_reg_n_0_[5] ),
        .I4(\rxethmac1/Initialize_Crc ),
        .O(\Crc[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hF350)) 
    CtrlMux_i_1
       (.I0(TxDoneIn),
        .I1(TxUsedDataIn),
        .I2(\maccontrol1/CtrlMux ),
        .I3(WillSendControlFrame),
        .O(CtrlMux_i_1_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    \DataOut[0]_i_1 
       (.I0(\ethreg1/p_0_in21_in ),
        .I1(\DataOut[7]_i_3_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MODER_Wr_2 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \DataOut[0]_i_1__0 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(\DataOut[7]_i_2__1_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MIIMODER_Wr_1 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \DataOut[0]_i_1__1 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(wb_adr_i_IBUF[3]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(\DataOut[7]_i_2__1_n_0 ),
        .O(\ethreg1/MIICOMMAND_Wr_0 ));
  LUT6 #(
    .INIT(64'h2333333320000000)) 
    \DataOut[0]_i_1__2 
       (.I0(wb_dat_i_IBUF[1]),
        .I1(RStatStart),
        .I2(\DataOut[7]_i_2__1_n_0 ),
        .I3(\DataOut[0]_i_2_n_0 ),
        .I4(\DataOut[7]_i_2__2_n_0 ),
        .I5(r_RStat),
        .O(\DataOut[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2333333320000000)) 
    \DataOut[0]_i_1__3 
       (.I0(wb_dat_i_IBUF[2]),
        .I1(WCtrlDataStart),
        .I2(\DataOut[7]_i_2__1_n_0 ),
        .I3(\DataOut[0]_i_2_n_0 ),
        .I4(\DataOut[7]_i_2__2_n_0 ),
        .I5(r_WCtrlData),
        .O(\DataOut[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \DataOut[0]_i_1__4 
       (.I0(wb_dat_i_IBUF[16]),
        .I1(\ethreg1/TXCTRL_Sel ),
        .I2(\ethreg1/p_0_in21_in ),
        .I3(RstTxPauseRq),
        .I4(r_TxPauseRq),
        .O(\DataOut[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DataOut[0]_i_2 
       (.I0(wb_adr_i_IBUF[3]),
        .I1(wb_adr_i_IBUF[2]),
        .O(\DataOut[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \DataOut[0]_i_2__0 
       (.I0(wb_adr_i_IBUF[11]),
        .I1(wb_stb_i_IBUF),
        .I2(wb_cyc_i_IBUF),
        .I3(wb_adr_i_IBUF[10]),
        .I4(wb_sel_i_IBUF[2]),
        .I5(wb_we_i_IBUF),
        .O(\ethreg1/p_0_in21_in ));
  LUT4 #(
    .INIT(16'h0800)) 
    \DataOut[2]_i_1 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(wb_adr_i_IBUF[2]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(\DataOut[7]_i_2__1_n_0 ),
        .O(\ethreg1/CTRLMODER_Wr ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DataOut[3]_i_1 
       (.I0(\ethreg1/p_0_in21_in ),
        .I1(\DataOut[6]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[4]),
        .O(\ethreg1/COLLCONF_Wr_2 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \DataOut[4]_i_1 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[4]),
        .I3(\DataOut[4]_i_2_n_0 ),
        .I4(wb_adr_i_IBUF[3]),
        .I5(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MIIADDRESS_Wr_1 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \DataOut[4]_i_1__0 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[4]),
        .I3(\DataOut[4]_i_2_n_0 ),
        .I4(wb_adr_i_IBUF[3]),
        .I5(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MIIADDRESS_Wr_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \DataOut[4]_i_2 
       (.I0(wb_adr_i_IBUF[7]),
        .I1(wb_adr_i_IBUF[8]),
        .I2(wb_adr_i_IBUF[9]),
        .I3(wb_adr_i_IBUF[6]),
        .O(\DataOut[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DataOut[5]_i_1 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(\DataOut[6]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[4]),
        .O(\ethreg1/COLLCONF_Wr_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DataOut[6]_i_1 
       (.I0(wb_adr_i_IBUF[3]),
        .I1(\DataOut[7]_i_2__2_n_0 ),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(\DataOut[6]_i_2_n_0 ),
        .O(\ethreg1/IPGR1_Wr ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \DataOut[6]_i_1__0 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(wb_adr_i_IBUF[3]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(\DataOut[6]_i_2_n_0 ),
        .O(\ethreg1/IPGR2_Wr ));
  LUT4 #(
    .INIT(16'h0800)) 
    \DataOut[6]_i_1__1 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(wb_adr_i_IBUF[3]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(\DataOut[7]_i_3_n_0 ),
        .O(\ethreg1/INT_MASK_Wr ));
  LUT4 #(
    .INIT(16'h8000)) 
    \DataOut[6]_i_1__2 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(wb_adr_i_IBUF[3]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(\DataOut[7]_i_3_n_0 ),
        .O(\ethreg1/IPGT_Wr ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \DataOut[6]_i_2 
       (.I0(wb_adr_i_IBUF[6]),
        .I1(wb_adr_i_IBUF[9]),
        .I2(wb_adr_i_IBUF[8]),
        .I3(wb_adr_i_IBUF[7]),
        .I4(wb_adr_i_IBUF[5]),
        .O(\DataOut[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \DataOut[7]_i_1 
       (.I0(wb_we_i_IBUF),
        .I1(wb_sel_i_IBUF[3]),
        .I2(\DataOut[7]_i_2__5_n_0 ),
        .I3(\DataOut[7]_i_2_n_0 ),
        .I4(wb_adr_i_IBUF[3]),
        .I5(wb_adr_i_IBUF[2]),
        .O(\ethreg1/HASH1_Wr_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DataOut[7]_i_10 
       (.I0(wb_dat_i_IBUF[11]),
        .I1(wb_dat_i_IBUF[10]),
        .I2(wb_dat_i_IBUF[9]),
        .I3(wb_dat_i_IBUF[8]),
        .O(\DataOut[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \DataOut[7]_i_1__0 
       (.I0(\ethreg1/p_0_in21_in ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/HASH1_Wr_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \DataOut[7]_i_1__1 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/HASH1_Wr_1 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \DataOut[7]_i_1__10 
       (.I0(\ethreg1/p_0_in21_in ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MAC_ADDR0_Wr_2 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \DataOut[7]_i_1__11 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MAC_ADDR0_Wr_1 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \DataOut[7]_i_1__12 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MAC_ADDR0_Wr_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DataOut[7]_i_1__13 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(\ethreg1/TXCTRL_Sel ),
        .O(\ethreg1/TXCTRL_Wr_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DataOut[7]_i_1__14 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(\ethreg1/TXCTRL_Sel ),
        .O(\ethreg1/TXCTRL_Wr_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \DataOut[7]_i_1__15 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[4]),
        .I3(\DataOut[4]_i_2_n_0 ),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\ethreg1/MIITX_DATA_Wr_1 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \DataOut[7]_i_1__16 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[4]),
        .I3(\DataOut[4]_i_2_n_0 ),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\ethreg1/MIITX_DATA_Wr_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \DataOut[7]_i_1__17 
       (.I0(\ethreg1/p_0_in22_in ),
        .I1(\DataOut[6]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[4]),
        .I3(wb_adr_i_IBUF[2]),
        .I4(wb_adr_i_IBUF[3]),
        .O(\ethreg1/PACKETLEN_Wr_3 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \DataOut[7]_i_1__18 
       (.I0(\ethreg1/p_0_in21_in ),
        .I1(\DataOut[6]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[4]),
        .I3(wb_adr_i_IBUF[2]),
        .I4(wb_adr_i_IBUF[3]),
        .O(\ethreg1/PACKETLEN_Wr_2 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \DataOut[7]_i_1__19 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(\DataOut[6]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[4]),
        .I3(wb_adr_i_IBUF[2]),
        .I4(wb_adr_i_IBUF[3]),
        .O(\ethreg1/PACKETLEN_Wr_1 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \DataOut[7]_i_1__2 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/HASH1_Wr_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \DataOut[7]_i_1__20 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(\DataOut[6]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[4]),
        .I3(wb_adr_i_IBUF[2]),
        .I4(wb_adr_i_IBUF[3]),
        .O(\ethreg1/PACKETLEN_Wr_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \DataOut[7]_i_1__21 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(\DataOut[7]_i_3_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MODER_Wr_1 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \DataOut[7]_i_1__22 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(\DataOut[7]_i_3_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MODER_Wr_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \DataOut[7]_i_1__23 
       (.I0(\DataOut[7]_i_2__1_n_0 ),
        .I1(wb_adr_i_IBUF[2]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(\DataOut[7]_i_2__2_n_0 ),
        .I4(\DataOut[7]_i_3__1_n_0 ),
        .O(\ethreg1/TX_BD_NUM_Wr ));
  LUT4 #(
    .INIT(16'h0080)) 
    \DataOut[7]_i_1__24 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(\DataOut[7]_i_2__1_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MIIMODER_Wr_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \DataOut[7]_i_1__3 
       (.I0(wb_we_i_IBUF),
        .I1(wb_sel_i_IBUF[3]),
        .I2(\DataOut[7]_i_2__5_n_0 ),
        .I3(\DataOut[7]_i_2_n_0 ),
        .I4(wb_adr_i_IBUF[3]),
        .I5(wb_adr_i_IBUF[2]),
        .O(\ethreg1/HASH0_Wr_3 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \DataOut[7]_i_1__4 
       (.I0(\ethreg1/p_0_in21_in ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/HASH0_Wr_2 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \DataOut[7]_i_1__5 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/HASH0_Wr_1 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \DataOut[7]_i_1__6 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .O(\ethreg1/HASH0_Wr_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \DataOut[7]_i_1__7 
       (.I0(\ethreg1/p_0_in20_in ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .O(\ethreg1/MAC_ADDR1_Wr_1 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \DataOut[7]_i_1__8 
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(\DataOut[7]_i_2_n_0 ),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .O(\ethreg1/MAC_ADDR1_Wr_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \DataOut[7]_i_1__9 
       (.I0(wb_we_i_IBUF),
        .I1(wb_sel_i_IBUF[3]),
        .I2(\DataOut[7]_i_2__5_n_0 ),
        .I3(\DataOut[7]_i_2_n_0 ),
        .I4(wb_adr_i_IBUF[3]),
        .I5(wb_adr_i_IBUF[2]),
        .O(\ethreg1/MAC_ADDR0_Wr_3 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \DataOut[7]_i_2 
       (.I0(wb_adr_i_IBUF[9]),
        .I1(wb_adr_i_IBUF[8]),
        .I2(wb_adr_i_IBUF[7]),
        .I3(wb_adr_i_IBUF[6]),
        .I4(wb_adr_i_IBUF[5]),
        .I5(wb_adr_i_IBUF[4]),
        .O(\DataOut[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \DataOut[7]_i_2__0 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(\DataOut[7]_i_3__0_n_0 ),
        .I2(wb_adr_i_IBUF[9]),
        .I3(wb_adr_i_IBUF[8]),
        .I4(wb_adr_i_IBUF[7]),
        .I5(\DataOut[7]_i_4_n_0 ),
        .O(\ethreg1/TXCTRL_Sel ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DataOut[7]_i_2__1 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[6]),
        .I3(wb_adr_i_IBUF[9]),
        .I4(wb_adr_i_IBUF[8]),
        .I5(wb_adr_i_IBUF[7]),
        .O(\DataOut[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \DataOut[7]_i_2__2 
       (.I0(wb_adr_i_IBUF[11]),
        .I1(wb_stb_i_IBUF),
        .I2(wb_cyc_i_IBUF),
        .I3(wb_adr_i_IBUF[10]),
        .I4(wb_sel_i_IBUF[0]),
        .I5(wb_we_i_IBUF),
        .O(\DataOut[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \DataOut[7]_i_2__3 
       (.I0(wb_adr_i_IBUF[11]),
        .I1(wb_stb_i_IBUF),
        .I2(wb_cyc_i_IBUF),
        .I3(wb_adr_i_IBUF[10]),
        .I4(wb_sel_i_IBUF[1]),
        .I5(wb_we_i_IBUF),
        .O(\ethreg1/p_0_in20_in ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \DataOut[7]_i_2__4 
       (.I0(wb_adr_i_IBUF[11]),
        .I1(wb_stb_i_IBUF),
        .I2(wb_cyc_i_IBUF),
        .I3(wb_adr_i_IBUF[10]),
        .I4(wb_sel_i_IBUF[3]),
        .I5(wb_we_i_IBUF),
        .O(\ethreg1/p_0_in22_in ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \DataOut[7]_i_2__5 
       (.I0(wb_adr_i_IBUF[11]),
        .I1(wb_stb_i_IBUF),
        .I2(wb_cyc_i_IBUF),
        .I3(wb_adr_i_IBUF[10]),
        .O(\DataOut[7]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \DataOut[7]_i_3 
       (.I0(wb_adr_i_IBUF[5]),
        .I1(wb_adr_i_IBUF[7]),
        .I2(wb_adr_i_IBUF[8]),
        .I3(wb_adr_i_IBUF[9]),
        .I4(wb_adr_i_IBUF[6]),
        .I5(wb_adr_i_IBUF[4]),
        .O(\DataOut[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DataOut[7]_i_3__0 
       (.I0(wb_adr_i_IBUF[3]),
        .I1(wb_adr_i_IBUF[2]),
        .O(\DataOut[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000002FFFF)) 
    \DataOut[7]_i_3__1 
       (.I0(\DataOut[7]_i_4__0_n_0 ),
        .I1(wb_dat_i_IBUF[0]),
        .I2(wb_dat_i_IBUF[1]),
        .I3(wb_dat_i_IBUF[2]),
        .I4(wb_dat_i_IBUF[7]),
        .I5(\DataOut[7]_i_5_n_0 ),
        .O(\DataOut[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DataOut[7]_i_4 
       (.I0(wb_adr_i_IBUF[6]),
        .I1(wb_adr_i_IBUF[5]),
        .O(\DataOut[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \DataOut[7]_i_4__0 
       (.I0(wb_dat_i_IBUF[6]),
        .I1(wb_dat_i_IBUF[5]),
        .I2(wb_dat_i_IBUF[4]),
        .I3(wb_dat_i_IBUF[3]),
        .O(\DataOut[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \DataOut[7]_i_5 
       (.I0(\DataOut[7]_i_6_n_0 ),
        .I1(wb_dat_i_IBUF[17]),
        .I2(wb_dat_i_IBUF[16]),
        .I3(\DataOut[7]_i_7_n_0 ),
        .I4(\DataOut[7]_i_8_n_0 ),
        .O(\DataOut[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \DataOut[7]_i_6 
       (.I0(\DataOut[7]_i_9_n_0 ),
        .I1(wb_dat_i_IBUF[26]),
        .I2(wb_dat_i_IBUF[27]),
        .I3(wb_dat_i_IBUF[28]),
        .I4(wb_dat_i_IBUF[29]),
        .O(\DataOut[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \DataOut[7]_i_7 
       (.I0(wb_dat_i_IBUF[12]),
        .I1(wb_dat_i_IBUF[13]),
        .I2(wb_dat_i_IBUF[14]),
        .I3(wb_dat_i_IBUF[15]),
        .I4(\DataOut[7]_i_10_n_0 ),
        .O(\DataOut[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DataOut[7]_i_8 
       (.I0(wb_dat_i_IBUF[25]),
        .I1(wb_dat_i_IBUF[24]),
        .I2(wb_dat_i_IBUF[23]),
        .I3(wb_dat_i_IBUF[22]),
        .O(\DataOut[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \DataOut[7]_i_9 
       (.I0(wb_dat_i_IBUF[18]),
        .I1(wb_dat_i_IBUF[19]),
        .I2(wb_dat_i_IBUF[20]),
        .I3(wb_dat_i_IBUF[21]),
        .I4(wb_dat_i_IBUF[31]),
        .I5(wb_dat_i_IBUF[30]),
        .O(\DataOut[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF20FFFF20202020)) 
    DeferLatched_i_1
       (.I0(CarrierSense_Tx2),
        .I1(r_FullD),
        .I2(\txethmac1/StateIdle ),
        .I3(\wishbone/BlockingTxStatusWrite_sync3 ),
        .I4(\wishbone/BlockingTxStatusWrite_sync2 ),
        .I5(DeferLatched),
        .O(DeferLatched_i_1_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    DetectionWindow_i_1
       (.I0(ReceiveEnd),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/receivecontrol1/DetectionWindow_reg_n_0 ),
        .O(DetectionWindow_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h04)) 
    Divider2_i_1
       (.I0(\maccontrol1/PauseTimerEq0 ),
        .I1(r_RxFlow),
        .I2(\maccontrol1/receivecontrol1/Divider2_reg_n_0 ),
        .O(\maccontrol1/receivecontrol1/Divider2 ));
  LUT6 #(
    .INIT(64'h8F8F8F0F8F8F8F8F)) 
    \DlyCrcCnt[0]_i_1 
       (.I0(RxStateSFD),
        .I1(r_DlyCrcEn),
        .I2(\rxethmac1/DlyCrcCnt [0]),
        .I3(\rxethmac1/DlyCrcCnt [2]),
        .I4(\rxethmac1/DlyCrcCnt [1]),
        .I5(\rxethmac1/DlyCrcCnt [3]),
        .O(\DlyCrcCnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \DlyCrcCnt[0]_i_2 
       (.I0(\txethmac1/DlyCrcCnt [1]),
        .I1(\txethmac1/DlyCrcCnt [0]),
        .I2(\txethmac1/DlyCrcCnt [2]),
        .O(\DlyCrcCnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00003C343C343C34)) 
    \DlyCrcCnt[1]_i_1 
       (.I0(\rxethmac1/DlyCrcCnt [3]),
        .I1(\rxethmac1/DlyCrcCnt [0]),
        .I2(\rxethmac1/DlyCrcCnt [1]),
        .I3(\rxethmac1/DlyCrcCnt [2]),
        .I4(r_DlyCrcEn),
        .I5(RxStateSFD),
        .O(\DlyCrcCnt[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01101100)) 
    \DlyCrcCnt[1]_i_1__0 
       (.I0(\txethmac1/PacketFinished_q ),
        .I1(\DlyCrcCnt[1]_i_2_n_0 ),
        .I2(\DlyCrcCnt[2]_i_2_n_0 ),
        .I3(\txethmac1/DlyCrcCnt [1]),
        .I4(\txethmac1/DlyCrcCnt [0]),
        .O(\DlyCrcCnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \DlyCrcCnt[1]_i_2 
       (.I0(TxUnderRun),
        .I1(StateData[0]),
        .I2(PacketFinished_i_2_n_0),
        .O(\DlyCrcCnt[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00787878)) 
    \DlyCrcCnt[2]_i_1 
       (.I0(\rxethmac1/DlyCrcCnt [0]),
        .I1(\rxethmac1/DlyCrcCnt [1]),
        .I2(\rxethmac1/DlyCrcCnt [2]),
        .I3(r_DlyCrcEn),
        .I4(RxStateSFD),
        .O(\DlyCrcCnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888880AAAAAAAA)) 
    \DlyCrcCnt[2]_i_2 
       (.I0(r_DlyCrcEn),
        .I1(StateData[1]),
        .I2(\txethmac1/DlyCrcCnt [2]),
        .I3(\txethmac1/DlyCrcCnt [0]),
        .I4(\txethmac1/DlyCrcCnt [1]),
        .I5(\StateData[0]_i_3_n_0 ),
        .O(\DlyCrcCnt[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5501)) 
    \DlyCrcCnt[2]_i_2__0 
       (.I0(wb_rst_i_IBUF),
        .I1(TxAbortIn),
        .I2(TxDoneIn),
        .I3(\maccontrol1/TxCtrlStartFrm ),
        .O(\DlyCrcCnt[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0008)) 
    \DlyCrcCnt[2]_i_3 
       (.I0(StateData[1]),
        .I1(\txethmac1/DlyCrcCnt [2]),
        .I2(\txethmac1/DlyCrcCnt [0]),
        .I3(\txethmac1/DlyCrcCnt [1]),
        .I4(\DlyCrcCnt[1]_i_2_n_0 ),
        .I5(\txethmac1/PacketFinished_q ),
        .O(\DlyCrcCnt[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAAAAAAAAAA8)) 
    \DlyCrcCnt[3]_i_1 
       (.I0(r_DlyCrcEn),
        .I1(RxStateSFD),
        .I2(\rxethmac1/DlyCrcCnt [2]),
        .I3(\rxethmac1/DlyCrcCnt [1]),
        .I4(\rxethmac1/DlyCrcCnt [0]),
        .I5(\rxethmac1/DlyCrcCnt [3]),
        .O(\DlyCrcCnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00006AA26AA26AA2)) 
    \DlyCrcCnt[3]_i_2 
       (.I0(\rxethmac1/DlyCrcCnt [3]),
        .I1(\rxethmac1/DlyCrcCnt [0]),
        .I2(\rxethmac1/DlyCrcCnt [1]),
        .I3(\rxethmac1/DlyCrcCnt [2]),
        .I4(r_DlyCrcEn),
        .I5(RxStateSFD),
        .O(\DlyCrcCnt[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5510)) 
    DribbleNibble_i_1
       (.I0(RxStateSFD),
        .I1(MRxDV_Lb),
        .I2(RxStateData[1]),
        .I3(DribbleNibble),
        .O(DribbleNibble_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    EndBusy_d_i_1
       (.I0(\miim1/InProgress_q3 ),
        .I1(\miim1/InProgress_q2 ),
        .O(\miim1/EndBusy_d0 ));
  LUT6 #(
    .INIT(64'h0000000B00000004)) 
    Flop_i_1
       (.I0(\maccontrol1/CtrlMux ),
        .I1(TxUsedDataIn),
        .I2(TxAbort),
        .I3(\wishbone/TxRetry_q ),
        .I4(TxDone),
        .I5(\wishbone/Flop_reg_n_0 ),
        .O(Flop_i_1_n_0));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IFGCounter[0]_i_1 
       (.I0(\rxethmac1/rxcounters1/ResetIFGCounter__1 ),
        .I1(\rxethmac1/rxcounters1/IFGCounter_reg [0]),
        .O(\rxethmac1/p_0_in [0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \IFGCounter[1]_i_1 
       (.I0(\rxethmac1/rxcounters1/ResetIFGCounter__1 ),
        .I1(\rxethmac1/rxcounters1/IFGCounter_reg [0]),
        .I2(\rxethmac1/rxcounters1/IFGCounter_reg [1]),
        .O(\rxethmac1/p_0_in [1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \IFGCounter[2]_i_1 
       (.I0(\rxethmac1/rxcounters1/ResetIFGCounter__1 ),
        .I1(\rxethmac1/rxcounters1/IFGCounter_reg [0]),
        .I2(\rxethmac1/rxcounters1/IFGCounter_reg [1]),
        .I3(\rxethmac1/rxcounters1/IFGCounter_reg [2]),
        .O(\rxethmac1/p_0_in [2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \IFGCounter[3]_i_1 
       (.I0(\rxethmac1/rxcounters1/ResetIFGCounter__1 ),
        .I1(\rxethmac1/rxcounters1/IFGCounter_reg [2]),
        .I2(\rxethmac1/rxcounters1/IFGCounter_reg [1]),
        .I3(\rxethmac1/rxcounters1/IFGCounter_reg [0]),
        .I4(\rxethmac1/rxcounters1/IFGCounter_reg [3]),
        .O(\rxethmac1/p_0_in [3]));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAFFFE)) 
    \IFGCounter[4]_i_1 
       (.I0(\rxethmac1/rxcounters1/ResetIFGCounter__1 ),
        .I1(\rxethmac1/StateDrop ),
        .I2(RxStatePreamble),
        .I3(RxStateSFD),
        .I4(\rxethmac1/IFGCounterEq24 ),
        .I5(RxStateIdle),
        .O(\IFGCounter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \IFGCounter[4]_i_2 
       (.I0(\rxethmac1/rxcounters1/ResetIFGCounter__1 ),
        .I1(\rxethmac1/rxcounters1/IFGCounter_reg [3]),
        .I2(\rxethmac1/rxcounters1/IFGCounter_reg [0]),
        .I3(\rxethmac1/rxcounters1/IFGCounter_reg [1]),
        .I4(\rxethmac1/rxcounters1/IFGCounter_reg [2]),
        .I5(\rxethmac1/rxcounters1/IFGCounter_reg [4]),
        .O(\rxethmac1/p_0_in [4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IFGCounter[4]_i_3 
       (.I0(StateData1_i_2_n_0),
        .I1(\rxethmac1/StateDrop ),
        .O(\rxethmac1/rxcounters1/ResetIFGCounter__1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \IFGCounter[4]_i_4 
       (.I0(\rxethmac1/rxcounters1/IFGCounter_reg [3]),
        .I1(\rxethmac1/rxcounters1/IFGCounter_reg [4]),
        .I2(\rxethmac1/rxcounters1/IFGCounter_reg [2]),
        .I3(\rxethmac1/rxcounters1/IFGCounter_reg [1]),
        .I4(\rxethmac1/rxcounters1/IFGCounter_reg [0]),
        .I5(r_IFG),
        .O(\rxethmac1/IFGCounterEq24 ));
  LUT5 #(
    .INIT(32'hF7FFF000)) 
    InProgress_i_1
       (.I0(LatchByte0_d_i_3_n_0),
        .I1(\miim1/BitCounter [1]),
        .I2(\miim1/StartOp ),
        .I3(\miim1/MdcEn ),
        .I4(\miim1/InProgress_reg_n_0 ),
        .O(InProgress_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    InProgress_i_2
       (.I0(\miim1/SyncStatMdcEn ),
        .I1(\miim1/InProgress_reg_n_0 ),
        .I2(\miim1/InProgress_q1 ),
        .I3(\miim1/InProgress_q2 ),
        .I4(InProgress_i_3_n_0),
        .O(\miim1/StartOp ));
  LUT4 #(
    .INIT(16'h22F2)) 
    InProgress_i_3
       (.I0(\miim1/RStatStart_q1 ),
        .I1(\miim1/RStatStart_q2 ),
        .I2(\miim1/WCtrlDataStart_q1 ),
        .I3(\miim1/WCtrlDataStart_q2 ),
        .O(InProgress_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    IncrTxPointer_i_1
       (.I0(\wishbone/IncrTxPointer ),
        .I1(\wishbone/m_wb_cyc_o__0 ),
        .I2(\wishbone/IncrTxPointer_reg_n_0 ),
        .O(IncrTxPointer_i_1_n_0));
  LUT6 #(
    .INIT(64'h00B5000000B00000)) 
    IncrTxPointer_i_2
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/BlockReadTxDataFromMemory ),
        .I4(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I5(\wishbone/tx_burst_en_reg_n_0 ),
        .O(\wishbone/IncrTxPointer ));
  LUT3 #(
    .INIT(8'hDC)) 
    InvalidSymbol_i_1
       (.I0(LoadRxStatus),
        .I1(\macstatus1/SetInvalidSymbol ),
        .I2(InvalidSymbol),
        .O(InvalidSymbol_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    InvalidSymbol_i_2
       (.I0(\macstatus1/p_14_in ),
        .I1(MRxD_Lb[1]),
        .I2(MRxD_Lb[3]),
        .I3(MRxD_Lb[0]),
        .I4(MRxD_Lb[2]),
        .O(\macstatus1/SetInvalidSymbol ));
  LUT6 #(
    .INIT(64'h0000BFFF0000AAAA)) 
    LastByteIn_i_1
       (.I0(LastByteIn_i_2_n_0),
        .I1(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I2(\wishbone/RxByteCnt [0]),
        .I3(\wishbone/RxByteCnt [1]),
        .I4(RxAbort_wb),
        .I5(\wishbone/LastByteIn_reg_n_0 ),
        .O(LastByteIn_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    LastByteIn_i_2
       (.I0(RxValid),
        .I1(\wishbone/RxEnableWindow ),
        .I2(\wishbone/RxReady_reg_n_0 ),
        .I3(\wishbone/RxByteCnt [1]),
        .I4(\wishbone/RxByteCnt [0]),
        .I5(RxEndFrm),
        .O(LastByteIn_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000EFFF00002000)) 
    LastWord_i_1
       (.I0(\wishbone/TxEndFrm_wb ),
        .I1(LastWord_i_2_n_0),
        .I2(TxUsedData),
        .I3(\wishbone/Flop_reg_n_0 ),
        .I4(LastWord_i_3_n_0),
        .I5(\wishbone/LastWord_reg_n_0 ),
        .O(LastWord_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h7)) 
    LastWord_i_2
       (.I0(\wishbone/TxByteCnt [0]),
        .I1(\wishbone/TxByteCnt [1]),
        .O(LastWord_i_2_n_0));
  LUT4 #(
    .INIT(16'hAAA8)) 
    LastWord_i_3
       (.I0(\wishbone/Flop_reg_n_0 ),
        .I1(TxEndFrm),
        .I2(TxAbort),
        .I3(TxRetry),
        .O(LastWord_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    LatchByte0_d_i_1
       (.I0(\ShiftReg[7]_i_3_n_0 ),
        .I1(\miim1/clkgen/Counter_reg [5]),
        .I2(\miim1/clkgen/Counter_reg [6]),
        .I3(mdc_pad_o_OBUF),
        .O(\miim1/MdcEn ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    LatchByte0_d_i_2
       (.I0(\miim1/WriteOp_reg_n_0 ),
        .I1(\miim1/BitCounter [1]),
        .I2(\miim1/InProgress_reg_n_0 ),
        .I3(LatchByte0_d_i_3_n_0),
        .O(\miim1/LatchByte0_d2 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    LatchByte0_d_i_3
       (.I0(\miim1/BitCounter [5]),
        .I1(\miim1/BitCounter [4]),
        .I2(\miim1/BitCounter [3]),
        .I3(\miim1/BitCounter [2]),
        .I4(\miim1/BitCounter [0]),
        .I5(\miim1/BitCounter [6]),
        .O(LatchByte0_d_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    LatchByte1_d_i_1
       (.I0(\miim1/BitCounter [4]),
        .I1(\miim1/BitCounter [3]),
        .I2(LatchByte1_d_i_2_n_0),
        .I3(\miim1/BitCounter [5]),
        .I4(\miim1/BitCounter [6]),
        .I5(\miim1/WriteOp_reg_n_0 ),
        .O(\miim1/LatchByte1_d2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    LatchByte1_d_i_2
       (.I0(\miim1/InProgress_reg_n_0 ),
        .I1(\miim1/BitCounter [1]),
        .I2(\miim1/BitCounter [2]),
        .I3(\miim1/BitCounter [0]),
        .O(LatchByte1_d_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    LatchValidBytes_i_1
       (.I0(\wishbone/TxBDReady_reg_n_0 ),
        .I1(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/LatchValidBytes0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \LatchedByte[4]_i_1 
       (.I0(mtxd_pad_o_OBUF[0]),
        .I1(mrxd_pad_i_IBUF[0]),
        .I2(r_LoopBck),
        .O(MRxD_Lb[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \LatchedByte[5]_i_1 
       (.I0(mtxd_pad_o_OBUF[1]),
        .I1(mrxd_pad_i_IBUF[1]),
        .I2(r_LoopBck),
        .O(MRxD_Lb[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \LatchedByte[6]_i_1 
       (.I0(mtxd_pad_o_OBUF[2]),
        .I1(mrxd_pad_i_IBUF[2]),
        .I2(r_LoopBck),
        .O(MRxD_Lb[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \LatchedByte[7]_i_1 
       (.I0(mtxd_pad_o_OBUF[3]),
        .I1(mrxd_pad_i_IBUF[3]),
        .I2(r_LoopBck),
        .O(MRxD_Lb[3]));
  LUT5 #(
    .INIT(32'h040F0400)) 
    LatchedCrcError_i_1
       (.I0(RxByteCntEq0),
        .I1(RxCrcError),
        .I2(RxStateSFD),
        .I3(RxStateData[0]),
        .I4(LatchedCrcError),
        .O(LatchedCrcError_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    LatchedCrcError_i_2
       (.I0(LatchedCrcError_i_3_n_0),
        .I1(LatchedCrcError_i_4_n_0),
        .I2(\rxethmac1/crcrx/Crc_reg_n_0_[7] ),
        .I3(\rxethmac1/crcrx/Crc_reg_n_0_[2] ),
        .I4(\rxethmac1/crcrx/Crc_reg_n_0_[22] ),
        .I5(\rxethmac1/crcrx/Crc_reg_n_0_[21] ),
        .O(RxCrcError));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    LatchedCrcError_i_3
       (.I0(LatchedCrcError_i_5_n_0),
        .I1(\rxethmac1/Crc [31]),
        .I2(\rxethmac1/Crc [30]),
        .I3(\rxethmac1/crcrx/Crc_reg_n_0_[16] ),
        .I4(\rxethmac1/crcrx/Crc_reg_n_0_[17] ),
        .O(LatchedCrcError_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    LatchedCrcError_i_4
       (.I0(\rxethmac1/Crc [29]),
        .I1(\rxethmac1/Crc [28]),
        .I2(LatchedCrcError_i_6_n_0),
        .I3(LatchedCrcError_i_7_n_0),
        .I4(LatchedCrcError_i_8_n_0),
        .I5(LatchedCrcError_i_9_n_0),
        .O(LatchedCrcError_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    LatchedCrcError_i_5
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[23] ),
        .I1(\rxethmac1/Crc [27]),
        .I2(\rxethmac1/crcrx/Crc_reg_n_0_[19] ),
        .I3(\rxethmac1/crcrx/Crc_reg_n_0_[20] ),
        .I4(\rxethmac1/crcrx/Crc_reg_n_0_[13] ),
        .I5(\rxethmac1/crcrx/Crc_reg_n_0_[9] ),
        .O(LatchedCrcError_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    LatchedCrcError_i_6
       (.I0(\rxethmac1/Crc [26]),
        .I1(\rxethmac1/crcrx/Crc_reg_n_0_[25] ),
        .I2(\rxethmac1/crcrx/Crc_reg_n_0_[24] ),
        .I3(\rxethmac1/crcrx/Crc_reg_n_0_[18] ),
        .O(LatchedCrcError_i_6_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    LatchedCrcError_i_7
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[15] ),
        .I1(\rxethmac1/crcrx/Crc_reg_n_0_[14] ),
        .I2(\rxethmac1/crcrx/Crc_reg_n_0_[12] ),
        .I3(\rxethmac1/crcrx/Crc_reg_n_0_[11] ),
        .O(LatchedCrcError_i_7_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    LatchedCrcError_i_8
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[1] ),
        .I1(\rxethmac1/crcrx/Crc_reg_n_0_[0] ),
        .I2(\rxethmac1/crcrx/Crc_reg_n_0_[4] ),
        .I3(\rxethmac1/crcrx/Crc_reg_n_0_[3] ),
        .O(LatchedCrcError_i_8_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    LatchedCrcError_i_9
       (.I0(\rxethmac1/crcrx/Crc_reg_n_0_[10] ),
        .I1(\rxethmac1/crcrx/Crc_reg_n_0_[8] ),
        .I2(\rxethmac1/crcrx/Crc_reg_n_0_[6] ),
        .I3(\rxethmac1/crcrx/Crc_reg_n_0_[5] ),
        .O(LatchedCrcError_i_9_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    LatchedMRxErr_i_1
       (.I0(\macstatus1/p_14_in ),
        .I1(RxStateData[1]),
        .I2(RxStateData[0]),
        .I3(RxStateSFD),
        .I4(RxStatePreamble),
        .I5(StatePreamble_i_2__0_n_0),
        .O(\macstatus1/LatchedMRxErr0 ));
  LUT6 #(
    .INIT(64'hCAC0C0C00A000000)) 
    LatchedMRxErr_i_2
       (.I0(mrxdv_pad_i_IBUF),
        .I1(mtxen_pad_o_OBUF),
        .I2(r_LoopBck),
        .I3(RxEnSync),
        .I4(mrxerr_pad_i_IBUF),
        .I5(mtxerr_pad_o_OBUF),
        .O(\macstatus1/p_14_in ));
  LUT2 #(
    .INIT(4'h6)) 
    \LatchedRxLength[4]_i_2 
       (.I0(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I1(r_DlyCrcEn),
        .O(\LatchedRxLength[4]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \LatchedRxLength_reg[12]_i_1 
       (.CI(\LatchedRxLength_reg[8]_i_1_n_0 ),
        .CO({\LatchedRxLength_reg[12]_i_1_n_0 ,\LatchedRxLength_reg[12]_i_1_n_1 ,\LatchedRxLength_reg[12]_i_1_n_2 ,\LatchedRxLength_reg[12]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(RxByteCnt[12:9]),
        .S({\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[12] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[11] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[10] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \LatchedRxLength_reg[15]_i_1 
       (.CI(\LatchedRxLength_reg[12]_i_1_n_0 ),
        .CO({\LatchedRxLength_reg[15]_i_1_n_2 ,\LatchedRxLength_reg[15]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(RxByteCnt[15:13]),
        .S({\<const0> ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[15] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[14] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \LatchedRxLength_reg[4]_i_1 
       (.CI(\<const0> ),
        .CO({\LatchedRxLength_reg[4]_i_1_n_0 ,\LatchedRxLength_reg[4]_i_1_n_1 ,\LatchedRxLength_reg[4]_i_1_n_2 ,\LatchedRxLength_reg[4]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ,\<const0> }),
        .O(RxByteCnt[4:1]),
        .S({\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[4] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[3] ,\LatchedRxLength[4]_i_2_n_0 ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \LatchedRxLength_reg[8]_i_1 
       (.CI(\LatchedRxLength_reg[4]_i_1_n_0 ),
        .CO({\LatchedRxLength_reg[8]_i_1_n_0 ,\LatchedRxLength_reg[8]_i_1_n_1 ,\LatchedRxLength_reg[8]_i_1_n_2 ,\LatchedRxLength_reg[8]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(RxByteCnt[8:5]),
        .S({\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[8] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[7] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[6] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[5] }));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h32)) 
    LatchedRxStartFrm_i_1
       (.I0(RxStartFrm),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/LatchedRxStartFrm ),
        .O(LatchedRxStartFrm_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[0]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [0]),
        .O(\LatchedTimerValue[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[10]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [10]),
        .O(\LatchedTimerValue[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[11]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [11]),
        .O(\LatchedTimerValue[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[12]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [12]),
        .O(\LatchedTimerValue[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[13]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [13]),
        .O(\LatchedTimerValue[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[14]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [14]),
        .O(\LatchedTimerValue[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \LatchedTimerValue[15]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(ReceiveEnd),
        .O(\LatchedTimerValue[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[15]_i_2 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [15]),
        .O(\LatchedTimerValue[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \LatchedTimerValue[15]_i_3 
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I2(\AssembledTimerValue[7]_i_3_n_0 ),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .O(\LatchedTimerValue[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[1]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [1]),
        .O(\LatchedTimerValue[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[2]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [2]),
        .O(\LatchedTimerValue[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[3]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [3]),
        .O(\LatchedTimerValue[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[4]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [4]),
        .O(\LatchedTimerValue[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[5]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [5]),
        .O(\LatchedTimerValue[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[6]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [6]),
        .O(\LatchedTimerValue[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[7]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [7]),
        .O(\LatchedTimerValue[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[8]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [8]),
        .O(\LatchedTimerValue[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LatchedTimerValue[9]_i_1 
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(\LatchedTimerValue[15]_i_3_n_0 ),
        .I2(\maccontrol1/AssembledTimerValue [9]),
        .O(\LatchedTimerValue[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[0]_i_1 
       (.I0(\wishbone/bd_ram/q [16]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[16]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[0]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [16]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [16]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[10]_i_1 
       (.I0(\wishbone/bd_ram/q [26]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[26]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[10]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [26]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [26]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[11]_i_1 
       (.I0(\wishbone/bd_ram/q [27]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[27]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[11]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [27]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [27]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[12]_i_1 
       (.I0(\wishbone/bd_ram/q [28]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[28]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[12]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [28]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [28]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[13]_i_1 
       (.I0(\wishbone/bd_ram/q [29]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[29]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[13]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [29]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [29]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[14]_i_1 
       (.I0(\wishbone/bd_ram/q [30]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[30]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[14]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [30]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [30]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[15]_i_1 
       (.I0(\wishbone/bd_ram/q [31]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[31]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[15]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [31]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [31]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[1]_i_1 
       (.I0(\wishbone/bd_ram/q [17]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[17]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[1]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [17]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [17]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[2]_i_1 
       (.I0(\wishbone/bd_ram/q [18]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[18]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[2]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [18]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [18]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[3]_i_1 
       (.I0(\wishbone/bd_ram/q [19]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[19]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[3]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [19]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [19]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[4]_i_1 
       (.I0(\wishbone/bd_ram/q [20]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[20]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[4]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [20]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [20]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[5]_i_1 
       (.I0(\wishbone/bd_ram/q [21]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[21]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[5]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [21]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [21]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[6]_i_1 
       (.I0(\wishbone/bd_ram/q [22]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[22]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[6]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [22]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [22]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[7]_i_1 
       (.I0(\wishbone/bd_ram/q [23]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[23]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[7]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [23]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [23]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[8]_i_1 
       (.I0(\wishbone/bd_ram/q [24]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[24]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[8]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [24]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [24]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LatchedTxLength[9]_i_1 
       (.I0(\wishbone/bd_ram/q [25]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[25]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LatchedTxLength[9]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [25]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [25]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    LateCollLatched_i_1
       (.I0(\txethmac1/ColWindow_reg_n_0 ),
        .I1(PacketFinished_i_2_n_0),
        .O(LateCollision));
  LUT5 #(
    .INIT(32'h7FFF4000)) 
    LinkFail_i_1
       (.I0(\miim1/shftrg/ShiftReg_reg_n_0_[1] ),
        .I1(LinkFail_i_2_n_0),
        .I2(\Prsd[15]_i_2_n_0 ),
        .I3(\miim1/MdcEn_n ),
        .I4(LinkFail),
        .O(LinkFail_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    LinkFail_i_2
       (.I0(r_RGAD[1]),
        .I1(r_RGAD[2]),
        .I2(\miim1/LatchByte ),
        .I3(r_RGAD[0]),
        .I4(r_RGAD[4]),
        .I5(r_RGAD[3]),
        .O(LinkFail_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h33F32222)) 
    LoadRxStatus_i_1
       (.I0(RxStateData[1]),
        .I1(MRxDV_Lb),
        .I2(\rxethmac1/rxcounters1/ByteCntMaxFrame02_in ),
        .I3(r_HugEn),
        .I4(RxStateData[0]),
        .O(\macstatus1/TakeSample ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBFFBBFA)) 
    \MTxD[0]_i_1 
       (.I0(\MTxD[0]_i_2_n_0 ),
        .I1(\txethmac1/Crc [31]),
        .I2(StatePreamble),
        .I3(\txethmac1/StateFCS ),
        .I4(\txethmac1/StateJam ),
        .I5(\MTxD[2]_i_3_n_0 ),
        .O(\MTxD[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \MTxD[0]_i_2 
       (.I0(\maccontrol1/ControlData [0]),
        .I1(\maccontrol1/CtrlMux ),
        .I2(TxData[0]),
        .I3(StateData[0]),
        .I4(\Crc[29]_i_4_n_0 ),
        .O(\MTxD[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \MTxD[1]_i_1 
       (.I0(\Crc[28]_i_2_n_0 ),
        .I1(StateData[1]),
        .I2(StateData[0]),
        .I3(\txethmac1/StateFCS ),
        .I4(\txethmac1/Crc [30]),
        .O(\MTxD[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFFAEAE)) 
    \MTxD[2]_i_1 
       (.I0(\MTxD[2]_i_2_n_0 ),
        .I1(StatePreamble),
        .I2(\txethmac1/StateJam ),
        .I3(\txethmac1/Crc [29]),
        .I4(\txethmac1/StateFCS ),
        .I5(\MTxD[2]_i_3_n_0 ),
        .O(\MTxD[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \MTxD[2]_i_2 
       (.I0(\maccontrol1/ControlData [2]),
        .I1(\maccontrol1/CtrlMux ),
        .I2(TxData[2]),
        .I3(StateData[0]),
        .I4(\MTxD[2]_i_4_n_0 ),
        .O(\MTxD[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \MTxD[2]_i_3 
       (.I0(StateData[1]),
        .I1(StateData[0]),
        .O(\MTxD[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \MTxD[2]_i_4 
       (.I0(StateData[1]),
        .I1(TxData[6]),
        .I2(\maccontrol1/CtrlMux ),
        .I3(\maccontrol1/ControlData [6]),
        .O(\MTxD[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \MTxD[3]_i_1 
       (.I0(\MTxD[3]_i_2_n_0 ),
        .I1(\MTxD[3]_i_3_n_0 ),
        .I2(StateData[1]),
        .I3(StateData[0]),
        .O(\MTxD[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \MTxD[3]_i_2 
       (.I0(\maccontrol1/ControlData [3]),
        .I1(\maccontrol1/CtrlMux ),
        .I2(TxData[3]),
        .I3(StateData[0]),
        .I4(\MTxD[3]_i_4_n_0 ),
        .O(\MTxD[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00DF000000DF)) 
    \MTxD[3]_i_3 
       (.I0(StatePreamble),
        .I1(SetTxCIrq_txclk_i_5_n_0),
        .I2(\txethmac1/NibCnt [3]),
        .I3(\txethmac1/StateJam ),
        .I4(\txethmac1/StateFCS ),
        .I5(\txethmac1/Crc [28]),
        .O(\MTxD[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \MTxD[3]_i_4 
       (.I0(StateData[1]),
        .I1(TxData[7]),
        .I2(\maccontrol1/CtrlMux ),
        .I3(\maccontrol1/ControlData [7]),
        .O(\MTxD[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    MTxEn_i_1
       (.I0(\txethmac1/StateJam ),
        .I1(\txethmac1/StatePAD ),
        .I2(\txethmac1/StateFCS ),
        .I3(StateData[0]),
        .I4(StateData[1]),
        .I5(StatePreamble),
        .O(\txethmac1/MTxEn0 ));
  LUT6 #(
    .INIT(64'h00FF002000220020)) 
    MTxErr_i_1
       (.I0(\txethmac1/txcounters1/MaxFrame06_in ),
        .I1(r_HugEn),
        .I2(\txethmac1/StateFCS ),
        .I3(\StateData[0]_i_2_n_0 ),
        .I4(StateData[0]),
        .I5(TxUnderRun),
        .O(\txethmac1/p_5_in ));
  LUT6 #(
    .INIT(64'hA2AAFFFFAAA20000)) 
    MasterWbRX_i_1
       (.I0(\m_wb_adr_o[25]_i_4_n_0 ),
        .I1(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I2(\wishbone/BlockReadTxDataFromMemory ),
        .I3(\rx_burst_cnt[1]_i_2_n_0 ),
        .I4(\wishbone/MasterWbTX ),
        .I5(\wishbone/MasterWbRX_reg_n_0 ),
        .O(MasterWbRX_i_1_n_0));
  LUT6 #(
    .INIT(64'h3003F00BF00B30C3)) 
    MasterWbRX_i_2
       (.I0(\m_wb_adr_o[29]_i_3_n_0 ),
        .I1(\m_wb_adr_o[29]_i_4_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/cyc_cleared_reg_n_0 ),
        .I4(\wishbone/MasterWbTX_reg_n_0 ),
        .I5(\wishbone/MasterWbRX_reg_n_0 ),
        .O(\wishbone/MasterWbTX ));
  LUT6 #(
    .INIT(64'h82AAFFFF82AA0000)) 
    MasterWbTX_i_1
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\wishbone/MasterWbTX ),
        .I5(\wishbone/MasterWbTX_reg_n_0 ),
        .O(MasterWbTX_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    MaxFrame0_carry__0_i_1
       (.I0(r_MaxFL[15]),
        .I1(\txethmac1/txcounters1/ByteCnt_reg_n_0_[15] ),
        .O(MaxFrame0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    MaxFrame0_carry__0_i_2
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[12] ),
        .I1(r_MaxFL[12]),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[13] ),
        .I3(r_MaxFL[13]),
        .I4(r_MaxFL[14]),
        .I5(\txethmac1/txcounters1/ByteCnt_reg_n_0_[14] ),
        .O(MaxFrame0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    MaxFrame0_carry_i_1
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[9] ),
        .I1(r_MaxFL[9]),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[10] ),
        .I3(r_MaxFL[10]),
        .I4(r_MaxFL[11]),
        .I5(\txethmac1/txcounters1/ByteCnt_reg_n_0_[11] ),
        .O(MaxFrame0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    MaxFrame0_carry_i_2
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[7] ),
        .I1(r_MaxFL[7]),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[6] ),
        .I3(r_MaxFL[6]),
        .I4(r_MaxFL[8]),
        .I5(\txethmac1/txcounters1/ByteCnt_reg_n_0_[8] ),
        .O(MaxFrame0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    MaxFrame0_carry_i_3
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[3] ),
        .I1(r_MaxFL[3]),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[4] ),
        .I3(r_MaxFL[4]),
        .I4(r_MaxFL[5]),
        .I5(\txethmac1/txcounters1/ByteCnt_reg_n_0_[5] ),
        .O(MaxFrame0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    MaxFrame0_carry_i_4
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[0] ),
        .I1(r_MaxFL[0]),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[1] ),
        .I3(r_MaxFL[1]),
        .I4(r_MaxFL[2]),
        .I5(\txethmac1/txcounters1/ByteCnt_reg_n_0_[2] ),
        .O(MaxFrame0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hFE01)) 
    Mdc_i_1
       (.I0(\ShiftReg[7]_i_3_n_0 ),
        .I1(\miim1/clkgen/Counter_reg [5]),
        .I2(\miim1/clkgen/Counter_reg [6]),
        .I3(mdc_pad_o_OBUF),
        .O(Mdc_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888888A)) 
    MdoEn_2d_i_1
       (.I0(\miim1/InProgress_reg_n_0 ),
        .I1(\miim1/WriteOp_reg_n_0 ),
        .I2(\miim1/BitCounter [4]),
        .I3(\miim1/BitCounter [6]),
        .I4(\miim1/BitCounter [1]),
        .I5(MdoEn_2d_i_2_n_0),
        .O(\miim1/outctrl/MdoEn_2d0 ));
  LUT6 #(
    .INIT(64'h0004004444444444)) 
    MdoEn_2d_i_2
       (.I0(\miim1/BitCounter [6]),
        .I1(\miim1/InProgress_reg_n_0 ),
        .I2(\miim1/BitCounter [3]),
        .I3(\miim1/BitCounter [4]),
        .I4(\miim1/BitCounter [2]),
        .I5(\miim1/BitCounter [5]),
        .O(MdoEn_2d_i_2_n_0));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    Mdo_2d_i_1
       (.I0(\miim1/BitCounter [6]),
        .I1(\miim1/BitCounter [5]),
        .I2(\miim1/BitCounter [2]),
        .I3(\miim1/BitCounter [0]),
        .I4(Mdo_2d_i_2_n_0),
        .I5(\BitCounter[5]_i_2_n_0 ),
        .O(\miim1/outctrl/Mdo_2d0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    Mdo_2d_i_2
       (.I0(\miim1/BitCounter [1]),
        .I1(\miim1/InProgress_reg_n_0 ),
        .O(Mdo_2d_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    Mdo_d_i_1
       (.I0(\miim1/ShiftedBit ),
        .I1(\miim1/outctrl/Mdo_2d ),
        .O(\miim1/outctrl/Mdo_d0 ));
  LUT6 #(
    .INIT(64'h0A0CFFFF0A0C0000)) 
    MulticastOK_i_1
       (.I0(MulticastOK_reg_i_2_n_0),
        .I1(MulticastOK_reg_i_3_n_0),
        .I2(MulticastOK_i_4_n_0),
        .I3(\rxethmac1/CrcHash [2]),
        .I4(MulticastOK_i_5_n_0),
        .I5(\rxethmac1/rxaddrcheck1/MulticastOK_reg_n_0 ),
        .O(MulticastOK_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    MulticastOK_i_10
       (.I0(MulticastOK_i_18_n_0),
        .I1(r_HASH1[28]),
        .I2(MulticastOK_i_19_n_0),
        .I3(r_HASH0[28]),
        .I4(MulticastOK_i_20_n_0),
        .I5(MulticastOK_i_21_n_0),
        .O(\rxethmac1/rxaddrcheck1/ByteHash__59 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    MulticastOK_i_11
       (.I0(MulticastOK_i_22_n_0),
        .I1(r_HASH1[29]),
        .I2(MulticastOK_i_19_n_0),
        .I3(r_HASH0[29]),
        .I4(MulticastOK_i_20_n_0),
        .I5(MulticastOK_i_23_n_0),
        .O(\rxethmac1/rxaddrcheck1/ByteHash__59 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    MulticastOK_i_12
       (.I0(MulticastOK_i_24_n_0),
        .I1(r_HASH1[30]),
        .I2(MulticastOK_i_19_n_0),
        .I3(r_HASH0[30]),
        .I4(MulticastOK_i_20_n_0),
        .I5(MulticastOK_i_25_n_0),
        .O(\rxethmac1/rxaddrcheck1/ByteHash__59 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    MulticastOK_i_13
       (.I0(MulticastOK_i_26_n_0),
        .I1(r_HASH1[31]),
        .I2(MulticastOK_i_19_n_0),
        .I3(r_HASH0[31]),
        .I4(MulticastOK_i_20_n_0),
        .I5(MulticastOK_i_27_n_0),
        .O(\rxethmac1/rxaddrcheck1/ByteHash__59 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    MulticastOK_i_14
       (.I0(MulticastOK_i_28_n_0),
        .I1(r_HASH1[24]),
        .I2(MulticastOK_i_19_n_0),
        .I3(r_HASH0[24]),
        .I4(MulticastOK_i_20_n_0),
        .I5(MulticastOK_i_29_n_0),
        .O(\rxethmac1/rxaddrcheck1/ByteHash__59 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    MulticastOK_i_15
       (.I0(MulticastOK_i_30_n_0),
        .I1(r_HASH1[25]),
        .I2(MulticastOK_i_19_n_0),
        .I3(r_HASH0[25]),
        .I4(MulticastOK_i_20_n_0),
        .I5(MulticastOK_i_31_n_0),
        .O(\rxethmac1/rxaddrcheck1/ByteHash__59 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    MulticastOK_i_16
       (.I0(MulticastOK_i_32_n_0),
        .I1(r_HASH1[26]),
        .I2(MulticastOK_i_19_n_0),
        .I3(r_HASH0[26]),
        .I4(MulticastOK_i_20_n_0),
        .I5(MulticastOK_i_33_n_0),
        .O(\rxethmac1/rxaddrcheck1/ByteHash__59 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    MulticastOK_i_17
       (.I0(MulticastOK_i_34_n_0),
        .I1(r_HASH1[27]),
        .I2(MulticastOK_i_19_n_0),
        .I3(r_HASH0[27]),
        .I4(MulticastOK_i_20_n_0),
        .I5(MulticastOK_i_35_n_0),
        .O(\rxethmac1/rxaddrcheck1/ByteHash__59 [3]));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    MulticastOK_i_18
       (.I0(r_HASH1[20]),
        .I1(r_HASH0[20]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h80)) 
    MulticastOK_i_19
       (.I0(\rxethmac1/CrcHash__0 [3]),
        .I1(\rxethmac1/CrcHash__0 [5]),
        .I2(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h40)) 
    MulticastOK_i_20
       (.I0(\rxethmac1/CrcHash__0 [5]),
        .I1(\rxethmac1/CrcHash__0 [3]),
        .I2(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    MulticastOK_i_21
       (.I0(\rxethmac1/CrcHash__0 [4]),
        .I1(\rxethmac1/CrcHash__0 [3]),
        .I2(\rxethmac1/CrcHash__0 [5]),
        .I3(r_HASH0[12]),
        .I4(r_HASH1[12]),
        .I5(MulticastOK_i_36_n_0),
        .O(MulticastOK_i_21_n_0));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    MulticastOK_i_22
       (.I0(r_HASH1[21]),
        .I1(r_HASH0[21]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    MulticastOK_i_23
       (.I0(\rxethmac1/CrcHash__0 [4]),
        .I1(\rxethmac1/CrcHash__0 [3]),
        .I2(\rxethmac1/CrcHash__0 [5]),
        .I3(r_HASH0[13]),
        .I4(r_HASH1[13]),
        .I5(MulticastOK_i_37_n_0),
        .O(MulticastOK_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    MulticastOK_i_24
       (.I0(r_HASH1[22]),
        .I1(r_HASH0[22]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    MulticastOK_i_25
       (.I0(\rxethmac1/CrcHash__0 [4]),
        .I1(\rxethmac1/CrcHash__0 [3]),
        .I2(\rxethmac1/CrcHash__0 [5]),
        .I3(r_HASH0[14]),
        .I4(r_HASH1[14]),
        .I5(MulticastOK_i_38_n_0),
        .O(MulticastOK_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    MulticastOK_i_26
       (.I0(r_HASH1[23]),
        .I1(r_HASH0[23]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_26_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    MulticastOK_i_27
       (.I0(\rxethmac1/CrcHash__0 [4]),
        .I1(\rxethmac1/CrcHash__0 [3]),
        .I2(\rxethmac1/CrcHash__0 [5]),
        .I3(r_HASH0[15]),
        .I4(r_HASH1[15]),
        .I5(MulticastOK_i_39_n_0),
        .O(MulticastOK_i_27_n_0));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    MulticastOK_i_28
       (.I0(r_HASH1[16]),
        .I1(r_HASH0[16]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    MulticastOK_i_29
       (.I0(\rxethmac1/CrcHash__0 [4]),
        .I1(\rxethmac1/CrcHash__0 [3]),
        .I2(\rxethmac1/CrcHash__0 [5]),
        .I3(r_HASH0[8]),
        .I4(r_HASH1[8]),
        .I5(MulticastOK_i_40_n_0),
        .O(MulticastOK_i_29_n_0));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    MulticastOK_i_30
       (.I0(r_HASH1[17]),
        .I1(r_HASH0[17]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    MulticastOK_i_31
       (.I0(\rxethmac1/CrcHash__0 [4]),
        .I1(\rxethmac1/CrcHash__0 [3]),
        .I2(\rxethmac1/CrcHash__0 [5]),
        .I3(r_HASH0[9]),
        .I4(r_HASH1[9]),
        .I5(MulticastOK_i_41_n_0),
        .O(MulticastOK_i_31_n_0));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    MulticastOK_i_32
       (.I0(r_HASH1[18]),
        .I1(r_HASH0[18]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    MulticastOK_i_33
       (.I0(\rxethmac1/CrcHash__0 [4]),
        .I1(\rxethmac1/CrcHash__0 [3]),
        .I2(\rxethmac1/CrcHash__0 [5]),
        .I3(r_HASH0[10]),
        .I4(r_HASH1[10]),
        .I5(MulticastOK_i_42_n_0),
        .O(MulticastOK_i_33_n_0));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    MulticastOK_i_34
       (.I0(r_HASH1[19]),
        .I1(r_HASH0[19]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_34_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    MulticastOK_i_35
       (.I0(\rxethmac1/CrcHash__0 [4]),
        .I1(\rxethmac1/CrcHash__0 [3]),
        .I2(\rxethmac1/CrcHash__0 [5]),
        .I3(r_HASH0[11]),
        .I4(r_HASH1[11]),
        .I5(MulticastOK_i_43_n_0),
        .O(MulticastOK_i_35_n_0));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    MulticastOK_i_36
       (.I0(r_HASH1[4]),
        .I1(r_HASH0[4]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_36_n_0));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    MulticastOK_i_37
       (.I0(r_HASH1[5]),
        .I1(r_HASH0[5]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_37_n_0));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    MulticastOK_i_38
       (.I0(r_HASH1[6]),
        .I1(r_HASH0[6]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_38_n_0));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    MulticastOK_i_39
       (.I0(r_HASH1[7]),
        .I1(r_HASH0[7]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    MulticastOK_i_4
       (.I0(RxEndFrm),
        .I1(RxAbort),
        .O(MulticastOK_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    MulticastOK_i_40
       (.I0(r_HASH1[0]),
        .I1(r_HASH0[0]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_40_n_0));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    MulticastOK_i_41
       (.I0(r_HASH1[1]),
        .I1(r_HASH0[1]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_41_n_0));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    MulticastOK_i_42
       (.I0(r_HASH1[2]),
        .I1(r_HASH0[2]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_42_n_0));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    MulticastOK_i_43
       (.I0(r_HASH1[3]),
        .I1(r_HASH0[3]),
        .I2(\rxethmac1/CrcHash__0 [3]),
        .I3(\rxethmac1/CrcHash__0 [5]),
        .I4(\rxethmac1/CrcHash__0 [4]),
        .O(MulticastOK_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    MulticastOK_i_5
       (.I0(\rxethmac1/CrcHashGood ),
        .I1(\rxethmac1/Multicast ),
        .I2(RxAbort),
        .I3(RxEndFrm),
        .O(MulticastOK_i_5_n_0));
  MUXF8 MulticastOK_reg_i_2
       (.I0(MulticastOK_reg_i_6_n_0),
        .I1(MulticastOK_reg_i_7_n_0),
        .O(MulticastOK_reg_i_2_n_0),
        .S(\rxethmac1/CrcHash [1]));
  MUXF8 MulticastOK_reg_i_3
       (.I0(MulticastOK_reg_i_8_n_0),
        .I1(MulticastOK_reg_i_9_n_0),
        .O(MulticastOK_reg_i_3_n_0),
        .S(\rxethmac1/CrcHash [1]));
  MUXF7 MulticastOK_reg_i_6
       (.I0(\rxethmac1/rxaddrcheck1/ByteHash__59 [4]),
        .I1(\rxethmac1/rxaddrcheck1/ByteHash__59 [5]),
        .O(MulticastOK_reg_i_6_n_0),
        .S(\rxethmac1/CrcHash [0]));
  MUXF7 MulticastOK_reg_i_7
       (.I0(\rxethmac1/rxaddrcheck1/ByteHash__59 [6]),
        .I1(\rxethmac1/rxaddrcheck1/ByteHash__59 [7]),
        .O(MulticastOK_reg_i_7_n_0),
        .S(\rxethmac1/CrcHash [0]));
  MUXF7 MulticastOK_reg_i_8
       (.I0(\rxethmac1/rxaddrcheck1/ByteHash__59 [0]),
        .I1(\rxethmac1/rxaddrcheck1/ByteHash__59 [1]),
        .O(MulticastOK_reg_i_8_n_0),
        .S(\rxethmac1/CrcHash [0]));
  MUXF7 MulticastOK_reg_i_9
       (.I0(\rxethmac1/rxaddrcheck1/ByteHash__59 [2]),
        .I1(\rxethmac1/rxaddrcheck1/ByteHash__59 [3]),
        .O(MulticastOK_reg_i_9_n_0),
        .S(\rxethmac1/CrcHash [0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    Multicast_i_1
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[0] ),
        .I1(RxStartFrm_d_i_2_n_0),
        .I2(RxAbort),
        .I3(RxEndFrm),
        .I4(\rxethmac1/Multicast ),
        .O(Multicast_i_1_n_0));
  LUT5 #(
    .INIT(32'h55550040)) 
    MuxedAbort_i_1
       (.I0(TxStartFrm),
        .I1(TxAbortIn),
        .I2(\maccontrol1/TxUsedDataOutDetected_reg_n_0 ),
        .I3(\maccontrol1/TxAbortInLatched ),
        .I4(\maccontrol1/MuxedAbort_reg_n_0 ),
        .O(MuxedAbort_i_1_n_0));
  LUT5 #(
    .INIT(32'h55550040)) 
    MuxedDone_i_1
       (.I0(TxStartFrm),
        .I1(TxDoneIn),
        .I2(\maccontrol1/TxUsedDataOutDetected_reg_n_0 ),
        .I3(\maccontrol1/TxDoneInLatched ),
        .I4(\maccontrol1/MuxedDone_reg_n_0 ),
        .O(MuxedDone_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \NibCnt[0]_i_1 
       (.I0(\txethmac1/NibCnt [0]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\NibCnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[10]_i_1 
       (.I0(\txethmac1/NibCnt0 [10]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[11]_i_1 
       (.I0(\txethmac1/NibCnt0 [11]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [11]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[12]_i_1 
       (.I0(\txethmac1/NibCnt0 [12]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[13]_i_1 
       (.I0(\txethmac1/NibCnt0 [13]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [13]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[14]_i_1 
       (.I0(\txethmac1/NibCnt0 [14]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \NibCnt[15]_i_1 
       (.I0(\NibCnt[15]_i_3_n_0 ),
        .I1(\NibCnt[15]_i_4_n_0 ),
        .I2(\NibCnt[15]_i_5_n_0 ),
        .I3(TxStartFrmOut),
        .I4(\NibCnt[15]_i_6_n_0 ),
        .I5(\NibCnt[15]_i_7_n_0 ),
        .O(\NibCnt[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \NibCnt[15]_i_10 
       (.I0(CarrierSense_Tx2),
        .I1(r_FullD),
        .I2(\txethmac1/StateIdle ),
        .I3(TxUnderRun),
        .I4(\txethmac1/StateBackOff ),
        .O(\NibCnt[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F20000)) 
    \NibCnt[15]_i_11 
       (.I0(StateData[0]),
        .I1(TxUnderRun),
        .I2(\txethmac1/StateFCS ),
        .I3(r_HugEn),
        .I4(\txethmac1/txcounters1/MaxFrame06_in ),
        .I5(\StateData[0]_i_2_n_0 ),
        .O(\NibCnt[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \NibCnt[15]_i_12 
       (.I0(\NibCnt[15]_i_16_n_0 ),
        .I1(\txethmac1/NibCnt [6]),
        .I2(\txethmac1/NibCnt [3]),
        .I3(\txethmac1/NibCnt [9]),
        .I4(\txethmac1/NibCnt [11]),
        .I5(StopExcessiveDeferOccured_i_4_n_0),
        .O(\NibCnt[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00F8)) 
    \NibCnt[15]_i_13 
       (.I0(StatePreamble),
        .I1(\txethmac1/NibCnt [3]),
        .I2(\txethmac1/StateJam ),
        .I3(SetTxCIrq_txclk_i_5_n_0),
        .I4(\txethmac1/StateIdle ),
        .O(\NibCnt[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    \NibCnt[15]_i_14 
       (.I0(\NibCnt[15]_i_17_n_0 ),
        .I1(\txethmac1/NibCnt [6]),
        .I2(r_IPGR2[6]),
        .I3(\NibCnt[15]_i_18_n_0 ),
        .I4(\NibCnt[15]_i_19_n_0 ),
        .O(\NibCnt[15]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \NibCnt[15]_i_15 
       (.I0(\txethmac1/txstatem1/Rule1_reg_n_0 ),
        .I1(r_FullD),
        .I2(CarrierSense_Tx2),
        .O(\NibCnt[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \NibCnt[15]_i_16 
       (.I0(\txethmac1/NibCnt [5]),
        .I1(\txethmac1/NibCnt [4]),
        .I2(\txethmac1/NibCnt [8]),
        .I3(r_ExDfrEn),
        .O(\NibCnt[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \NibCnt[15]_i_17 
       (.I0(r_IPGR2[1]),
        .I1(\txethmac1/NibCnt [1]),
        .I2(r_IPGR2[0]),
        .I3(\txethmac1/NibCnt [0]),
        .O(\NibCnt[15]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \NibCnt[15]_i_18 
       (.I0(r_IPGR2[3]),
        .I1(\txethmac1/NibCnt [3]),
        .I2(r_IPGR2[2]),
        .I3(\txethmac1/NibCnt [2]),
        .O(\NibCnt[15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \NibCnt[15]_i_19 
       (.I0(r_IPGR2[5]),
        .I1(\txethmac1/NibCnt [5]),
        .I2(r_IPGR2[4]),
        .I3(\txethmac1/NibCnt [4]),
        .O(\NibCnt[15]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[15]_i_2 
       (.I0(\txethmac1/NibCnt0 [15]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \NibCnt[15]_i_3 
       (.I0(\NibCnt[15]_i_9_n_0 ),
        .I1(\RetryCnt[3]_i_5_n_0 ),
        .I2(\RetryCnt[3]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_10_n_0 ),
        .I4(\NibCnt[15]_i_11_n_0 ),
        .I5(SetTxCIrq_txclk_i_2_n_0),
        .O(\NibCnt[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \NibCnt[15]_i_4 
       (.I0(\DlyCrcCnt[1]_i_2_n_0 ),
        .I1(StateFCS_i_2_n_0),
        .O(\NibCnt[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCF550000)) 
    \NibCnt[15]_i_5 
       (.I0(TxStartFrmOut),
        .I1(r_FullD),
        .I2(CarrierSense_Tx2),
        .I3(\NibCnt[15]_i_12_n_0 ),
        .I4(\txethmac1/StateDefer ),
        .I5(\NibCnt[15]_i_13_n_0 ),
        .O(\NibCnt[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \NibCnt[15]_i_6 
       (.I0(\txethmac1/StateDefer ),
        .I1(\NibCnt[15]_i_12_n_0 ),
        .O(\NibCnt[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \NibCnt[15]_i_7 
       (.I0(\txethmac1/MTxEn0 ),
        .I1(\txethmac1/StateIPG ),
        .I2(\txethmac1/StateBackOff ),
        .O(\NibCnt[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h20002000FFFF2000)) 
    \NibCnt[15]_i_9 
       (.I0(\NibCnt[15]_i_14_n_0 ),
        .I1(\NibCnt[15]_i_15_n_0 ),
        .I2(\txethmac1/txstatem1/StartDefer6__4 ),
        .I3(\txethmac1/StateIPG ),
        .I4(StateJam_i_3_n_0),
        .I5(\RetryCnt[3]_i_8_n_0 ),
        .O(\NibCnt[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[1]_i_1 
       (.I0(\txethmac1/NibCnt0 [1]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[2]_i_1 
       (.I0(\txethmac1/NibCnt0 [2]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[3]_i_1 
       (.I0(\txethmac1/NibCnt0 [3]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[4]_i_1 
       (.I0(\txethmac1/NibCnt0 [4]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[5]_i_1 
       (.I0(\txethmac1/NibCnt0 [5]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[6]_i_1 
       (.I0(\txethmac1/NibCnt0 [6]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[7]_i_1 
       (.I0(\txethmac1/NibCnt0 [7]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[8]_i_1 
       (.I0(\txethmac1/NibCnt0 [8]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \NibCnt[9]_i_1 
       (.I0(\txethmac1/NibCnt0 [9]),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\NibCnt[15]_i_4_n_0 ),
        .I3(\NibCnt[15]_i_5_n_0 ),
        .O(\txethmac1/p_1_in [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \NibCnt_reg[12]_i_2 
       (.CI(\NibCnt_reg[8]_i_2_n_0 ),
        .CO({\NibCnt_reg[12]_i_2_n_0 ,\NibCnt_reg[12]_i_2_n_1 ,\NibCnt_reg[12]_i_2_n_2 ,\NibCnt_reg[12]_i_2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txethmac1/NibCnt0 [12:9]),
        .S(\txethmac1/NibCnt [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \NibCnt_reg[15]_i_8 
       (.CI(\NibCnt_reg[12]_i_2_n_0 ),
        .CO({\NibCnt_reg[15]_i_8_n_2 ,\NibCnt_reg[15]_i_8_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txethmac1/NibCnt0 [15:13]),
        .S({\<const0> ,\txethmac1/txcounters1/NibCnt_reg_n_0_[15] ,\txethmac1/txcounters1/NibCnt_reg_n_0_[14] ,\txethmac1/NibCnt [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \NibCnt_reg[4]_i_2 
       (.CI(\<const0> ),
        .CO({\NibCnt_reg[4]_i_2_n_0 ,\NibCnt_reg[4]_i_2_n_1 ,\NibCnt_reg[4]_i_2_n_2 ,\NibCnt_reg[4]_i_2_n_3 }),
        .CYINIT(\txethmac1/NibCnt [0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txethmac1/NibCnt0 [4:1]),
        .S(\txethmac1/NibCnt [4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \NibCnt_reg[8]_i_2 
       (.CI(\NibCnt_reg[4]_i_2_n_0 ),
        .CO({\NibCnt_reg[8]_i_2_n_0 ,\NibCnt_reg[8]_i_2_n_1 ,\NibCnt_reg[8]_i_2_n_2 ,\NibCnt_reg[8]_i_2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txethmac1/NibCnt0 [8:5]),
        .S(\txethmac1/NibCnt [8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__0_i_1
       (.I0(\txethmac1/NibbleMinFl2 [6]),
        .O(NibbleMinFl0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__0_i_2
       (.I0(\txethmac1/NibbleMinFl2 [5]),
        .O(NibbleMinFl0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__0_i_3
       (.I0(\txethmac1/NibbleMinFl2 [4]),
        .O(NibbleMinFl0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__0_i_4
       (.I0(\txethmac1/NibbleMinFl2 [3]),
        .O(NibbleMinFl0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__1_i_1
       (.I0(\txethmac1/NibbleMinFl2 [10]),
        .O(NibbleMinFl0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__1_i_2
       (.I0(\txethmac1/NibbleMinFl2 [9]),
        .O(NibbleMinFl0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__1_i_3
       (.I0(\txethmac1/NibbleMinFl2 [8]),
        .O(NibbleMinFl0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__1_i_4
       (.I0(\txethmac1/NibbleMinFl2 [7]),
        .O(NibbleMinFl0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__2_i_1
       (.I0(\txethmac1/NibbleMinFl2 [14]),
        .O(NibbleMinFl0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__2_i_2
       (.I0(\txethmac1/NibbleMinFl2 [13]),
        .O(NibbleMinFl0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__2_i_3
       (.I0(\txethmac1/NibbleMinFl2 [12]),
        .O(NibbleMinFl0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__2_i_4
       (.I0(\txethmac1/NibbleMinFl2 [11]),
        .O(NibbleMinFl0_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__3_i_1
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__3_i_2
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__3_i_3
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__3_i_4
       (.I0(\txethmac1/NibbleMinFl2 [15]),
        .O(NibbleMinFl0_carry__3_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__4_i_1
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__4_i_2
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__4_i_3
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__4_i_4
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__4_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__5_i_1
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__5_i_2
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__5_i_3
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__5_i_4
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__6_i_1
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(\txethmac1/NibbleMinFl2 [30]));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__6_i_2
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry__6_i_3
       (.I0(\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ),
        .O(NibbleMinFl0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry_i_1
       (.I0(\txethmac1/NibbleMinFl2 [2]),
        .O(NibbleMinFl0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry_i_2
       (.I0(\txethmac1/NibbleMinFl2 [1]),
        .O(NibbleMinFl0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl0_carry_i_3
       (.I0(r_MinFL[0]),
        .O(NibbleMinFl0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__0_i_1
       (.I0(r_MinFL[8]),
        .O(NibbleMinFl2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__0_i_2
       (.I0(r_MinFL[7]),
        .O(NibbleMinFl2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__0_i_3
       (.I0(r_MinFL[6]),
        .O(NibbleMinFl2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__0_i_4
       (.I0(r_MinFL[5]),
        .O(NibbleMinFl2_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__1_i_1
       (.I0(r_MinFL[12]),
        .O(NibbleMinFl2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__1_i_2
       (.I0(r_MinFL[11]),
        .O(NibbleMinFl2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__1_i_3
       (.I0(r_MinFL[10]),
        .O(NibbleMinFl2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__1_i_4
       (.I0(r_MinFL[9]),
        .O(NibbleMinFl2_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__2_i_1
       (.I0(r_MinFL[15]),
        .O(NibbleMinFl2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__2_i_2
       (.I0(r_MinFL[14]),
        .O(NibbleMinFl2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry__2_i_3
       (.I0(r_MinFL[13]),
        .O(NibbleMinFl2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry_i_1
       (.I0(r_MinFL[4]),
        .O(NibbleMinFl2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry_i_2
       (.I0(r_MinFL[3]),
        .O(NibbleMinFl2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    NibbleMinFl2_carry_i_3
       (.I0(r_MinFL[2]),
        .O(NibbleMinFl2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    NibbleMinFl_carry__0_i_1
       (.I0(\txethmac1/txcounters1/NibCnt_reg_n_0_[15] ),
        .I1(\txethmac1/NibbleMinFl0 [15]),
        .I2(\txethmac1/txcounters1/NibCnt_reg_n_0_[14] ),
        .I3(\txethmac1/NibbleMinFl0 [14]),
        .O(NibbleMinFl_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    NibbleMinFl_carry__0_i_2
       (.I0(\txethmac1/NibCnt [13]),
        .I1(\txethmac1/NibbleMinFl0 [13]),
        .I2(\txethmac1/NibCnt [12]),
        .I3(\txethmac1/NibbleMinFl0 [12]),
        .O(NibbleMinFl_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    NibbleMinFl_carry__0_i_3
       (.I0(\txethmac1/NibCnt [11]),
        .I1(\txethmac1/NibbleMinFl0 [11]),
        .I2(\txethmac1/NibCnt [10]),
        .I3(\txethmac1/NibbleMinFl0 [10]),
        .O(NibbleMinFl_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    NibbleMinFl_carry__0_i_4
       (.I0(\txethmac1/NibCnt [9]),
        .I1(\txethmac1/NibbleMinFl0 [9]),
        .I2(\txethmac1/NibCnt [8]),
        .I3(\txethmac1/NibbleMinFl0 [8]),
        .O(NibbleMinFl_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    NibbleMinFl_carry__0_i_5
       (.I0(\txethmac1/NibbleMinFl0 [15]),
        .I1(\txethmac1/txcounters1/NibCnt_reg_n_0_[15] ),
        .I2(\txethmac1/NibbleMinFl0 [14]),
        .I3(\txethmac1/txcounters1/NibCnt_reg_n_0_[14] ),
        .O(NibbleMinFl_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    NibbleMinFl_carry__0_i_6
       (.I0(\txethmac1/NibbleMinFl0 [13]),
        .I1(\txethmac1/NibCnt [13]),
        .I2(\txethmac1/NibbleMinFl0 [12]),
        .I3(\txethmac1/NibCnt [12]),
        .O(NibbleMinFl_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    NibbleMinFl_carry__0_i_7
       (.I0(\txethmac1/NibbleMinFl0 [11]),
        .I1(\txethmac1/NibCnt [11]),
        .I2(\txethmac1/NibbleMinFl0 [10]),
        .I3(\txethmac1/NibCnt [10]),
        .O(NibbleMinFl_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    NibbleMinFl_carry__0_i_8
       (.I0(\txethmac1/NibbleMinFl0 [9]),
        .I1(\txethmac1/NibCnt [9]),
        .I2(\txethmac1/NibbleMinFl0 [8]),
        .I3(\txethmac1/NibCnt [8]),
        .O(NibbleMinFl_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    NibbleMinFl_carry__1_i_1
       (.I0(\txethmac1/NibbleMinFl0 [23]),
        .I1(\txethmac1/NibbleMinFl0 [22]),
        .O(NibbleMinFl_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    NibbleMinFl_carry__1_i_2
       (.I0(\txethmac1/NibbleMinFl0 [21]),
        .I1(\txethmac1/NibbleMinFl0 [20]),
        .O(NibbleMinFl_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    NibbleMinFl_carry__1_i_3
       (.I0(\txethmac1/NibbleMinFl0 [19]),
        .I1(\txethmac1/NibbleMinFl0 [18]),
        .O(NibbleMinFl_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    NibbleMinFl_carry__1_i_4
       (.I0(\txethmac1/NibbleMinFl0 [17]),
        .I1(\txethmac1/NibbleMinFl0 [16]),
        .O(NibbleMinFl_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    NibbleMinFl_carry__2_i_1
       (.I0(\txethmac1/NibbleMinFl0 [31]),
        .I1(\txethmac1/NibbleMinFl0 [30]),
        .O(NibbleMinFl_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    NibbleMinFl_carry__2_i_2
       (.I0(\txethmac1/NibbleMinFl0 [29]),
        .I1(\txethmac1/NibbleMinFl0 [28]),
        .O(NibbleMinFl_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    NibbleMinFl_carry__2_i_3
       (.I0(\txethmac1/NibbleMinFl0 [27]),
        .I1(\txethmac1/NibbleMinFl0 [26]),
        .O(NibbleMinFl_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    NibbleMinFl_carry__2_i_4
       (.I0(\txethmac1/NibbleMinFl0 [25]),
        .I1(\txethmac1/NibbleMinFl0 [24]),
        .O(NibbleMinFl_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    NibbleMinFl_carry_i_1
       (.I0(\txethmac1/NibCnt [7]),
        .I1(\txethmac1/NibbleMinFl0 [7]),
        .I2(\txethmac1/NibCnt [6]),
        .I3(\txethmac1/NibbleMinFl0 [6]),
        .O(NibbleMinFl_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    NibbleMinFl_carry_i_2
       (.I0(\txethmac1/NibCnt [5]),
        .I1(\txethmac1/NibbleMinFl0 [5]),
        .I2(\txethmac1/NibCnt [4]),
        .I3(\txethmac1/NibbleMinFl0 [4]),
        .O(NibbleMinFl_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    NibbleMinFl_carry_i_3
       (.I0(\txethmac1/NibCnt [3]),
        .I1(\txethmac1/NibbleMinFl0 [3]),
        .I2(\txethmac1/NibCnt [2]),
        .I3(\txethmac1/NibbleMinFl0 [2]),
        .O(NibbleMinFl_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    NibbleMinFl_carry_i_4
       (.I0(\txethmac1/NibCnt [1]),
        .I1(\txethmac1/NibbleMinFl0 [1]),
        .O(NibbleMinFl_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    NibbleMinFl_carry_i_5
       (.I0(\txethmac1/NibbleMinFl0 [7]),
        .I1(\txethmac1/NibCnt [7]),
        .I2(\txethmac1/NibbleMinFl0 [6]),
        .I3(\txethmac1/NibCnt [6]),
        .O(NibbleMinFl_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    NibbleMinFl_carry_i_6
       (.I0(\txethmac1/NibbleMinFl0 [5]),
        .I1(\txethmac1/NibCnt [5]),
        .I2(\txethmac1/NibbleMinFl0 [4]),
        .I3(\txethmac1/NibCnt [4]),
        .O(NibbleMinFl_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    NibbleMinFl_carry_i_7
       (.I0(\txethmac1/NibbleMinFl0 [3]),
        .I1(\txethmac1/NibCnt [3]),
        .I2(\txethmac1/NibbleMinFl0 [2]),
        .I3(\txethmac1/NibCnt [2]),
        .O(NibbleMinFl_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    NibbleMinFl_carry_i_8
       (.I0(\txethmac1/NibCnt [0]),
        .I1(\txethmac1/NibbleMinFl0 [1]),
        .I2(\txethmac1/NibCnt [1]),
        .O(NibbleMinFl_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFF0F4404)) 
    Nvalid_i_1
       (.I0(\miim1/SyncStatMdcEn ),
        .I1(\miim1/ScanStat_q2 ),
        .I2(\miim1/InProgress_q3 ),
        .I3(\miim1/InProgress_q2 ),
        .I4(NValid_stat),
        .O(Nvalid_i_1_n_0));
  LUT6 #(
    .INIT(64'hF444FFFF44440000)) 
    OpCodeOK_i_1
       (.I0(OpCodeOK_i_2_n_0),
        .I1(OpCodeOK_i_3_n_0),
        .I2(OpCodeOK_i_4_n_0),
        .I3(OpCodeOK_i_5_n_0),
        .I4(OpCodeOK_i_6_n_0),
        .I5(\maccontrol1/receivecontrol1/OpCodeOK_reg_n_0 ),
        .O(OpCodeOK_i_1_n_0));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    OpCodeOK_i_2
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .I2(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I3(RxValid),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .O(OpCodeOK_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h02)) 
    OpCodeOK_i_3
       (.I0(TypeLengthOK_i_2_n_0),
        .I1(RxData[1]),
        .I2(RxData[3]),
        .O(OpCodeOK_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    OpCodeOK_i_4
       (.I0(OpCodeOK_i_7_n_0),
        .I1(RxData[7]),
        .I2(RxData[6]),
        .I3(RxData[2]),
        .I4(RxData[0]),
        .I5(OpCodeOK_i_8_n_0),
        .O(OpCodeOK_i_4_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    OpCodeOK_i_5
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I2(\AssembledTimerValue[7]_i_3_n_0 ),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .O(OpCodeOK_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    OpCodeOK_i_6
       (.I0(OpCodeOK_i_2_n_0),
        .I1(\maccontrol1/receivecontrol1/DetectionWindow_reg_n_0 ),
        .I2(\AssembledTimerValue[15]_i_3_n_0 ),
        .I3(OpCodeOK_i_5_n_0),
        .O(OpCodeOK_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    OpCodeOK_i_7
       (.I0(RxData[4]),
        .I1(RxData[5]),
        .O(OpCodeOK_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    OpCodeOK_i_8
       (.I0(RxData[3]),
        .I1(RxData[1]),
        .O(OpCodeOK_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFEFEEEFEEEFEEEF)) 
    PacketFinished_i_1
       (.I0(SetTxCIrq_txclk_i_2_n_0),
        .I1(\RetryCnt[3]_i_6_n_0 ),
        .I2(PacketFinished_i_2_n_0),
        .I3(\txethmac1/ColWindow_reg_n_0 ),
        .I4(\DlyCrcCnt[1]_i_2_n_0 ),
        .I5(PacketFinished_i_3_n_0),
        .O(\macstatus1/RetryCntLatched0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    PacketFinished_i_2
       (.I0(\txethmac1/StatePAD ),
        .I1(\txethmac1/StateFCS ),
        .I2(StateData[0]),
        .I3(StateData[1]),
        .I4(\StateData[0]_i_3_n_0 ),
        .I5(\StateData[0]_i_2_n_0 ),
        .O(PacketFinished_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00009009)) 
    PacketFinished_i_3
       (.I0(RetryCnt[0]),
        .I1(r_MaxRet[0]),
        .I2(RetryCnt[1]),
        .I3(r_MaxRet[1]),
        .I4(PacketFinished_i_4_n_0),
        .O(PacketFinished_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    PacketFinished_i_4
       (.I0(r_MaxRet[2]),
        .I1(RetryCnt[2]),
        .I2(r_MaxRet[3]),
        .I3(RetryCnt[3]),
        .O(PacketFinished_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__0_i_1
       (.I0(\maccontrol1/PauseTimer [8]),
        .O(PauseTimer0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__0_i_2
       (.I0(\maccontrol1/PauseTimer [7]),
        .O(PauseTimer0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__0_i_3
       (.I0(\maccontrol1/PauseTimer [6]),
        .O(PauseTimer0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__0_i_4
       (.I0(\maccontrol1/PauseTimer [5]),
        .O(PauseTimer0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__1_i_1
       (.I0(\maccontrol1/PauseTimer [12]),
        .O(PauseTimer0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__1_i_2
       (.I0(\maccontrol1/PauseTimer [11]),
        .O(PauseTimer0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__1_i_3
       (.I0(\maccontrol1/PauseTimer [10]),
        .O(PauseTimer0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__1_i_4
       (.I0(\maccontrol1/PauseTimer [9]),
        .O(PauseTimer0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__2_i_1
       (.I0(\maccontrol1/PauseTimer [15]),
        .O(PauseTimer0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__2_i_2
       (.I0(\maccontrol1/PauseTimer [14]),
        .O(PauseTimer0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry__2_i_3
       (.I0(\maccontrol1/PauseTimer [13]),
        .O(PauseTimer0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry_i_1
       (.I0(\maccontrol1/PauseTimer [4]),
        .O(PauseTimer0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry_i_2
       (.I0(\maccontrol1/PauseTimer [3]),
        .O(PauseTimer0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry_i_3
       (.I0(\maccontrol1/PauseTimer [2]),
        .O(PauseTimer0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PauseTimer0_carry_i_4
       (.I0(\maccontrol1/PauseTimer [1]),
        .O(PauseTimer0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    PauseTimerEq0_sync1_i_1
       (.I0(PauseTimerEq0_sync1_i_2_n_0),
        .I1(\maccontrol1/PauseTimer [5]),
        .I2(\maccontrol1/PauseTimer [6]),
        .I3(\maccontrol1/PauseTimer [0]),
        .I4(\maccontrol1/PauseTimer [2]),
        .I5(PauseTimerEq0_sync1_i_3_n_0),
        .O(\maccontrol1/PauseTimerEq0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    PauseTimerEq0_sync1_i_2
       (.I0(\maccontrol1/PauseTimer [7]),
        .I1(\maccontrol1/PauseTimer [10]),
        .I2(\maccontrol1/PauseTimer [4]),
        .I3(\maccontrol1/PauseTimer [9]),
        .O(PauseTimerEq0_sync1_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    PauseTimerEq0_sync1_i_3
       (.I0(\maccontrol1/PauseTimer [13]),
        .I1(\maccontrol1/PauseTimer [1]),
        .I2(\maccontrol1/PauseTimer [11]),
        .I3(\maccontrol1/PauseTimer [8]),
        .I4(PauseTimerEq0_sync1_i_4_n_0),
        .O(PauseTimerEq0_sync1_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    PauseTimerEq0_sync1_i_4
       (.I0(\maccontrol1/PauseTimer [12]),
        .I1(\maccontrol1/PauseTimer [15]),
        .I2(\maccontrol1/PauseTimer [3]),
        .I3(\maccontrol1/PauseTimer [14]),
        .O(PauseTimerEq0_sync1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \PauseTimer[0]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [0]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer [0]),
        .O(\PauseTimer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[10]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [10]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [10]),
        .O(\PauseTimer[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[11]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [11]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [11]),
        .O(\PauseTimer[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[12]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [12]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [12]),
        .O(\PauseTimer[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[13]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [13]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [13]),
        .O(\PauseTimer[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[14]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [14]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [14]),
        .O(\PauseTimer[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \PauseTimer[15]_i_1 
       (.I0(SetPauseTimer),
        .I1(\maccontrol1/PauseTimerEq0 ),
        .I2(\PauseTimer[15]_i_3_n_0 ),
        .I3(\maccontrol1/receivecontrol1/SlotTimer_reg [5]),
        .I4(\PauseTimer[15]_i_4_n_0 ),
        .O(\PauseTimer[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[15]_i_2 
       (.I0(\maccontrol1/LatchedTimerValue [15]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [15]),
        .O(\PauseTimer[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \PauseTimer[15]_i_3 
       (.I0(\maccontrol1/receivecontrol1/Divider2_reg_n_0 ),
        .I1(\maccontrol1/Pause ),
        .I2(r_RxFlow),
        .O(\PauseTimer[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \PauseTimer[15]_i_4 
       (.I0(\maccontrol1/receivecontrol1/SlotTimer_reg [3]),
        .I1(\maccontrol1/receivecontrol1/SlotTimer_reg [1]),
        .I2(\maccontrol1/receivecontrol1/SlotTimer_reg [0]),
        .I3(\maccontrol1/receivecontrol1/SlotTimer_reg [2]),
        .I4(\maccontrol1/receivecontrol1/SlotTimer_reg [4]),
        .O(\PauseTimer[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[1]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [1]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [1]),
        .O(\PauseTimer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[2]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [2]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [2]),
        .O(\PauseTimer[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[3]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [3]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [3]),
        .O(\PauseTimer[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[4]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [4]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [4]),
        .O(\PauseTimer[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[5]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [5]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [5]),
        .O(\PauseTimer[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[6]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [6]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [6]),
        .O(\PauseTimer[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[7]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [7]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [7]),
        .O(\PauseTimer[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[8]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [8]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [8]),
        .O(\PauseTimer[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PauseTimer[9]_i_1 
       (.I0(\maccontrol1/LatchedTimerValue [9]),
        .I1(SetPauseTimer),
        .I2(\maccontrol1/PauseTimer0 [9]),
        .O(\PauseTimer[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF22200000222)) 
    Pause_i_1
       (.I0(r_RxFlow),
        .I1(\maccontrol1/receivecontrol1/PauseTimerEq0_sync2 ),
        .I2(Pause_i_2_n_0),
        .I3(\maccontrol1/TxUsedDataOutDetected_reg_n_0 ),
        .I4(TxStartFrmOut),
        .I5(\maccontrol1/Pause ),
        .O(Pause_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    Pause_i_2
       (.I0(TxAbortIn),
        .I1(TxDoneIn),
        .O(Pause_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    Pause_i_3
       (.I0(\maccontrol1/TxCtrlStartFrm ),
        .I1(\maccontrol1/CtrlMux ),
        .I2(TxStartFrm),
        .I3(\maccontrol1/Pause ),
        .O(TxStartFrmOut));
  LUT4 #(
    .INIT(16'h0800)) 
    \Prsd[15]_i_1 
       (.I0(\Prsd[15]_i_2_n_0 ),
        .I1(\miim1/LatchByte__0 ),
        .I2(\miim1/LatchByte ),
        .I3(\miim1/MdcEn_n ),
        .O(\Prsd[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEBFAEFFFFEEFF)) 
    \Prsd[15]_i_2 
       (.I0(\BitCounter[5]_i_3_n_0 ),
        .I1(\miim1/BitCounter [4]),
        .I2(\miim1/WriteOp_reg_n_0 ),
        .I3(r_MiiNoPre),
        .I4(\miim1/BitCounter [3]),
        .I5(\miim1/BitCounter [5]),
        .O(\Prsd[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Prsd[7]_i_1 
       (.I0(\miim1/LatchByte ),
        .I1(\Prsd[15]_i_2_n_0 ),
        .I2(\miim1/MdcEn_n ),
        .O(\Prsd[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    RStatStart_i_1
       (.I0(\miim1/RStat_q3 ),
        .I1(\miim1/RStat_q2 ),
        .I2(\miim1/EndBusy ),
        .I3(RStatStart),
        .O(RStatStart_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RandomEqByteCnt0_carry_i_1
       (.I0(\txethmac1/RandomLatched [9]),
        .I1(\txethmac1/txcounters1/ByteCnt_reg_n_0_[9] ),
        .O(RandomEqByteCnt0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    RandomEqByteCnt0_carry_i_2
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[8] ),
        .I1(\txethmac1/RandomLatched [8]),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[6] ),
        .I3(\txethmac1/RandomLatched [6]),
        .I4(\txethmac1/RandomLatched [7]),
        .I5(\txethmac1/txcounters1/ByteCnt_reg_n_0_[7] ),
        .O(RandomEqByteCnt0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    RandomEqByteCnt0_carry_i_3
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[5] ),
        .I1(\txethmac1/RandomLatched [5]),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[3] ),
        .I3(\txethmac1/RandomLatched [3]),
        .I4(\txethmac1/RandomLatched [4]),
        .I5(\txethmac1/txcounters1/ByteCnt_reg_n_0_[4] ),
        .O(RandomEqByteCnt0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    RandomEqByteCnt0_carry_i_4
       (.I0(\txethmac1/txcounters1/ByteCnt_reg_n_0_[2] ),
        .I1(\txethmac1/RandomLatched [2]),
        .I2(\txethmac1/txcounters1/ByteCnt_reg_n_0_[0] ),
        .I3(\txethmac1/RandomLatched [0]),
        .I4(\txethmac1/RandomLatched [1]),
        .I5(\txethmac1/txcounters1/ByteCnt_reg_n_0_[1] ),
        .O(RandomEqByteCnt0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \RandomLatched[1]_i_1 
       (.I0(\txethmac1/random1/x_reg_n_0_[1] ),
        .I1(RetryCnt[1]),
        .I2(RetryCnt[3]),
        .I3(RetryCnt[2]),
        .O(\txethmac1/random1/Random [1]));
  LUT5 #(
    .INIT(32'hAAAAAA80)) 
    \RandomLatched[2]_i_1 
       (.I0(\txethmac1/random1/p_1_in ),
        .I1(RetryCnt[0]),
        .I2(RetryCnt[1]),
        .I3(RetryCnt[3]),
        .I4(RetryCnt[2]),
        .O(\txethmac1/random1/Random [2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \RandomLatched[3]_i_1 
       (.I0(\txethmac1/random1/x_reg_n_0_[3] ),
        .I1(RetryCnt[2]),
        .I2(RetryCnt[3]),
        .O(\txethmac1/random1/Random [3]));
  LUT5 #(
    .INIT(32'hF0E0F000)) 
    \RandomLatched[4]_i_1 
       (.I0(RetryCnt[0]),
        .I1(RetryCnt[1]),
        .I2(\txethmac1/random1/x_reg_n_0_[4] ),
        .I3(RetryCnt[3]),
        .I4(RetryCnt[2]),
        .O(\txethmac1/random1/Random [4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \RandomLatched[5]_i_1 
       (.I0(\txethmac1/random1/x_reg_n_0_[5] ),
        .I1(RetryCnt[1]),
        .I2(RetryCnt[2]),
        .I3(RetryCnt[3]),
        .O(\txethmac1/random1/Random [5]));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \RandomLatched[6]_i_1 
       (.I0(\txethmac1/random1/x_reg_n_0_[6] ),
        .I1(RetryCnt[1]),
        .I2(RetryCnt[0]),
        .I3(RetryCnt[2]),
        .I4(RetryCnt[3]),
        .O(\txethmac1/random1/Random [6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RandomLatched[7]_i_1 
       (.I0(RetryCnt[3]),
        .I1(\txethmac1/random1/x_reg_n_0_[7] ),
        .O(\txethmac1/random1/Random [7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    \RandomLatched[8]_i_1 
       (.I0(RetryCnt[0]),
        .I1(RetryCnt[1]),
        .I2(RetryCnt[2]),
        .I3(\txethmac1/random1/x_reg_n_0_[8] ),
        .I4(RetryCnt[3]),
        .O(\txethmac1/random1/Random [8]));
  LUT2 #(
    .INIT(4'h8)) 
    \RandomLatched[9]_i_1 
       (.I0(\txethmac1/StateJam_q ),
        .I1(\txethmac1/StateJam ),
        .O(\txethmac1/random1/RandomLatched0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \RandomLatched[9]_i_2 
       (.I0(RetryCnt[2]),
        .I1(RetryCnt[1]),
        .I2(RetryCnt[3]),
        .I3(\txethmac1/random1/p_0_in ),
        .O(\txethmac1/random1/Random [9]));
  LUT4 #(
    .INIT(16'hFBF0)) 
    ReadTxDataFromFifo_tck_i_1
       (.I0(\wishbone/ReadTxDataFromFifo_syncb3 ),
        .I1(\wishbone/ReadTxDataFromFifo_syncb2 ),
        .I2(\wishbone/ReadTxDataFromFifo_tck0 ),
        .I3(\wishbone/ReadTxDataFromFifo_tck ),
        .O(ReadTxDataFromFifo_tck_i_1_n_0));
  LUT6 #(
    .INIT(64'h4F4444444444EE44)) 
    ReadTxDataFromFifo_tck_i_2
       (.I0(TxStartFrm),
        .I1(\wishbone/TxStartFrm_sync2 ),
        .I2(\wishbone/LastWord_reg_n_0 ),
        .I3(ReadTxDataFromFifo_tck_i_3_n_0),
        .I4(\wishbone/TxByteCnt [1]),
        .I5(\wishbone/TxByteCnt [0]),
        .O(\wishbone/ReadTxDataFromFifo_tck0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ReadTxDataFromFifo_tck_i_3
       (.I0(\maccontrol1/CtrlMux ),
        .I1(TxUsedDataIn),
        .I2(\wishbone/Flop_reg_n_0 ),
        .O(ReadTxDataFromFifo_tck_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000FFFC0000AAA8)) 
    ReadTxDataFromMemory_i_1
       (.I0(\wishbone/TxEn_needed0 ),
        .I1(\wishbone/TxLength_reg_n_0_[1] ),
        .I2(\wishbone/TxLength_reg_n_0_[0] ),
        .I3(\TxLength[15]_i_4_n_0 ),
        .I4(ReadTxDataFromMemory_i_2_n_0),
        .I5(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .O(ReadTxDataFromMemory_i_1_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    ReadTxDataFromMemory_i_2
       (.I0(\wishbone/TxAbort_wb_q ),
        .I1(\wishbone/TxAbort_wb ),
        .I2(\wishbone/TxRetry_wb_q ),
        .I3(\wishbone/TxRetry_wb ),
        .O(ReadTxDataFromMemory_i_2_n_0));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    ReceivedPacketTooBig_i_1
       (.I0(r_HugEn),
        .I1(\macstatus1/ReceivedPacketTooBig1 ),
        .I2(LoadRxStatus),
        .I3(ShortFrame_i_3_n_0),
        .I4(ReceivedPacketTooBig),
        .O(ReceivedPacketTooBig_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ReceivedPacketTooBig_i_10
       (.I0(RxByteCnt[10]),
        .I1(r_MaxFL[10]),
        .I2(RxByteCnt[11]),
        .I3(r_MaxFL[11]),
        .O(ReceivedPacketTooBig_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ReceivedPacketTooBig_i_11
       (.I0(RxByteCnt[8]),
        .I1(r_MaxFL[8]),
        .I2(RxByteCnt[9]),
        .I3(r_MaxFL[9]),
        .O(ReceivedPacketTooBig_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ReceivedPacketTooBig_i_12
       (.I0(RxByteCnt[6]),
        .I1(r_MaxFL[6]),
        .I2(r_MaxFL[7]),
        .I3(RxByteCnt[7]),
        .O(ReceivedPacketTooBig_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ReceivedPacketTooBig_i_13
       (.I0(RxByteCnt[4]),
        .I1(r_MaxFL[4]),
        .I2(r_MaxFL[5]),
        .I3(RxByteCnt[5]),
        .O(ReceivedPacketTooBig_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ReceivedPacketTooBig_i_14
       (.I0(RxByteCnt[2]),
        .I1(r_MaxFL[2]),
        .I2(r_MaxFL[3]),
        .I3(RxByteCnt[3]),
        .O(ReceivedPacketTooBig_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ReceivedPacketTooBig_i_15
       (.I0(RxByteCnt[0]),
        .I1(r_MaxFL[0]),
        .I2(r_MaxFL[1]),
        .I3(RxByteCnt[1]),
        .O(ReceivedPacketTooBig_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ReceivedPacketTooBig_i_16
       (.I0(RxByteCnt[6]),
        .I1(r_MaxFL[6]),
        .I2(RxByteCnt[7]),
        .I3(r_MaxFL[7]),
        .O(ReceivedPacketTooBig_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ReceivedPacketTooBig_i_17
       (.I0(RxByteCnt[4]),
        .I1(r_MaxFL[4]),
        .I2(RxByteCnt[5]),
        .I3(r_MaxFL[5]),
        .O(ReceivedPacketTooBig_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ReceivedPacketTooBig_i_18
       (.I0(RxByteCnt[2]),
        .I1(r_MaxFL[2]),
        .I2(RxByteCnt[3]),
        .I3(r_MaxFL[3]),
        .O(ReceivedPacketTooBig_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ReceivedPacketTooBig_i_19
       (.I0(RxByteCnt[0]),
        .I1(r_MaxFL[0]),
        .I2(RxByteCnt[1]),
        .I3(r_MaxFL[1]),
        .O(ReceivedPacketTooBig_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ReceivedPacketTooBig_i_4
       (.I0(RxByteCnt[14]),
        .I1(r_MaxFL[14]),
        .I2(r_MaxFL[15]),
        .I3(RxByteCnt[15]),
        .O(ReceivedPacketTooBig_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ReceivedPacketTooBig_i_5
       (.I0(RxByteCnt[12]),
        .I1(r_MaxFL[12]),
        .I2(r_MaxFL[13]),
        .I3(RxByteCnt[13]),
        .O(ReceivedPacketTooBig_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ReceivedPacketTooBig_i_6
       (.I0(RxByteCnt[10]),
        .I1(r_MaxFL[10]),
        .I2(r_MaxFL[11]),
        .I3(RxByteCnt[11]),
        .O(ReceivedPacketTooBig_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ReceivedPacketTooBig_i_7
       (.I0(RxByteCnt[8]),
        .I1(r_MaxFL[8]),
        .I2(r_MaxFL[9]),
        .I3(RxByteCnt[9]),
        .O(ReceivedPacketTooBig_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ReceivedPacketTooBig_i_8
       (.I0(RxByteCnt[14]),
        .I1(r_MaxFL[14]),
        .I2(RxByteCnt[15]),
        .I3(r_MaxFL[15]),
        .O(ReceivedPacketTooBig_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ReceivedPacketTooBig_i_9
       (.I0(RxByteCnt[12]),
        .I1(r_MaxFL[12]),
        .I2(RxByteCnt[13]),
        .I3(r_MaxFL[13]),
        .O(ReceivedPacketTooBig_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ReceivedPacketTooBig_reg_i_2
       (.CI(ReceivedPacketTooBig_reg_i_3_n_0),
        .CO({\macstatus1/ReceivedPacketTooBig1 ,ReceivedPacketTooBig_reg_i_2_n_1,ReceivedPacketTooBig_reg_i_2_n_2,ReceivedPacketTooBig_reg_i_2_n_3}),
        .CYINIT(\<const0> ),
        .DI({ReceivedPacketTooBig_i_4_n_0,ReceivedPacketTooBig_i_5_n_0,ReceivedPacketTooBig_i_6_n_0,ReceivedPacketTooBig_i_7_n_0}),
        .S({ReceivedPacketTooBig_i_8_n_0,ReceivedPacketTooBig_i_9_n_0,ReceivedPacketTooBig_i_10_n_0,ReceivedPacketTooBig_i_11_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ReceivedPacketTooBig_reg_i_3
       (.CI(\<const0> ),
        .CO({ReceivedPacketTooBig_reg_i_3_n_0,ReceivedPacketTooBig_reg_i_3_n_1,ReceivedPacketTooBig_reg_i_3_n_2,ReceivedPacketTooBig_reg_i_3_n_3}),
        .CYINIT(\<const0> ),
        .DI({ReceivedPacketTooBig_i_12_n_0,ReceivedPacketTooBig_i_13_n_0,ReceivedPacketTooBig_i_14_n_0,ReceivedPacketTooBig_i_15_n_0}),
        .S({ReceivedPacketTooBig_i_16_n_0,ReceivedPacketTooBig_i_17_n_0,ReceivedPacketTooBig_i_18_n_0,ReceivedPacketTooBig_i_19_n_0}));
  LUT6 #(
    .INIT(64'h5555555540000000)) 
    ReceivedPauseFrmWAddr_i_1
       (.I0(ReceiveEnd),
        .I1(ControlFrmAddressOK),
        .I2(\AssembledTimerValue[15]_i_3_n_0 ),
        .I3(\maccontrol1/receivecontrol1/OpCodeOK_reg_n_0 ),
        .I4(\maccontrol1/receivecontrol1/TypeLengthOK ),
        .I5(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .O(ReceivedPauseFrmWAddr_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000080FF800080)) 
    ReceivedPauseFrm_i_1
       (.I0(\maccontrol1/receivecontrol1/TypeLengthOK ),
        .I1(\maccontrol1/receivecontrol1/OpCodeOK_reg_n_0 ),
        .I2(\AssembledTimerValue[15]_i_3_n_0 ),
        .I3(ReceivedPauseFrm),
        .I4(r_PassAll),
        .I5(RxStatusWriteLatched_sync2),
        .O(ReceivedPauseFrm_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RetryCnt[0]_i_1 
       (.I0(\RetryCnt[3]_i_5_n_0 ),
        .I1(SetTxCIrq_txclk_i_2_n_0),
        .I2(TxUnderRun),
        .I3(\RetryCnt[3]_i_6_n_0 ),
        .I4(RetryCnt[0]),
        .O(\RetryCnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \RetryCnt[1]_i_1 
       (.I0(\RetryCnt[3]_i_5_n_0 ),
        .I1(SetTxCIrq_txclk_i_2_n_0),
        .I2(TxUnderRun),
        .I3(\RetryCnt[3]_i_6_n_0 ),
        .I4(RetryCnt[0]),
        .I5(RetryCnt[1]),
        .O(\RetryCnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \RetryCnt[2]_i_1 
       (.I0(\RetryCnt[3]_i_5_n_0 ),
        .I1(SetTxCIrq_txclk_i_2_n_0),
        .I2(TxUnderRun),
        .I3(\RetryCnt[3]_i_6_n_0 ),
        .I4(\RetryCnt[2]_i_2_n_0 ),
        .I5(RetryCnt[2]),
        .O(\RetryCnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RetryCnt[2]_i_2 
       (.I0(RetryCnt[0]),
        .I1(RetryCnt[1]),
        .O(\RetryCnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RetryCnt[3]_i_1 
       (.I0(\RetryCnt[3]_i_3_n_0 ),
        .I1(\RetryCnt[3]_i_4_n_0 ),
        .I2(\RetryCnt[3]_i_5_n_0 ),
        .I3(SetTxCIrq_txclk_i_2_n_0),
        .I4(TxUnderRun),
        .I5(\RetryCnt[3]_i_6_n_0 ),
        .O(\RetryCnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RetryCnt[3]_i_10 
       (.I0(\txethmac1/RandomLatched [1]),
        .I1(\txethmac1/RandomLatched [0]),
        .I2(\txethmac1/RandomLatched [4]),
        .I3(\txethmac1/RandomLatched [6]),
        .I4(\txethmac1/RandomLatched [5]),
        .I5(\txethmac1/RandomLatched [9]),
        .O(\RetryCnt[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \RetryCnt[3]_i_2 
       (.I0(\RetryCnt[3]_i_5_n_0 ),
        .I1(SetTxCIrq_txclk_i_2_n_0),
        .I2(TxUnderRun),
        .I3(\RetryCnt[3]_i_6_n_0 ),
        .I4(\RetryCnt[3]_i_7_n_0 ),
        .I5(RetryCnt[3]),
        .O(\RetryCnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \RetryCnt[3]_i_3 
       (.I0(\RetryCnt[3]_i_8_n_0 ),
        .I1(\txethmac1/StateJam ),
        .I2(\txethmac1/NibCnt [0]),
        .I3(\txethmac1/NibCnt [1]),
        .I4(\txethmac1/NibCnt [2]),
        .I5(\txethmac1/ColWindow_reg_n_0 ),
        .O(\RetryCnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \RetryCnt[3]_i_4 
       (.I0(\txethmac1/random1/RandomEqByteCnt024_in ),
        .I1(\txethmac1/NibCnt [5]),
        .I2(\txethmac1/NibCnt [4]),
        .I3(\txethmac1/NibCnt [6]),
        .I4(\txethmac1/StateBackOff ),
        .I5(\RetryCnt[3]_i_9_n_0 ),
        .O(\RetryCnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \RetryCnt[3]_i_5 
       (.I0(\txethmac1/NibCnt [2]),
        .I1(\txethmac1/NibCnt [1]),
        .I2(\txethmac1/NibCnt [0]),
        .I3(\txethmac1/StateJam ),
        .I4(PacketFinished_i_3_n_0),
        .I5(\txethmac1/ColWindow_reg_n_0 ),
        .O(\RetryCnt[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RetryCnt[3]_i_6 
       (.I0(\txethmac1/p_5_in ),
        .I1(\txethmac1/StopExcessiveDeferOccured ),
        .O(\RetryCnt[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \RetryCnt[3]_i_7 
       (.I0(RetryCnt[1]),
        .I1(RetryCnt[0]),
        .I2(RetryCnt[2]),
        .O(\RetryCnt[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \RetryCnt[3]_i_8 
       (.I0(r_NoBckof),
        .I1(\RetryCnt[3]_i_10_n_0 ),
        .I2(\txethmac1/RandomLatched [8]),
        .I3(\txethmac1/RandomLatched [3]),
        .I4(\txethmac1/RandomLatched [7]),
        .I5(\txethmac1/RandomLatched [2]),
        .O(\RetryCnt[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \RetryCnt[3]_i_9 
       (.I0(\txethmac1/NibCnt [0]),
        .I1(\txethmac1/NibCnt [1]),
        .I2(\txethmac1/NibCnt [2]),
        .I3(\txethmac1/NibCnt [3]),
        .O(\RetryCnt[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h80)) 
    RetryLimit_i_1
       (.I0(\DlyCrcCnt[1]_i_2_n_0 ),
        .I1(PacketFinished_i_3_n_0),
        .I2(\txethmac1/ColWindow_reg_n_0 ),
        .O(MaxCollisionOccured));
  LUT2 #(
    .INIT(4'h2)) 
    RstTxPauseRq_i_1
       (.I0(WillSendControlFrame_sync2),
        .I1(WillSendControlFrame_sync3),
        .O(RstTxPauseRq0));
  FDCE #(
    .INIT(1'b0)) 
    RstTxPauseRq_reg
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RstTxPauseRq0),
        .Q(RstTxPauseRq));
  LUT5 #(
    .INIT(32'h000F000E)) 
    Rule1_i_1
       (.I0(r_FullD),
        .I1(StatePreamble),
        .I2(\txethmac1/StateIdle ),
        .I3(\txethmac1/StateBackOff ),
        .I4(\txethmac1/txstatem1/Rule1_reg_n_0 ),
        .O(Rule1_i_1_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    RxAbortLatched_i_1
       (.I0(RxAbort_wb),
        .I1(\wishbone/RxAbortSyncb2 ),
        .I2(\wishbone/RxAbortLatched_reg_n_0 ),
        .O(RxAbortLatched_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    RxAbortRst_reg
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxAbortRst_sync1),
        .Q(RxAbortRst));
  FDCE #(
    .INIT(1'b0)) 
    RxAbortRst_sync1_reg
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxAbort_wb),
        .Q(RxAbortRst_sync1));
  LUT6 #(
    .INIT(64'h0000220200000000)) 
    RxAbort_i_1
       (.I0(RxAbort_i_2_n_0),
        .I1(r_Pro),
        .I2(\rxethmac1/Broadcast_reg_n_0 ),
        .I3(r_Bro),
        .I4(RxAbort_i_3_n_0),
        .I5(RxAbort_i_4_n_0),
        .O(\rxethmac1/rxaddrcheck1/RxAbort0 ));
  LUT2 #(
    .INIT(4'h1)) 
    RxAbort_i_2
       (.I0(\rxethmac1/rxaddrcheck1/MulticastOK_reg_n_0 ),
        .I1(\rxethmac1/rxaddrcheck1/UnicastOK ),
        .O(RxAbort_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RxAbort_i_3
       (.I0(RxByteCnt[0]),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .O(RxAbort_i_3_n_0));
  LUT4 #(
    .INIT(16'h4440)) 
    RxAbort_i_4
       (.I0(\CrcHash[5]_i_3_n_0 ),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I2(RxStateData[1]),
        .I3(RxStateData[0]),
        .O(RxAbort_i_4_n_0));
  LUT6 #(
    .INIT(64'hFDFFFDFDFCFFFCFC)) 
    RxAbort_latch_i_1
       (.I0(RxAbortRst),
        .I1(RxAbort_latch_i_2_n_0),
        .I2(RxAbort),
        .I3(r_PassAll),
        .I4(ReceivedPauseFrm),
        .I5(RxAbort_latch),
        .O(RxAbort_latch_i_1_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    RxAbort_latch_i_2
       (.I0(InvalidSymbol),
        .I1(LatchedMRxErr),
        .I2(r_RecSmall),
        .I3(ShortFrame),
        .O(RxAbort_latch_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    RxAbort_latch_reg
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxAbort_latch_i_1_n_0),
        .Q(RxAbort_latch));
  FDCE #(
    .INIT(1'b0)) 
    RxAbort_sync1_reg
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxAbort_latch),
        .Q(RxAbort_sync1));
  FDCE #(
    .INIT(1'b0)) 
    RxAbort_wb_reg
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxAbort_sync1),
        .Q(RxAbort_wb));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3AAA3A3)) 
    \RxBDAddress[1]_i_1 
       (.I0(r_TxBDNum[0]),
        .I1(\wishbone/RxBDAddress_reg_n_0_[1] ),
        .I2(\wishbone/RxBDDataIn [13]),
        .I3(\wishbone/r_RxEn_q ),
        .I4(\ethreg1/MODER_0/DataOut_reg_n_0_[0] ),
        .I5(\ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ),
        .O(\RxBDAddress[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \RxBDAddress[2]_i_1 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[1] ),
        .I1(\wishbone/RxBDAddress_reg_n_0_[2] ),
        .I2(\RxBDAddress[7]_i_4_n_0 ),
        .I3(r_TxBDNum[1]),
        .O(\RxBDAddress[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \RxBDAddress[3]_i_1 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[3] ),
        .I1(\wishbone/RxBDAddress_reg_n_0_[1] ),
        .I2(\wishbone/RxBDAddress_reg_n_0_[2] ),
        .I3(\RxBDAddress[7]_i_4_n_0 ),
        .I4(r_TxBDNum[2]),
        .O(\RxBDAddress[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCCCCCAAAAAAAA)) 
    \RxBDAddress[4]_i_1 
       (.I0(r_TxBDNum[3]),
        .I1(\wishbone/RxBDAddress_reg_n_0_[4] ),
        .I2(\wishbone/RxBDAddress_reg_n_0_[2] ),
        .I3(\wishbone/RxBDAddress_reg_n_0_[1] ),
        .I4(\wishbone/RxBDAddress_reg_n_0_[3] ),
        .I5(\RxBDAddress[7]_i_4_n_0 ),
        .O(\RxBDAddress[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC3AA)) 
    \RxBDAddress[5]_i_1 
       (.I0(r_TxBDNum[4]),
        .I1(\wishbone/RxBDAddress_reg_n_0_[5] ),
        .I2(\RxBDAddress[5]_i_2_n_0 ),
        .I3(\RxBDAddress[7]_i_4_n_0 ),
        .O(\RxBDAddress[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \RxBDAddress[5]_i_2 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[3] ),
        .I1(\wishbone/RxBDAddress_reg_n_0_[1] ),
        .I2(\wishbone/RxBDAddress_reg_n_0_[2] ),
        .I3(\wishbone/RxBDAddress_reg_n_0_[4] ),
        .O(\RxBDAddress[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC3AA)) 
    \RxBDAddress[6]_i_1 
       (.I0(r_TxBDNum[5]),
        .I1(\wishbone/RxBDAddress_reg_n_0_[6] ),
        .I2(\RxBDAddress[7]_i_3_n_0 ),
        .I3(\RxBDAddress[7]_i_4_n_0 ),
        .O(\RxBDAddress[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF04040404040404)) 
    \RxBDAddress[7]_i_1 
       (.I0(\wishbone/r_RxEn_q ),
        .I1(\ethreg1/MODER_0/DataOut_reg_n_0_[0] ),
        .I2(\ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxEn ),
        .I5(\wishbone/ShiftEnded ),
        .O(\RxBDAddress[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \RxBDAddress[7]_i_2 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[7] ),
        .I1(\RxBDAddress[7]_i_3_n_0 ),
        .I2(\wishbone/RxBDAddress_reg_n_0_[6] ),
        .I3(\RxBDAddress[7]_i_4_n_0 ),
        .I4(r_TxBDNum[6]),
        .O(\RxBDAddress[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \RxBDAddress[7]_i_3 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[4] ),
        .I1(\wishbone/RxBDAddress_reg_n_0_[2] ),
        .I2(\wishbone/RxBDAddress_reg_n_0_[1] ),
        .I3(\wishbone/RxBDAddress_reg_n_0_[3] ),
        .I4(\wishbone/RxBDAddress_reg_n_0_[5] ),
        .O(\RxBDAddress[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h5545)) 
    \RxBDAddress[7]_i_4 
       (.I0(\wishbone/RxBDDataIn [13]),
        .I1(\wishbone/r_RxEn_q ),
        .I2(\ethreg1/MODER_0/DataOut_reg_n_0_[0] ),
        .I3(\ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ),
        .O(\RxBDAddress[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555FF5D0000FF0C)) 
    RxBDRead_i_1
       (.I0(\wishbone/RxBDReady_reg_n_0 ),
        .I1(\wishbone/RxAbortSync3 ),
        .I2(\wishbone/RxAbortSync4 ),
        .I3(\RxBDAddress[7]_i_1_n_0 ),
        .I4(\wishbone/RxReady_reg_n_0 ),
        .I5(\wishbone/RxBDRead ),
        .O(RxBDRead_i_1_n_0));
  LUT6 #(
    .INIT(64'h2333333320000000)) 
    RxBDReady_i_1
       (.I0(BD_WB_DAT_O[15]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/p_0_in [3]),
        .I3(\wishbone/RxEn ),
        .I4(\wishbone/RxBDRead ),
        .I5(\wishbone/RxBDReady_reg_n_0 ),
        .O(RxBDReady_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    RxB_IRQ_i_1
       (.I0(RxB_IRQ_i_2_n_0),
        .I1(RxB_IRQ_i_3_n_0),
        .I2(LatchedCrcError),
        .O(RxB_IRQ_i_1_n_0));
  LUT5 #(
    .INIT(32'h4F000000)) 
    RxB_IRQ_i_2
       (.I0(r_RxFlow),
        .I1(r_PassAll),
        .I2(ReceivedPauseFrm),
        .I3(mem0_reg_i_2_n_0),
        .I4(\wishbone/RxBDDataIn [14]),
        .O(RxB_IRQ_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    RxB_IRQ_i_3
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[3] ),
        .I1(\wishbone/RxStatusInLatched_reg_n_0_[5] ),
        .I2(\wishbone/RxStatusInLatched_reg_n_0_[1] ),
        .I3(\wishbone/RxStatusInLatched_reg_n_0_[6] ),
        .I4(\wishbone/RxStatusInLatched_reg_n_0_[0] ),
        .I5(\wishbone/RxStatusInLatched_reg_n_0_[4] ),
        .O(RxB_IRQ_i_3_n_0));
  LUT6 #(
    .INIT(64'h05350000F5C50000)) 
    \RxByteCnt[0]_i_1 
       (.I0(\wishbone/RxPointerLSB_rst [0]),
        .I1(\RxByteCnt[0]_i_2_n_0 ),
        .I2(\RxByteCnt[1]_i_4_n_0 ),
        .I3(\wishbone/LastByteIn_reg_n_0 ),
        .I4(\RxByteCnt[1]_i_2_n_0 ),
        .I5(\wishbone/RxByteCnt [0]),
        .O(\RxByteCnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \RxByteCnt[0]_i_2 
       (.I0(\wishbone/RxReady_reg_n_0 ),
        .I1(\wishbone/RxEnableWindow ),
        .I2(RxValid),
        .O(\RxByteCnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFFA8080000)) 
    \RxByteCnt[1]_i_1 
       (.I0(\RxByteCnt[1]_i_2_n_0 ),
        .I1(\RxByteCnt[1]_i_3_n_0 ),
        .I2(\RxByteCnt[1]_i_4_n_0 ),
        .I3(\wishbone/RxByteCnt [0]),
        .I4(\RxByteCnt[1]_i_5_n_0 ),
        .I5(\wishbone/RxByteCnt [1]),
        .O(\RxByteCnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RxByteCnt[1]_i_2 
       (.I0(RxAbort_wb),
        .I1(\wishbone/ShiftEnded_rck ),
        .O(\RxByteCnt[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \RxByteCnt[1]_i_3 
       (.I0(\wishbone/RxPointerLSB_rst [1]),
        .I1(\wishbone/RxPointerLSB_rst [0]),
        .O(\RxByteCnt[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \RxByteCnt[1]_i_4 
       (.I0(RxStartFrm),
        .I1(RxValid),
        .I2(\wishbone/RxReady_reg_n_0 ),
        .O(\RxByteCnt[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE000FFFFFFFF)) 
    \RxByteCnt[1]_i_5 
       (.I0(\wishbone/RxEnableWindow ),
        .I1(RxStartFrm),
        .I2(RxValid),
        .I3(\wishbone/RxReady_reg_n_0 ),
        .I4(\wishbone/LastByteIn_reg_n_0 ),
        .I5(\RxByteCnt[1]_i_2_n_0 ),
        .O(\RxByteCnt[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFF7FFF7F0000)) 
    RxColWindow_i_1
       (.I0(RxColWindow_i_2_n_0),
        .I1(RxColWindow_i_3_n_0),
        .I2(RxStateData[1]),
        .I3(mcoll_pad_i_IBUF),
        .I4(RxStateIdle),
        .I5(\macstatus1/RxColWindow_reg_n_0 ),
        .O(RxColWindow_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    RxColWindow_i_2
       (.I0(RxByteCnt[0]),
        .I1(r_CollValid[0]),
        .I2(r_CollValid[2]),
        .I3(RxByteCnt[2]),
        .I4(r_CollValid[1]),
        .I5(RxByteCnt[1]),
        .O(RxColWindow_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    RxColWindow_i_3
       (.I0(RxByteCnt[3]),
        .I1(r_CollValid[3]),
        .I2(r_CollValid[5]),
        .I3(RxByteCnt[5]),
        .I4(r_CollValid[4]),
        .I5(RxByteCnt[4]),
        .O(RxColWindow_i_3_n_0));
  LUT6 #(
    .INIT(64'h008022A200800080)) 
    \RxDataLatched1[15]_i_1 
       (.I0(\RxDataLatched1[31]_i_2_n_0 ),
        .I1(RxStartFrm),
        .I2(\wishbone/RxPointerLSB_rst [1]),
        .I3(\wishbone/RxPointerLSB_rst [0]),
        .I4(\RxDataLatched1[31]_i_3_n_0 ),
        .I5(\wishbone/RxByteCnt [1]),
        .O(\RxDataLatched1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \RxDataLatched1[23]_i_1 
       (.I0(RxValid),
        .I1(\wishbone/RxReady_reg_n_0 ),
        .I2(\wishbone/LastByteIn_reg_n_0 ),
        .I3(\RxDataLatched1[23]_i_2_n_0 ),
        .O(\RxDataLatched1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDDD0FFF)) 
    \RxDataLatched1[23]_i_2 
       (.I0(\wishbone/RxPointerLSB_rst [0]),
        .I1(\wishbone/RxPointerLSB_rst [1]),
        .I2(\wishbone/RxEnableWindow ),
        .I3(\wishbone/RxByteCnt [0]),
        .I4(RxStartFrm),
        .I5(\wishbone/RxByteCnt [1]),
        .O(\RxDataLatched1[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002A0A2)) 
    \RxDataLatched1[31]_i_1 
       (.I0(\RxDataLatched1[31]_i_2_n_0 ),
        .I1(\wishbone/RxByteCnt [1]),
        .I2(RxStartFrm),
        .I3(\RxDataLatched1[31]_i_3_n_0 ),
        .I4(\wishbone/RxPointerLSB_rst [0]),
        .I5(\wishbone/RxPointerLSB_rst [1]),
        .O(\RxDataLatched1[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \RxDataLatched1[31]_i_2 
       (.I0(\wishbone/LastByteIn_reg_n_0 ),
        .I1(\wishbone/RxReady_reg_n_0 ),
        .I2(RxValid),
        .O(\RxDataLatched1[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \RxDataLatched1[31]_i_3 
       (.I0(\wishbone/RxByteCnt [0]),
        .I1(\wishbone/RxEnableWindow ),
        .O(\RxDataLatched1[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h111F0000)) 
    \RxDataLatched2[0]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(RxData[0]),
        .O(\RxDataLatched2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF11F0000)) 
    \RxDataLatched2[10]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(\wishbone/RxDataLatched1 [10]),
        .O(\RxDataLatched2[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF11F0000)) 
    \RxDataLatched2[11]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(\wishbone/RxDataLatched1 [11]),
        .O(\RxDataLatched2[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF11F0000)) 
    \RxDataLatched2[12]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(\wishbone/RxDataLatched1 [12]),
        .O(\RxDataLatched2[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF11F0000)) 
    \RxDataLatched2[13]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(\wishbone/RxDataLatched1 [13]),
        .O(\RxDataLatched2[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF11F0000)) 
    \RxDataLatched2[14]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(\wishbone/RxDataLatched1 [14]),
        .O(\RxDataLatched2[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF11F0000)) 
    \RxDataLatched2[15]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(\wishbone/RxDataLatched1 [15]),
        .O(\RxDataLatched2[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF1FF0000)) 
    \RxDataLatched2[16]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [1]),
        .I3(\wishbone/RxValidBytes__0 [0]),
        .I4(\wishbone/RxDataLatched1 [16]),
        .O(\RxDataLatched2[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF1FF0000)) 
    \RxDataLatched2[17]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [1]),
        .I3(\wishbone/RxValidBytes__0 [0]),
        .I4(\wishbone/RxDataLatched1 [17]),
        .O(\RxDataLatched2[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF1FF0000)) 
    \RxDataLatched2[18]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [1]),
        .I3(\wishbone/RxValidBytes__0 [0]),
        .I4(\wishbone/RxDataLatched1 [18]),
        .O(\RxDataLatched2[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF1FF0000)) 
    \RxDataLatched2[19]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [1]),
        .I3(\wishbone/RxValidBytes__0 [0]),
        .I4(\wishbone/RxDataLatched1 [19]),
        .O(\RxDataLatched2[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h111F0000)) 
    \RxDataLatched2[1]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(RxData[1]),
        .O(\RxDataLatched2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF1FF0000)) 
    \RxDataLatched2[20]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [1]),
        .I3(\wishbone/RxValidBytes__0 [0]),
        .I4(\wishbone/RxDataLatched1 [20]),
        .O(\RxDataLatched2[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF1FF0000)) 
    \RxDataLatched2[21]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [1]),
        .I3(\wishbone/RxValidBytes__0 [0]),
        .I4(\wishbone/RxDataLatched1 [21]),
        .O(\RxDataLatched2[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF1FF0000)) 
    \RxDataLatched2[22]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [1]),
        .I3(\wishbone/RxValidBytes__0 [0]),
        .I4(\wishbone/RxDataLatched1 [22]),
        .O(\RxDataLatched2[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF1FF0000)) 
    \RxDataLatched2[23]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [1]),
        .I3(\wishbone/RxValidBytes__0 [0]),
        .I4(\wishbone/RxDataLatched1 [23]),
        .O(\RxDataLatched2[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h111F0000)) 
    \RxDataLatched2[2]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(RxData[2]),
        .O(\RxDataLatched2[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RxDataLatched2[31]_i_1 
       (.I0(\RxDataLatched2[31]_i_2_n_0 ),
        .O(\RxDataLatched2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F07070F0F0007)) 
    \RxDataLatched2[31]_i_2 
       (.I0(\wishbone/LastByteIn_reg_n_0 ),
        .I1(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I2(\RxDataLatched2[31]_i_3_n_0 ),
        .I3(\RxByteCnt[0]_i_2_n_0 ),
        .I4(\RxDataLatched2[31]_i_4_n_0 ),
        .I5(RxStartFrm),
        .O(\RxDataLatched2[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \RxDataLatched2[31]_i_3 
       (.I0(\wishbone/RxPointerLSB_rst [0]),
        .I1(\wishbone/RxPointerLSB_rst [1]),
        .I2(\wishbone/RxReady_reg_n_0 ),
        .I3(RxValid),
        .I4(RxStartFrm),
        .O(\RxDataLatched2[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \RxDataLatched2[31]_i_4 
       (.I0(\wishbone/RxByteCnt [1]),
        .I1(\wishbone/RxByteCnt [0]),
        .O(\RxDataLatched2[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h111F0000)) 
    \RxDataLatched2[3]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(RxData[3]),
        .O(\RxDataLatched2[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h111F0000)) 
    \RxDataLatched2[4]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(RxData[4]),
        .O(\RxDataLatched2[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h111F0000)) 
    \RxDataLatched2[5]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(RxData[5]),
        .O(\RxDataLatched2[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h111F0000)) 
    \RxDataLatched2[6]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(RxData[6]),
        .O(\RxDataLatched2[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h111F0000)) 
    \RxDataLatched2[7]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(RxData[7]),
        .O(\RxDataLatched2[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF11F0000)) 
    \RxDataLatched2[8]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(\wishbone/RxDataLatched1 [8]),
        .O(\RxDataLatched2[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF11F0000)) 
    \RxDataLatched2[9]_i_1 
       (.I0(\wishbone/ShiftWillEnd_reg_n_0 ),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .I2(\wishbone/RxValidBytes__0 [0]),
        .I3(\wishbone/RxValidBytes__0 [1]),
        .I4(\wishbone/RxDataLatched1 [9]),
        .O(\RxDataLatched2[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAA88F088F0)) 
    \RxData_d[0]_i_1 
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[0] ),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/DelayData ),
        .I3(\RxData_d[7]_i_5_n_0 ),
        .I4(RxByteCntEq0),
        .I5(RxStateData[0]),
        .O(\RxData_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAA88F088F0)) 
    \RxData_d[1]_i_1 
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[1] ),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/DelayData ),
        .I3(\RxData_d[7]_i_5_n_0 ),
        .I4(RxByteCntEq0),
        .I5(RxStateData[0]),
        .O(\RxData_d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAA88F088F0)) 
    \RxData_d[2]_i_1 
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[2] ),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/DelayData ),
        .I3(\RxData_d[7]_i_5_n_0 ),
        .I4(RxByteCntEq0),
        .I5(RxStateData[0]),
        .O(\RxData_d[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAA88F088F0)) 
    \RxData_d[3]_i_1 
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[3] ),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/DelayData ),
        .I3(\RxData_d[7]_i_5_n_0 ),
        .I4(RxByteCntEq0),
        .I5(RxStateData[0]),
        .O(\RxData_d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAA88F088F0)) 
    \RxData_d[4]_i_1 
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[4] ),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/DelayData ),
        .I3(\RxData_d[7]_i_5_n_0 ),
        .I4(RxByteCntEq0),
        .I5(RxStateData[0]),
        .O(\RxData_d[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAA88F088F0)) 
    \RxData_d[5]_i_1 
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[5] ),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/DelayData ),
        .I3(\RxData_d[7]_i_5_n_0 ),
        .I4(RxByteCntEq0),
        .I5(RxStateData[0]),
        .O(\RxData_d[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAA88F088F0)) 
    \RxData_d[6]_i_1 
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[6] ),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/DelayData ),
        .I3(\RxData_d[7]_i_5_n_0 ),
        .I4(RxByteCntEq0),
        .I5(RxStateData[0]),
        .O(\RxData_d[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2AFFFFFFFF)) 
    \RxData_d[7]_i_1 
       (.I0(RxStateData[0]),
        .I1(RxByteCntEq0),
        .I2(\RxData_d[7]_i_4_n_0 ),
        .I3(\rxethmac1/DlyCrcCnt [2]),
        .I4(\rxethmac1/DlyCrcCnt [3]),
        .I5(\rxethmac1/DelayData ),
        .O(\RxData_d[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAA88F088F0)) 
    \RxData_d[7]_i_2 
       (.I0(\rxethmac1/LatchedByte_reg_n_0_[7] ),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/DelayData ),
        .I3(\RxData_d[7]_i_5_n_0 ),
        .I4(RxByteCntEq0),
        .I5(RxStateData[0]),
        .O(\RxData_d[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \RxData_d[7]_i_3 
       (.I0(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I1(RxByteCnt[0]),
        .I2(RxEndFrm_d_i_2_n_0),
        .O(RxByteCntEq0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \RxData_d[7]_i_4 
       (.I0(\rxethmac1/DlyCrcCnt [0]),
        .I1(\rxethmac1/DlyCrcCnt [1]),
        .O(\RxData_d[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0F080)) 
    \RxData_d[7]_i_5 
       (.I0(\rxethmac1/DlyCrcCnt [0]),
        .I1(\rxethmac1/DlyCrcCnt [1]),
        .I2(RxStateData[0]),
        .I3(\rxethmac1/DlyCrcCnt [2]),
        .I4(\rxethmac1/DlyCrcCnt [3]),
        .O(\RxData_d[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008088808)) 
    RxE_IRQ_i_1
       (.I0(\wishbone/RxBDDataIn [14]),
        .I1(mem0_reg_i_2_n_0),
        .I2(ReceivedPauseFrm),
        .I3(r_PassAll),
        .I4(r_RxFlow),
        .I5(RxB_IRQ_i_3_n_0),
        .O(RxE_IRQ_i_1_n_0));
  LUT4 #(
    .INIT(16'h88B8)) 
    RxEnSync_i_1
       (.I0(RxEnSync),
        .I1(mrxdv_pad_i_IBUF),
        .I2(\ethreg1/MODER_0/DataOut_reg_n_0_[0] ),
        .I3(\ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ),
        .O(RxEnSync_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    RxEnSync_reg
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxEnSync_i_1_n_0),
        .Q(RxEnSync));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RxEn_i_1
       (.I0(\wishbone/p_0_in [4]),
        .I1(\wishbone/p_0_in [1]),
        .O(RxEn_i_1_n_0));
  LUT6 #(
    .INIT(64'h5555755500003000)) 
    RxEn_needed_i_1
       (.I0(RxEn_needed_i_2_n_0),
        .I1(\wishbone/RxReady_reg_n_0 ),
        .I2(r_RxEn),
        .I3(\wishbone/WbEn ),
        .I4(\wishbone/p_0_in [4]),
        .I5(\wishbone/p_0_in [1]),
        .O(RxEn_needed_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h80)) 
    RxEn_needed_i_2
       (.I0(\wishbone/p_2_in ),
        .I1(\wishbone/RxEn ),
        .I2(\wishbone/p_0_in [3]),
        .O(RxEn_needed_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    RxEnableWindow_i_1
       (.I0(RxStartFrm),
        .I1(RxEndFrm),
        .I2(RxAbort_wb),
        .I3(\wishbone/RxEnableWindow ),
        .O(RxEnableWindow_i_1_n_0));
  LUT6 #(
    .INIT(64'h07FF070700000000)) 
    RxEndFrm_d_i_1
       (.I0(RxEndFrm_d_i_2_n_0),
        .I1(RxAbort_i_3_n_0),
        .I2(MRxDV_Lb),
        .I3(r_HugEn),
        .I4(\rxethmac1/rxcounters1/ByteCntMaxFrame02_in ),
        .I5(RxStateData[0]),
        .O(\rxethmac1/GenerateRxEndFrm ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h1)) 
    RxEndFrm_d_i_2
       (.I0(\CrcHash[5]_i_3_n_0 ),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .O(RxEndFrm_d_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000D500)) 
    RxEndFrm_i_1
       (.I0(RxEndFrm_d_i_2_n_0),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I2(RxByteCnt[0]),
        .I3(RxStateData[1]),
        .I4(MRxDV_Lb),
        .I5(\rxethmac1/RxEndFrm_d ),
        .O(\rxethmac1/RxEndFrm0 ));
  LUT6 #(
    .INIT(64'h5555555500510000)) 
    RxLateCollision_i_1
       (.I0(LoadRxStatus),
        .I1(\macstatus1/RxColWindow_reg_n_0 ),
        .I2(r_RecSmall),
        .I3(r_FullD),
        .I4(mcoll_pad_i_IBUF),
        .I5(RxLateCollision),
        .O(RxLateCollision_i_1_n_0));
  LUT5 #(
    .INIT(32'h55551000)) 
    RxOverrun_i_1
       (.I0(mem0_reg_i_2_n_0),
        .I1(\wishbone/WriteRxDataToFifoSync3 ),
        .I2(\wishbone/WriteRxDataToFifoSync2 ),
        .I3(RxOverrun_i_2_n_0),
        .I4(\wishbone/RxStatusIn ),
        .O(RxOverrun_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    RxOverrun_i_2
       (.I0(\wishbone/rxfifo_cnt [0]),
        .I1(\wishbone/rxfifo_cnt [1]),
        .I2(\wishbone/rxfifo_cnt [4]),
        .I3(\wishbone/rxfifo_cnt [2]),
        .I4(\wishbone/rxfifo_cnt [3]),
        .O(RxOverrun_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \RxPointerLSB_rst[0]_i_1 
       (.I0(BD_WB_DAT_O[0]),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(m_wb_ack_i_IBUF),
        .O(\RxPointerLSB_rst[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \RxPointerLSB_rst[1]_i_1 
       (.I0(\wishbone/p_0_in [3]),
        .I1(\wishbone/RxEn ),
        .I2(\wishbone/p_2_in ),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .I4(m_wb_ack_i_IBUF),
        .O(\RxPointerLSB_rst[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \RxPointerLSB_rst[1]_i_2 
       (.I0(BD_WB_DAT_O[1]),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(m_wb_ack_i_IBUF),
        .O(\RxPointerLSB_rst[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[10]_i_2 
       (.I0(BD_WB_DAT_O[13]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [13]),
        .O(\RxPointerMSB[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[10]_i_3 
       (.I0(BD_WB_DAT_O[12]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [12]),
        .O(\RxPointerMSB[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[10]_i_4 
       (.I0(BD_WB_DAT_O[11]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [11]),
        .O(\RxPointerMSB[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[10]_i_5 
       (.I0(BD_WB_DAT_O[10]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [10]),
        .O(\RxPointerMSB[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[14]_i_2 
       (.I0(BD_WB_DAT_O[17]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [17]),
        .O(\RxPointerMSB[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[14]_i_3 
       (.I0(BD_WB_DAT_O[16]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [16]),
        .O(\RxPointerMSB[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[14]_i_4 
       (.I0(BD_WB_DAT_O[15]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [15]),
        .O(\RxPointerMSB[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[14]_i_5 
       (.I0(BD_WB_DAT_O[14]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [14]),
        .O(\RxPointerMSB[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[18]_i_2 
       (.I0(BD_WB_DAT_O[21]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [21]),
        .O(\RxPointerMSB[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[18]_i_3 
       (.I0(BD_WB_DAT_O[20]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [20]),
        .O(\RxPointerMSB[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[18]_i_4 
       (.I0(BD_WB_DAT_O[19]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [19]),
        .O(\RxPointerMSB[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[18]_i_5 
       (.I0(BD_WB_DAT_O[18]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [18]),
        .O(\RxPointerMSB[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[22]_i_2 
       (.I0(BD_WB_DAT_O[25]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [25]),
        .O(\RxPointerMSB[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[22]_i_3 
       (.I0(BD_WB_DAT_O[24]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [24]),
        .O(\RxPointerMSB[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[22]_i_4 
       (.I0(BD_WB_DAT_O[23]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [23]),
        .O(\RxPointerMSB[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[22]_i_5 
       (.I0(BD_WB_DAT_O[22]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [22]),
        .O(\RxPointerMSB[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[26]_i_2 
       (.I0(BD_WB_DAT_O[29]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [29]),
        .O(\RxPointerMSB[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[26]_i_3 
       (.I0(BD_WB_DAT_O[28]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [28]),
        .O(\RxPointerMSB[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[26]_i_4 
       (.I0(BD_WB_DAT_O[27]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [27]),
        .O(\RxPointerMSB[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[26]_i_5 
       (.I0(BD_WB_DAT_O[26]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [26]),
        .O(\RxPointerMSB[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[2]_i_2 
       (.I0(BD_WB_DAT_O[2]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [2]),
        .O(\RxPointerMSB[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[2]_i_3 
       (.I0(BD_WB_DAT_O[5]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [5]),
        .O(\RxPointerMSB[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[2]_i_4 
       (.I0(BD_WB_DAT_O[4]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [4]),
        .O(\RxPointerMSB[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[2]_i_5 
       (.I0(BD_WB_DAT_O[3]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [3]),
        .O(\RxPointerMSB[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \RxPointerMSB[2]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [2]),
        .I1(BD_WB_DAT_O[2]),
        .I2(\wishbone/p_0_in [3]),
        .I3(\wishbone/RxEn ),
        .I4(\wishbone/p_2_in ),
        .O(\RxPointerMSB[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[30]_i_2 
       (.I0(BD_WB_DAT_O[31]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [31]),
        .O(\RxPointerMSB[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[30]_i_3 
       (.I0(BD_WB_DAT_O[30]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [30]),
        .O(\RxPointerMSB[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[6]_i_2 
       (.I0(BD_WB_DAT_O[9]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [9]),
        .O(\RxPointerMSB[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[6]_i_3 
       (.I0(BD_WB_DAT_O[8]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [8]),
        .O(\RxPointerMSB[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[6]_i_4 
       (.I0(BD_WB_DAT_O[7]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [7]),
        .O(\RxPointerMSB[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxPointerMSB[6]_i_5 
       (.I0(BD_WB_DAT_O[6]),
        .I1(\wishbone/p_2_in ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxPointerMSB_reg [6]),
        .O(\RxPointerMSB[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \RxPointerMSB_reg[10]_i_1 
       (.CI(\RxPointerMSB_reg[6]_i_1_n_0 ),
        .CO({\RxPointerMSB_reg[10]_i_1_n_0 ,\RxPointerMSB_reg[10]_i_1_n_1 ,\RxPointerMSB_reg[10]_i_1_n_2 ,\RxPointerMSB_reg[10]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\RxPointerMSB_reg[10]_i_1_n_4 ,\RxPointerMSB_reg[10]_i_1_n_5 ,\RxPointerMSB_reg[10]_i_1_n_6 ,\RxPointerMSB_reg[10]_i_1_n_7 }),
        .S({\RxPointerMSB[10]_i_2_n_0 ,\RxPointerMSB[10]_i_3_n_0 ,\RxPointerMSB[10]_i_4_n_0 ,\RxPointerMSB[10]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \RxPointerMSB_reg[14]_i_1 
       (.CI(\RxPointerMSB_reg[10]_i_1_n_0 ),
        .CO({\RxPointerMSB_reg[14]_i_1_n_0 ,\RxPointerMSB_reg[14]_i_1_n_1 ,\RxPointerMSB_reg[14]_i_1_n_2 ,\RxPointerMSB_reg[14]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\RxPointerMSB_reg[14]_i_1_n_4 ,\RxPointerMSB_reg[14]_i_1_n_5 ,\RxPointerMSB_reg[14]_i_1_n_6 ,\RxPointerMSB_reg[14]_i_1_n_7 }),
        .S({\RxPointerMSB[14]_i_2_n_0 ,\RxPointerMSB[14]_i_3_n_0 ,\RxPointerMSB[14]_i_4_n_0 ,\RxPointerMSB[14]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \RxPointerMSB_reg[18]_i_1 
       (.CI(\RxPointerMSB_reg[14]_i_1_n_0 ),
        .CO({\RxPointerMSB_reg[18]_i_1_n_0 ,\RxPointerMSB_reg[18]_i_1_n_1 ,\RxPointerMSB_reg[18]_i_1_n_2 ,\RxPointerMSB_reg[18]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\RxPointerMSB_reg[18]_i_1_n_4 ,\RxPointerMSB_reg[18]_i_1_n_5 ,\RxPointerMSB_reg[18]_i_1_n_6 ,\RxPointerMSB_reg[18]_i_1_n_7 }),
        .S({\RxPointerMSB[18]_i_2_n_0 ,\RxPointerMSB[18]_i_3_n_0 ,\RxPointerMSB[18]_i_4_n_0 ,\RxPointerMSB[18]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \RxPointerMSB_reg[22]_i_1 
       (.CI(\RxPointerMSB_reg[18]_i_1_n_0 ),
        .CO({\RxPointerMSB_reg[22]_i_1_n_0 ,\RxPointerMSB_reg[22]_i_1_n_1 ,\RxPointerMSB_reg[22]_i_1_n_2 ,\RxPointerMSB_reg[22]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\RxPointerMSB_reg[22]_i_1_n_4 ,\RxPointerMSB_reg[22]_i_1_n_5 ,\RxPointerMSB_reg[22]_i_1_n_6 ,\RxPointerMSB_reg[22]_i_1_n_7 }),
        .S({\RxPointerMSB[22]_i_2_n_0 ,\RxPointerMSB[22]_i_3_n_0 ,\RxPointerMSB[22]_i_4_n_0 ,\RxPointerMSB[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \RxPointerMSB_reg[26]_i_1 
       (.CI(\RxPointerMSB_reg[22]_i_1_n_0 ),
        .CO({\RxPointerMSB_reg[26]_i_1_n_0 ,\RxPointerMSB_reg[26]_i_1_n_1 ,\RxPointerMSB_reg[26]_i_1_n_2 ,\RxPointerMSB_reg[26]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\RxPointerMSB_reg[26]_i_1_n_4 ,\RxPointerMSB_reg[26]_i_1_n_5 ,\RxPointerMSB_reg[26]_i_1_n_6 ,\RxPointerMSB_reg[26]_i_1_n_7 }),
        .S({\RxPointerMSB[26]_i_2_n_0 ,\RxPointerMSB[26]_i_3_n_0 ,\RxPointerMSB[26]_i_4_n_0 ,\RxPointerMSB[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \RxPointerMSB_reg[2]_i_1 
       (.CI(\<const0> ),
        .CO({\RxPointerMSB_reg[2]_i_1_n_0 ,\RxPointerMSB_reg[2]_i_1_n_1 ,\RxPointerMSB_reg[2]_i_1_n_2 ,\RxPointerMSB_reg[2]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\RxPointerMSB[2]_i_2_n_0 }),
        .O({\RxPointerMSB_reg[2]_i_1_n_4 ,\RxPointerMSB_reg[2]_i_1_n_5 ,\RxPointerMSB_reg[2]_i_1_n_6 ,\RxPointerMSB_reg[2]_i_1_n_7 }),
        .S({\RxPointerMSB[2]_i_3_n_0 ,\RxPointerMSB[2]_i_4_n_0 ,\RxPointerMSB[2]_i_5_n_0 ,\RxPointerMSB[2]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \RxPointerMSB_reg[30]_i_1 
       (.CI(\RxPointerMSB_reg[26]_i_1_n_0 ),
        .CO(\RxPointerMSB_reg[30]_i_1_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\RxPointerMSB_reg[30]_i_1_n_6 ,\RxPointerMSB_reg[30]_i_1_n_7 }),
        .S({\<const0> ,\<const0> ,\RxPointerMSB[30]_i_2_n_0 ,\RxPointerMSB[30]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \RxPointerMSB_reg[6]_i_1 
       (.CI(\RxPointerMSB_reg[2]_i_1_n_0 ),
        .CO({\RxPointerMSB_reg[6]_i_1_n_0 ,\RxPointerMSB_reg[6]_i_1_n_1 ,\RxPointerMSB_reg[6]_i_1_n_2 ,\RxPointerMSB_reg[6]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\RxPointerMSB_reg[6]_i_1_n_4 ,\RxPointerMSB_reg[6]_i_1_n_5 ,\RxPointerMSB_reg[6]_i_1_n_6 ,\RxPointerMSB_reg[6]_i_1_n_7 }),
        .S({\RxPointerMSB[6]_i_2_n_0 ,\RxPointerMSB[6]_i_3_n_0 ,\RxPointerMSB[6]_i_4_n_0 ,\RxPointerMSB[6]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    RxPointerRead_i_1
       (.I0(\wishbone/RxBDRead ),
        .I1(\wishbone/RxBDReady_reg_n_0 ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/p_2_in ),
        .O(RxPointerRead_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00FF0080)) 
    RxReady_i_1
       (.I0(\wishbone/p_0_in [3]),
        .I1(\wishbone/RxEn ),
        .I2(\wishbone/p_2_in ),
        .I3(RxReady_i_2_n_0),
        .I4(\wishbone/RxReady_reg_n_0 ),
        .O(RxReady_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    RxReady_i_2
       (.I0(\wishbone/RxAbortSync3 ),
        .I1(\wishbone/RxAbortSync2 ),
        .I2(\wishbone/r_RxEn_q ),
        .I3(\ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ),
        .I4(\ethreg1/MODER_0/DataOut_reg_n_0_[0] ),
        .I5(\wishbone/ShiftEnded ),
        .O(RxReady_i_2_n_0));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    RxStartFrm_d_i_1
       (.I0(\rxethmac1/DlyCrcCnt [2]),
        .I1(\rxethmac1/DlyCrcCnt [3]),
        .I2(RxStateData[0]),
        .I3(\RxData_d[7]_i_4_n_0 ),
        .I4(r_DlyCrcEn),
        .I5(RxStartFrm_d_i_2_n_0),
        .O(\rxethmac1/GenerateRxStartFrm ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    RxStartFrm_d_i_2
       (.I0(RxEndFrm_d_i_2_n_0),
        .I1(RxByteCnt[0]),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I3(RxStateData[0]),
        .O(RxStartFrm_d_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h55554000)) 
    RxStatusWriteLatched_i_1
       (.I0(\wishbone/RxStatusWriteLatched_syncb2 ),
        .I1(\wishbone/p_0_in [3]),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/ShiftEnded ),
        .I4(\wishbone/RxStatusWriteLatched_reg_n_0 ),
        .O(RxStatusWriteLatched_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxStatus[13]_i_1 
       (.I0(BD_WB_DAT_O[13]),
        .I1(\wishbone/RxBDRead ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxBDDataIn [13]),
        .O(\RxStatus[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RxStatus[14]_i_1 
       (.I0(BD_WB_DAT_O[14]),
        .I1(\wishbone/RxBDRead ),
        .I2(\wishbone/RxEn ),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/RxBDDataIn [14]),
        .O(\RxStatus[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F4F7F40407040)) 
    \RxValidBytes[0]_i_1 
       (.I0(\wishbone/RxPointerLSB_rst [0]),
        .I1(RxStartFrm),
        .I2(RxValid),
        .I3(\wishbone/RxEnableWindow ),
        .I4(\wishbone/LastByteIn_reg_n_0 ),
        .I5(\wishbone/RxValidBytes__0 [0]),
        .O(\RxValidBytes[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4774FFFF8BB80000)) 
    \RxValidBytes[1]_i_1 
       (.I0(\wishbone/RxValidBytes__0 [0]),
        .I1(\RxValidBytes[1]_i_2_n_0 ),
        .I2(\wishbone/RxPointerLSB_rst [1]),
        .I3(\wishbone/RxPointerLSB_rst [0]),
        .I4(\RxValidBytes[1]_i_3_n_0 ),
        .I5(\wishbone/RxValidBytes__0 [1]),
        .O(\RxValidBytes[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \RxValidBytes[1]_i_2 
       (.I0(RxValid),
        .I1(RxStartFrm),
        .O(\RxValidBytes[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h88C8)) 
    \RxValidBytes[1]_i_3 
       (.I0(RxStartFrm),
        .I1(RxValid),
        .I2(\wishbone/RxEnableWindow ),
        .I3(\wishbone/LastByteIn_reg_n_0 ),
        .O(\RxValidBytes[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFFFF00000000)) 
    RxValid_d_i_1
       (.I0(\rxethmac1/DlyCrcCnt [3]),
        .I1(\rxethmac1/DlyCrcCnt [2]),
        .I2(\rxethmac1/DlyCrcCnt [1]),
        .I3(\rxethmac1/DlyCrcCnt [0]),
        .I4(RxByteCntEq0),
        .I5(RxStateData[0]),
        .O(\rxethmac1/GenerateRxValid ));
  LUT4 #(
    .INIT(16'hD5C0)) 
    SendingCtrlFrm_i_1
       (.I0(TxDoneIn),
        .I1(WillSendControlFrame),
        .I2(\maccontrol1/TxCtrlStartFrm ),
        .I3(\maccontrol1/SendingCtrlFrm ),
        .O(SendingCtrlFrm_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SetRxCIrq_i_1
       (.I0(\ethreg1/SetRxCIrq_sync2 ),
        .I1(\ethreg1/SetRxCIrq_sync3 ),
        .O(\ethreg1/SetRxCIrq0 ));
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    SetRxCIrq_rxclk_i_1
       (.I0(r_RxFlow),
        .I1(SetPauseTimer),
        .I2(\ethreg1/ResetRxCIrq_sync3 ),
        .I3(\ethreg1/ResetRxCIrq_sync2 ),
        .I4(\ethreg1/SetRxCIrq_rxclk ),
        .O(SetRxCIrq_rxclk_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    SetRxCIrq_rxclk_i_2
       (.I0(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ),
        .I1(r_RxFlow),
        .I2(\macstatus1/ReceivedPacketTooBig1 ),
        .I3(\macstatus1/ShortFrame0 ),
        .I4(LatchedCrcError),
        .I5(ReceiveEnd),
        .O(SetPauseTimer));
  LUT2 #(
    .INIT(4'h2)) 
    SetTxCIrq_i_1
       (.I0(\ethreg1/SetTxCIrq_sync2 ),
        .I1(\ethreg1/SetTxCIrq_sync3 ),
        .O(\ethreg1/SetTxCIrq0 ));
  LUT5 #(
    .INIT(32'hD555C000)) 
    SetTxCIrq_txclk_i_1
       (.I0(\ethreg1/ResetTxCIrq_sync2 ),
        .I1(TxCtrlEndFrm),
        .I2(SetTxCIrq_txclk_i_2_n_0),
        .I3(r_TxFlow),
        .I4(\ethreg1/SetTxCIrq_txclk ),
        .O(SetTxCIrq_txclk_i_1_n_0));
  LUT6 #(
    .INIT(64'h0051555500510051)) 
    SetTxCIrq_txclk_i_2
       (.I0(\StateData[0]_i_2_n_0 ),
        .I1(PadOut),
        .I2(\txethmac1/NibbleMinFl ),
        .I3(SetTxCIrq_txclk_i_4_n_0),
        .I4(SetTxCIrq_txclk_i_5_n_0),
        .I5(\txethmac1/StateFCS ),
        .O(SetTxCIrq_txclk_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    SetTxCIrq_txclk_i_3
       (.I0(PerPacketPad),
        .I1(r_Pad),
        .I2(\maccontrol1/SendingCtrlFrm ),
        .O(PadOut));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    SetTxCIrq_txclk_i_4
       (.I0(\maccontrol1/SendingCtrlFrm ),
        .I1(r_CrcEn),
        .I2(PerPacketCrcEn),
        .I3(SetTxCIrq_txclk_i_6_n_0),
        .O(SetTxCIrq_txclk_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    SetTxCIrq_txclk_i_5
       (.I0(\txethmac1/NibCnt [2]),
        .I1(\txethmac1/NibCnt [1]),
        .I2(\txethmac1/NibCnt [0]),
        .O(SetTxCIrq_txclk_i_5_n_0));
  LUT4 #(
    .INIT(16'h57F7)) 
    SetTxCIrq_txclk_i_6
       (.I0(StateData[1]),
        .I1(TxEndFrm),
        .I2(\maccontrol1/CtrlMux ),
        .I3(TxCtrlEndFrm),
        .O(SetTxCIrq_txclk_i_6_n_0));
  LUT4 #(
    .INIT(16'h7530)) 
    ShiftEndedSync3_i_1
       (.I0(\wishbone/ShiftEnded ),
        .I1(\wishbone/ShiftEndedSync2 ),
        .I2(\wishbone/ShiftEndedSync1 ),
        .I3(\wishbone/ShiftEndedSync3 ),
        .O(ShiftEndedSync3_i_1_n_0));
  LUT4 #(
    .INIT(16'hFF70)) 
    ShiftEnded_i_1
       (.I0(\wishbone/p_0_in [3]),
        .I1(\wishbone/RxEn ),
        .I2(\wishbone/ShiftEnded ),
        .I3(\wishbone/ShiftEnded0 ),
        .O(ShiftEnded_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ShiftEnded_i_2
       (.I0(\wishbone/ShiftEndedSync3 ),
        .I1(\wishbone/rxfifo_cnt [0]),
        .I2(\wishbone/ShiftEnded ),
        .I3(\wishbone/rxfifo_cnt [1]),
        .I4(\cnt[3]_i_2_n_0 ),
        .I5(ShiftEnded_i_3_n_0),
        .O(\wishbone/ShiftEnded0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ShiftEnded_i_3
       (.I0(\wishbone/rxfifo_cnt [2]),
        .I1(\wishbone/rxfifo_cnt [4]),
        .I2(\wishbone/rxfifo_cnt [3]),
        .O(ShiftEnded_i_3_n_0));
  LUT5 #(
    .INIT(32'hAABFAAAA)) 
    ShiftEnded_rck_i_1
       (.I0(\wishbone/ShiftEnded_rck0 ),
        .I1(\wishbone/ShiftEndedSync_c2 ),
        .I2(\wishbone/ShiftEndedSync_c1 ),
        .I3(RxAbort_wb),
        .I4(\wishbone/ShiftEnded_rck ),
        .O(ShiftEnded_rck_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF0080)) 
    ShiftEnded_rck_i_2
       (.I0(RxValid),
        .I1(\wishbone/RxEnableWindow ),
        .I2(RxEndFrm),
        .I3(\RxDataLatched2[31]_i_4_n_0 ),
        .I4(\wishbone/LastByteIn_reg_n_0 ),
        .I5(ShiftEnded_rck_i_3_n_0),
        .O(\wishbone/ShiftEnded_rck0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ShiftEnded_rck_i_3
       (.I0(RxAbort_wb),
        .I1(\RxDataLatched2[31]_i_2_n_0 ),
        .O(ShiftEnded_rck_i_3_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    \ShiftReg[0]_i_1 
       (.I0(r_FIAD[1]),
        .I1(\ShiftReg[6]_i_2_n_0 ),
        .I2(\ShiftReg[0]_i_2_n_0 ),
        .O(\miim1/p_0_in [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg[0]_i_2 
       (.I0(\Prsd[15]_i_2_n_0 ),
        .I1(md_pad_i_IBUF),
        .I2(\ShiftReg[7]_i_6_n_0 ),
        .I3(r_CtrlData[8]),
        .I4(r_CtrlData[0]),
        .I5(\ShiftReg[5]_i_3_n_0 ),
        .O(\ShiftReg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ShiftReg[1]_i_1 
       (.I0(\ShiftReg[1]_i_2_n_0 ),
        .I1(\ShiftReg[1]_i_3_n_0 ),
        .I2(\ShiftReg[1]_i_4_n_0 ),
        .O(\miim1/p_0_in [1]));
  LUT6 #(
    .INIT(64'h00000000A030A000)) 
    \ShiftReg[1]_i_2 
       (.I0(\miim1/shftrg/ShiftReg_reg_n_0_[0] ),
        .I1(\BitCounter[5]_i_3_n_0 ),
        .I2(\miim1/BitCounter [5]),
        .I3(r_MiiNoPre),
        .I4(r_FIAD[2]),
        .I5(\miim1/BitCounter [4]),
        .O(\ShiftReg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F2C0F0C0E2)) 
    \ShiftReg[1]_i_3 
       (.I0(r_FIAD[2]),
        .I1(\BitCounter[5]_i_3_n_0 ),
        .I2(\miim1/shftrg/ShiftReg_reg_n_0_[0] ),
        .I3(\miim1/BitCounter [5]),
        .I4(\BitCounter[5]_i_2_n_0 ),
        .I5(\ShiftReg[1]_i_5_n_0 ),
        .O(\ShiftReg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000ACF0000000F0)) 
    \ShiftReg[1]_i_4 
       (.I0(r_CtrlData[1]),
        .I1(r_CtrlData[9]),
        .I2(\miim1/BitCounter [3]),
        .I3(\miim1/BitCounter [4]),
        .I4(\ShiftReg[6]_i_5_n_0 ),
        .I5(\miim1/WriteOp_reg_n_0 ),
        .O(\ShiftReg[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ShiftReg[1]_i_5 
       (.I0(\miim1/BitCounter [4]),
        .I1(\miim1/WriteOp_reg_n_0 ),
        .O(\ShiftReg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ShiftReg[2]_i_1 
       (.I0(\ShiftReg[2]_i_2_n_0 ),
        .I1(\ShiftReg[6]_i_2_n_0 ),
        .I2(r_FIAD[3]),
        .I3(r_RGAD[0]),
        .I4(\ShiftReg[7]_i_4_n_0 ),
        .O(\miim1/p_0_in [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg[2]_i_2 
       (.I0(\Prsd[15]_i_2_n_0 ),
        .I1(\miim1/shftrg/ShiftReg_reg_n_0_[1] ),
        .I2(\ShiftReg[7]_i_6_n_0 ),
        .I3(r_CtrlData[10]),
        .I4(r_CtrlData[2]),
        .I5(\ShiftReg[5]_i_3_n_0 ),
        .O(\ShiftReg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ShiftReg[3]_i_1 
       (.I0(\ShiftReg[3]_i_2_n_0 ),
        .I1(\ShiftReg[6]_i_2_n_0 ),
        .I2(r_FIAD[4]),
        .I3(r_RGAD[1]),
        .I4(\ShiftReg[7]_i_4_n_0 ),
        .O(\miim1/p_0_in [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg[3]_i_2 
       (.I0(\Prsd[15]_i_2_n_0 ),
        .I1(\miim1/shftrg/ShiftReg_reg_n_0_[2] ),
        .I2(\ShiftReg[7]_i_6_n_0 ),
        .I3(r_CtrlData[11]),
        .I4(r_CtrlData[3]),
        .I5(\ShiftReg[5]_i_3_n_0 ),
        .O(\ShiftReg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg[4]_i_1 
       (.I0(\ShiftReg[4]_i_2_n_0 ),
        .I1(\miim1/WriteOp_reg_n_0 ),
        .I2(\ShiftReg[6]_i_2_n_0 ),
        .I3(\ShiftReg[4]_i_3_n_0 ),
        .I4(\miim1/shftrg/ShiftReg_reg_n_0_[3] ),
        .I5(\ShiftReg[4]_i_4_n_0 ),
        .O(\miim1/p_0_in [4]));
  LUT6 #(
    .INIT(64'h0F000F00FF000D00)) 
    \ShiftReg[4]_i_2 
       (.I0(r_MiiNoPre),
        .I1(\miim1/BitCounter [3]),
        .I2(\miim1/BitCounter [5]),
        .I3(\miim1/shftrg/ShiftReg_reg_n_0_[3] ),
        .I4(\miim1/BitCounter [4]),
        .I5(\miim1/WriteOp_reg_n_0 ),
        .O(\ShiftReg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \ShiftReg[4]_i_3 
       (.I0(\miim1/BitCounter [4]),
        .I1(\miim1/BitCounter [3]),
        .I2(r_MiiNoPre),
        .I3(\miim1/BitCounter [5]),
        .I4(\BitCounter[5]_i_3_n_0 ),
        .O(\ShiftReg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg[4]_i_4 
       (.I0(\ShiftReg[7]_i_6_n_0 ),
        .I1(r_CtrlData[12]),
        .I2(\ShiftReg[5]_i_3_n_0 ),
        .I3(r_CtrlData[4]),
        .I4(r_RGAD[2]),
        .I5(\ShiftReg[7]_i_4_n_0 ),
        .O(\ShiftReg[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ShiftReg[5]_i_1 
       (.I0(\ShiftReg[5]_i_2_n_0 ),
        .I1(\ShiftReg[5]_i_3_n_0 ),
        .I2(r_CtrlData[5]),
        .I3(r_RGAD[3]),
        .I4(\ShiftReg[7]_i_4_n_0 ),
        .O(\miim1/p_0_in [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ShiftReg[5]_i_2 
       (.I0(\ShiftReg[6]_i_2_n_0 ),
        .I1(\miim1/WriteOp_reg_n_0 ),
        .I2(\Prsd[15]_i_2_n_0 ),
        .I3(\miim1/shftrg/ShiftReg_reg_n_0_[4] ),
        .I4(r_CtrlData[13]),
        .I5(\ShiftReg[7]_i_6_n_0 ),
        .O(\ShiftReg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \ShiftReg[5]_i_3 
       (.I0(\BitCounter[5]_i_3_n_0 ),
        .I1(\miim1/BitCounter [5]),
        .I2(\miim1/WriteOp_reg_n_0 ),
        .I3(\miim1/BitCounter [4]),
        .I4(\miim1/BitCounter [3]),
        .O(\ShiftReg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEFE)) 
    \ShiftReg[6]_i_1 
       (.I0(\ShiftReg[6]_i_2_n_0 ),
        .I1(\ShiftReg[6]_i_3_n_0 ),
        .I2(\miim1/shftrg/ShiftReg_reg_n_0_[5] ),
        .I3(\miim1/BitCounter [4]),
        .I4(\miim1/BitCounter [3]),
        .I5(\ShiftReg[6]_i_4_n_0 ),
        .O(\miim1/p_0_in [6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000102)) 
    \ShiftReg[6]_i_2 
       (.I0(r_MiiNoPre),
        .I1(\miim1/BitCounter [3]),
        .I2(\miim1/BitCounter [4]),
        .I3(\miim1/BitCounter [5]),
        .I4(\BitCounter[5]_i_3_n_0 ),
        .O(\ShiftReg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0C00AAAAAA00)) 
    \ShiftReg[6]_i_3 
       (.I0(\miim1/shftrg/ShiftReg_reg_n_0_[5] ),
        .I1(r_CtrlData[14]),
        .I2(\miim1/BitCounter [3]),
        .I3(\miim1/BitCounter [4]),
        .I4(\ShiftReg[6]_i_5_n_0 ),
        .I5(\miim1/WriteOp_reg_n_0 ),
        .O(\ShiftReg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C000A0A00000000)) 
    \ShiftReg[6]_i_4 
       (.I0(r_RGAD[4]),
        .I1(r_CtrlData[6]),
        .I2(\ShiftReg[6]_i_5_n_0 ),
        .I3(\miim1/WriteOp_reg_n_0 ),
        .I4(\miim1/BitCounter [4]),
        .I5(\miim1/BitCounter [3]),
        .O(\ShiftReg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ShiftReg[6]_i_5 
       (.I0(\miim1/BitCounter [6]),
        .I1(\miim1/BitCounter [2]),
        .I2(\miim1/BitCounter [0]),
        .I3(\miim1/InProgress_reg_n_0 ),
        .I4(\miim1/BitCounter [1]),
        .I5(\miim1/BitCounter [5]),
        .O(\ShiftReg[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \ShiftReg[7]_i_1 
       (.I0(\ShiftReg[7]_i_3_n_0 ),
        .I1(\miim1/clkgen/Counter_reg [5]),
        .I2(\miim1/clkgen/Counter_reg [6]),
        .I3(mdc_pad_o_OBUF),
        .O(\miim1/MdcEn_n ));
  LUT3 #(
    .INIT(8'hF8)) 
    \ShiftReg[7]_i_2 
       (.I0(r_FIAD[0]),
        .I1(\ShiftReg[7]_i_4_n_0 ),
        .I2(\ShiftReg[7]_i_5_n_0 ),
        .O(\miim1/p_0_in [7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ShiftReg[7]_i_3 
       (.I0(\miim1/clkgen/Counter_reg [3]),
        .I1(\miim1/clkgen/Counter_reg [1]),
        .I2(\miim1/clkgen/Counter_reg [0]),
        .I3(\miim1/clkgen/Counter_reg [2]),
        .I4(\miim1/clkgen/Counter_reg [4]),
        .O(\ShiftReg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ShiftReg[7]_i_4 
       (.I0(\miim1/BitCounter [4]),
        .I1(\miim1/BitCounter [3]),
        .I2(\miim1/BitCounter [5]),
        .I3(\BitCounter[5]_i_3_n_0 ),
        .O(\ShiftReg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg[7]_i_5 
       (.I0(\Prsd[15]_i_2_n_0 ),
        .I1(\miim1/shftrg/ShiftReg_reg_n_0_[6] ),
        .I2(\ShiftReg[7]_i_6_n_0 ),
        .I3(r_CtrlData[15]),
        .I4(r_CtrlData[7]),
        .I5(\ShiftReg[5]_i_3_n_0 ),
        .O(\ShiftReg[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \ShiftReg[7]_i_6 
       (.I0(\miim1/BitCounter [3]),
        .I1(\miim1/BitCounter [4]),
        .I2(\BitCounter[5]_i_3_n_0 ),
        .I3(\miim1/BitCounter [5]),
        .I4(\miim1/WriteOp_reg_n_0 ),
        .O(\ShiftReg[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h03030302)) 
    ShiftWillEnd_i_1
       (.I0(ShiftWillEnd_i_2_n_0),
        .I1(RxAbort_wb),
        .I2(\wishbone/ShiftEnded_rck ),
        .I3(\wishbone/LastByteIn_reg_n_0 ),
        .I4(\wishbone/ShiftWillEnd_reg_n_0 ),
        .O(ShiftWillEnd_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ShiftWillEnd_i_2
       (.I0(RxValid),
        .I1(\wishbone/RxEnableWindow ),
        .I2(RxEndFrm),
        .I3(\wishbone/RxByteCnt [0]),
        .I4(\wishbone/RxByteCnt [1]),
        .O(ShiftWillEnd_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    ShortFrame_i_1
       (.I0(\macstatus1/ShortFrame0 ),
        .I1(LoadRxStatus),
        .I2(ShortFrame_i_3_n_0),
        .I3(ShortFrame),
        .O(ShortFrame_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ShortFrame_i_10
       (.I0(r_MinFL[12]),
        .I1(RxByteCnt[12]),
        .I2(r_MinFL[13]),
        .I3(RxByteCnt[13]),
        .O(ShortFrame_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ShortFrame_i_11
       (.I0(r_MinFL[10]),
        .I1(RxByteCnt[10]),
        .I2(r_MinFL[11]),
        .I3(RxByteCnt[11]),
        .O(ShortFrame_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ShortFrame_i_12
       (.I0(r_MinFL[8]),
        .I1(RxByteCnt[8]),
        .I2(r_MinFL[9]),
        .I3(RxByteCnt[9]),
        .O(ShortFrame_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ShortFrame_i_13
       (.I0(r_MinFL[6]),
        .I1(RxByteCnt[6]),
        .I2(RxByteCnt[7]),
        .I3(r_MinFL[7]),
        .O(ShortFrame_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ShortFrame_i_14
       (.I0(r_MinFL[4]),
        .I1(RxByteCnt[4]),
        .I2(RxByteCnt[5]),
        .I3(r_MinFL[5]),
        .O(ShortFrame_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ShortFrame_i_15
       (.I0(r_MinFL[2]),
        .I1(RxByteCnt[2]),
        .I2(RxByteCnt[3]),
        .I3(r_MinFL[3]),
        .O(ShortFrame_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ShortFrame_i_16
       (.I0(r_MinFL[0]),
        .I1(RxByteCnt[0]),
        .I2(RxByteCnt[1]),
        .I3(r_MinFL[1]),
        .O(ShortFrame_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ShortFrame_i_17
       (.I0(r_MinFL[6]),
        .I1(RxByteCnt[6]),
        .I2(r_MinFL[7]),
        .I3(RxByteCnt[7]),
        .O(ShortFrame_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ShortFrame_i_18
       (.I0(r_MinFL[4]),
        .I1(RxByteCnt[4]),
        .I2(r_MinFL[5]),
        .I3(RxByteCnt[5]),
        .O(ShortFrame_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ShortFrame_i_19
       (.I0(r_MinFL[2]),
        .I1(RxByteCnt[2]),
        .I2(r_MinFL[3]),
        .I3(RxByteCnt[3]),
        .O(ShortFrame_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ShortFrame_i_20
       (.I0(r_MinFL[0]),
        .I1(RxByteCnt[0]),
        .I2(r_MinFL[1]),
        .I3(RxByteCnt[1]),
        .O(ShortFrame_i_20_n_0));
  LUT6 #(
    .INIT(64'hAEAAFFFFAEAAEEEE)) 
    ShortFrame_i_3
       (.I0(LoadRxStatus),
        .I1(RxStateData[0]),
        .I2(r_HugEn),
        .I3(\rxethmac1/rxcounters1/ByteCntMaxFrame02_in ),
        .I4(MRxDV_Lb),
        .I5(RxStateData[1]),
        .O(ShortFrame_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ShortFrame_i_5
       (.I0(r_MinFL[14]),
        .I1(RxByteCnt[14]),
        .I2(RxByteCnt[15]),
        .I3(r_MinFL[15]),
        .O(ShortFrame_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ShortFrame_i_6
       (.I0(r_MinFL[12]),
        .I1(RxByteCnt[12]),
        .I2(RxByteCnt[13]),
        .I3(r_MinFL[13]),
        .O(ShortFrame_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ShortFrame_i_7
       (.I0(r_MinFL[10]),
        .I1(RxByteCnt[10]),
        .I2(RxByteCnt[11]),
        .I3(r_MinFL[11]),
        .O(ShortFrame_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ShortFrame_i_8
       (.I0(r_MinFL[8]),
        .I1(RxByteCnt[8]),
        .I2(RxByteCnt[9]),
        .I3(r_MinFL[9]),
        .O(ShortFrame_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ShortFrame_i_9
       (.I0(r_MinFL[14]),
        .I1(RxByteCnt[14]),
        .I2(r_MinFL[15]),
        .I3(RxByteCnt[15]),
        .O(ShortFrame_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ShortFrame_reg_i_2
       (.CI(ShortFrame_reg_i_4_n_0),
        .CO({\macstatus1/ShortFrame0 ,ShortFrame_reg_i_2_n_1,ShortFrame_reg_i_2_n_2,ShortFrame_reg_i_2_n_3}),
        .CYINIT(\<const0> ),
        .DI({ShortFrame_i_5_n_0,ShortFrame_i_6_n_0,ShortFrame_i_7_n_0,ShortFrame_i_8_n_0}),
        .S({ShortFrame_i_9_n_0,ShortFrame_i_10_n_0,ShortFrame_i_11_n_0,ShortFrame_i_12_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ShortFrame_reg_i_4
       (.CI(\<const0> ),
        .CO({ShortFrame_reg_i_4_n_0,ShortFrame_reg_i_4_n_1,ShortFrame_reg_i_4_n_2,ShortFrame_reg_i_4_n_3}),
        .CYINIT(\<const0> ),
        .DI({ShortFrame_i_13_n_0,ShortFrame_i_14_n_0,ShortFrame_i_15_n_0,ShortFrame_i_16_n_0}),
        .S({ShortFrame_i_17_n_0,ShortFrame_i_18_n_0,ShortFrame_i_19_n_0,ShortFrame_i_20_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SlotTimer[0]_i_1 
       (.I0(wb_rst_i_IBUF),
        .I1(\maccontrol1/receivecontrol1/SlotTimer_reg [0]),
        .O(\maccontrol1/p_0_in__0__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \SlotTimer[1]_i_1 
       (.I0(\maccontrol1/receivecontrol1/SlotTimer_reg [1]),
        .I1(\maccontrol1/receivecontrol1/SlotTimer_reg [0]),
        .I2(wb_rst_i_IBUF),
        .O(\maccontrol1/p_0_in__0__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \SlotTimer[2]_i_1 
       (.I0(wb_rst_i_IBUF),
        .I1(\maccontrol1/receivecontrol1/SlotTimer_reg [0]),
        .I2(\maccontrol1/receivecontrol1/SlotTimer_reg [1]),
        .I3(\maccontrol1/receivecontrol1/SlotTimer_reg [2]),
        .O(\SlotTimer[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \SlotTimer[3]_i_1 
       (.I0(wb_rst_i_IBUF),
        .I1(\maccontrol1/receivecontrol1/SlotTimer_reg [1]),
        .I2(\maccontrol1/receivecontrol1/SlotTimer_reg [0]),
        .I3(\maccontrol1/receivecontrol1/SlotTimer_reg [2]),
        .I4(\maccontrol1/receivecontrol1/SlotTimer_reg [3]),
        .O(\SlotTimer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \SlotTimer[4]_i_1 
       (.I0(wb_rst_i_IBUF),
        .I1(\maccontrol1/receivecontrol1/SlotTimer_reg [2]),
        .I2(\maccontrol1/receivecontrol1/SlotTimer_reg [0]),
        .I3(\maccontrol1/receivecontrol1/SlotTimer_reg [1]),
        .I4(\maccontrol1/receivecontrol1/SlotTimer_reg [3]),
        .I5(\maccontrol1/receivecontrol1/SlotTimer_reg [4]),
        .O(\SlotTimer[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \SlotTimer[5]_i_1 
       (.I0(wb_rst_i_IBUF),
        .I1(r_RxFlow),
        .I2(\maccontrol1/Pause ),
        .I3(\maccontrol1/receivecontrol1/Divider2_reg_n_0 ),
        .O(\SlotTimer[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \SlotTimer[5]_i_2 
       (.I0(wb_rst_i_IBUF),
        .I1(\PauseTimer[15]_i_4_n_0 ),
        .I2(\maccontrol1/receivecontrol1/SlotTimer_reg [5]),
        .O(\SlotTimer[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    StartDefer6_carry_i_1
       (.I0(r_IPGR1[6]),
        .I1(\txethmac1/NibCnt [6]),
        .O(StartDefer6_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    StartDefer6_carry_i_2
       (.I0(\txethmac1/NibCnt [5]),
        .I1(r_IPGR1[5]),
        .I2(r_IPGR1[4]),
        .I3(\txethmac1/NibCnt [4]),
        .O(StartDefer6_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    StartDefer6_carry_i_3
       (.I0(\txethmac1/NibCnt [3]),
        .I1(r_IPGR1[3]),
        .I2(r_IPGR1[2]),
        .I3(\txethmac1/NibCnt [2]),
        .O(StartDefer6_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    StartDefer6_carry_i_4
       (.I0(\txethmac1/NibCnt [1]),
        .I1(r_IPGR1[1]),
        .I2(r_IPGR1[0]),
        .I3(\txethmac1/NibCnt [0]),
        .O(StartDefer6_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    StartDefer6_carry_i_5
       (.I0(\txethmac1/NibCnt [6]),
        .I1(r_IPGR1[6]),
        .O(StartDefer6_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    StartDefer6_carry_i_6
       (.I0(r_IPGR1[5]),
        .I1(\txethmac1/NibCnt [5]),
        .I2(r_IPGR1[4]),
        .I3(\txethmac1/NibCnt [4]),
        .O(StartDefer6_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    StartDefer6_carry_i_7
       (.I0(r_IPGR1[3]),
        .I1(\txethmac1/NibCnt [3]),
        .I2(r_IPGR1[2]),
        .I3(\txethmac1/NibCnt [2]),
        .O(StartDefer6_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    StartDefer6_carry_i_8
       (.I0(r_IPGR1[1]),
        .I1(\txethmac1/NibCnt [1]),
        .I2(r_IPGR1[0]),
        .I3(\txethmac1/NibCnt [0]),
        .O(StartDefer6_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    StartIdle2_carry_i_1
       (.I0(\txethmac1/NibCnt [6]),
        .I1(r_IPGR2[6]),
        .O(StartIdle2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    StartIdle2_carry_i_2
       (.I0(\txethmac1/NibCnt [5]),
        .I1(r_IPGR2[5]),
        .I2(\txethmac1/NibCnt [4]),
        .I3(r_IPGR2[4]),
        .O(StartIdle2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    StartIdle2_carry_i_3
       (.I0(\txethmac1/NibCnt [3]),
        .I1(r_IPGR2[3]),
        .I2(\txethmac1/NibCnt [2]),
        .I3(r_IPGR2[2]),
        .O(StartIdle2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    StartIdle2_carry_i_4
       (.I0(\txethmac1/NibCnt [1]),
        .I1(r_IPGR2[1]),
        .I2(\txethmac1/NibCnt [0]),
        .I3(r_IPGR2[0]),
        .O(StartIdle2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    StartIdle2_carry_i_5
       (.I0(r_IPGR2[6]),
        .I1(\txethmac1/NibCnt [6]),
        .O(StartIdle2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    StartIdle2_carry_i_6
       (.I0(\txethmac1/NibCnt [4]),
        .I1(r_IPGR2[4]),
        .I2(\txethmac1/NibCnt [5]),
        .I3(r_IPGR2[5]),
        .O(StartIdle2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    StartIdle2_carry_i_7
       (.I0(\txethmac1/NibCnt [2]),
        .I1(r_IPGR2[2]),
        .I2(\txethmac1/NibCnt [3]),
        .I3(r_IPGR2[3]),
        .O(StartIdle2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    StartIdle2_carry_i_8
       (.I0(\txethmac1/NibCnt [0]),
        .I1(r_IPGR2[0]),
        .I2(\txethmac1/NibCnt [1]),
        .I3(r_IPGR2[1]),
        .O(StartIdle2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    StartOccured_i_1
       (.I0(\wishbone/TxStartFrm_wb ),
        .I1(\TxValidBytesLatched[1]_i_2_n_0 ),
        .I2(\wishbone/StartOccured ),
        .O(StartOccured_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h54)) 
    StateBackOff_i_1
       (.I0(\NibCnt[15]_i_3_n_0 ),
        .I1(StateJam_i_2_n_0),
        .I2(\txethmac1/StateBackOff ),
        .O(StateBackOff_i_1_n_0));
  LUT6 #(
    .INIT(64'h0300333322222222)) 
    StateData0_i_1
       (.I0(\rxethmac1/rxstatem1/StartData0__2 ),
        .I1(StateData0_i_3_n_0),
        .I2(r_HugEn),
        .I3(\rxethmac1/rxcounters1/ByteCntMaxFrame02_in ),
        .I4(MRxDV_Lb),
        .I5(RxStateData[0]),
        .O(StateData0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    StateData0_i_2
       (.I0(\rxethmac1/IFGCounterEq24 ),
        .I1(StateData1_i_2_n_0),
        .I2(RxStateData[1]),
        .I3(MRxDV_Lb),
        .O(\rxethmac1/rxstatem1/StartData0__2 ));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    StateData0_i_3
       (.I0(StateData1_i_2_n_0),
        .I1(\rxethmac1/IFGCounterEq24 ),
        .I2(StateData0_i_4_n_0),
        .I3(StateData0_i_5_n_0),
        .I4(\rxethmac1/rxstatem1/StartIdle__3 ),
        .O(StateData0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    StateData0_i_4
       (.I0(RxStateData[0]),
        .I1(MRxDV_Lb),
        .I2(\rxethmac1/rxcounters1/ByteCntMaxFrame02_in ),
        .I3(r_HugEn),
        .O(StateData0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    StateData0_i_5
       (.I0(WillTransmit_q2),
        .I1(r_FullD),
        .I2(RxStateIdle),
        .I3(MRxDV_Lb),
        .O(StateData0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000007000000777)) 
    StateData1_i_1
       (.I0(\rxethmac1/IFGCounterEq24 ),
        .I1(StateData1_i_2_n_0),
        .I2(RxStateData[1]),
        .I3(MRxDV_Lb),
        .I4(StateData0_i_3_n_0),
        .I5(StateData1_i_3_n_0),
        .O(StateData1_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000AC000000)) 
    StateData1_i_2
       (.I0(mtxd_pad_o_OBUF[3]),
        .I1(mrxd_pad_i_IBUF[3]),
        .I2(r_LoopBck),
        .I3(MRxDV_Lb),
        .I4(RxStateSFD),
        .I5(StateData1_i_4_n_0),
        .O(StateData1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h77F7)) 
    StateData1_i_3
       (.I0(RxStateData[0]),
        .I1(MRxDV_Lb),
        .I2(\rxethmac1/rxcounters1/ByteCntMaxFrame02_in ),
        .I3(r_HugEn),
        .O(StateData1_i_3_n_0));
  LUT6 #(
    .INIT(64'hF5F3F5FFFFF3FFFF)) 
    StateData1_i_4
       (.I0(mtxd_pad_o_OBUF[2]),
        .I1(mrxd_pad_i_IBUF[2]),
        .I2(MRxD_Lb[1]),
        .I3(r_LoopBck),
        .I4(mrxd_pad_i_IBUF[0]),
        .I5(mtxd_pad_o_OBUF[0]),
        .O(StateData1_i_4_n_0));
  LUT6 #(
    .INIT(64'h0004440455555555)) 
    \StateData[0]_i_1 
       (.I0(\StateData[0]_i_2_n_0 ),
        .I1(StateData[1]),
        .I2(TxEndFrm),
        .I3(\maccontrol1/CtrlMux ),
        .I4(TxCtrlEndFrm),
        .I5(\StateData[0]_i_3_n_0 ),
        .O(\StateData[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \StateData[0]_i_2 
       (.I0(Collision_Tx2_reg_n_0),
        .I1(r_FullD),
        .O(\StateData[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \StateData[0]_i_3 
       (.I0(\txethmac1/NibCnt [3]),
        .I1(\txethmac1/NibCnt [2]),
        .I2(\txethmac1/NibCnt [1]),
        .I3(\txethmac1/NibCnt [0]),
        .I4(StatePreamble),
        .O(\StateData[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4044404400004044)) 
    \StateData[1]_i_1 
       (.I0(TxUnderRun),
        .I1(StateData[0]),
        .I2(r_HugEn),
        .I3(\txethmac1/txcounters1/MaxFrame06_in ),
        .I4(Collision_Tx2_reg_n_0),
        .I5(r_FullD),
        .O(\txethmac1/StartData ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h54)) 
    StateDefer_i_1
       (.I0(StateDefer_i_2_n_0),
        .I1(\NibCnt[15]_i_3_n_0 ),
        .I2(\txethmac1/StateDefer ),
        .O(StateDefer_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    StateDefer_i_2
       (.I0(r_FullD),
        .I1(CarrierSense_Tx2),
        .I2(\NibCnt[15]_i_12_n_0 ),
        .I3(\txethmac1/StateDefer ),
        .O(StateDefer_i_2_n_0));
  LUT6 #(
    .INIT(64'hF0A0F0A0F0A0F0A2)) 
    StateDrop_i_1
       (.I0(\rxethmac1/rxstatem1/StartDrop__4 ),
        .I1(\macstatus1/LatchedMRxErr3 ),
        .I2(MRxDV_Lb),
        .I3(\rxethmac1/StateDrop ),
        .I4(RxStatePreamble),
        .I5(RxStateSFD),
        .O(StateDrop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    StateDrop_i_2
       (.I0(RxStateData[0]),
        .I1(RxStateData[1]),
        .O(\macstatus1/LatchedMRxErr3 ));
  LUT4 #(
    .INIT(16'h0501)) 
    StateFCS_i_1
       (.I0(\NibCnt[15]_i_3_n_0 ),
        .I1(StateFCS_i_2_n_0),
        .I2(\DlyCrcCnt[1]_i_2_n_0 ),
        .I3(\txethmac1/StateFCS ),
        .O(StateFCS_i_1_n_0));
  LUT6 #(
    .INIT(64'h77775555FF7FFF7F)) 
    StateFCS_i_2
       (.I0(CrcEnOut),
        .I1(\txethmac1/NibbleMinFl ),
        .I2(\txethmac1/StatePAD ),
        .I3(\StateData[0]_i_2_n_0 ),
        .I4(PadOut),
        .I5(StateFCS_i_4_n_0),
        .O(StateFCS_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    StateFCS_i_3
       (.I0(PerPacketCrcEn),
        .I1(r_CrcEn),
        .I2(\maccontrol1/SendingCtrlFrm ),
        .O(CrcEnOut));
  LUT6 #(
    .INIT(64'hB0BBB00000000000)) 
    StateFCS_i_4
       (.I0(r_FullD),
        .I1(Collision_Tx2_reg_n_0),
        .I2(TxCtrlEndFrm),
        .I3(\maccontrol1/CtrlMux ),
        .I4(TxEndFrm),
        .I5(StateData[1]),
        .O(StateFCS_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000222EEE2E)) 
    StateIPG_i_1
       (.I0(StateDefer_i_2_n_0),
        .I1(\txethmac1/StateIPG ),
        .I2(\txethmac1/txstatem1/StartIdle2__3 ),
        .I3(\txethmac1/txstatem1/Rule1_reg_n_0 ),
        .I4(\txethmac1/txstatem1/StartIdle216_in ),
        .I5(\NibCnt[15]_i_3_n_0 ),
        .O(StateIPG_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000003AFA3A3A)) 
    StateIdle_i_1
       (.I0(StateIdle_i_2_n_0),
        .I1(TxStartFrmOut),
        .I2(\txethmac1/StateIdle ),
        .I3(r_FullD),
        .I4(CarrierSense_Tx2),
        .I5(\NibCnt[15]_i_3_n_0 ),
        .O(StateIdle_i_1_n_0));
  LUT4 #(
    .INIT(16'h0504)) 
    StateIdle_i_1__0
       (.I0(StateIdle_i_2__0_n_0),
        .I1(\rxethmac1/rxstatem1/StartIdle__3 ),
        .I2(\rxethmac1/rxstatem1/StartDrop__4 ),
        .I3(RxStateIdle),
        .O(StateIdle_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hA808)) 
    StateIdle_i_2
       (.I0(\txethmac1/StateIPG ),
        .I1(\txethmac1/txstatem1/StartIdle2__3 ),
        .I2(\txethmac1/txstatem1/Rule1_reg_n_0 ),
        .I3(\txethmac1/txstatem1/StartIdle216_in ),
        .O(StateIdle_i_2_n_0));
  LUT6 #(
    .INIT(64'hF444F4F400000000)) 
    StateIdle_i_2__0
       (.I0(StatePreamble_i_3_n_0),
        .I1(RxStatePreamble),
        .I2(RxStateIdle),
        .I3(r_FullD),
        .I4(WillTransmit_q2),
        .I5(MRxDV_Lb),
        .O(StateIdle_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h00FF00FF00FF00FE)) 
    StateIdle_i_3
       (.I0(RxStateSFD),
        .I1(RxStatePreamble),
        .I2(\rxethmac1/StateDrop ),
        .I3(MRxDV_Lb),
        .I4(RxStateData[0]),
        .I5(RxStateData[1]),
        .O(\rxethmac1/rxstatem1/StartIdle__3 ));
  LUT6 #(
    .INIT(64'hFF80FFFFFF80FF80)) 
    StateIdle_i_4
       (.I0(StateIdle_i_5_n_0),
        .I1(RxStateIdle),
        .I2(MRxDV_Lb),
        .I3(StateData0_i_4_n_0),
        .I4(\rxethmac1/IFGCounterEq24 ),
        .I5(StateData1_i_2_n_0),
        .O(\rxethmac1/rxstatem1/StartDrop__4 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    StateIdle_i_5
       (.I0(WillTransmit_q2),
        .I1(r_FullD),
        .O(StateIdle_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    StateJam_i_1
       (.I0(\DlyCrcCnt[1]_i_2_n_0 ),
        .I1(StateJam_i_2_n_0),
        .I2(\NibCnt[15]_i_3_n_0 ),
        .I3(\txethmac1/StateJam ),
        .O(StateJam_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    StateJam_i_2
       (.I0(\RetryCnt[3]_i_8_n_0 ),
        .I1(\txethmac1/ColWindow_reg_n_0 ),
        .I2(StateJam_i_3_n_0),
        .I3(PacketFinished_i_3_n_0),
        .O(StateJam_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    StateJam_i_3
       (.I0(\txethmac1/StateJam ),
        .I1(\txethmac1/NibCnt [0]),
        .I2(\txethmac1/NibCnt [1]),
        .I3(\txethmac1/NibCnt [2]),
        .O(StateJam_i_3_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    StatePAD_i_1
       (.I0(\NibCnt[15]_i_4_n_0 ),
        .I1(StatePAD_i_2_n_0),
        .I2(\txethmac1/StatePAD ),
        .O(StatePAD_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    StatePAD_i_2
       (.I0(StateData[1]),
        .I1(TxEndFrm),
        .I2(\maccontrol1/CtrlMux ),
        .I3(TxCtrlEndFrm),
        .I4(\StateData[0]_i_2_n_0 ),
        .I5(StatePAD_i_3_n_0),
        .O(StatePAD_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    StatePAD_i_3
       (.I0(\txethmac1/NibbleMinFl ),
        .I1(\maccontrol1/SendingCtrlFrm ),
        .I2(r_Pad),
        .I3(PerPacketPad),
        .O(StatePAD_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    StatePreamble_i_1
       (.I0(StatePreamble_i_2_n_0),
        .I1(\StateData[0]_i_1_n_0 ),
        .I2(\DlyCrcCnt[1]_i_2_n_0 ),
        .I3(StatePreamble),
        .O(StatePreamble_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000F850)) 
    StatePreamble_i_1__0
       (.I0(MRxDV_Lb),
        .I1(StatePreamble_i_2__0_n_0),
        .I2(RxStatePreamble),
        .I3(StatePreamble_i_3_n_0),
        .I4(StateData0_i_3_n_0),
        .O(StatePreamble_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    StatePreamble_i_2
       (.I0(TxStartFrmOut),
        .I1(\txethmac1/StateIdle ),
        .I2(r_FullD),
        .I3(CarrierSense_Tx2),
        .O(StatePreamble_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    StatePreamble_i_2__0
       (.I0(RxStateIdle),
        .I1(r_FullD),
        .I2(WillTransmit_q2),
        .O(StatePreamble_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF3F5FFF5F3)) 
    StatePreamble_i_3
       (.I0(mtxd_pad_o_OBUF[0]),
        .I1(mrxd_pad_i_IBUF[0]),
        .I2(StatePreamble_i_4_n_0),
        .I3(r_LoopBck),
        .I4(mrxd_pad_i_IBUF[3]),
        .I5(mtxd_pad_o_OBUF[3]),
        .O(StatePreamble_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hCACFFAFF)) 
    StatePreamble_i_4
       (.I0(mrxd_pad_i_IBUF[1]),
        .I1(mtxd_pad_o_OBUF[1]),
        .I2(r_LoopBck),
        .I3(mrxd_pad_i_IBUF[2]),
        .I4(mtxd_pad_o_OBUF[2]),
        .O(StatePreamble_i_4_n_0));
  LUT5 #(
    .INIT(32'h00030002)) 
    StateSFD_i_1
       (.I0(\rxethmac1/rxstatem1/StartSFD__2 ),
        .I1(\rxethmac1/rxstatem1/StartPreamble__1 ),
        .I2(\rxethmac1/rxstatem1/StartData0__2 ),
        .I3(StateData0_i_3_n_0),
        .I4(RxStateSFD),
        .O(StateSFD_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAA200)) 
    StateSFD_i_2
       (.I0(MRxDV_Lb),
        .I1(WillTransmit_q2),
        .I2(r_FullD),
        .I3(RxStateIdle),
        .I4(RxStatePreamble),
        .I5(StatePreamble_i_3_n_0),
        .O(\rxethmac1/rxstatem1/StartSFD__2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    StateSFD_i_3
       (.I0(MRxDV_Lb),
        .I1(RxStateIdle),
        .I2(r_FullD),
        .I3(WillTransmit_q2),
        .I4(StatePreamble_i_3_n_0),
        .O(\rxethmac1/rxstatem1/StartPreamble__1 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFCF8)) 
    StatusLatch_i_1
       (.I0(\txethmac1/StateIdle ),
        .I1(TxStartFrmOut),
        .I2(\txethmac1/StopExcessiveDeferOccured ),
        .I3(\txethmac1/StatusLatch_reg_n_0 ),
        .O(StatusLatch_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFBAAABAAAAAAAAA)) 
    StopExcessiveDeferOccured_i_1
       (.I0(\txethmac1/StopExcessiveDeferOccured ),
        .I1(\maccontrol1/Pause ),
        .I2(TxStartFrm),
        .I3(\maccontrol1/CtrlMux ),
        .I4(\maccontrol1/TxCtrlStartFrm ),
        .I5(\txethmac1/StopExcessiveDeferOccured_reg_n_0 ),
        .O(StopExcessiveDeferOccured_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    StopExcessiveDeferOccured_i_2
       (.I0(\txethmac1/StateDefer ),
        .I1(StopExcessiveDeferOccured_i_3_n_0),
        .I2(StopExcessiveDeferOccured_i_4_n_0),
        .I3(TxStartFrmOut),
        .I4(\txethmac1/StopExcessiveDeferOccured_reg_n_0 ),
        .O(\txethmac1/StopExcessiveDeferOccured ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    StopExcessiveDeferOccured_i_3
       (.I0(\txethmac1/NibCnt [11]),
        .I1(\txethmac1/NibCnt [9]),
        .I2(\txethmac1/NibCnt [3]),
        .I3(\txethmac1/NibCnt [6]),
        .I4(\NibCnt[15]_i_16_n_0 ),
        .O(StopExcessiveDeferOccured_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    StopExcessiveDeferOccured_i_4
       (.I0(SetTxCIrq_txclk_i_5_n_0),
        .I1(\txethmac1/NibCnt [7]),
        .I2(\txethmac1/NibCnt [12]),
        .I3(\txethmac1/NibCnt [13]),
        .I4(\txethmac1/NibCnt [10]),
        .O(StopExcessiveDeferOccured_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    TPauseRq_i_1
       (.I0(TxPauseRq_sync2),
        .I1(TxPauseRq_sync3),
        .O(TPauseRq0));
  FDCE #(
    .INIT(1'b0)) 
    TPauseRq_reg
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TPauseRq0),
        .Q(TPauseRq));
  LUT4 #(
    .INIT(16'hCF8A)) 
    TxAbortPacketBlocked_i_1
       (.I0(\wishbone/TxAbortPacket ),
        .I1(\wishbone/TxAbort_wb ),
        .I2(\wishbone/TxAbort_wb_q ),
        .I3(\wishbone/TxAbortPacketBlocked_reg_n_0 ),
        .O(TxAbortPacketBlocked_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F70)) 
    TxAbortPacket_NotCleared_i_1
       (.I0(\wishbone/p_0_in [2]),
        .I1(\wishbone/TxEn ),
        .I2(\wishbone/TxAbortPacket_NotCleared_reg_n_0 ),
        .I3(\wishbone/TxAbortPacket0 ),
        .O(TxAbortPacket_NotCleared_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000054FF0000)) 
    TxAbortPacket_i_1
       (.I0(\wishbone/tx_burst_en_reg_n_0 ),
        .I1(m_wb_err_i_IBUF),
        .I2(m_wb_ack_i_IBUF),
        .I3(\wishbone/MasterWbTX_reg_n_0 ),
        .I4(\wishbone/TxAbort_wb ),
        .I5(\wishbone/TxAbortPacketBlocked_reg_n_0 ),
        .O(\wishbone/TxAbortPacket0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    TxAbortSync1_i_1
       (.I0(TxAbortIn),
        .I1(\maccontrol1/CtrlMux ),
        .I2(\maccontrol1/MuxedAbort_reg_n_0 ),
        .I3(TxStartFrm),
        .I4(\maccontrol1/BlockTxDone ),
        .O(TxAbort));
  LUT6 #(
    .INIT(64'hFF00FFFFFF00FFFE)) 
    TxAbort_i_1
       (.I0(\txethmac1/p_5_in ),
        .I1(LateCollision),
        .I2(MaxCollisionOccured),
        .I3(\txethmac1/StopExcessiveDeferOccured ),
        .I4(TxAbort_i_2_n_0),
        .I5(TxAbortIn),
        .O(TxAbort_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000F404)) 
    TxAbort_i_2
       (.I0(\maccontrol1/Pause ),
        .I1(TxStartFrm),
        .I2(\maccontrol1/CtrlMux ),
        .I3(\maccontrol1/TxCtrlStartFrm ),
        .I4(\txethmac1/StatusLatch_reg_n_0 ),
        .O(TxAbort_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TxBDAddress[1]_i_1 
       (.I0(\TxBDAddress[5]_i_2_n_0 ),
        .I1(\wishbone/TxBDAddress_reg_n_0_[1] ),
        .O(\TxBDAddress[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \TxBDAddress[2]_i_1 
       (.I0(\TxBDAddress[5]_i_2_n_0 ),
        .I1(\wishbone/TxBDAddress_reg_n_0_[2] ),
        .I2(\wishbone/TxBDAddress_reg_n_0_[1] ),
        .O(\TxBDAddress[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \TxBDAddress[3]_i_1 
       (.I0(\TxBDAddress[5]_i_2_n_0 ),
        .I1(\wishbone/TxBDAddress_reg_n_0_[1] ),
        .I2(\wishbone/TxBDAddress_reg_n_0_[2] ),
        .I3(\wishbone/TxBDAddress_reg_n_0_[3] ),
        .O(\TxBDAddress[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \TxBDAddress[4]_i_1 
       (.I0(\TxBDAddress[5]_i_2_n_0 ),
        .I1(\wishbone/TxBDAddress_reg_n_0_[2] ),
        .I2(\wishbone/TxBDAddress_reg_n_0_[1] ),
        .I3(\wishbone/TxBDAddress_reg_n_0_[3] ),
        .I4(\wishbone/TxBDAddress_reg_n_0_[4] ),
        .O(\TxBDAddress[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \TxBDAddress[5]_i_1 
       (.I0(\TxBDAddress[5]_i_2_n_0 ),
        .I1(\wishbone/TxBDAddress_reg_n_0_[3] ),
        .I2(\wishbone/TxBDAddress_reg_n_0_[1] ),
        .I3(\wishbone/TxBDAddress_reg_n_0_[2] ),
        .I4(\wishbone/TxBDAddress_reg_n_0_[4] ),
        .I5(\wishbone/TxBDAddress_reg_n_0_[5] ),
        .O(\TxBDAddress[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \TxBDAddress[5]_i_2 
       (.I0(\TxBDAddress[7]_i_3_n_0 ),
        .I1(mem0_reg_i_3_n_0),
        .I2(\wishbone/TxBDDataIn [13]),
        .O(\TxBDAddress[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00410000)) 
    \TxBDAddress[6]_i_1 
       (.I0(\TxBDAddress[7]_i_3_n_0 ),
        .I1(\wishbone/TxBDAddress_reg_n_0_[6] ),
        .I2(\TxBDAddress[7]_i_4_n_0 ),
        .I3(\wishbone/TxBDDataIn [13]),
        .I4(mem0_reg_i_3_n_0),
        .O(\TxBDAddress[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF50004000)) 
    \TxBDAddress[7]_i_1 
       (.I0(\wishbone/BlockingTxStatusWrite_reg_n_0 ),
        .I1(\wishbone/TxAbortPacket_NotCleared_reg_n_0 ),
        .I2(\wishbone/p_0_in [2]),
        .I3(\wishbone/TxEn ),
        .I4(\wishbone/TxDonePacket_NotCleared_reg_n_0 ),
        .I5(\TxBDAddress[7]_i_3_n_0 ),
        .O(\TxBDAddress[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000441400000000)) 
    \TxBDAddress[7]_i_2 
       (.I0(\TxBDAddress[7]_i_3_n_0 ),
        .I1(\wishbone/TxBDAddress_reg_n_0_[7] ),
        .I2(\wishbone/TxBDAddress_reg_n_0_[6] ),
        .I3(\TxBDAddress[7]_i_4_n_0 ),
        .I4(\wishbone/TxBDDataIn [13]),
        .I5(mem0_reg_i_3_n_0),
        .O(\TxBDAddress[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \TxBDAddress[7]_i_3 
       (.I0(r_TxEn),
        .I1(\wishbone/r_TxEn_q ),
        .O(\TxBDAddress[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \TxBDAddress[7]_i_4 
       (.I0(\wishbone/TxBDAddress_reg_n_0_[4] ),
        .I1(\wishbone/TxBDAddress_reg_n_0_[2] ),
        .I2(\wishbone/TxBDAddress_reg_n_0_[1] ),
        .I3(\wishbone/TxBDAddress_reg_n_0_[3] ),
        .I4(\wishbone/TxBDAddress_reg_n_0_[5] ),
        .O(\TxBDAddress[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55551110)) 
    TxBDRead_i_1
       (.I0(\wishbone/TxBDReady_reg_n_0 ),
        .I1(\wishbone/BlockingTxBDRead_reg_n_0 ),
        .I2(\wishbone/TxRetryPacket_NotCleared_reg_n_0 ),
        .I3(mem0_reg_i_3_n_0),
        .I4(\wishbone/TxBDRead ),
        .O(TxBDRead_i_1_n_0));
  LUT5 #(
    .INIT(32'h808F8080)) 
    TxBDReady_i_1
       (.I0(TxBDReady_i_2_n_0),
        .I1(BD_WB_DAT_O[15]),
        .I2(\wishbone/TxBDReady198_out ),
        .I3(\TxValidBytesLatched[1]_i_2_n_0 ),
        .I4(\wishbone/TxBDReady_reg_n_0 ),
        .O(TxBDReady_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    TxBDReady_i_2
       (.I0(TxBDReady_i_4_n_0),
        .I1(TxBDReady_i_5_n_0),
        .I2(TxBDReady_i_6_n_0),
        .I3(BD_WB_DAT_O[18]),
        .I4(BD_WB_DAT_O[17]),
        .I5(BD_WB_DAT_O[16]),
        .O(TxBDReady_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    TxBDReady_i_3
       (.I0(\wishbone/bd_ram/q [15]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    TxBDReady_i_4
       (.I0(BD_WB_DAT_O[29]),
        .I1(BD_WB_DAT_O[20]),
        .I2(BD_WB_DAT_O[21]),
        .I3(BD_WB_DAT_O[23]),
        .I4(BD_WB_DAT_O[19]),
        .I5(BD_WB_DAT_O[25]),
        .O(TxBDReady_i_4_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    TxBDReady_i_5
       (.I0(BD_WB_DAT_O[28]),
        .I1(BD_WB_DAT_O[26]),
        .I2(BD_WB_DAT_O[24]),
        .O(TxBDReady_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    TxBDReady_i_6
       (.I0(BD_WB_DAT_O[31]),
        .I1(BD_WB_DAT_O[27]),
        .I2(BD_WB_DAT_O[30]),
        .I3(BD_WB_DAT_O[22]),
        .O(TxBDReady_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    TxBDReady_i_7
       (.I0(\wishbone/bd_ram/p_0_in [15]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [15]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    TxB_IRQ_i_1
       (.I0(LateCollLatched),
        .I1(CarrierSenseLost),
        .I2(RetryLimit),
        .I3(TxUnderRun),
        .I4(mem0_reg_i_3_n_0),
        .I5(\wishbone/TxBDDataIn [14]),
        .O(TxB_IRQ_i_1_n_0));
  LUT6 #(
    .INIT(64'h07F70000F4040000)) 
    \TxByteCnt[0]_i_1 
       (.I0(\wishbone/TxPointerLSB [0]),
        .I1(TxStartFrm),
        .I2(TxUsedData),
        .I3(\wishbone/Flop_reg_n_0 ),
        .I4(\TxByteCnt[1]_i_3_n_0 ),
        .I5(\wishbone/TxByteCnt [0]),
        .O(\TxByteCnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFB0000A8080000)) 
    \TxByteCnt[1]_i_1 
       (.I0(\TxByteCnt[1]_i_2_n_0 ),
        .I1(TxStartFrm),
        .I2(TxUsedData),
        .I3(\wishbone/Flop_reg_n_0 ),
        .I4(\TxByteCnt[1]_i_3_n_0 ),
        .I5(\wishbone/TxByteCnt [1]),
        .O(\TxByteCnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0060FF6FFF6F0060)) 
    \TxByteCnt[1]_i_2 
       (.I0(\wishbone/TxPointerLSB [1]),
        .I1(\wishbone/TxPointerLSB [0]),
        .I2(TxStartFrm),
        .I3(TxUsedData),
        .I4(\wishbone/TxByteCnt [0]),
        .I5(\wishbone/TxByteCnt [1]),
        .O(\TxByteCnt[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TxByteCnt[1]_i_3 
       (.I0(\wishbone/TxRetry_q ),
        .I1(\wishbone/TxAbort_q ),
        .O(\TxByteCnt[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    TxCtrlEndFrm_i_1
       (.I0(\maccontrol1/transmitcontrol1/ControlEnd_q ),
        .I1(\maccontrol1/transmitcontrol1/ControlEnd ),
        .O(\maccontrol1/transmitcontrol1/TxCtrlEndFrm0 ));
  LUT4 #(
    .INIT(16'h3F2A)) 
    TxCtrlStartFrm_i_1
       (.I0(TxCtrlStartFrm_i_2_n_0),
        .I1(\maccontrol1/transmitcontrol1/TxUsedDataIn_q ),
        .I2(\maccontrol1/CtrlMux ),
        .I3(\maccontrol1/TxCtrlStartFrm ),
        .O(TxCtrlStartFrm_i_1_n_0));
  LUT6 #(
    .INIT(64'h4444444444444404)) 
    TxCtrlStartFrm_i_2
       (.I0(TxUsedData),
        .I1(WillSendControlFrame),
        .I2(\maccontrol1/TxUsedDataOutDetected_reg_n_0 ),
        .I3(TxDoneIn),
        .I4(TxAbortIn),
        .I5(TxStartFrm),
        .O(TxCtrlStartFrm_i_2_n_0));
  LUT6 #(
    .INIT(64'h8F0F0F8F88000080)) 
    \TxDataLatched[31]_i_1 
       (.I0(\wishbone/Flop_reg_n_0 ),
        .I1(TxUsedData),
        .I2(TxStartFrm),
        .I3(\wishbone/TxByteCnt [0]),
        .I4(\wishbone/TxByteCnt [1]),
        .I5(\wishbone/TxStartFrm_sync2 ),
        .O(\wishbone/TxDataLatched0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \TxData[0]_i_1 
       (.I0(\TxData[0]_i_2_n_0 ),
        .I1(\wishbone/TxStartFrm_sync2 ),
        .I2(TxStartFrm),
        .I3(\wishbone/TxData_wb [24]),
        .I4(\TxData[7]_i_3_n_0 ),
        .I5(\TxData[0]_i_3_n_0 ),
        .O(\TxData[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \TxData[0]_i_2 
       (.I0(\wishbone/TxData_wb [24]),
        .I1(\wishbone/TxData_wb [16]),
        .I2(\wishbone/TxData_wb [8]),
        .I3(\wishbone/TxPointerLSB [1]),
        .I4(\wishbone/TxPointerLSB [0]),
        .I5(\wishbone/TxData_wb [0]),
        .O(\TxData[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    \TxData[0]_i_3 
       (.I0(\wishbone/TxDataLatched [0]),
        .I1(\wishbone/TxDataLatched [16]),
        .I2(\wishbone/TxDataLatched [8]),
        .I3(\wishbone/TxByteCnt [1]),
        .I4(\wishbone/TxByteCnt [0]),
        .I5(\wishbone/TxDataLatched [24]),
        .O(\TxData[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \TxData[1]_i_1 
       (.I0(\TxData[1]_i_2_n_0 ),
        .I1(\wishbone/TxStartFrm_sync2 ),
        .I2(TxStartFrm),
        .I3(\wishbone/TxData_wb [25]),
        .I4(\TxData[7]_i_3_n_0 ),
        .I5(\TxData[1]_i_3_n_0 ),
        .O(\TxData[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \TxData[1]_i_2 
       (.I0(\wishbone/TxData_wb [25]),
        .I1(\wishbone/TxData_wb [17]),
        .I2(\wishbone/TxData_wb [9]),
        .I3(\wishbone/TxPointerLSB [1]),
        .I4(\wishbone/TxPointerLSB [0]),
        .I5(\wishbone/TxData_wb [1]),
        .O(\TxData[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCAAFFF0CCAA00)) 
    \TxData[1]_i_3 
       (.I0(\wishbone/TxDataLatched [9]),
        .I1(\wishbone/TxDataLatched [17]),
        .I2(\wishbone/TxDataLatched [1]),
        .I3(\wishbone/TxByteCnt [1]),
        .I4(\wishbone/TxByteCnt [0]),
        .I5(\wishbone/TxDataLatched [25]),
        .O(\TxData[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \TxData[2]_i_1 
       (.I0(\TxData[2]_i_2_n_0 ),
        .I1(\wishbone/TxStartFrm_sync2 ),
        .I2(TxStartFrm),
        .I3(\wishbone/TxData_wb [26]),
        .I4(\TxData[7]_i_3_n_0 ),
        .I5(\TxData[2]_i_3_n_0 ),
        .O(\TxData[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \TxData[2]_i_2 
       (.I0(\wishbone/TxData_wb [26]),
        .I1(\wishbone/TxData_wb [18]),
        .I2(\wishbone/TxData_wb [10]),
        .I3(\wishbone/TxPointerLSB [1]),
        .I4(\wishbone/TxPointerLSB [0]),
        .I5(\wishbone/TxData_wb [2]),
        .O(\TxData[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \TxData[2]_i_3 
       (.I0(\wishbone/TxDataLatched [10]),
        .I1(\wishbone/TxDataLatched [26]),
        .I2(\wishbone/TxDataLatched [2]),
        .I3(\wishbone/TxByteCnt [1]),
        .I4(\wishbone/TxByteCnt [0]),
        .I5(\wishbone/TxDataLatched [18]),
        .O(\TxData[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \TxData[3]_i_1 
       (.I0(\TxData[3]_i_2_n_0 ),
        .I1(\wishbone/TxStartFrm_sync2 ),
        .I2(TxStartFrm),
        .I3(\wishbone/TxData_wb [27]),
        .I4(\TxData[7]_i_3_n_0 ),
        .I5(\TxData[3]_i_3_n_0 ),
        .O(\TxData[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \TxData[3]_i_2 
       (.I0(\wishbone/TxData_wb [19]),
        .I1(\wishbone/TxData_wb [27]),
        .I2(\wishbone/TxData_wb [11]),
        .I3(\wishbone/TxPointerLSB [1]),
        .I4(\wishbone/TxPointerLSB [0]),
        .I5(\wishbone/TxData_wb [3]),
        .O(\TxData[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \TxData[3]_i_3 
       (.I0(\wishbone/TxDataLatched [19]),
        .I1(\wishbone/TxDataLatched [27]),
        .I2(\wishbone/TxDataLatched [11]),
        .I3(\wishbone/TxByteCnt [1]),
        .I4(\wishbone/TxByteCnt [0]),
        .I5(\wishbone/TxDataLatched [3]),
        .O(\TxData[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \TxData[4]_i_1 
       (.I0(\TxData[4]_i_2_n_0 ),
        .I1(\wishbone/TxStartFrm_sync2 ),
        .I2(TxStartFrm),
        .I3(\wishbone/TxData_wb [28]),
        .I4(\TxData[7]_i_3_n_0 ),
        .I5(\TxData[4]_i_3_n_0 ),
        .O(\TxData[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \TxData[4]_i_2 
       (.I0(\wishbone/TxData_wb [28]),
        .I1(\wishbone/TxData_wb [20]),
        .I2(\wishbone/TxData_wb [12]),
        .I3(\wishbone/TxPointerLSB [1]),
        .I4(\wishbone/TxPointerLSB [0]),
        .I5(\wishbone/TxData_wb [4]),
        .O(\TxData[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \TxData[4]_i_3 
       (.I0(\wishbone/TxDataLatched [20]),
        .I1(\wishbone/TxDataLatched [28]),
        .I2(\wishbone/TxDataLatched [12]),
        .I3(\wishbone/TxByteCnt [1]),
        .I4(\wishbone/TxByteCnt [0]),
        .I5(\wishbone/TxDataLatched [4]),
        .O(\TxData[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \TxData[5]_i_1 
       (.I0(\TxData[5]_i_2_n_0 ),
        .I1(\wishbone/TxStartFrm_sync2 ),
        .I2(TxStartFrm),
        .I3(\wishbone/TxData_wb [29]),
        .I4(\TxData[7]_i_3_n_0 ),
        .I5(\TxData[5]_i_3_n_0 ),
        .O(\TxData[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \TxData[5]_i_2 
       (.I0(\wishbone/TxData_wb [29]),
        .I1(\wishbone/TxData_wb [21]),
        .I2(\wishbone/TxData_wb [5]),
        .I3(\wishbone/TxPointerLSB [0]),
        .I4(\wishbone/TxPointerLSB [1]),
        .I5(\wishbone/TxData_wb [13]),
        .O(\TxData[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \TxData[5]_i_3 
       (.I0(\wishbone/TxDataLatched [21]),
        .I1(\wishbone/TxDataLatched [29]),
        .I2(\wishbone/TxDataLatched [13]),
        .I3(\wishbone/TxByteCnt [1]),
        .I4(\wishbone/TxByteCnt [0]),
        .I5(\wishbone/TxDataLatched [5]),
        .O(\TxData[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \TxData[6]_i_1 
       (.I0(\TxData[6]_i_2_n_0 ),
        .I1(\wishbone/TxStartFrm_sync2 ),
        .I2(TxStartFrm),
        .I3(\wishbone/TxData_wb [30]),
        .I4(\TxData[7]_i_3_n_0 ),
        .I5(\TxData[6]_i_3_n_0 ),
        .O(\TxData[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \TxData[6]_i_2 
       (.I0(\wishbone/TxData_wb [30]),
        .I1(\wishbone/TxData_wb [22]),
        .I2(\wishbone/TxData_wb [14]),
        .I3(\wishbone/TxPointerLSB [1]),
        .I4(\wishbone/TxPointerLSB [0]),
        .I5(\wishbone/TxData_wb [6]),
        .O(\TxData[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCAAFFF0CCAA00)) 
    \TxData[6]_i_3 
       (.I0(\wishbone/TxDataLatched [14]),
        .I1(\wishbone/TxDataLatched [22]),
        .I2(\wishbone/TxDataLatched [6]),
        .I3(\wishbone/TxByteCnt [1]),
        .I4(\wishbone/TxByteCnt [0]),
        .I5(\wishbone/TxDataLatched [30]),
        .O(\TxData[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FF08FFFFFF08)) 
    \TxData[7]_i_1 
       (.I0(\wishbone/Flop_reg_n_0 ),
        .I1(TxUsedDataIn),
        .I2(\maccontrol1/CtrlMux ),
        .I3(\TxData[7]_i_3_n_0 ),
        .I4(\wishbone/TxStartFrm_sync2 ),
        .I5(TxStartFrm),
        .O(\TxData[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \TxData[7]_i_2 
       (.I0(\TxData[7]_i_4_n_0 ),
        .I1(\wishbone/TxStartFrm_sync2 ),
        .I2(TxStartFrm),
        .I3(\wishbone/TxData_wb [31]),
        .I4(\TxData[7]_i_3_n_0 ),
        .I5(\TxData[7]_i_5_n_0 ),
        .O(\TxData[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \TxData[7]_i_3 
       (.I0(TxStartFrm),
        .I1(TxUsedDataIn),
        .I2(\maccontrol1/CtrlMux ),
        .I3(\wishbone/TxPointerLSB [0]),
        .I4(\wishbone/TxPointerLSB [1]),
        .O(\TxData[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \TxData[7]_i_4 
       (.I0(\wishbone/TxData_wb [31]),
        .I1(\wishbone/TxData_wb [23]),
        .I2(\wishbone/TxData_wb [7]),
        .I3(\wishbone/TxPointerLSB [0]),
        .I4(\wishbone/TxPointerLSB [1]),
        .I5(\wishbone/TxData_wb [15]),
        .O(\TxData[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCAAFFF0CCAA00)) 
    \TxData[7]_i_5 
       (.I0(\wishbone/TxDataLatched [15]),
        .I1(\wishbone/TxDataLatched [23]),
        .I2(\wishbone/TxDataLatched [7]),
        .I3(\wishbone/TxByteCnt [1]),
        .I4(\wishbone/TxByteCnt [0]),
        .I5(\wishbone/TxDataLatched [31]),
        .O(\TxData[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hCF8A)) 
    TxDonePacketBlocked_i_1
       (.I0(\wishbone/TxDonePacket ),
        .I1(\wishbone/TxDone_wb ),
        .I2(\wishbone/TxDone_wb_q ),
        .I3(\wishbone/TxDonePacketBlocked_reg_n_0 ),
        .O(TxDonePacketBlocked_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F70)) 
    TxDonePacket_NotCleared_i_1
       (.I0(\wishbone/p_0_in [2]),
        .I1(\wishbone/TxEn ),
        .I2(\wishbone/TxDonePacket_NotCleared_reg_n_0 ),
        .I3(\wishbone/TxDonePacket0 ),
        .O(TxDonePacket_NotCleared_i_1_n_0));
  LUT6 #(
    .INIT(64'h0404040044444444)) 
    TxDonePacket_i_1
       (.I0(\wishbone/TxDonePacketBlocked_reg_n_0 ),
        .I1(\wishbone/TxDone_wb ),
        .I2(\wishbone/tx_burst_en_reg_n_0 ),
        .I3(m_wb_err_i_IBUF),
        .I4(m_wb_ack_i_IBUF),
        .I5(\wishbone/MasterWbTX_reg_n_0 ),
        .O(\wishbone/TxDonePacket0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    TxDoneSync1_i_1
       (.I0(TxDoneIn),
        .I1(\maccontrol1/CtrlMux ),
        .I2(\maccontrol1/MuxedDone_reg_n_0 ),
        .I3(TxStartFrm),
        .I4(\maccontrol1/BlockTxDone ),
        .O(TxDone));
  LUT4 #(
    .INIT(16'hCF8A)) 
    TxDone_i_1
       (.I0(SetTxCIrq_txclk_i_2_n_0),
        .I1(\txethmac1/StatusLatch_reg_n_0 ),
        .I2(TxStartFrmOut),
        .I3(TxDoneIn),
        .O(TxDone_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    TxE_IRQ_i_1
       (.I0(LateCollLatched),
        .I1(CarrierSenseLost),
        .I2(RetryLimit),
        .I3(TxUnderRun),
        .I4(mem0_reg_i_3_n_0),
        .I5(\wishbone/TxBDDataIn [14]),
        .O(TxE_IRQ_i_1_n_0));
  LUT5 #(
    .INIT(32'h16161607)) 
    TxEn_i_1
       (.I0(\wishbone/p_0_in [2]),
        .I1(\wishbone/p_0_in [3]),
        .I2(\wishbone/p_0_in [4]),
        .I3(\wishbone/p_0_in [1]),
        .I4(\wishbone/p_0_in [0]),
        .O(TxEn_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    TxEn_i_2
       (.I0(\wishbone/p_0_in [2]),
        .I1(\wishbone/p_0_in [0]),
        .I2(\wishbone/p_0_in [3]),
        .I3(\wishbone/p_0_in [1]),
        .O(TxEn_i_2_n_0));
  LUT6 #(
    .INIT(64'h5555755500003000)) 
    TxEn_needed_i_1
       (.I0(\wishbone/TxEn_needed0 ),
        .I1(\wishbone/TxBDReady_reg_n_0 ),
        .I2(r_TxEn),
        .I3(\wishbone/WbEn ),
        .I4(\wishbone/p_0_in [4]),
        .I5(\wishbone/p_0_in [0]),
        .O(TxEn_needed_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000F40)) 
    TxEndFrm_i_1
       (.I0(TxEndFrm_i_2_n_0),
        .I1(\wishbone/LastWord_reg_n_0 ),
        .I2(\wishbone/Flop_reg_n_0 ),
        .I3(TxEndFrm),
        .I4(TxAbort),
        .I5(\wishbone/TxRetry_q ),
        .O(TxEndFrm_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hF69F)) 
    TxEndFrm_i_2
       (.I0(\wishbone/TxByteCnt [1]),
        .I1(\wishbone/TxValidBytesLatched [1]),
        .I2(\wishbone/TxByteCnt [0]),
        .I3(\wishbone/TxValidBytesLatched [0]),
        .O(TxEndFrm_i_2_n_0));
  LUT6 #(
    .INIT(64'h5555555700000003)) 
    TxEndFrm_wb_i_1
       (.I0(\TxValidBytesLatched[1]_i_2_n_0 ),
        .I1(TxEndFrm_wb_i_2_n_0),
        .I2(\wishbone/TxLength_reg_n_0_[1] ),
        .I3(\wishbone/TxLength_reg_n_0_[0] ),
        .I4(\TxLength[15]_i_4_n_0 ),
        .I5(\wishbone/TxEndFrm_wb ),
        .O(TxEndFrm_wb_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    TxEndFrm_wb_i_2
       (.I0(\wishbone/txfifo_cnt [1]),
        .I1(\wishbone/txfifo_cnt [2]),
        .I2(\wishbone/txfifo_cnt [3]),
        .I3(\wishbone/txfifo_cnt [4]),
        .I4(TxUsedData),
        .I5(\wishbone/txfifo_cnt [0]),
        .O(TxEndFrm_wb_i_2_n_0));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[0]_i_1 
       (.I0(BD_WB_DAT_O[16]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [0]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [0]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[10]_i_1 
       (.I0(BD_WB_DAT_O[26]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [10]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [10]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[11]_i_1 
       (.I0(BD_WB_DAT_O[27]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [11]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [11]));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[11]_i_3 
       (.I0(\wishbone/TxLength_reg_n_0_[11] ),
        .O(\TxLength[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[11]_i_4 
       (.I0(\wishbone/TxLength_reg_n_0_[10] ),
        .O(\TxLength[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[11]_i_5 
       (.I0(\wishbone/TxLength_reg_n_0_[9] ),
        .O(\TxLength[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[11]_i_6 
       (.I0(\wishbone/TxLength_reg_n_0_[8] ),
        .O(\TxLength[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[12]_i_1 
       (.I0(BD_WB_DAT_O[28]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [12]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [12]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[13]_i_1 
       (.I0(BD_WB_DAT_O[29]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [13]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [13]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[14]_i_1 
       (.I0(BD_WB_DAT_O[30]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [14]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [14]));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \TxLength[15]_i_1 
       (.I0(m_wb_ack_i_IBUF),
        .I1(\wishbone/MasterWbTX_reg_n_0 ),
        .I2(\wishbone/p_0_in [2]),
        .I3(\wishbone/TxEn ),
        .I4(\wishbone/TxBDRead ),
        .O(\TxLength[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[15]_i_2 
       (.I0(BD_WB_DAT_O[31]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [15]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [15]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \TxLength[15]_i_4 
       (.I0(\wishbone/TxLength_reg_n_0_[4] ),
        .I1(tx_burst_en_i_2_n_0),
        .I2(\wishbone/TxLength_reg_n_0_[2] ),
        .I3(\wishbone/TxLength_reg_n_0_[3] ),
        .O(\TxLength[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[15]_i_5 
       (.I0(\wishbone/TxLength_reg_n_0_[15] ),
        .O(\TxLength[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[15]_i_6 
       (.I0(\wishbone/TxLength_reg_n_0_[14] ),
        .O(\TxLength[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[15]_i_7 
       (.I0(\wishbone/TxLength_reg_n_0_[13] ),
        .O(\TxLength[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[15]_i_8 
       (.I0(\wishbone/TxLength_reg_n_0_[12] ),
        .O(\TxLength[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[1]_i_1 
       (.I0(BD_WB_DAT_O[17]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [1]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [1]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[2]_i_1 
       (.I0(BD_WB_DAT_O[18]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [2]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [2]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[3]_i_1 
       (.I0(BD_WB_DAT_O[19]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [3]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[3]_i_3 
       (.I0(\wishbone/TxLength_reg_n_0_[3] ),
        .O(\TxLength[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[3]_i_4 
       (.I0(\wishbone/TxLength_reg_n_0_[2] ),
        .O(\TxLength[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TxLength[3]_i_5 
       (.I0(\wishbone/TxLength_reg_n_0_[1] ),
        .I1(\wishbone/TxPointerLSB_rst [1]),
        .O(\TxLength[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TxLength[3]_i_6 
       (.I0(\wishbone/TxLength_reg_n_0_[0] ),
        .I1(\wishbone/TxPointerLSB_rst [0]),
        .O(\TxLength[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[4]_i_1 
       (.I0(BD_WB_DAT_O[20]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [4]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [4]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[5]_i_1 
       (.I0(BD_WB_DAT_O[21]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [5]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [5]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[6]_i_1 
       (.I0(BD_WB_DAT_O[22]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [6]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [6]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[7]_i_1 
       (.I0(BD_WB_DAT_O[23]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [7]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[7]_i_3 
       (.I0(\wishbone/TxLength_reg_n_0_[7] ),
        .O(\TxLength[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[7]_i_4 
       (.I0(\wishbone/TxLength_reg_n_0_[6] ),
        .O(\TxLength[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[7]_i_5 
       (.I0(\wishbone/TxLength_reg_n_0_[5] ),
        .O(\TxLength[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TxLength[7]_i_6 
       (.I0(\wishbone/TxLength_reg_n_0_[4] ),
        .O(\TxLength[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[8]_i_1 
       (.I0(BD_WB_DAT_O[24]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [8]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [8]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \TxLength[9]_i_1 
       (.I0(BD_WB_DAT_O[25]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxLength [9]),
        .I5(\TxLength[15]_i_4_n_0 ),
        .O(\wishbone/p_1_in__0 [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \TxLength_reg[11]_i_2 
       (.CI(\TxLength_reg[7]_i_2_n_0 ),
        .CO({\TxLength_reg[11]_i_2_n_0 ,\TxLength_reg[11]_i_2_n_1 ,\TxLength_reg[11]_i_2_n_2 ,\TxLength_reg[11]_i_2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\wishbone/TxLength_reg_n_0_[11] ,\wishbone/TxLength_reg_n_0_[10] ,\wishbone/TxLength_reg_n_0_[9] ,\wishbone/TxLength_reg_n_0_[8] }),
        .O(\wishbone/TxLength [11:8]),
        .S({\TxLength[11]_i_3_n_0 ,\TxLength[11]_i_4_n_0 ,\TxLength[11]_i_5_n_0 ,\TxLength[11]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \TxLength_reg[15]_i_3 
       (.CI(\TxLength_reg[11]_i_2_n_0 ),
        .CO({\TxLength_reg[15]_i_3_n_1 ,\TxLength_reg[15]_i_3_n_2 ,\TxLength_reg[15]_i_3_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\wishbone/TxLength_reg_n_0_[14] ,\wishbone/TxLength_reg_n_0_[13] ,\wishbone/TxLength_reg_n_0_[12] }),
        .O(\wishbone/TxLength [15:12]),
        .S({\TxLength[15]_i_5_n_0 ,\TxLength[15]_i_6_n_0 ,\TxLength[15]_i_7_n_0 ,\TxLength[15]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \TxLength_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\TxLength_reg[3]_i_2_n_0 ,\TxLength_reg[3]_i_2_n_1 ,\TxLength_reg[3]_i_2_n_2 ,\TxLength_reg[3]_i_2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\wishbone/TxLength_reg_n_0_[3] ,\wishbone/TxLength_reg_n_0_[2] ,\wishbone/TxLength_reg_n_0_[1] ,\wishbone/TxLength_reg_n_0_[0] }),
        .O(\wishbone/TxLength [3:0]),
        .S({\TxLength[3]_i_3_n_0 ,\TxLength[3]_i_4_n_0 ,\TxLength[3]_i_5_n_0 ,\TxLength[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \TxLength_reg[7]_i_2 
       (.CI(\TxLength_reg[3]_i_2_n_0 ),
        .CO({\TxLength_reg[7]_i_2_n_0 ,\TxLength_reg[7]_i_2_n_1 ,\TxLength_reg[7]_i_2_n_2 ,\TxLength_reg[7]_i_2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\wishbone/TxLength_reg_n_0_[7] ,\wishbone/TxLength_reg_n_0_[6] ,\wishbone/TxLength_reg_n_0_[5] ,\wishbone/TxLength_reg_n_0_[4] }),
        .O(\wishbone/TxLength [7:4]),
        .S({\TxLength[7]_i_3_n_0 ,\TxLength[7]_i_4_n_0 ,\TxLength[7]_i_5_n_0 ,\TxLength[7]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    TxPauseRq_sync1_i_1
       (.I0(r_TxPauseRq),
        .I1(r_TxFlow),
        .O(TxPauseRq_sync10));
  FDCE #(
    .INIT(1'b0)) 
    TxPauseRq_sync1_reg
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxPauseRq_sync10),
        .Q(TxPauseRq_sync1));
  FDCE #(
    .INIT(1'b0)) 
    TxPauseRq_sync2_reg
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxPauseRq_sync1),
        .Q(TxPauseRq_sync2));
  FDCE #(
    .INIT(1'b0)) 
    TxPauseRq_sync3_reg
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxPauseRq_sync2),
        .Q(TxPauseRq_sync3));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerLSB[0]_i_1 
       (.I0(BD_WB_DAT_O[0]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerLSB [0]),
        .O(\TxPointerLSB[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerLSB[1]_i_1 
       (.I0(BD_WB_DAT_O[1]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerLSB [1]),
        .O(\TxPointerLSB[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA3FAA00)) 
    \TxPointerLSB_rst[0]_i_1 
       (.I0(BD_WB_DAT_O[0]),
        .I1(m_wb_ack_i_IBUF),
        .I2(\wishbone/MasterWbTX_reg_n_0 ),
        .I3(\wishbone/TxEn_needed0 ),
        .I4(\wishbone/TxPointerLSB_rst [0]),
        .O(\TxPointerLSB_rst[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TxPointerLSB_rst[0]_i_2 
       (.I0(\wishbone/bd_ram/q [0]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TxPointerLSB_rst[0]_i_3 
       (.I0(\wishbone/bd_ram/p_0_in [0]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAA3FAA00)) 
    \TxPointerLSB_rst[1]_i_1 
       (.I0(BD_WB_DAT_O[1]),
        .I1(m_wb_ack_i_IBUF),
        .I2(\wishbone/MasterWbTX_reg_n_0 ),
        .I3(\wishbone/TxEn_needed0 ),
        .I4(\wishbone/TxPointerLSB_rst [1]),
        .O(\TxPointerLSB_rst[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TxPointerLSB_rst[1]_i_2 
       (.I0(\wishbone/bd_ram/q [1]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \TxPointerLSB_rst[1]_i_3 
       (.I0(\wishbone/p_1_in ),
        .I1(\wishbone/TxEn ),
        .I2(\wishbone/p_0_in [2]),
        .O(\wishbone/TxEn_needed0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TxPointerLSB_rst[1]_i_4 
       (.I0(\wishbone/bd_ram/p_0_in [1]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[10]_i_2 
       (.I0(BD_WB_DAT_O[13]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [13]),
        .O(\TxPointerMSB[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[10]_i_3 
       (.I0(BD_WB_DAT_O[12]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [12]),
        .O(\TxPointerMSB[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[10]_i_4 
       (.I0(BD_WB_DAT_O[11]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [11]),
        .O(\TxPointerMSB[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[10]_i_5 
       (.I0(BD_WB_DAT_O[10]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [10]),
        .O(\TxPointerMSB[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[14]_i_2 
       (.I0(BD_WB_DAT_O[17]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [17]),
        .O(\TxPointerMSB[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[14]_i_3 
       (.I0(BD_WB_DAT_O[16]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [16]),
        .O(\TxPointerMSB[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[14]_i_4 
       (.I0(BD_WB_DAT_O[15]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [15]),
        .O(\TxPointerMSB[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[14]_i_5 
       (.I0(BD_WB_DAT_O[14]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [14]),
        .O(\TxPointerMSB[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[18]_i_2 
       (.I0(BD_WB_DAT_O[21]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [21]),
        .O(\TxPointerMSB[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[18]_i_3 
       (.I0(BD_WB_DAT_O[20]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [20]),
        .O(\TxPointerMSB[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[18]_i_4 
       (.I0(BD_WB_DAT_O[19]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [19]),
        .O(\TxPointerMSB[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[18]_i_5 
       (.I0(BD_WB_DAT_O[18]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [18]),
        .O(\TxPointerMSB[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[22]_i_2 
       (.I0(BD_WB_DAT_O[25]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [25]),
        .O(\TxPointerMSB[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[22]_i_3 
       (.I0(BD_WB_DAT_O[24]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [24]),
        .O(\TxPointerMSB[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[22]_i_4 
       (.I0(BD_WB_DAT_O[23]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [23]),
        .O(\TxPointerMSB[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[22]_i_5 
       (.I0(BD_WB_DAT_O[22]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [22]),
        .O(\TxPointerMSB[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[26]_i_2 
       (.I0(BD_WB_DAT_O[29]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [29]),
        .O(\TxPointerMSB[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[26]_i_3 
       (.I0(BD_WB_DAT_O[28]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [28]),
        .O(\TxPointerMSB[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[26]_i_4 
       (.I0(BD_WB_DAT_O[27]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [27]),
        .O(\TxPointerMSB[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[26]_i_5 
       (.I0(BD_WB_DAT_O[26]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [26]),
        .O(\TxPointerMSB[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \TxPointerMSB[2]_i_1 
       (.I0(\wishbone/p_0_in [2]),
        .I1(\wishbone/TxEn ),
        .I2(\wishbone/p_1_in ),
        .I3(\wishbone/BlockingIncrementTxPointer_reg_n_0 ),
        .I4(\wishbone/IncrTxPointer_reg_n_0 ),
        .O(\TxPointerMSB[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[2]_i_3 
       (.I0(BD_WB_DAT_O[2]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [2]),
        .O(\TxPointerMSB[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[2]_i_4 
       (.I0(BD_WB_DAT_O[5]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [5]),
        .O(\TxPointerMSB[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[2]_i_5 
       (.I0(BD_WB_DAT_O[4]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [4]),
        .O(\TxPointerMSB[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[2]_i_6 
       (.I0(BD_WB_DAT_O[3]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [3]),
        .O(\TxPointerMSB[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \TxPointerMSB[2]_i_7 
       (.I0(\wishbone/TxPointerMSB_reg [2]),
        .I1(BD_WB_DAT_O[2]),
        .I2(\wishbone/p_0_in [2]),
        .I3(\wishbone/TxEn ),
        .I4(\wishbone/p_1_in ),
        .O(\TxPointerMSB[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[30]_i_2 
       (.I0(BD_WB_DAT_O[31]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [31]),
        .O(\TxPointerMSB[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[30]_i_3 
       (.I0(BD_WB_DAT_O[30]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [30]),
        .O(\TxPointerMSB[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[6]_i_2 
       (.I0(BD_WB_DAT_O[9]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [9]),
        .O(\TxPointerMSB[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[6]_i_3 
       (.I0(BD_WB_DAT_O[8]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [8]),
        .O(\TxPointerMSB[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[6]_i_4 
       (.I0(BD_WB_DAT_O[7]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [7]),
        .O(\TxPointerMSB[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \TxPointerMSB[6]_i_5 
       (.I0(BD_WB_DAT_O[6]),
        .I1(\wishbone/p_1_in ),
        .I2(\wishbone/TxEn ),
        .I3(\wishbone/p_0_in [2]),
        .I4(\wishbone/TxPointerMSB_reg [6]),
        .O(\TxPointerMSB[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \TxPointerMSB_reg[10]_i_1 
       (.CI(\TxPointerMSB_reg[6]_i_1_n_0 ),
        .CO({\TxPointerMSB_reg[10]_i_1_n_0 ,\TxPointerMSB_reg[10]_i_1_n_1 ,\TxPointerMSB_reg[10]_i_1_n_2 ,\TxPointerMSB_reg[10]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\TxPointerMSB_reg[10]_i_1_n_4 ,\TxPointerMSB_reg[10]_i_1_n_5 ,\TxPointerMSB_reg[10]_i_1_n_6 ,\TxPointerMSB_reg[10]_i_1_n_7 }),
        .S({\TxPointerMSB[10]_i_2_n_0 ,\TxPointerMSB[10]_i_3_n_0 ,\TxPointerMSB[10]_i_4_n_0 ,\TxPointerMSB[10]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \TxPointerMSB_reg[14]_i_1 
       (.CI(\TxPointerMSB_reg[10]_i_1_n_0 ),
        .CO({\TxPointerMSB_reg[14]_i_1_n_0 ,\TxPointerMSB_reg[14]_i_1_n_1 ,\TxPointerMSB_reg[14]_i_1_n_2 ,\TxPointerMSB_reg[14]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\TxPointerMSB_reg[14]_i_1_n_4 ,\TxPointerMSB_reg[14]_i_1_n_5 ,\TxPointerMSB_reg[14]_i_1_n_6 ,\TxPointerMSB_reg[14]_i_1_n_7 }),
        .S({\TxPointerMSB[14]_i_2_n_0 ,\TxPointerMSB[14]_i_3_n_0 ,\TxPointerMSB[14]_i_4_n_0 ,\TxPointerMSB[14]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \TxPointerMSB_reg[18]_i_1 
       (.CI(\TxPointerMSB_reg[14]_i_1_n_0 ),
        .CO({\TxPointerMSB_reg[18]_i_1_n_0 ,\TxPointerMSB_reg[18]_i_1_n_1 ,\TxPointerMSB_reg[18]_i_1_n_2 ,\TxPointerMSB_reg[18]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\TxPointerMSB_reg[18]_i_1_n_4 ,\TxPointerMSB_reg[18]_i_1_n_5 ,\TxPointerMSB_reg[18]_i_1_n_6 ,\TxPointerMSB_reg[18]_i_1_n_7 }),
        .S({\TxPointerMSB[18]_i_2_n_0 ,\TxPointerMSB[18]_i_3_n_0 ,\TxPointerMSB[18]_i_4_n_0 ,\TxPointerMSB[18]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \TxPointerMSB_reg[22]_i_1 
       (.CI(\TxPointerMSB_reg[18]_i_1_n_0 ),
        .CO({\TxPointerMSB_reg[22]_i_1_n_0 ,\TxPointerMSB_reg[22]_i_1_n_1 ,\TxPointerMSB_reg[22]_i_1_n_2 ,\TxPointerMSB_reg[22]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\TxPointerMSB_reg[22]_i_1_n_4 ,\TxPointerMSB_reg[22]_i_1_n_5 ,\TxPointerMSB_reg[22]_i_1_n_6 ,\TxPointerMSB_reg[22]_i_1_n_7 }),
        .S({\TxPointerMSB[22]_i_2_n_0 ,\TxPointerMSB[22]_i_3_n_0 ,\TxPointerMSB[22]_i_4_n_0 ,\TxPointerMSB[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \TxPointerMSB_reg[26]_i_1 
       (.CI(\TxPointerMSB_reg[22]_i_1_n_0 ),
        .CO({\TxPointerMSB_reg[26]_i_1_n_0 ,\TxPointerMSB_reg[26]_i_1_n_1 ,\TxPointerMSB_reg[26]_i_1_n_2 ,\TxPointerMSB_reg[26]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\TxPointerMSB_reg[26]_i_1_n_4 ,\TxPointerMSB_reg[26]_i_1_n_5 ,\TxPointerMSB_reg[26]_i_1_n_6 ,\TxPointerMSB_reg[26]_i_1_n_7 }),
        .S({\TxPointerMSB[26]_i_2_n_0 ,\TxPointerMSB[26]_i_3_n_0 ,\TxPointerMSB[26]_i_4_n_0 ,\TxPointerMSB[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \TxPointerMSB_reg[2]_i_2 
       (.CI(\<const0> ),
        .CO({\TxPointerMSB_reg[2]_i_2_n_0 ,\TxPointerMSB_reg[2]_i_2_n_1 ,\TxPointerMSB_reg[2]_i_2_n_2 ,\TxPointerMSB_reg[2]_i_2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\TxPointerMSB[2]_i_3_n_0 }),
        .O({\TxPointerMSB_reg[2]_i_2_n_4 ,\TxPointerMSB_reg[2]_i_2_n_5 ,\TxPointerMSB_reg[2]_i_2_n_6 ,\TxPointerMSB_reg[2]_i_2_n_7 }),
        .S({\TxPointerMSB[2]_i_4_n_0 ,\TxPointerMSB[2]_i_5_n_0 ,\TxPointerMSB[2]_i_6_n_0 ,\TxPointerMSB[2]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \TxPointerMSB_reg[30]_i_1 
       (.CI(\TxPointerMSB_reg[26]_i_1_n_0 ),
        .CO(\TxPointerMSB_reg[30]_i_1_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\TxPointerMSB_reg[30]_i_1_n_6 ,\TxPointerMSB_reg[30]_i_1_n_7 }),
        .S({\<const0> ,\<const0> ,\TxPointerMSB[30]_i_2_n_0 ,\TxPointerMSB[30]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \TxPointerMSB_reg[6]_i_1 
       (.CI(\TxPointerMSB_reg[2]_i_2_n_0 ),
        .CO({\TxPointerMSB_reg[6]_i_1_n_0 ,\TxPointerMSB_reg[6]_i_1_n_1 ,\TxPointerMSB_reg[6]_i_1_n_2 ,\TxPointerMSB_reg[6]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\TxPointerMSB_reg[6]_i_1_n_4 ,\TxPointerMSB_reg[6]_i_1_n_5 ,\TxPointerMSB_reg[6]_i_1_n_6 ,\TxPointerMSB_reg[6]_i_1_n_7 }),
        .S({\TxPointerMSB[6]_i_2_n_0 ,\TxPointerMSB[6]_i_3_n_0 ,\TxPointerMSB[6]_i_4_n_0 ,\TxPointerMSB[6]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    TxPointerRead_i_1
       (.I0(\wishbone/p_0_in [2]),
        .I1(\wishbone/TxBDRead ),
        .I2(\wishbone/TxBDReady_reg_n_0 ),
        .I3(\wishbone/p_1_in ),
        .O(TxPointerRead_i_1_n_0));
  LUT4 #(
    .INIT(16'hCF8A)) 
    TxRetryPacketBlocked_i_1
       (.I0(\wishbone/TxRetryPacket ),
        .I1(\wishbone/TxRetry_wb ),
        .I2(\wishbone/TxRetry_wb_q ),
        .I3(\wishbone/TxRetryPacketBlocked_reg_n_0 ),
        .O(TxRetryPacketBlocked_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hEEEFE0E0)) 
    TxRetryPacket_NotCleared_i_1
       (.I0(\wishbone/TxBDReady_reg_n_0 ),
        .I1(\wishbone/BlockingTxBDRead_reg_n_0 ),
        .I2(\wishbone/TxRetryPacket_NotCleared_reg_n_0 ),
        .I3(mem0_reg_i_3_n_0),
        .I4(\wishbone/TxRetryPacket0 ),
        .O(TxRetryPacket_NotCleared_i_1_n_0));
  LUT6 #(
    .INIT(64'h0404040044444444)) 
    TxRetryPacket_i_1
       (.I0(\wishbone/TxRetryPacketBlocked_reg_n_0 ),
        .I1(\wishbone/TxRetry_wb ),
        .I2(\wishbone/tx_burst_en_reg_n_0 ),
        .I3(m_wb_err_i_IBUF),
        .I4(m_wb_ack_i_IBUF),
        .I5(\wishbone/MasterWbTX_reg_n_0 ),
        .O(\wishbone/TxRetryPacket0 ));
  LUT6 #(
    .INIT(64'hFF00FFFF10001010)) 
    TxRetry_i_1
       (.I0(PacketFinished_i_2_n_0),
        .I1(PacketFinished_i_3_n_0),
        .I2(\txethmac1/ColWindow_reg_n_0 ),
        .I3(\txethmac1/StatusLatch_reg_n_0 ),
        .I4(TxStartFrmOut),
        .I5(TxRetry),
        .O(TxRetry_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0FBF0F0F0F0)) 
    TxStartFrm_i_1
       (.I0(\wishbone/TxRetry_q ),
        .I1(TxRetry),
        .I2(\wishbone/TxStartFrm_sync2 ),
        .I3(\wishbone/TxUsedData_q ),
        .I4(TxStartFrm_i_2_n_0),
        .I5(TxStartFrm),
        .O(TxStartFrm_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    TxStartFrm_i_2
       (.I0(\maccontrol1/BlockTxDone ),
        .I1(TxStartFrm),
        .I2(\maccontrol1/MuxedAbort_reg_n_0 ),
        .I3(\maccontrol1/CtrlMux ),
        .I4(TxAbortIn),
        .I5(\wishbone/TxAbort_q ),
        .O(TxStartFrm_i_2_n_0));
  LUT6 #(
    .INIT(64'h7577757530333030)) 
    TxStartFrm_wb_i_1
       (.I0(\wishbone/TxStartFrm_syncb2 ),
        .I1(TxStartFrm_wb_i_2_n_0),
        .I2(TxStartFrm_wb_i_3_n_0),
        .I3(\TxLength[15]_i_4_n_0 ),
        .I4(TxStartFrm_wb_i_4_n_0),
        .I5(\wishbone/TxStartFrm_wb ),
        .O(TxStartFrm_wb_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hB)) 
    TxStartFrm_wb_i_2
       (.I0(\wishbone/StartOccured ),
        .I1(\wishbone/TxBDReady_reg_n_0 ),
        .O(TxStartFrm_wb_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    TxStartFrm_wb_i_3
       (.I0(\wishbone/txfifo_cnt [3]),
        .I1(\wishbone/txfifo_cnt [0]),
        .I2(\wishbone/txfifo_cnt [4]),
        .I3(\wishbone/txfifo_cnt [2]),
        .I4(\wishbone/txfifo_cnt [1]),
        .O(TxStartFrm_wb_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h1)) 
    TxStartFrm_wb_i_4
       (.I0(\wishbone/TxLength_reg_n_0_[0] ),
        .I1(\wishbone/TxLength_reg_n_0_[1] ),
        .O(TxStartFrm_wb_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TxStatus[11]_i_1 
       (.I0(\wishbone/bd_ram/q [11]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[11]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TxStatus[11]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [11]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [11]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TxStatus[12]_i_1 
       (.I0(\wishbone/bd_ram/q [12]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[12]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TxStatus[12]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [12]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [12]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TxStatus[13]_i_1 
       (.I0(\wishbone/bd_ram/q [13]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[13]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TxStatus[13]_i_2 
       (.I0(\wishbone/bd_ram/p_0_in [13]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [13]));
  LUT3 #(
    .INIT(8'h80)) 
    \TxStatus[14]_i_1 
       (.I0(\wishbone/TxBDRead ),
        .I1(\wishbone/TxEn ),
        .I2(\wishbone/p_0_in [2]),
        .O(\wishbone/TxBDReady198_out ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TxStatus[14]_i_2 
       (.I0(\wishbone/bd_ram/q [14]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[14]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TxStatus[14]_i_3 
       (.I0(\wishbone/bd_ram/p_0_in [14]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \TxStatus[14]_i_4 
       (.I0(RxEn_needed_i_2_n_0),
        .I1(\wishbone/RxBDReady0 ),
        .I2(\wishbone/BDRead ),
        .I3(\TxStatus[14]_i_6_n_0 ),
        .I4(\wishbone/TxBDReady198_out ),
        .I5(\wishbone/TxEn_needed0 ),
        .O(\wishbone/ram_oe ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \TxStatus[14]_i_5 
       (.I0(\wishbone/RxBDRead ),
        .I1(\wishbone/RxEn ),
        .I2(\wishbone/p_0_in [3]),
        .O(\wishbone/RxBDReady0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TxStatus[14]_i_6 
       (.I0(\wishbone/WbEn ),
        .I1(\wishbone/p_0_in [4]),
        .O(\TxStatus[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h54)) 
    TxUnderRun_i_1
       (.I0(\wishbone/BlockingTxStatusWrite_sync2 ),
        .I1(\wishbone/TxUnderRun_sync1 ),
        .I2(TxUnderRun),
        .O(TxUnderRun_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    TxUnderRun_sync1_i_1
       (.I0(\wishbone/TxUnderRun_wb_reg_n_0 ),
        .I1(\wishbone/BlockingTxStatusWrite_sync2 ),
        .I2(\wishbone/TxUnderRun_sync1 ),
        .O(TxUnderRun_sync1_i_1_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB00000B00)) 
    TxUnderRun_wb_i_1
       (.I0(\wishbone/TxAbort_wb_q ),
        .I1(\wishbone/TxAbort_wb ),
        .I2(\wishbone/ReadTxDataFromFifo_sync3 ),
        .I3(\wishbone/ReadTxDataFromFifo_sync2 ),
        .I4(TxUnderRun_wb_i_2_n_0),
        .I5(\wishbone/TxUnderRun_wb_reg_n_0 ),
        .O(TxUnderRun_wb_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    TxUnderRun_wb_i_2
       (.I0(\wishbone/txfifo_cnt [0]),
        .I1(\wishbone/txfifo_cnt [1]),
        .I2(\wishbone/txfifo_cnt [2]),
        .I3(\wishbone/txfifo_cnt [3]),
        .I4(\wishbone/txfifo_cnt [4]),
        .O(TxUnderRun_wb_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h000F0004)) 
    TxUsedDataOutDetected_i_1
       (.I0(\maccontrol1/CtrlMux ),
        .I1(TxUsedDataIn),
        .I2(TxDoneIn),
        .I3(TxAbortIn),
        .I4(\maccontrol1/TxUsedDataOutDetected_reg_n_0 ),
        .O(TxUsedDataOutDetected_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005100)) 
    TxUsedData_i_1
       (.I0(\StateData[0]_i_2_n_0 ),
        .I1(\txethmac1/txcounters1/MaxFrame06_in ),
        .I2(r_HugEn),
        .I3(StateData[0]),
        .I4(TxUnderRun),
        .I5(\StateData[0]_i_1_n_0 ),
        .O(TxUsedData_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    TxUsedData_q_i_1
       (.I0(TxUsedDataIn),
        .I1(\maccontrol1/CtrlMux ),
        .O(TxUsedData));
  LUT6 #(
    .INIT(64'h0F440F0F00440000)) 
    \TxValidBytesLatched[0]_i_1 
       (.I0(\TxLength[15]_i_4_n_0 ),
        .I1(\wishbone/TxLength_reg_n_0_[0] ),
        .I2(\TxValidBytesLatched[1]_i_2_n_0 ),
        .I3(\wishbone/LatchValidBytes_q ),
        .I4(\wishbone/LatchValidBytes ),
        .I5(\wishbone/TxValidBytesLatched [0]),
        .O(\TxValidBytesLatched[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F440F0F00440000)) 
    \TxValidBytesLatched[1]_i_1 
       (.I0(\TxLength[15]_i_4_n_0 ),
        .I1(\wishbone/TxLength_reg_n_0_[1] ),
        .I2(\TxValidBytesLatched[1]_i_2_n_0 ),
        .I3(\wishbone/LatchValidBytes_q ),
        .I4(\wishbone/LatchValidBytes ),
        .I5(\wishbone/TxValidBytesLatched [1]),
        .O(\TxValidBytesLatched[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \TxValidBytesLatched[1]_i_2 
       (.I0(\wishbone/TxDone_wb_q ),
        .I1(\wishbone/TxDone_wb ),
        .I2(\wishbone/TxRetry_wb ),
        .I3(\wishbone/TxRetry_wb_q ),
        .I4(\wishbone/TxAbort_wb ),
        .I5(\wishbone/TxAbort_wb_q ),
        .O(\TxValidBytesLatched[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3230323F30303030)) 
    TypeLengthOK_i_1
       (.I0(TypeLengthOK_i_2_n_0),
        .I1(TypeLengthOK_i_3_n_0),
        .I2(TypeLengthOK_i_4_n_0),
        .I3(TypeLengthOK_i_5_n_0),
        .I4(ReceiveEnd),
        .I5(\maccontrol1/receivecontrol1/TypeLengthOK ),
        .O(TypeLengthOK_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    TypeLengthOK_i_2
       (.I0(RxData[6]),
        .I1(RxData[7]),
        .I2(RxData[2]),
        .I3(RxData[0]),
        .I4(RxData[4]),
        .I5(RxData[5]),
        .O(TypeLengthOK_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    TypeLengthOK_i_3
       (.I0(TypeLengthOK_i_6_n_0),
        .I1(TypeLengthOK_i_4_n_0),
        .I2(RxData[3]),
        .I3(RxData[1]),
        .O(TypeLengthOK_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    TypeLengthOK_i_4
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I2(\AssembledTimerValue[7]_i_3_n_0 ),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .O(TypeLengthOK_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    TypeLengthOK_i_5
       (.I0(\maccontrol1/receivecontrol1/ByteCnt_reg [4]),
        .I1(\maccontrol1/receivecontrol1/ByteCnt_reg [3]),
        .I2(\AssembledTimerValue[7]_i_3_n_0 ),
        .I3(\maccontrol1/receivecontrol1/ByteCnt_reg [0]),
        .I4(\maccontrol1/receivecontrol1/ByteCnt_reg [1]),
        .I5(\maccontrol1/receivecontrol1/ByteCnt_reg [2]),
        .O(TypeLengthOK_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    TypeLengthOK_i_6
       (.I0(RxData[5]),
        .I1(RxData[4]),
        .I2(RxData[0]),
        .I3(RxData[2]),
        .I4(RxData[7]),
        .I5(RxData[6]),
        .O(TypeLengthOK_i_6_n_0));
  LUT6 #(
    .INIT(64'hEEF0FFFFEE000000)) 
    UnicastOK_i_1
       (.I0(UnicastOK_i_2_n_0),
        .I1(UnicastOK_i_3_n_0),
        .I2(UnicastOK_i_4_n_0),
        .I3(UnicastOK_i_5_n_0),
        .I4(\rxethmac1/UnicastOK0 ),
        .I5(\rxethmac1/rxaddrcheck1/UnicastOK ),
        .O(UnicastOK_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008880)) 
    UnicastOK_i_10
       (.I0(RxByteCnt[0]),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I2(RxStateData[0]),
        .I3(RxStateData[1]),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I5(\CrcHash[5]_i_3_n_0 ),
        .O(\rxethmac1/rxaddrcheck1/UnicastOK17_out__0 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    UnicastOK_i_11
       (.I0(UnicastOK_i_20_n_0),
        .I1(RxData[5]),
        .I2(r_MAC[29]),
        .I3(RxData[2]),
        .I4(r_MAC[26]),
        .I5(UnicastOK_i_21_n_0),
        .O(UnicastOK_i_11_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    UnicastOK_i_12
       (.I0(r_MAC[22]),
        .I1(RxData[6]),
        .I2(r_MAC[23]),
        .I3(RxData[7]),
        .I4(UnicastOK_i_22_n_0),
        .O(UnicastOK_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    UnicastOK_i_13
       (.I0(RxByteCnt[0]),
        .I1(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .O(UnicastOK_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    UnicastOK_i_14
       (.I0(UnicastOK_i_23_n_0),
        .I1(RxData[5]),
        .I2(r_MAC[5]),
        .I3(RxData[2]),
        .I4(r_MAC[2]),
        .I5(UnicastOK_i_24_n_0),
        .O(UnicastOK_i_14_n_0));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    UnicastOK_i_15
       (.I0(RxStateData[0]),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I4(RxByteCnt[0]),
        .I5(\CrcHash[5]_i_3_n_0 ),
        .O(UnicastOK_i_15_n_0));
  LUT5 #(
    .INIT(32'h41000041)) 
    UnicastOK_i_16
       (.I0(UnicastOK_i_25_n_0),
        .I1(r_MAC[14]),
        .I2(RxData[6]),
        .I3(r_MAC[15]),
        .I4(RxData[7]),
        .O(UnicastOK_i_16_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_17
       (.I0(RxData[4]),
        .I1(r_MAC[44]),
        .I2(RxData[3]),
        .I3(r_MAC[43]),
        .O(UnicastOK_i_17_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_18
       (.I0(RxData[5]),
        .I1(r_MAC[45]),
        .I2(RxData[2]),
        .I3(r_MAC[42]),
        .O(UnicastOK_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    UnicastOK_i_19
       (.I0(UnicastOK_i_26_n_0),
        .I1(RxData[1]),
        .I2(r_MAC[33]),
        .I3(RxData[0]),
        .I4(r_MAC[32]),
        .I5(UnicastOK_i_27_n_0),
        .O(UnicastOK_i_19_n_0));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    UnicastOK_i_2
       (.I0(UnicastOK_i_7_n_0),
        .I1(RxData[7]),
        .I2(r_MAC[47]),
        .I3(RxData[6]),
        .I4(r_MAC[46]),
        .I5(\rxethmac1/rxaddrcheck1/UnicastOK18_out__0 ),
        .O(UnicastOK_i_2_n_0));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    UnicastOK_i_20
       (.I0(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I1(RxByteCnt[0]),
        .I2(r_MAC[30]),
        .I3(RxData[6]),
        .I4(r_MAC[31]),
        .I5(RxData[7]),
        .O(UnicastOK_i_20_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    UnicastOK_i_21
       (.I0(r_MAC[24]),
        .I1(RxData[0]),
        .I2(r_MAC[25]),
        .I3(RxData[1]),
        .I4(UnicastOK_i_28_n_0),
        .O(UnicastOK_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    UnicastOK_i_22
       (.I0(UnicastOK_i_29_n_0),
        .I1(RxData[1]),
        .I2(r_MAC[17]),
        .I3(RxData[0]),
        .I4(r_MAC[16]),
        .I5(UnicastOK_i_30_n_0),
        .O(UnicastOK_i_22_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    UnicastOK_i_23
       (.I0(r_MAC[6]),
        .I1(RxData[6]),
        .I2(r_MAC[7]),
        .I3(RxData[7]),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I5(RxByteCnt[0]),
        .O(UnicastOK_i_23_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    UnicastOK_i_24
       (.I0(r_MAC[0]),
        .I1(RxData[0]),
        .I2(r_MAC[1]),
        .I3(RxData[1]),
        .I4(UnicastOK_i_31_n_0),
        .O(UnicastOK_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    UnicastOK_i_25
       (.I0(UnicastOK_i_32_n_0),
        .I1(RxData[1]),
        .I2(r_MAC[9]),
        .I3(RxData[0]),
        .I4(r_MAC[8]),
        .I5(UnicastOK_i_33_n_0),
        .O(UnicastOK_i_25_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_26
       (.I0(RxData[4]),
        .I1(r_MAC[36]),
        .I2(RxData[3]),
        .I3(r_MAC[35]),
        .O(UnicastOK_i_26_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_27
       (.I0(RxData[5]),
        .I1(r_MAC[37]),
        .I2(RxData[2]),
        .I3(r_MAC[34]),
        .O(UnicastOK_i_27_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_28
       (.I0(RxData[4]),
        .I1(r_MAC[28]),
        .I2(RxData[3]),
        .I3(r_MAC[27]),
        .O(UnicastOK_i_28_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_29
       (.I0(RxData[4]),
        .I1(r_MAC[20]),
        .I2(RxData[3]),
        .I3(r_MAC[19]),
        .O(UnicastOK_i_29_n_0));
  LUT6 #(
    .INIT(64'h4044400040004000)) 
    UnicastOK_i_3
       (.I0(\rxethmac1/rxaddrcheck1/UnicastOK18_out__0 ),
        .I1(\rxethmac1/rxaddrcheck1/UnicastOK ),
        .I2(UnicastOK_i_9_n_0),
        .I3(\rxethmac1/rxaddrcheck1/UnicastOK17_out__0 ),
        .I4(RxAbort_i_4_n_0),
        .I5(UnicastOK_i_11_n_0),
        .O(UnicastOK_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_30
       (.I0(RxData[5]),
        .I1(r_MAC[21]),
        .I2(RxData[2]),
        .I3(r_MAC[18]),
        .O(UnicastOK_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_31
       (.I0(RxData[4]),
        .I1(r_MAC[4]),
        .I2(RxData[3]),
        .I3(r_MAC[3]),
        .O(UnicastOK_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_32
       (.I0(RxData[4]),
        .I1(r_MAC[12]),
        .I2(RxData[3]),
        .I3(r_MAC[11]),
        .O(UnicastOK_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    UnicastOK_i_33
       (.I0(RxData[5]),
        .I1(r_MAC[13]),
        .I2(RxData[2]),
        .I3(r_MAC[10]),
        .O(UnicastOK_i_33_n_0));
  LUT6 #(
    .INIT(64'hBFBFB0808080B080)) 
    UnicastOK_i_4
       (.I0(UnicastOK_i_12_n_0),
        .I1(UnicastOK_i_13_n_0),
        .I2(RxAbort_i_4_n_0),
        .I3(UnicastOK_i_14_n_0),
        .I4(UnicastOK_i_15_n_0),
        .I5(UnicastOK_i_16_n_0),
        .O(UnicastOK_i_4_n_0));
  LUT6 #(
    .INIT(64'hCC0ACC0ACC0A000A)) 
    UnicastOK_i_5
       (.I0(RxAbort_i_4_n_0),
        .I1(RxEndFrm_d_i_2_n_0),
        .I2(RxByteCnt[0]),
        .I3(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I4(RxStateData[1]),
        .I5(RxStateData[0]),
        .O(UnicastOK_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hBBAABAAA)) 
    UnicastOK_i_6
       (.I0(MulticastOK_i_4_n_0),
        .I1(\CrcHash[5]_i_3_n_0 ),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I3(\macstatus1/LatchedMRxErr3 ),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .O(\rxethmac1/UnicastOK0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    UnicastOK_i_7
       (.I0(UnicastOK_i_17_n_0),
        .I1(RxData[1]),
        .I2(r_MAC[41]),
        .I3(RxData[0]),
        .I4(r_MAC[40]),
        .I5(UnicastOK_i_18_n_0),
        .O(UnicastOK_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    UnicastOK_i_8
       (.I0(RxStateData[0]),
        .I1(RxStateData[1]),
        .I2(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ),
        .I3(RxByteCnt[0]),
        .I4(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ),
        .I5(\CrcHash[5]_i_3_n_0 ),
        .O(\rxethmac1/rxaddrcheck1/UnicastOK18_out__0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    UnicastOK_i_9
       (.I0(r_MAC[38]),
        .I1(RxData[6]),
        .I2(r_MAC[39]),
        .I3(RxData[7]),
        .I4(UnicastOK_i_19_n_0),
        .O(UnicastOK_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    UpdateMIIRX_DATAReg_i_1
       (.I0(\miim1/EndBusy ),
        .I1(\miim1/WCtrlDataStart_q ),
        .O(\miim1/UpdateMIIRX_DATAReg0 ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    WB_ACK_O_i_1
       (.I0(\wishbone/WbEn ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/BDRead ),
        .I3(WB_ACK_O_i_2_n_0),
        .O(\wishbone/WB_ACK_O0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    WB_ACK_O_i_2
       (.I0(\wishbone/p_0_in [4]),
        .I1(\wishbone/WbEn ),
        .I2(\wishbone/BDWrite_reg_n_0_[0] ),
        .I3(\wishbone/BDWrite_reg_n_0_[1] ),
        .I4(\wishbone/BDWrite_reg_n_0_[2] ),
        .I5(\wishbone/BDWrite_reg_n_0_[3] ),
        .O(WB_ACK_O_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    WCtrlDataStart_i_1
       (.I0(\miim1/WCtrlData_q3 ),
        .I1(\miim1/WCtrlData_q2 ),
        .I2(\miim1/EndBusy ),
        .I3(WCtrlDataStart),
        .O(WCtrlDataStart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    WCtrlDataStart_q_i_1
       (.I0(\miim1/WCtrlDataStart_q ),
        .I1(\miim1/EndBusy ),
        .I2(WCtrlDataStart),
        .O(WCtrlDataStart_q_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFF0F5FF000005F1)) 
    WbEn_i_1
       (.I0(\wishbone/p_0_in [0]),
        .I1(\wishbone/p_0_in [1]),
        .I2(\wishbone/p_0_in [2]),
        .I3(\wishbone/p_0_in [3]),
        .I4(\wishbone/p_0_in [4]),
        .I5(\wishbone/WbEn ),
        .O(WbEn_i_1_n_0));
  LUT5 #(
    .INIT(32'h0FFF0888)) 
    WillSendControlFrame_i_1
       (.I0(TPauseRq),
        .I1(r_TxFlow),
        .I2(TxCtrlEndFrm),
        .I3(\maccontrol1/CtrlMux ),
        .I4(WillSendControlFrame),
        .O(WillSendControlFrame_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    WillSendControlFrame_sync1_reg
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(WillSendControlFrame),
        .Q(WillSendControlFrame_sync1));
  FDCE #(
    .INIT(1'b0)) 
    WillSendControlFrame_sync2_reg
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(WillSendControlFrame_sync1),
        .Q(WillSendControlFrame_sync2));
  FDCE #(
    .INIT(1'b0)) 
    WillSendControlFrame_sync3_reg
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(WillSendControlFrame_sync2),
        .Q(WillSendControlFrame_sync3));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFBAAAAAA)) 
    WillTransmit_i_1
       (.I0(\txethmac1/MTxEn0 ),
        .I1(CarrierSense_Tx2),
        .I2(r_FullD),
        .I3(\txethmac1/StateIdle ),
        .I4(TxStartFrmOut),
        .O(\txethmac1/WillTransmit0 ));
  FDRE #(
    .INIT(1'b0)) 
    WillTransmit_q2_reg
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(WillTransmit_q),
        .Q(WillTransmit_q2),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    WillTransmit_q_reg
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(WillTransmit),
        .Q(WillTransmit_q),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h22FF2FFF22002000)) 
    WriteOp_i_1
       (.I0(\miim1/WCtrlDataStart_q1 ),
        .I1(\miim1/WCtrlDataStart_q2 ),
        .I2(WriteOp_i_2_n_0),
        .I3(\miim1/MdcEn ),
        .I4(WriteOp_i_3_n_0),
        .I5(\miim1/WriteOp_reg_n_0 ),
        .O(WriteOp_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h0000AABA)) 
    WriteOp_i_2
       (.I0(InProgress_i_3_n_0),
        .I1(\miim1/InProgress_q2 ),
        .I2(\miim1/SyncStatMdcEn ),
        .I3(\miim1/InProgress_q1 ),
        .I4(\miim1/InProgress_reg_n_0 ),
        .O(WriteOp_i_2_n_0));
  LUT6 #(
    .INIT(64'hDD0D000000000000)) 
    WriteOp_i_3
       (.I0(\miim1/RStatStart_q1 ),
        .I1(\miim1/RStatStart_q2 ),
        .I2(\miim1/WCtrlDataStart_q1 ),
        .I3(\miim1/WCtrlDataStart_q2 ),
        .I4(\miim1/BitCounter [1]),
        .I5(LatchByte0_d_i_3_n_0),
        .O(WriteOp_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0705)) 
    WriteRxDataToFifo_i_1
       (.I0(\RxDataLatched2[31]_i_2_n_0 ),
        .I1(\wishbone/WriteRxDataToFifoSync2 ),
        .I2(RxAbort_wb),
        .I3(\wishbone/WriteRxDataToFifo ),
        .O(WriteRxDataToFifo_i_1_n_0));
  LUT6 #(
    .INIT(64'h01FDFD01FD01FD01)) 
    \cnt[0]_i_1 
       (.I0(\wishbone/txfifo_cnt [0]),
        .I1(\wishbone/TxAbortPacket ),
        .I2(\wishbone/TxRetryPacket ),
        .I3(\cnt[4]_i_3_n_0 ),
        .I4(m_wb_ack_i_IBUF),
        .I5(\wishbone/MasterWbTX_reg_n_0 ),
        .O(\wishbone/p_0_in__1 [0]));
  LUT6 #(
    .INIT(64'h555555553FC05555)) 
    \cnt[0]_i_1__0 
       (.I0(\wishbone/rxfifo_cnt [0]),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(m_wb_ack_i_IBUF),
        .I3(\fifo[0][31]_i_2__0_n_0 ),
        .I4(\wishbone/SyncRxStartFrm_q ),
        .I5(\wishbone/SyncRxStartFrm_q2 ),
        .O(\wishbone/p_0_in__3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h10010110)) 
    \cnt[1]_i_1 
       (.I0(\wishbone/TxRetryPacket ),
        .I1(\wishbone/TxAbortPacket ),
        .I2(\wishbone/txfifo_cnt [1]),
        .I3(\cnt[4]_i_3_n_0 ),
        .I4(\wishbone/txfifo_cnt [0]),
        .O(\wishbone/p_0_in__1 [1]));
  LUT6 #(
    .INIT(64'hB00B0BB00BB00BB0)) 
    \cnt[1]_i_1__0 
       (.I0(\wishbone/SyncRxStartFrm_q2 ),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/rxfifo_cnt [1]),
        .I3(\wishbone/rxfifo_cnt [0]),
        .I4(m_wb_ack_i_IBUF),
        .I5(\wishbone/MasterWbRX_reg_n_0 ),
        .O(\cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2888882228888888)) 
    \cnt[2]_i_1 
       (.I0(\fifo[1][31]_i_2_n_0 ),
        .I1(\wishbone/txfifo_cnt [2]),
        .I2(\cnt[2]_i_2_n_0 ),
        .I3(\wishbone/txfifo_cnt [1]),
        .I4(\wishbone/txfifo_cnt [0]),
        .I5(\cnt[4]_i_3_n_0 ),
        .O(\wishbone/p_0_in__1 [2]));
  LUT6 #(
    .INIT(64'h5415151501404040)) 
    \cnt[2]_i_1__0 
       (.I0(\fifo[0][31]_i_3__0_n_0 ),
        .I1(\wishbone/rxfifo_cnt [1]),
        .I2(\wishbone/rxfifo_cnt [0]),
        .I3(m_wb_ack_i_IBUF),
        .I4(\wishbone/MasterWbRX_reg_n_0 ),
        .I5(\wishbone/rxfifo_cnt [2]),
        .O(\cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cnt[2]_i_2 
       (.I0(\wishbone/ReadTxDataFromFifo_sync3 ),
        .I1(\wishbone/ReadTxDataFromFifo_sync2 ),
        .O(\cnt[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1001)) 
    \cnt[3]_i_1 
       (.I0(\wishbone/TxAbortPacket ),
        .I1(\wishbone/TxRetryPacket ),
        .I2(\wishbone/txfifo_cnt [3]),
        .I3(\cnt[3]_i_2__0_n_0 ),
        .O(\wishbone/p_0_in__1 [3]));
  LUT6 #(
    .INIT(64'h1444444444444441)) 
    \cnt[3]_i_1__0 
       (.I0(\fifo[0][31]_i_3__0_n_0 ),
        .I1(\wishbone/rxfifo_cnt [3]),
        .I2(\wishbone/rxfifo_cnt [2]),
        .I3(\cnt[3]_i_2_n_0 ),
        .I4(\wishbone/rxfifo_cnt [0]),
        .I5(\wishbone/rxfifo_cnt [1]),
        .O(\cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cnt[3]_i_2 
       (.I0(m_wb_ack_i_IBUF),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7777FFFFFFFFEEEF)) 
    \cnt[3]_i_2__0 
       (.I0(\wishbone/txfifo_cnt [2]),
        .I1(\cnt[2]_i_2_n_0 ),
        .I2(\wishbone/txfifo_cnt [3]),
        .I3(\wishbone/txfifo_cnt [4]),
        .I4(\wishbone/txfifo_cnt [0]),
        .I5(\wishbone/txfifo_cnt [1]),
        .O(\cnt[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h4FF4F4F4)) 
    \cnt[4]_i_1 
       (.I0(\wishbone/SyncRxStartFrm_q2 ),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\fifo[0][31]_i_2__0_n_0 ),
        .I3(m_wb_ack_i_IBUF),
        .I4(\wishbone/MasterWbRX_reg_n_0 ),
        .O(\cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF78)) 
    \cnt[4]_i_1__0 
       (.I0(\wishbone/MasterWbTX_reg_n_0 ),
        .I1(m_wb_ack_i_IBUF),
        .I2(\cnt[4]_i_3_n_0 ),
        .I3(\wishbone/TxRetryPacket ),
        .I4(\wishbone/TxAbortPacket ),
        .O(\cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0101101110100100)) 
    \cnt[4]_i_2 
       (.I0(\wishbone/TxRetryPacket ),
        .I1(\wishbone/TxAbortPacket ),
        .I2(\cnt[4]_i_4_n_0 ),
        .I3(\cnt[4]_i_5_n_0 ),
        .I4(\wishbone/txfifo_cnt [3]),
        .I5(\wishbone/txfifo_cnt [4]),
        .O(\wishbone/p_0_in__1 [4]));
  LUT6 #(
    .INIT(64'hB0BBBB0B0B0000B0)) 
    \cnt[4]_i_2__0 
       (.I0(\wishbone/SyncRxStartFrm_q2 ),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\cnt[4]_i_3__0_n_0 ),
        .I3(\wishbone/rxfifo_cnt [2]),
        .I4(\wishbone/rxfifo_cnt [3]),
        .I5(\wishbone/rxfifo_cnt [4]),
        .O(\cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \cnt[4]_i_3 
       (.I0(\wishbone/txfifo_cnt [4]),
        .I1(\wishbone/txfifo_cnt [3]),
        .I2(\wishbone/txfifo_cnt [2]),
        .I3(\wishbone/txfifo_cnt [1]),
        .I4(\wishbone/txfifo_cnt [0]),
        .I5(\cnt[2]_i_2_n_0 ),
        .O(\cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h8FFF0008)) 
    \cnt[4]_i_3__0 
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(m_wb_ack_i_IBUF),
        .I2(\wishbone/rxfifo_cnt [0]),
        .I3(\wishbone/rxfifo_cnt [1]),
        .I4(\wishbone/rxfifo_cnt [2]),
        .O(\cnt[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    \cnt[4]_i_4 
       (.I0(\wishbone/txfifo_cnt [2]),
        .I1(\wishbone/txfifo_cnt [1]),
        .I2(\wishbone/txfifo_cnt [0]),
        .I3(\wishbone/ReadTxDataFromFifo_sync3 ),
        .I4(\wishbone/ReadTxDataFromFifo_sync2 ),
        .O(\cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \cnt[4]_i_5 
       (.I0(\wishbone/txfifo_cnt [1]),
        .I1(\wishbone/txfifo_cnt [0]),
        .I2(\wishbone/txfifo_cnt [4]),
        .I3(\wishbone/txfifo_cnt [3]),
        .I4(\cnt[2]_i_2_n_0 ),
        .I5(\wishbone/txfifo_cnt [2]),
        .O(\cnt[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF111F1F1F010F0F1)) 
    cyc_cleared_i_1
       (.I0(cyc_cleared_i_2_n_0),
        .I1(cyc_cleared_i_3_n_0),
        .I2(\wishbone/cyc_cleared_reg_n_0 ),
        .I3(cyc_cleared_i_4_n_0),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(cyc_cleared_i_5_n_0),
        .O(cyc_cleared_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    cyc_cleared_i_2
       (.I0(\wishbone/tx_burst_en_reg_n_0 ),
        .I1(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I2(\wishbone/BlockReadTxDataFromMemory ),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .O(cyc_cleared_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888FF0F)) 
    cyc_cleared_i_3
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(\wishbone/rx_burst_en_reg_n_0 ),
        .I2(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I3(\wishbone/BlockReadTxDataFromMemory ),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .I5(\rx_burst_cnt[1]_i_2_n_0 ),
        .O(cyc_cleared_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hF20000F2)) 
    cyc_cleared_i_4
       (.I0(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I1(\wishbone/BlockReadTxDataFromMemory ),
        .I2(\m_wb_adr_o[25]_i_4_n_0 ),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .I4(\wishbone/MasterWbTX_reg_n_0 ),
        .O(cyc_cleared_i_4_n_0));
  LUT6 #(
    .INIT(64'h1010100000001000)) 
    cyc_cleared_i_5
       (.I0(\wishbone/MasterWbTX_reg_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\tx_burst_cnt[1]_i_2_n_0 ),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .I5(\wishbone/rx_burst_en_reg_n_0 ),
        .O(cyc_cleared_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[0]_i_1 
       (.I0(\data_out_reg[0]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[0]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [0]),
        .O(\wishbone/tx_fifo/p_0_in [0]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[0]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [0]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[0]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[0]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [0]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [0]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [0]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [0]),
        .O(\data_out[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [0]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [0]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [0]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [0]),
        .O(\data_out[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [0]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [0]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [0]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [0]),
        .O(\data_out[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [0]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [0]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [0]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [0]),
        .O(\data_out[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [0]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [0]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [0]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [0]),
        .O(\data_out[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [0]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [0]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [0]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [0]),
        .O(\data_out[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [0]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [0]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [0]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [0]),
        .O(\data_out[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [0]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [0]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [0]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [0]),
        .O(\data_out[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[10]_i_1 
       (.I0(\data_out_reg[10]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[10]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [10]),
        .O(\wishbone/tx_fifo/p_0_in [10]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[10]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [10]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[10]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[10]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[10]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [10]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [10]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [10]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [10]),
        .O(\data_out[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[10]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [10]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [10]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [10]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [10]),
        .O(\data_out[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[10]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [10]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [10]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [10]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [10]),
        .O(\data_out[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[10]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [10]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [10]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [10]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [10]),
        .O(\data_out[10]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[10]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [10]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [10]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [10]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [10]),
        .O(\data_out[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[10]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [10]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [10]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [10]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [10]),
        .O(\data_out[10]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[10]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [10]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [10]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [10]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [10]),
        .O(\data_out[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[10]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [10]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [10]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [10]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [10]),
        .O(\data_out[10]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[11]_i_1 
       (.I0(\data_out_reg[11]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[11]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [11]),
        .O(\wishbone/tx_fifo/p_0_in [11]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[11]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [11]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[11]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[11]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[11]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [11]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [11]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [11]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [11]),
        .O(\data_out[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[11]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [11]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [11]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [11]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [11]),
        .O(\data_out[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[11]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [11]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [11]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [11]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [11]),
        .O(\data_out[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[11]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [11]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [11]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [11]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [11]),
        .O(\data_out[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[11]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [11]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [11]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [11]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [11]),
        .O(\data_out[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[11]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [11]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [11]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [11]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [11]),
        .O(\data_out[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[11]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [11]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [11]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [11]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [11]),
        .O(\data_out[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[11]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [11]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [11]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [11]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [11]),
        .O(\data_out[11]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[12]_i_1 
       (.I0(\data_out_reg[12]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[12]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [12]),
        .O(\wishbone/tx_fifo/p_0_in [12]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[12]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [12]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[12]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[12]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[12]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [12]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [12]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [12]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [12]),
        .O(\data_out[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[12]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [12]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [12]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [12]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [12]),
        .O(\data_out[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[12]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [12]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [12]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [12]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [12]),
        .O(\data_out[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[12]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [12]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [12]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [12]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [12]),
        .O(\data_out[12]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[12]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [12]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [12]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [12]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [12]),
        .O(\data_out[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[12]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [12]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [12]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [12]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [12]),
        .O(\data_out[12]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[12]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [12]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [12]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [12]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [12]),
        .O(\data_out[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[12]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [12]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [12]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [12]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [12]),
        .O(\data_out[12]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[13]_i_1 
       (.I0(\data_out_reg[13]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[13]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [13]),
        .O(\wishbone/tx_fifo/p_0_in [13]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[13]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [13]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[13]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[13]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[13]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [13]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [13]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [13]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [13]),
        .O(\data_out[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[13]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [13]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [13]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [13]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [13]),
        .O(\data_out[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[13]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [13]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [13]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [13]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [13]),
        .O(\data_out[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[13]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [13]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [13]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [13]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [13]),
        .O(\data_out[13]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[13]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [13]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [13]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [13]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [13]),
        .O(\data_out[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[13]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [13]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [13]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [13]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [13]),
        .O(\data_out[13]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[13]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [13]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [13]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [13]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [13]),
        .O(\data_out[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[13]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [13]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [13]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [13]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [13]),
        .O(\data_out[13]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[14]_i_1 
       (.I0(\data_out_reg[14]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[14]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [14]),
        .O(\wishbone/tx_fifo/p_0_in [14]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[14]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [14]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[14]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[14]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[14]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [14]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [14]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [14]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [14]),
        .O(\data_out[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[14]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [14]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [14]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [14]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [14]),
        .O(\data_out[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[14]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [14]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [14]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [14]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [14]),
        .O(\data_out[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[14]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [14]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [14]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [14]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [14]),
        .O(\data_out[14]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[14]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [14]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [14]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [14]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [14]),
        .O(\data_out[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[14]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [14]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [14]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [14]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [14]),
        .O(\data_out[14]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[14]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [14]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [14]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [14]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [14]),
        .O(\data_out[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[14]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [14]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [14]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [14]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [14]),
        .O(\data_out[14]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[15]_i_1 
       (.I0(\data_out_reg[15]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[15]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [15]),
        .O(\wishbone/tx_fifo/p_0_in [15]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[15]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [15]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[15]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[15]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[15]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [15]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [15]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [15]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [15]),
        .O(\data_out[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[15]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [15]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [15]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [15]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [15]),
        .O(\data_out[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[15]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [15]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [15]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [15]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [15]),
        .O(\data_out[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[15]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [15]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [15]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [15]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [15]),
        .O(\data_out[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[15]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [15]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [15]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [15]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [15]),
        .O(\data_out[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[15]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [15]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [15]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [15]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [15]),
        .O(\data_out[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[15]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [15]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [15]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [15]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [15]),
        .O(\data_out[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[15]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [15]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [15]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [15]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [15]),
        .O(\data_out[15]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[16]_i_1 
       (.I0(\data_out_reg[16]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[16]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [16]),
        .O(\wishbone/tx_fifo/p_0_in [16]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[16]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [16]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[16]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[16]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[16]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [16]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [16]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [16]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [16]),
        .O(\data_out[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[16]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [16]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [16]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [16]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [16]),
        .O(\data_out[16]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[16]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [16]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [16]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [16]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [16]),
        .O(\data_out[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[16]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [16]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [16]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [16]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [16]),
        .O(\data_out[16]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[16]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [16]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [16]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [16]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [16]),
        .O(\data_out[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[16]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [16]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [16]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [16]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [16]),
        .O(\data_out[16]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[16]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [16]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [16]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [16]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [16]),
        .O(\data_out[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[16]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [16]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [16]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [16]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [16]),
        .O(\data_out[16]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[17]_i_1 
       (.I0(\data_out_reg[17]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[17]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [17]),
        .O(\wishbone/tx_fifo/p_0_in [17]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[17]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [17]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[17]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[17]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[17]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [17]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [17]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [17]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [17]),
        .O(\data_out[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[17]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [17]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [17]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [17]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [17]),
        .O(\data_out[17]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[17]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [17]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [17]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [17]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [17]),
        .O(\data_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[17]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [17]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [17]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [17]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [17]),
        .O(\data_out[17]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[17]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [17]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [17]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [17]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [17]),
        .O(\data_out[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[17]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [17]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [17]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [17]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [17]),
        .O(\data_out[17]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[17]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [17]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [17]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [17]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [17]),
        .O(\data_out[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[17]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [17]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [17]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [17]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [17]),
        .O(\data_out[17]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[18]_i_1 
       (.I0(\data_out_reg[18]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[18]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [18]),
        .O(\wishbone/tx_fifo/p_0_in [18]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[18]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [18]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[18]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[18]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[18]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [18]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [18]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [18]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [18]),
        .O(\data_out[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[18]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [18]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [18]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [18]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [18]),
        .O(\data_out[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[18]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [18]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [18]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [18]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [18]),
        .O(\data_out[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[18]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [18]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [18]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [18]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [18]),
        .O(\data_out[18]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[18]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [18]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [18]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [18]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [18]),
        .O(\data_out[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[18]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [18]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [18]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [18]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [18]),
        .O(\data_out[18]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[18]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [18]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [18]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [18]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [18]),
        .O(\data_out[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[18]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [18]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [18]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [18]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [18]),
        .O(\data_out[18]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[19]_i_1 
       (.I0(\data_out_reg[19]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[19]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [19]),
        .O(\wishbone/tx_fifo/p_0_in [19]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[19]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [19]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[19]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[19]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[19]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [19]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [19]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [19]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [19]),
        .O(\data_out[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[19]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [19]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [19]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [19]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [19]),
        .O(\data_out[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[19]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [19]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [19]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [19]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [19]),
        .O(\data_out[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[19]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [19]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [19]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [19]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [19]),
        .O(\data_out[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[19]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [19]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [19]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [19]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [19]),
        .O(\data_out[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[19]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [19]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [19]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [19]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [19]),
        .O(\data_out[19]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[19]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [19]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [19]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [19]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [19]),
        .O(\data_out[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[19]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [19]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [19]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [19]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [19]),
        .O(\data_out[19]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[1]_i_1 
       (.I0(\data_out_reg[1]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[1]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [1]),
        .O(\wishbone/tx_fifo/p_0_in [1]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[1]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [1]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[1]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[1]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [1]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [1]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [1]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [1]),
        .O(\data_out[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [1]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [1]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [1]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [1]),
        .O(\data_out[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [1]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [1]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [1]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [1]),
        .O(\data_out[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [1]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [1]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [1]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [1]),
        .O(\data_out[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [1]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [1]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [1]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [1]),
        .O(\data_out[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [1]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [1]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [1]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [1]),
        .O(\data_out[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [1]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [1]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [1]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [1]),
        .O(\data_out[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [1]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [1]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [1]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [1]),
        .O(\data_out[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[20]_i_1 
       (.I0(\data_out_reg[20]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[20]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [20]),
        .O(\wishbone/tx_fifo/p_0_in [20]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[20]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [20]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[20]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[20]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[20]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [20]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [20]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [20]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [20]),
        .O(\data_out[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[20]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [20]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [20]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [20]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [20]),
        .O(\data_out[20]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[20]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [20]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [20]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [20]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [20]),
        .O(\data_out[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[20]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [20]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [20]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [20]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [20]),
        .O(\data_out[20]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[20]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [20]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [20]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [20]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [20]),
        .O(\data_out[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[20]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [20]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [20]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [20]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [20]),
        .O(\data_out[20]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[20]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [20]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [20]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [20]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [20]),
        .O(\data_out[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[20]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [20]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [20]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [20]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [20]),
        .O(\data_out[20]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[21]_i_1 
       (.I0(\data_out_reg[21]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[21]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [21]),
        .O(\wishbone/tx_fifo/p_0_in [21]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[21]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [21]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[21]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[21]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[21]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [21]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [21]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [21]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [21]),
        .O(\data_out[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[21]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [21]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [21]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [21]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [21]),
        .O(\data_out[21]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[21]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [21]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [21]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [21]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [21]),
        .O(\data_out[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[21]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [21]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [21]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [21]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [21]),
        .O(\data_out[21]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[21]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [21]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [21]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [21]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [21]),
        .O(\data_out[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[21]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [21]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [21]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [21]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [21]),
        .O(\data_out[21]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[21]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [21]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [21]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [21]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [21]),
        .O(\data_out[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[21]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [21]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [21]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [21]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [21]),
        .O(\data_out[21]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[22]_i_1 
       (.I0(\data_out_reg[22]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[22]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [22]),
        .O(\wishbone/tx_fifo/p_0_in [22]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[22]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [22]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[22]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[22]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[22]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [22]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [22]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [22]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [22]),
        .O(\data_out[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[22]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [22]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [22]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [22]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [22]),
        .O(\data_out[22]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[22]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [22]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [22]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [22]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [22]),
        .O(\data_out[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[22]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [22]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [22]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [22]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [22]),
        .O(\data_out[22]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[22]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [22]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [22]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [22]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [22]),
        .O(\data_out[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[22]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [22]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [22]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [22]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [22]),
        .O(\data_out[22]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[22]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [22]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [22]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [22]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [22]),
        .O(\data_out[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[22]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [22]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [22]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [22]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [22]),
        .O(\data_out[22]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[23]_i_1 
       (.I0(\data_out_reg[23]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[23]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [23]),
        .O(\wishbone/tx_fifo/p_0_in [23]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[23]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [23]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[23]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[23]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[23]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [23]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [23]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [23]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [23]),
        .O(\data_out[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[23]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [23]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [23]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [23]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [23]),
        .O(\data_out[23]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[23]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [23]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [23]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [23]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [23]),
        .O(\data_out[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[23]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [23]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [23]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [23]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [23]),
        .O(\data_out[23]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[23]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [23]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [23]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [23]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [23]),
        .O(\data_out[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[23]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [23]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [23]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [23]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [23]),
        .O(\data_out[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[23]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [23]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [23]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [23]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [23]),
        .O(\data_out[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[23]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [23]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [23]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [23]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [23]),
        .O(\data_out[23]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[24]_i_1 
       (.I0(\data_out_reg[24]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[24]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [24]),
        .O(\wishbone/tx_fifo/p_0_in [24]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[24]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [24]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[24]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[24]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[24]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [24]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [24]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [24]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [24]),
        .O(\data_out[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[24]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [24]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [24]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [24]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [24]),
        .O(\data_out[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[24]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [24]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [24]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [24]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [24]),
        .O(\data_out[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[24]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [24]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [24]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [24]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [24]),
        .O(\data_out[24]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[24]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [24]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [24]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [24]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [24]),
        .O(\data_out[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[24]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [24]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [24]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [24]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [24]),
        .O(\data_out[24]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[24]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [24]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [24]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [24]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [24]),
        .O(\data_out[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[24]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [24]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [24]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [24]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [24]),
        .O(\data_out[24]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[25]_i_1 
       (.I0(\data_out_reg[25]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[25]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [25]),
        .O(\wishbone/tx_fifo/p_0_in [25]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[25]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [25]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[25]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[25]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[25]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [25]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [25]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [25]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [25]),
        .O(\data_out[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[25]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [25]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [25]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [25]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [25]),
        .O(\data_out[25]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[25]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [25]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [25]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [25]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [25]),
        .O(\data_out[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[25]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [25]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [25]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [25]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [25]),
        .O(\data_out[25]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[25]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [25]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [25]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [25]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [25]),
        .O(\data_out[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[25]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [25]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [25]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [25]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [25]),
        .O(\data_out[25]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[25]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [25]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [25]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [25]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [25]),
        .O(\data_out[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[25]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [25]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [25]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [25]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [25]),
        .O(\data_out[25]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[26]_i_1 
       (.I0(\data_out_reg[26]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[26]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [26]),
        .O(\wishbone/tx_fifo/p_0_in [26]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[26]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [26]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[26]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[26]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[26]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [26]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [26]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [26]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [26]),
        .O(\data_out[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[26]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [26]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [26]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [26]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [26]),
        .O(\data_out[26]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[26]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [26]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [26]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [26]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [26]),
        .O(\data_out[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[26]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [26]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [26]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [26]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [26]),
        .O(\data_out[26]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[26]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [26]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [26]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [26]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [26]),
        .O(\data_out[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[26]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [26]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [26]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [26]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [26]),
        .O(\data_out[26]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[26]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [26]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [26]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [26]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [26]),
        .O(\data_out[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[26]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [26]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [26]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [26]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [26]),
        .O(\data_out[26]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[27]_i_1 
       (.I0(\data_out_reg[27]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[27]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [27]),
        .O(\wishbone/tx_fifo/p_0_in [27]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[27]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [27]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[27]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[27]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[27]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [27]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [27]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [27]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [27]),
        .O(\data_out[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[27]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [27]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [27]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [27]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [27]),
        .O(\data_out[27]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[27]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [27]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [27]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [27]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [27]),
        .O(\data_out[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[27]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [27]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [27]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [27]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [27]),
        .O(\data_out[27]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[27]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [27]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [27]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [27]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [27]),
        .O(\data_out[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[27]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [27]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [27]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [27]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [27]),
        .O(\data_out[27]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[27]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [27]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [27]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [27]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [27]),
        .O(\data_out[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[27]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [27]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [27]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [27]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [27]),
        .O(\data_out[27]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[28]_i_1 
       (.I0(\data_out_reg[28]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[28]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [28]),
        .O(\wishbone/tx_fifo/p_0_in [28]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[28]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [28]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[28]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[28]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[28]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [28]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [28]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [28]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [28]),
        .O(\data_out[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[28]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [28]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [28]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [28]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [28]),
        .O(\data_out[28]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[28]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [28]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [28]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [28]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [28]),
        .O(\data_out[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[28]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [28]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [28]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [28]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [28]),
        .O(\data_out[28]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[28]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [28]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [28]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [28]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [28]),
        .O(\data_out[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[28]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [28]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [28]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [28]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [28]),
        .O(\data_out[28]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[28]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [28]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [28]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [28]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [28]),
        .O(\data_out[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[28]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [28]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [28]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [28]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [28]),
        .O(\data_out[28]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[29]_i_1 
       (.I0(\data_out_reg[29]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[29]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [29]),
        .O(\wishbone/tx_fifo/p_0_in [29]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[29]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [29]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[29]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[29]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[29]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [29]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [29]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [29]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [29]),
        .O(\data_out[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[29]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [29]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [29]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [29]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [29]),
        .O(\data_out[29]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[29]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [29]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [29]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [29]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [29]),
        .O(\data_out[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[29]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [29]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [29]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [29]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [29]),
        .O(\data_out[29]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[29]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [29]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [29]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [29]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [29]),
        .O(\data_out[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[29]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [29]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [29]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [29]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [29]),
        .O(\data_out[29]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[29]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [29]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [29]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [29]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [29]),
        .O(\data_out[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[29]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [29]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [29]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [29]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [29]),
        .O(\data_out[29]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[2]_i_1 
       (.I0(\data_out_reg[2]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[2]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [2]),
        .O(\wishbone/tx_fifo/p_0_in [2]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[2]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [2]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[2]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[2]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [2]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [2]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [2]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [2]),
        .O(\data_out[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [2]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [2]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [2]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [2]),
        .O(\data_out[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [2]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [2]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [2]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [2]),
        .O(\data_out[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [2]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [2]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [2]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [2]),
        .O(\data_out[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [2]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [2]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [2]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [2]),
        .O(\data_out[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [2]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [2]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [2]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [2]),
        .O(\data_out[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [2]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [2]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [2]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [2]),
        .O(\data_out[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [2]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [2]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [2]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [2]),
        .O(\data_out[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[30]_i_1 
       (.I0(\data_out_reg[30]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[30]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [30]),
        .O(\wishbone/tx_fifo/p_0_in [30]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[30]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [30]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[30]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[30]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[30]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [30]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [30]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [30]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [30]),
        .O(\data_out[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[30]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [30]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [30]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [30]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [30]),
        .O(\data_out[30]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[30]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [30]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [30]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [30]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [30]),
        .O(\data_out[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[30]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [30]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [30]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [30]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [30]),
        .O(\data_out[30]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[30]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [30]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [30]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [30]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [30]),
        .O(\data_out[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[30]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [30]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [30]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [30]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [30]),
        .O(\data_out[30]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[30]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [30]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [30]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [30]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [30]),
        .O(\data_out[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[30]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [30]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [30]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [30]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [30]),
        .O(\data_out[30]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[31]_i_1 
       (.I0(\data_out_reg[31]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[31]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [31]),
        .O(\wishbone/tx_fifo/p_0_in [31]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[31]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [31]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[31]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[31]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [31]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [31]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [31]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [31]),
        .O(\data_out[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [31]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [31]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [31]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [31]),
        .O(\data_out[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [31]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [31]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [31]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [31]),
        .O(\data_out[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [31]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [31]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [31]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [31]),
        .O(\data_out[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [31]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [31]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [31]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [31]),
        .O(\data_out[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [31]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [31]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [31]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [31]),
        .O(\data_out[31]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [31]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [31]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [31]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [31]),
        .O(\data_out[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [31]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [31]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [31]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [31]),
        .O(\data_out[31]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[3]_i_1 
       (.I0(\data_out_reg[3]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[3]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [3]),
        .O(\wishbone/tx_fifo/p_0_in [3]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[3]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [3]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[3]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[3]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [3]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [3]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [3]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [3]),
        .O(\data_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [3]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [3]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [3]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [3]),
        .O(\data_out[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [3]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [3]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [3]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [3]),
        .O(\data_out[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [3]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [3]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [3]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [3]),
        .O(\data_out[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [3]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [3]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [3]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [3]),
        .O(\data_out[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [3]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [3]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [3]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [3]),
        .O(\data_out[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [3]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [3]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [3]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [3]),
        .O(\data_out[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [3]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [3]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [3]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [3]),
        .O(\data_out[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[4]_i_1 
       (.I0(\data_out_reg[4]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[4]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [4]),
        .O(\wishbone/tx_fifo/p_0_in [4]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[4]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [4]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[4]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[4]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [4]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [4]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [4]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [4]),
        .O(\data_out[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [4]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [4]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [4]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [4]),
        .O(\data_out[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [4]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [4]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [4]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [4]),
        .O(\data_out[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [4]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [4]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [4]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [4]),
        .O(\data_out[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [4]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [4]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [4]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [4]),
        .O(\data_out[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [4]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [4]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [4]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [4]),
        .O(\data_out[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [4]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [4]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [4]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [4]),
        .O(\data_out[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [4]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [4]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [4]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [4]),
        .O(\data_out[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[5]_i_1 
       (.I0(\data_out_reg[5]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[5]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [5]),
        .O(\wishbone/tx_fifo/p_0_in [5]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[5]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [5]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[5]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[5]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [5]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [5]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [5]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [5]),
        .O(\data_out[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [5]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [5]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [5]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [5]),
        .O(\data_out[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [5]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [5]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [5]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [5]),
        .O(\data_out[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [5]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [5]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [5]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [5]),
        .O(\data_out[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [5]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [5]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [5]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [5]),
        .O(\data_out[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [5]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [5]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [5]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [5]),
        .O(\data_out[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [5]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [5]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [5]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [5]),
        .O(\data_out[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [5]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [5]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [5]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [5]),
        .O(\data_out[5]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[6]_i_1 
       (.I0(\data_out_reg[6]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[6]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [6]),
        .O(\wishbone/tx_fifo/p_0_in [6]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[6]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [6]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[6]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[6]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [6]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [6]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [6]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [6]),
        .O(\data_out[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [6]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [6]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [6]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [6]),
        .O(\data_out[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [6]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [6]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [6]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [6]),
        .O(\data_out[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [6]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [6]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [6]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [6]),
        .O(\data_out[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [6]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [6]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [6]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [6]),
        .O(\data_out[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [6]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [6]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [6]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [6]),
        .O(\data_out[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [6]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [6]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [6]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [6]),
        .O(\data_out[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [6]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [6]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [6]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [6]),
        .O(\data_out[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[7]_i_1 
       (.I0(\data_out_reg[7]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[7]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [7]),
        .O(\wishbone/tx_fifo/p_0_in [7]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[7]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [7]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[7]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[7]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [7]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [7]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [7]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [7]),
        .O(\data_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [7]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [7]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [7]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [7]),
        .O(\data_out[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [7]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [7]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [7]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [7]),
        .O(\data_out[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [7]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [7]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [7]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [7]),
        .O(\data_out[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [7]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [7]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [7]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [7]),
        .O(\data_out[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [7]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [7]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [7]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [7]),
        .O(\data_out[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [7]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [7]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [7]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [7]),
        .O(\data_out[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [7]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [7]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [7]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [7]),
        .O(\data_out[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[8]_i_1 
       (.I0(\data_out_reg[8]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[8]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [8]),
        .O(\wishbone/tx_fifo/p_0_in [8]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[8]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [8]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[8]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[8]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[8]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [8]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [8]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [8]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [8]),
        .O(\data_out[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[8]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [8]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [8]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [8]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [8]),
        .O(\data_out[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[8]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [8]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [8]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [8]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [8]),
        .O(\data_out[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[8]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [8]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [8]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [8]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [8]),
        .O(\data_out[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[8]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [8]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [8]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [8]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [8]),
        .O(\data_out[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[8]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [8]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [8]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [8]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [8]),
        .O(\data_out[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[8]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [8]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [8]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [8]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [8]),
        .O(\data_out[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[8]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [8]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [8]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [8]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [8]),
        .O(\data_out[8]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \data_out[9]_i_1 
       (.I0(\data_out_reg[9]_i_2_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [3]),
        .I2(\data_out_reg[9]_i_3_n_0 ),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [9]),
        .O(\wishbone/tx_fifo/p_0_in [9]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_out[9]_i_1__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[0] [9]),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\data_out_reg[9]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [3]),
        .I5(\data_out_reg[9]_i_3__0_n_0 ),
        .O(\wishbone/rx_fifo/p_0_in [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[9]_i_4 
       (.I0(\wishbone/tx_fifo/fifo_reg[11] [9]),
        .I1(\wishbone/tx_fifo/fifo_reg[10] [9]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[9] [9]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[8] [9]),
        .O(\data_out[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[9]_i_4__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[11] [9]),
        .I1(\wishbone/rx_fifo/fifo_reg[10] [9]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[9] [9]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[8] [9]),
        .O(\data_out[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[9]_i_5 
       (.I0(\wishbone/tx_fifo/fifo_reg[15] [9]),
        .I1(\wishbone/tx_fifo/fifo_reg[14] [9]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[13] [9]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[12] [9]),
        .O(\data_out[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[9]_i_5__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[15] [9]),
        .I1(\wishbone/rx_fifo/fifo_reg[14] [9]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[13] [9]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[12] [9]),
        .O(\data_out[9]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[9]_i_6 
       (.I0(\wishbone/tx_fifo/fifo_reg[3] [9]),
        .I1(\wishbone/tx_fifo/fifo_reg[2] [9]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[1] [9]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[0] [9]),
        .O(\data_out[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[9]_i_6__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[3] [9]),
        .I1(\wishbone/rx_fifo/fifo_reg[2] [9]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[1] [9]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[0] [9]),
        .O(\data_out[9]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[9]_i_7 
       (.I0(\wishbone/tx_fifo/fifo_reg[7] [9]),
        .I1(\wishbone/tx_fifo/fifo_reg[6] [9]),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/fifo_reg[5] [9]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/fifo_reg[4] [9]),
        .O(\data_out[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[9]_i_7__0 
       (.I0(\wishbone/rx_fifo/fifo_reg[7] [9]),
        .I1(\wishbone/rx_fifo/fifo_reg[6] [9]),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/fifo_reg[5] [9]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/fifo_reg[4] [9]),
        .O(\data_out[9]_i_7__0_n_0 ));
  MUXF7 \data_out_reg[0]_i_2 
       (.I0(\data_out[0]_i_4_n_0 ),
        .I1(\data_out[0]_i_5_n_0 ),
        .O(\data_out_reg[0]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[0]_i_2__0 
       (.I0(\data_out[0]_i_4__0_n_0 ),
        .I1(\data_out[0]_i_5__0_n_0 ),
        .O(\data_out_reg[0]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[0]_i_3 
       (.I0(\data_out[0]_i_6_n_0 ),
        .I1(\data_out[0]_i_7_n_0 ),
        .O(\data_out_reg[0]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[0]_i_3__0 
       (.I0(\data_out[0]_i_6__0_n_0 ),
        .I1(\data_out[0]_i_7__0_n_0 ),
        .O(\data_out_reg[0]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[10]_i_2 
       (.I0(\data_out[10]_i_4_n_0 ),
        .I1(\data_out[10]_i_5_n_0 ),
        .O(\data_out_reg[10]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[10]_i_2__0 
       (.I0(\data_out[10]_i_4__0_n_0 ),
        .I1(\data_out[10]_i_5__0_n_0 ),
        .O(\data_out_reg[10]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[10]_i_3 
       (.I0(\data_out[10]_i_6_n_0 ),
        .I1(\data_out[10]_i_7_n_0 ),
        .O(\data_out_reg[10]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[10]_i_3__0 
       (.I0(\data_out[10]_i_6__0_n_0 ),
        .I1(\data_out[10]_i_7__0_n_0 ),
        .O(\data_out_reg[10]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[11]_i_2 
       (.I0(\data_out[11]_i_4_n_0 ),
        .I1(\data_out[11]_i_5_n_0 ),
        .O(\data_out_reg[11]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[11]_i_2__0 
       (.I0(\data_out[11]_i_4__0_n_0 ),
        .I1(\data_out[11]_i_5__0_n_0 ),
        .O(\data_out_reg[11]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[11]_i_3 
       (.I0(\data_out[11]_i_6_n_0 ),
        .I1(\data_out[11]_i_7_n_0 ),
        .O(\data_out_reg[11]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[11]_i_3__0 
       (.I0(\data_out[11]_i_6__0_n_0 ),
        .I1(\data_out[11]_i_7__0_n_0 ),
        .O(\data_out_reg[11]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[12]_i_2 
       (.I0(\data_out[12]_i_4_n_0 ),
        .I1(\data_out[12]_i_5_n_0 ),
        .O(\data_out_reg[12]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[12]_i_2__0 
       (.I0(\data_out[12]_i_4__0_n_0 ),
        .I1(\data_out[12]_i_5__0_n_0 ),
        .O(\data_out_reg[12]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[12]_i_3 
       (.I0(\data_out[12]_i_6_n_0 ),
        .I1(\data_out[12]_i_7_n_0 ),
        .O(\data_out_reg[12]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[12]_i_3__0 
       (.I0(\data_out[12]_i_6__0_n_0 ),
        .I1(\data_out[12]_i_7__0_n_0 ),
        .O(\data_out_reg[12]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[13]_i_2 
       (.I0(\data_out[13]_i_4_n_0 ),
        .I1(\data_out[13]_i_5_n_0 ),
        .O(\data_out_reg[13]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[13]_i_2__0 
       (.I0(\data_out[13]_i_4__0_n_0 ),
        .I1(\data_out[13]_i_5__0_n_0 ),
        .O(\data_out_reg[13]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[13]_i_3 
       (.I0(\data_out[13]_i_6_n_0 ),
        .I1(\data_out[13]_i_7_n_0 ),
        .O(\data_out_reg[13]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[13]_i_3__0 
       (.I0(\data_out[13]_i_6__0_n_0 ),
        .I1(\data_out[13]_i_7__0_n_0 ),
        .O(\data_out_reg[13]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[14]_i_2 
       (.I0(\data_out[14]_i_4_n_0 ),
        .I1(\data_out[14]_i_5_n_0 ),
        .O(\data_out_reg[14]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[14]_i_2__0 
       (.I0(\data_out[14]_i_4__0_n_0 ),
        .I1(\data_out[14]_i_5__0_n_0 ),
        .O(\data_out_reg[14]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[14]_i_3 
       (.I0(\data_out[14]_i_6_n_0 ),
        .I1(\data_out[14]_i_7_n_0 ),
        .O(\data_out_reg[14]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[14]_i_3__0 
       (.I0(\data_out[14]_i_6__0_n_0 ),
        .I1(\data_out[14]_i_7__0_n_0 ),
        .O(\data_out_reg[14]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[15]_i_2 
       (.I0(\data_out[15]_i_4_n_0 ),
        .I1(\data_out[15]_i_5_n_0 ),
        .O(\data_out_reg[15]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[15]_i_2__0 
       (.I0(\data_out[15]_i_4__0_n_0 ),
        .I1(\data_out[15]_i_5__0_n_0 ),
        .O(\data_out_reg[15]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[15]_i_3 
       (.I0(\data_out[15]_i_6_n_0 ),
        .I1(\data_out[15]_i_7_n_0 ),
        .O(\data_out_reg[15]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[15]_i_3__0 
       (.I0(\data_out[15]_i_6__0_n_0 ),
        .I1(\data_out[15]_i_7__0_n_0 ),
        .O(\data_out_reg[15]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[16]_i_2 
       (.I0(\data_out[16]_i_4_n_0 ),
        .I1(\data_out[16]_i_5_n_0 ),
        .O(\data_out_reg[16]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[16]_i_2__0 
       (.I0(\data_out[16]_i_4__0_n_0 ),
        .I1(\data_out[16]_i_5__0_n_0 ),
        .O(\data_out_reg[16]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[16]_i_3 
       (.I0(\data_out[16]_i_6_n_0 ),
        .I1(\data_out[16]_i_7_n_0 ),
        .O(\data_out_reg[16]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[16]_i_3__0 
       (.I0(\data_out[16]_i_6__0_n_0 ),
        .I1(\data_out[16]_i_7__0_n_0 ),
        .O(\data_out_reg[16]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[17]_i_2 
       (.I0(\data_out[17]_i_4_n_0 ),
        .I1(\data_out[17]_i_5_n_0 ),
        .O(\data_out_reg[17]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[17]_i_2__0 
       (.I0(\data_out[17]_i_4__0_n_0 ),
        .I1(\data_out[17]_i_5__0_n_0 ),
        .O(\data_out_reg[17]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[17]_i_3 
       (.I0(\data_out[17]_i_6_n_0 ),
        .I1(\data_out[17]_i_7_n_0 ),
        .O(\data_out_reg[17]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[17]_i_3__0 
       (.I0(\data_out[17]_i_6__0_n_0 ),
        .I1(\data_out[17]_i_7__0_n_0 ),
        .O(\data_out_reg[17]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[18]_i_2 
       (.I0(\data_out[18]_i_4_n_0 ),
        .I1(\data_out[18]_i_5_n_0 ),
        .O(\data_out_reg[18]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[18]_i_2__0 
       (.I0(\data_out[18]_i_4__0_n_0 ),
        .I1(\data_out[18]_i_5__0_n_0 ),
        .O(\data_out_reg[18]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[18]_i_3 
       (.I0(\data_out[18]_i_6_n_0 ),
        .I1(\data_out[18]_i_7_n_0 ),
        .O(\data_out_reg[18]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[18]_i_3__0 
       (.I0(\data_out[18]_i_6__0_n_0 ),
        .I1(\data_out[18]_i_7__0_n_0 ),
        .O(\data_out_reg[18]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[19]_i_2 
       (.I0(\data_out[19]_i_4_n_0 ),
        .I1(\data_out[19]_i_5_n_0 ),
        .O(\data_out_reg[19]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[19]_i_2__0 
       (.I0(\data_out[19]_i_4__0_n_0 ),
        .I1(\data_out[19]_i_5__0_n_0 ),
        .O(\data_out_reg[19]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[19]_i_3 
       (.I0(\data_out[19]_i_6_n_0 ),
        .I1(\data_out[19]_i_7_n_0 ),
        .O(\data_out_reg[19]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[19]_i_3__0 
       (.I0(\data_out[19]_i_6__0_n_0 ),
        .I1(\data_out[19]_i_7__0_n_0 ),
        .O(\data_out_reg[19]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[1]_i_2 
       (.I0(\data_out[1]_i_4_n_0 ),
        .I1(\data_out[1]_i_5_n_0 ),
        .O(\data_out_reg[1]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[1]_i_2__0 
       (.I0(\data_out[1]_i_4__0_n_0 ),
        .I1(\data_out[1]_i_5__0_n_0 ),
        .O(\data_out_reg[1]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[1]_i_3 
       (.I0(\data_out[1]_i_6_n_0 ),
        .I1(\data_out[1]_i_7_n_0 ),
        .O(\data_out_reg[1]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[1]_i_3__0 
       (.I0(\data_out[1]_i_6__0_n_0 ),
        .I1(\data_out[1]_i_7__0_n_0 ),
        .O(\data_out_reg[1]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[20]_i_2 
       (.I0(\data_out[20]_i_4_n_0 ),
        .I1(\data_out[20]_i_5_n_0 ),
        .O(\data_out_reg[20]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[20]_i_2__0 
       (.I0(\data_out[20]_i_4__0_n_0 ),
        .I1(\data_out[20]_i_5__0_n_0 ),
        .O(\data_out_reg[20]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[20]_i_3 
       (.I0(\data_out[20]_i_6_n_0 ),
        .I1(\data_out[20]_i_7_n_0 ),
        .O(\data_out_reg[20]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[20]_i_3__0 
       (.I0(\data_out[20]_i_6__0_n_0 ),
        .I1(\data_out[20]_i_7__0_n_0 ),
        .O(\data_out_reg[20]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[21]_i_2 
       (.I0(\data_out[21]_i_4_n_0 ),
        .I1(\data_out[21]_i_5_n_0 ),
        .O(\data_out_reg[21]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[21]_i_2__0 
       (.I0(\data_out[21]_i_4__0_n_0 ),
        .I1(\data_out[21]_i_5__0_n_0 ),
        .O(\data_out_reg[21]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[21]_i_3 
       (.I0(\data_out[21]_i_6_n_0 ),
        .I1(\data_out[21]_i_7_n_0 ),
        .O(\data_out_reg[21]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[21]_i_3__0 
       (.I0(\data_out[21]_i_6__0_n_0 ),
        .I1(\data_out[21]_i_7__0_n_0 ),
        .O(\data_out_reg[21]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[22]_i_2 
       (.I0(\data_out[22]_i_4_n_0 ),
        .I1(\data_out[22]_i_5_n_0 ),
        .O(\data_out_reg[22]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[22]_i_2__0 
       (.I0(\data_out[22]_i_4__0_n_0 ),
        .I1(\data_out[22]_i_5__0_n_0 ),
        .O(\data_out_reg[22]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[22]_i_3 
       (.I0(\data_out[22]_i_6_n_0 ),
        .I1(\data_out[22]_i_7_n_0 ),
        .O(\data_out_reg[22]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[22]_i_3__0 
       (.I0(\data_out[22]_i_6__0_n_0 ),
        .I1(\data_out[22]_i_7__0_n_0 ),
        .O(\data_out_reg[22]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[23]_i_2 
       (.I0(\data_out[23]_i_4_n_0 ),
        .I1(\data_out[23]_i_5_n_0 ),
        .O(\data_out_reg[23]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[23]_i_2__0 
       (.I0(\data_out[23]_i_4__0_n_0 ),
        .I1(\data_out[23]_i_5__0_n_0 ),
        .O(\data_out_reg[23]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[23]_i_3 
       (.I0(\data_out[23]_i_6_n_0 ),
        .I1(\data_out[23]_i_7_n_0 ),
        .O(\data_out_reg[23]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[23]_i_3__0 
       (.I0(\data_out[23]_i_6__0_n_0 ),
        .I1(\data_out[23]_i_7__0_n_0 ),
        .O(\data_out_reg[23]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[24]_i_2 
       (.I0(\data_out[24]_i_4_n_0 ),
        .I1(\data_out[24]_i_5_n_0 ),
        .O(\data_out_reg[24]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[24]_i_2__0 
       (.I0(\data_out[24]_i_4__0_n_0 ),
        .I1(\data_out[24]_i_5__0_n_0 ),
        .O(\data_out_reg[24]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[24]_i_3 
       (.I0(\data_out[24]_i_6_n_0 ),
        .I1(\data_out[24]_i_7_n_0 ),
        .O(\data_out_reg[24]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[24]_i_3__0 
       (.I0(\data_out[24]_i_6__0_n_0 ),
        .I1(\data_out[24]_i_7__0_n_0 ),
        .O(\data_out_reg[24]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[25]_i_2 
       (.I0(\data_out[25]_i_4_n_0 ),
        .I1(\data_out[25]_i_5_n_0 ),
        .O(\data_out_reg[25]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[25]_i_2__0 
       (.I0(\data_out[25]_i_4__0_n_0 ),
        .I1(\data_out[25]_i_5__0_n_0 ),
        .O(\data_out_reg[25]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[25]_i_3 
       (.I0(\data_out[25]_i_6_n_0 ),
        .I1(\data_out[25]_i_7_n_0 ),
        .O(\data_out_reg[25]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[25]_i_3__0 
       (.I0(\data_out[25]_i_6__0_n_0 ),
        .I1(\data_out[25]_i_7__0_n_0 ),
        .O(\data_out_reg[25]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[26]_i_2 
       (.I0(\data_out[26]_i_4_n_0 ),
        .I1(\data_out[26]_i_5_n_0 ),
        .O(\data_out_reg[26]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[26]_i_2__0 
       (.I0(\data_out[26]_i_4__0_n_0 ),
        .I1(\data_out[26]_i_5__0_n_0 ),
        .O(\data_out_reg[26]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[26]_i_3 
       (.I0(\data_out[26]_i_6_n_0 ),
        .I1(\data_out[26]_i_7_n_0 ),
        .O(\data_out_reg[26]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[26]_i_3__0 
       (.I0(\data_out[26]_i_6__0_n_0 ),
        .I1(\data_out[26]_i_7__0_n_0 ),
        .O(\data_out_reg[26]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[27]_i_2 
       (.I0(\data_out[27]_i_4_n_0 ),
        .I1(\data_out[27]_i_5_n_0 ),
        .O(\data_out_reg[27]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[27]_i_2__0 
       (.I0(\data_out[27]_i_4__0_n_0 ),
        .I1(\data_out[27]_i_5__0_n_0 ),
        .O(\data_out_reg[27]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[27]_i_3 
       (.I0(\data_out[27]_i_6_n_0 ),
        .I1(\data_out[27]_i_7_n_0 ),
        .O(\data_out_reg[27]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[27]_i_3__0 
       (.I0(\data_out[27]_i_6__0_n_0 ),
        .I1(\data_out[27]_i_7__0_n_0 ),
        .O(\data_out_reg[27]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[28]_i_2 
       (.I0(\data_out[28]_i_4_n_0 ),
        .I1(\data_out[28]_i_5_n_0 ),
        .O(\data_out_reg[28]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[28]_i_2__0 
       (.I0(\data_out[28]_i_4__0_n_0 ),
        .I1(\data_out[28]_i_5__0_n_0 ),
        .O(\data_out_reg[28]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[28]_i_3 
       (.I0(\data_out[28]_i_6_n_0 ),
        .I1(\data_out[28]_i_7_n_0 ),
        .O(\data_out_reg[28]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[28]_i_3__0 
       (.I0(\data_out[28]_i_6__0_n_0 ),
        .I1(\data_out[28]_i_7__0_n_0 ),
        .O(\data_out_reg[28]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[29]_i_2 
       (.I0(\data_out[29]_i_4_n_0 ),
        .I1(\data_out[29]_i_5_n_0 ),
        .O(\data_out_reg[29]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[29]_i_2__0 
       (.I0(\data_out[29]_i_4__0_n_0 ),
        .I1(\data_out[29]_i_5__0_n_0 ),
        .O(\data_out_reg[29]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[29]_i_3 
       (.I0(\data_out[29]_i_6_n_0 ),
        .I1(\data_out[29]_i_7_n_0 ),
        .O(\data_out_reg[29]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[29]_i_3__0 
       (.I0(\data_out[29]_i_6__0_n_0 ),
        .I1(\data_out[29]_i_7__0_n_0 ),
        .O(\data_out_reg[29]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[2]_i_2 
       (.I0(\data_out[2]_i_4_n_0 ),
        .I1(\data_out[2]_i_5_n_0 ),
        .O(\data_out_reg[2]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[2]_i_2__0 
       (.I0(\data_out[2]_i_4__0_n_0 ),
        .I1(\data_out[2]_i_5__0_n_0 ),
        .O(\data_out_reg[2]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[2]_i_3 
       (.I0(\data_out[2]_i_6_n_0 ),
        .I1(\data_out[2]_i_7_n_0 ),
        .O(\data_out_reg[2]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[2]_i_3__0 
       (.I0(\data_out[2]_i_6__0_n_0 ),
        .I1(\data_out[2]_i_7__0_n_0 ),
        .O(\data_out_reg[2]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[30]_i_2 
       (.I0(\data_out[30]_i_4_n_0 ),
        .I1(\data_out[30]_i_5_n_0 ),
        .O(\data_out_reg[30]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[30]_i_2__0 
       (.I0(\data_out[30]_i_4__0_n_0 ),
        .I1(\data_out[30]_i_5__0_n_0 ),
        .O(\data_out_reg[30]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[30]_i_3 
       (.I0(\data_out[30]_i_6_n_0 ),
        .I1(\data_out[30]_i_7_n_0 ),
        .O(\data_out_reg[30]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[30]_i_3__0 
       (.I0(\data_out[30]_i_6__0_n_0 ),
        .I1(\data_out[30]_i_7__0_n_0 ),
        .O(\data_out_reg[30]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[31]_i_2 
       (.I0(\data_out[31]_i_4_n_0 ),
        .I1(\data_out[31]_i_5_n_0 ),
        .O(\data_out_reg[31]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[31]_i_2__0 
       (.I0(\data_out[31]_i_4__0_n_0 ),
        .I1(\data_out[31]_i_5__0_n_0 ),
        .O(\data_out_reg[31]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[31]_i_3 
       (.I0(\data_out[31]_i_6_n_0 ),
        .I1(\data_out[31]_i_7_n_0 ),
        .O(\data_out_reg[31]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[31]_i_3__0 
       (.I0(\data_out[31]_i_6__0_n_0 ),
        .I1(\data_out[31]_i_7__0_n_0 ),
        .O(\data_out_reg[31]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[3]_i_2 
       (.I0(\data_out[3]_i_4_n_0 ),
        .I1(\data_out[3]_i_5_n_0 ),
        .O(\data_out_reg[3]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[3]_i_2__0 
       (.I0(\data_out[3]_i_4__0_n_0 ),
        .I1(\data_out[3]_i_5__0_n_0 ),
        .O(\data_out_reg[3]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[3]_i_3 
       (.I0(\data_out[3]_i_6_n_0 ),
        .I1(\data_out[3]_i_7_n_0 ),
        .O(\data_out_reg[3]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[3]_i_3__0 
       (.I0(\data_out[3]_i_6__0_n_0 ),
        .I1(\data_out[3]_i_7__0_n_0 ),
        .O(\data_out_reg[3]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[4]_i_2 
       (.I0(\data_out[4]_i_4_n_0 ),
        .I1(\data_out[4]_i_5_n_0 ),
        .O(\data_out_reg[4]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[4]_i_2__0 
       (.I0(\data_out[4]_i_4__0_n_0 ),
        .I1(\data_out[4]_i_5__0_n_0 ),
        .O(\data_out_reg[4]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[4]_i_3 
       (.I0(\data_out[4]_i_6_n_0 ),
        .I1(\data_out[4]_i_7_n_0 ),
        .O(\data_out_reg[4]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[4]_i_3__0 
       (.I0(\data_out[4]_i_6__0_n_0 ),
        .I1(\data_out[4]_i_7__0_n_0 ),
        .O(\data_out_reg[4]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[5]_i_2 
       (.I0(\data_out[5]_i_4_n_0 ),
        .I1(\data_out[5]_i_5_n_0 ),
        .O(\data_out_reg[5]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[5]_i_2__0 
       (.I0(\data_out[5]_i_4__0_n_0 ),
        .I1(\data_out[5]_i_5__0_n_0 ),
        .O(\data_out_reg[5]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[5]_i_3 
       (.I0(\data_out[5]_i_6_n_0 ),
        .I1(\data_out[5]_i_7_n_0 ),
        .O(\data_out_reg[5]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[5]_i_3__0 
       (.I0(\data_out[5]_i_6__0_n_0 ),
        .I1(\data_out[5]_i_7__0_n_0 ),
        .O(\data_out_reg[5]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[6]_i_2 
       (.I0(\data_out[6]_i_4_n_0 ),
        .I1(\data_out[6]_i_5_n_0 ),
        .O(\data_out_reg[6]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[6]_i_2__0 
       (.I0(\data_out[6]_i_4__0_n_0 ),
        .I1(\data_out[6]_i_5__0_n_0 ),
        .O(\data_out_reg[6]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[6]_i_3 
       (.I0(\data_out[6]_i_6_n_0 ),
        .I1(\data_out[6]_i_7_n_0 ),
        .O(\data_out_reg[6]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[6]_i_3__0 
       (.I0(\data_out[6]_i_6__0_n_0 ),
        .I1(\data_out[6]_i_7__0_n_0 ),
        .O(\data_out_reg[6]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[7]_i_2 
       (.I0(\data_out[7]_i_4_n_0 ),
        .I1(\data_out[7]_i_5_n_0 ),
        .O(\data_out_reg[7]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[7]_i_2__0 
       (.I0(\data_out[7]_i_4__0_n_0 ),
        .I1(\data_out[7]_i_5__0_n_0 ),
        .O(\data_out_reg[7]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[7]_i_3 
       (.I0(\data_out[7]_i_6_n_0 ),
        .I1(\data_out[7]_i_7_n_0 ),
        .O(\data_out_reg[7]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[7]_i_3__0 
       (.I0(\data_out[7]_i_6__0_n_0 ),
        .I1(\data_out[7]_i_7__0_n_0 ),
        .O(\data_out_reg[7]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[8]_i_2 
       (.I0(\data_out[8]_i_4_n_0 ),
        .I1(\data_out[8]_i_5_n_0 ),
        .O(\data_out_reg[8]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[8]_i_2__0 
       (.I0(\data_out[8]_i_4__0_n_0 ),
        .I1(\data_out[8]_i_5__0_n_0 ),
        .O(\data_out_reg[8]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[8]_i_3 
       (.I0(\data_out[8]_i_6_n_0 ),
        .I1(\data_out[8]_i_7_n_0 ),
        .O(\data_out_reg[8]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[8]_i_3__0 
       (.I0(\data_out[8]_i_6__0_n_0 ),
        .I1(\data_out[8]_i_7__0_n_0 ),
        .O(\data_out_reg[8]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[9]_i_2 
       (.I0(\data_out[9]_i_4_n_0 ),
        .I1(\data_out[9]_i_5_n_0 ),
        .O(\data_out_reg[9]_i_2_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[9]_i_2__0 
       (.I0(\data_out[9]_i_4__0_n_0 ),
        .I1(\data_out[9]_i_5__0_n_0 ),
        .O(\data_out_reg[9]_i_2__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[9]_i_3 
       (.I0(\data_out[9]_i_6_n_0 ),
        .I1(\data_out[9]_i_7_n_0 ),
        .O(\data_out_reg[9]_i_3_n_0 ),
        .S(\wishbone/tx_fifo/read_pointer_reg [2]));
  MUXF7 \data_out_reg[9]_i_3__0 
       (.I0(\data_out[9]_i_6__0_n_0 ),
        .I1(\data_out[9]_i_7__0_n_0 ),
        .O(\data_out_reg[9]_i_3__0_n_0 ),
        .S(\wishbone/rx_fifo/read_pointer_reg [2]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_0 ),
        .D(wb_dat_i_IBUF[0]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_CollValid[0]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_0 ),
        .D(wb_dat_i_IBUF[1]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_CollValid[1]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_0 ),
        .D(wb_dat_i_IBUF[2]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_CollValid[2]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_0 ),
        .D(wb_dat_i_IBUF[3]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_CollValid[3]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_0 ),
        .D(wb_dat_i_IBUF[4]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_CollValid[4]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_0 ),
        .D(wb_dat_i_IBUF[5]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_CollValid[5]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_2/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_2 ),
        .D(wb_dat_i_IBUF[16]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_MaxRet[0]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_2/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_2 ),
        .D(wb_dat_i_IBUF[17]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_MaxRet[1]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_2/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_2 ),
        .D(wb_dat_i_IBUF[18]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_MaxRet[2]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/COLLCONF_2/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/COLLCONF_Wr_2 ),
        .D(wb_dat_i_IBUF[19]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_MaxRet[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/CTRLMODER_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/CTRLMODER_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_PassAll));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/CTRLMODER_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/CTRLMODER_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_RxFlow));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/CTRLMODER_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/CTRLMODER_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_TxFlow));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/INT_MASK_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/INT_MASK_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(\ethreg1/INT_MASKOut [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/INT_MASK_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/INT_MASK_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(\ethreg1/INT_MASKOut [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/INT_MASK_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/INT_MASK_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(\ethreg1/INT_MASKOut [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/INT_MASK_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/INT_MASK_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(\ethreg1/INT_MASKOut [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/INT_MASK_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/INT_MASK_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(\ethreg1/INT_MASKOut [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/INT_MASK_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/INT_MASK_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(\ethreg1/INT_MASKOut [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/INT_MASK_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/INT_MASK_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(\ethreg1/INT_MASKOut [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR1_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR1_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_IPGR1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR1_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR1_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_IPGR1[1]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/IPGR1_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR1_Wr ),
        .D(wb_dat_i_IBUF[2]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_IPGR1[2]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/IPGR1_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR1_Wr ),
        .D(wb_dat_i_IBUF[3]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_IPGR1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR1_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR1_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_IPGR1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR1_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR1_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_IPGR1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR1_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR1_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_IPGR1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR2_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR2_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_IPGR2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/IPGR2_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR2_Wr ),
        .D(wb_dat_i_IBUF[1]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_IPGR2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR2_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR2_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_IPGR2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR2_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR2_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_IPGR2[3]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/IPGR2_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR2_Wr ),
        .D(wb_dat_i_IBUF[4]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_IPGR2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR2_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR2_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_IPGR2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGR2_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGR2_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_IPGR2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGT_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGT_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_IPGT[0]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/IPGT_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGT_Wr ),
        .D(wb_dat_i_IBUF[1]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_IPGT[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGT_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGT_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_IPGT[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGT_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGT_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_IPGT[3]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/IPGT_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGT_Wr ),
        .D(wb_dat_i_IBUF[4]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_IPGT[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGT_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGT_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_IPGT[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/IPGT_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/IPGT_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_IPGT[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_MAC[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_MAC[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_MAC[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_MAC[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_MAC[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_MAC[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_MAC[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(r_MAC[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_MAC[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_1/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[9]),
        .Q(r_MAC[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_1/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[10]),
        .Q(r_MAC[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_1/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[11]),
        .Q(r_MAC[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_1/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[12]),
        .Q(r_MAC[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_1/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[13]),
        .Q(r_MAC[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_1/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[14]),
        .Q(r_MAC[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_1/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[15]),
        .Q(r_MAC[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_2/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[16]),
        .Q(r_MAC[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_2/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[17]),
        .Q(r_MAC[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_2/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[18]),
        .Q(r_MAC[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_2/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[19]),
        .Q(r_MAC[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_2/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[20]),
        .Q(r_MAC[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_2/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[21]),
        .Q(r_MAC[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_2/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[22]),
        .Q(r_MAC[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_2/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[23]),
        .Q(r_MAC[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_3/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[24]),
        .Q(r_MAC[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_3/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[25]),
        .Q(r_MAC[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_3/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[26]),
        .Q(r_MAC[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_3/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[27]),
        .Q(r_MAC[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_3/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[28]),
        .Q(r_MAC[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_3/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[29]),
        .Q(r_MAC[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_3/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[30]),
        .Q(r_MAC[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR0_3/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[31]),
        .Q(r_MAC[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_MAC[32]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_MAC[33]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_MAC[34]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_MAC[35]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_MAC[36]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_MAC[37]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_MAC[38]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(r_MAC[39]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_MAC[40]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_1/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[9]),
        .Q(r_MAC[41]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_1/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[10]),
        .Q(r_MAC[42]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_1/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[11]),
        .Q(r_MAC[43]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_1/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[12]),
        .Q(r_MAC[44]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_1/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[13]),
        .Q(r_MAC[45]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_1/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[14]),
        .Q(r_MAC[46]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MAC_ADDR1_1/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MAC_ADDR1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[15]),
        .Q(r_MAC[47]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_FIAD[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_FIAD[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_FIAD[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_FIAD[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_FIAD[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_RGAD[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_1/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[9]),
        .Q(r_RGAD[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_1/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[10]),
        .Q(r_RGAD[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_1/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[11]),
        .Q(r_RGAD[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIADDRESS_1/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIADDRESS_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[12]),
        .Q(r_RGAD[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIICOMMAND0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIICOMMAND_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_ScanStat));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIICOMMAND1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\DataOut[0]_i_1__2_n_0 ),
        .Q(r_RStat));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIICOMMAND2/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\DataOut[0]_i_1__3_n_0 ),
        .Q(r_WCtrlData));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIMODER_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIMODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(\ethreg1/MIIMODER_0/DataOut_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIMODER_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIMODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_ClkDiv[1]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/MIIMODER_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIMODER_Wr_0 ),
        .D(wb_dat_i_IBUF[2]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_ClkDiv[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIMODER_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIMODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_ClkDiv[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIMODER_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIMODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_ClkDiv[4]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/MIIMODER_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIMODER_Wr_0 ),
        .D(wb_dat_i_IBUF[5]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_ClkDiv[5]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/MIIMODER_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIMODER_Wr_0 ),
        .D(wb_dat_i_IBUF[6]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_ClkDiv[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIMODER_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIMODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(r_ClkDiv[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIMODER_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIIMODER_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_MiiNoPre));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[0]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[10]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[11]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[12]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[13]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[14]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[15]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[1]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[2]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[3]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[4]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[5]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[6]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[7]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[8]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIIRX_DATA/DataOut_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(UpdateMIIRX_DATAReg),
        .CLR(wb_rst_i_IBUF),
        .D(Prsd[9]),
        .Q(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_CtrlData[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_CtrlData[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_CtrlData[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_CtrlData[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_CtrlData[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_CtrlData[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_CtrlData[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(r_CtrlData[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_CtrlData[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_1/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[9]),
        .Q(r_CtrlData[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_1/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[10]),
        .Q(r_CtrlData[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_1/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[11]),
        .Q(r_CtrlData[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_1/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[12]),
        .Q(r_CtrlData[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_1/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[13]),
        .Q(r_CtrlData[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_1/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[14]),
        .Q(r_CtrlData[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MIITX_DATA_1/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MIITX_DATA_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[15]),
        .Q(r_CtrlData[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(\ethreg1/MODER_0/DataOut_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(\ethreg1/p_0_in19_in ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(\ethreg1/MODER_0/DataOut_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_Bro));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(\ethreg1/MODER_0/DataOut_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_Pro));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_IFG));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(r_LoopBck));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_NoBckof));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_1/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[9]),
        .Q(r_ExDfrEn));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_1/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[10]),
        .Q(r_FullD));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_1/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[11]),
        .Q(\ethreg1/MODER_1/DataOut_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_1/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[12]),
        .Q(r_DlyCrcEn));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/MODER_1/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_1 ),
        .D(wb_dat_i_IBUF[13]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_CrcEn));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_1/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[14]),
        .Q(r_HugEn));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/MODER_1/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_1 ),
        .D(wb_dat_i_IBUF[15]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_Pad));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/MODER_2/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/MODER_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[16]),
        .Q(r_RecSmall));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_MaxFL[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_MaxFL[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_MaxFL[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_MaxFL[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_MaxFL[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_MaxFL[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_MaxFL[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(r_MaxFL[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_MaxFL[8]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/PACKETLEN_1/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_1 ),
        .D(wb_dat_i_IBUF[9]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_MaxFL[9]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/PACKETLEN_1/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_1 ),
        .D(wb_dat_i_IBUF[10]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_MaxFL[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_1/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[11]),
        .Q(r_MaxFL[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_1/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[12]),
        .Q(r_MaxFL[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_1/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[13]),
        .Q(r_MaxFL[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_1/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[14]),
        .Q(r_MaxFL[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_1/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[15]),
        .Q(r_MaxFL[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_2/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[16]),
        .Q(r_MinFL[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_2/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[17]),
        .Q(r_MinFL[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_2/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[18]),
        .Q(r_MinFL[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_2/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[19]),
        .Q(r_MinFL[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_2/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[20]),
        .Q(r_MinFL[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_2/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[21]),
        .Q(r_MinFL[5]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/PACKETLEN_2/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_2 ),
        .D(wb_dat_i_IBUF[22]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_MinFL[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_2/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[23]),
        .Q(r_MinFL[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_3/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[24]),
        .Q(r_MinFL[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_3/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[25]),
        .Q(r_MinFL[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_3/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[26]),
        .Q(r_MinFL[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_3/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[27]),
        .Q(r_MinFL[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_3/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[28]),
        .Q(r_MinFL[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_3/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[29]),
        .Q(r_MinFL[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_3/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[30]),
        .Q(r_MinFL[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/PACKETLEN_3/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/PACKETLEN_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[31]),
        .Q(r_MinFL[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_HASH0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_HASH0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_HASH0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_HASH0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_HASH0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_HASH0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_HASH0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(r_HASH0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_HASH0[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_1/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[9]),
        .Q(r_HASH0[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_1/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[10]),
        .Q(r_HASH0[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_1/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[11]),
        .Q(r_HASH0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_1/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[12]),
        .Q(r_HASH0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_1/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[13]),
        .Q(r_HASH0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_1/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[14]),
        .Q(r_HASH0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_1/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[15]),
        .Q(r_HASH0[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_2/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[16]),
        .Q(r_HASH0[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_2/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[17]),
        .Q(r_HASH0[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_2/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[18]),
        .Q(r_HASH0[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_2/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[19]),
        .Q(r_HASH0[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_2/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[20]),
        .Q(r_HASH0[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_2/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[21]),
        .Q(r_HASH0[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_2/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[22]),
        .Q(r_HASH0[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_2/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[23]),
        .Q(r_HASH0[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_3/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[24]),
        .Q(r_HASH0[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_3/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[25]),
        .Q(r_HASH0[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_3/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[26]),
        .Q(r_HASH0[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_3/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[27]),
        .Q(r_HASH0[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_3/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[28]),
        .Q(r_HASH0[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_3/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[29]),
        .Q(r_HASH0[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_3/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[30]),
        .Q(r_HASH0[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH0_3/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH0_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[31]),
        .Q(r_HASH0[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_HASH1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_HASH1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_HASH1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_HASH1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_HASH1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_HASH1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_HASH1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(r_HASH1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_HASH1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_1/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[9]),
        .Q(r_HASH1[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_1/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[10]),
        .Q(r_HASH1[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_1/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[11]),
        .Q(r_HASH1[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_1/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[12]),
        .Q(r_HASH1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_1/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[13]),
        .Q(r_HASH1[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_1/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[14]),
        .Q(r_HASH1[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_1/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[15]),
        .Q(r_HASH1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_2/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[16]),
        .Q(r_HASH1[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_2/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[17]),
        .Q(r_HASH1[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_2/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[18]),
        .Q(r_HASH1[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_2/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[19]),
        .Q(r_HASH1[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_2/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[20]),
        .Q(r_HASH1[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_2/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[21]),
        .Q(r_HASH1[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_2/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[22]),
        .Q(r_HASH1[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_2/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_2 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[23]),
        .Q(r_HASH1[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_3/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[24]),
        .Q(r_HASH1[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_3/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[25]),
        .Q(r_HASH1[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_3/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[26]),
        .Q(r_HASH1[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_3/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[27]),
        .Q(r_HASH1[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_3/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[28]),
        .Q(r_HASH1[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_3/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[29]),
        .Q(r_HASH1[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_3/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[30]),
        .Q(r_HASH1[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/RXHASH1_3/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/HASH1_Wr_3 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[31]),
        .Q(r_HASH1[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/ResetRxCIrq_sync1_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetRxCIrq_sync2 ),
        .Q(\ethreg1/ResetRxCIrq_sync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/ResetRxCIrq_sync2_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/ResetRxCIrq_sync1 ),
        .Q(\ethreg1/ResetRxCIrq_sync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/ResetRxCIrq_sync3_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/ResetRxCIrq_sync2 ),
        .Q(\ethreg1/ResetRxCIrq_sync3 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/ResetTxCIrq_sync2_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetTxCIrq_sync1 ),
        .Q(\ethreg1/ResetTxCIrq_sync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetRxCIrq_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetRxCIrq0 ),
        .Q(\ethreg1/SetRxCIrq ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetRxCIrq_rxclk_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(SetRxCIrq_rxclk_i_1_n_0),
        .Q(\ethreg1/SetRxCIrq_rxclk ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetRxCIrq_sync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetRxCIrq_rxclk ),
        .Q(\ethreg1/SetRxCIrq_sync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetRxCIrq_sync2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetRxCIrq_sync1 ),
        .Q(\ethreg1/SetRxCIrq_sync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetRxCIrq_sync3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetRxCIrq_sync2 ),
        .Q(\ethreg1/SetRxCIrq_sync3 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetTxCIrq_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetTxCIrq0 ),
        .Q(\ethreg1/SetTxCIrq ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetTxCIrq_sync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetTxCIrq_txclk ),
        .Q(\ethreg1/SetTxCIrq_sync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetTxCIrq_sync2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetTxCIrq_sync1 ),
        .Q(\ethreg1/SetTxCIrq_sync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetTxCIrq_sync3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\ethreg1/SetTxCIrq_sync2 ),
        .Q(\ethreg1/SetTxCIrq_sync3 ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/SetTxCIrq_txclk_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(SetTxCIrq_txclk_i_1_n_0),
        .Q(\ethreg1/SetTxCIrq_txclk ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_TxPauseTV[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_TxPauseTV[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_TxPauseTV[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_TxPauseTV[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_TxPauseTV[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_TxPauseTV[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[6]),
        .Q(r_TxPauseTV[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(r_TxPauseTV[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_1/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[8]),
        .Q(r_TxPauseTV[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_1/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[9]),
        .Q(r_TxPauseTV[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_1/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[10]),
        .Q(r_TxPauseTV[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_1/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[11]),
        .Q(r_TxPauseTV[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_1/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[12]),
        .Q(r_TxPauseTV[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_1/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[13]),
        .Q(r_TxPauseTV[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_1/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[14]),
        .Q(r_TxPauseTV[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_1/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TXCTRL_Wr_1 ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[15]),
        .Q(r_TxPauseTV[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TXCTRL_2/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\DataOut[0]_i_1__4_n_0 ),
        .Q(r_TxPauseRq));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TX_BD_NUM_0/DataOut_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TX_BD_NUM_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[0]),
        .Q(r_TxBDNum[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TX_BD_NUM_0/DataOut_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TX_BD_NUM_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[1]),
        .Q(r_TxBDNum[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TX_BD_NUM_0/DataOut_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TX_BD_NUM_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[2]),
        .Q(r_TxBDNum[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TX_BD_NUM_0/DataOut_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TX_BD_NUM_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[3]),
        .Q(r_TxBDNum[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TX_BD_NUM_0/DataOut_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TX_BD_NUM_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[4]),
        .Q(r_TxBDNum[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TX_BD_NUM_0/DataOut_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TX_BD_NUM_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[5]),
        .Q(r_TxBDNum[5]));
  FDPE #(
    .INIT(1'b1)) 
    \ethreg1/TX_BD_NUM_0/DataOut_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TX_BD_NUM_Wr ),
        .D(wb_dat_i_IBUF[6]),
        .PRE(wb_rst_i_IBUF),
        .Q(r_TxBDNum[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/TX_BD_NUM_0/DataOut_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\ethreg1/TX_BD_NUM_Wr ),
        .CLR(wb_rst_i_IBUF),
        .D(wb_dat_i_IBUF[7]),
        .Q(\ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/irq_busy_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(irq_busy_i_1_n_0),
        .Q(\ethreg1/data1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/irq_rxb_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(irq_rxb_i_1_n_0),
        .Q(\ethreg1/data1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/irq_rxc_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(irq_rxc_i_1_n_0),
        .Q(\ethreg1/data1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/irq_rxe_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(irq_rxe_i_1_n_0),
        .Q(\ethreg1/data1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/irq_txb_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(irq_txb_i_1_n_0),
        .Q(\ethreg1/data1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/irq_txc_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(irq_txc_i_1_n_0),
        .Q(\ethreg1/data1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ethreg1/irq_txe_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(irq_txe_i_1_n_0),
        .Q(\ethreg1/data1 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \fifo[0][31]_i_1 
       (.I0(\fifo[0][31]_i_2_n_0 ),
        .I1(\fifo[0][31]_i_3_n_0 ),
        .I2(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I4(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [3]),
        .O(\fifo[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000002)) 
    \fifo[0][31]_i_1__0 
       (.I0(\fifo[0][31]_i_2__0_n_0 ),
        .I1(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I2(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I4(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I5(\fifo[0][31]_i_3__0_n_0 ),
        .O(\fifo[0][31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \fifo[0][31]_i_2 
       (.I0(m_wb_ack_i_IBUF),
        .I1(\wishbone/MasterWbTX_reg_n_0 ),
        .I2(\wishbone/TxRetryPacket ),
        .I3(\wishbone/TxAbortPacket ),
        .O(\fifo[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEF0000)) 
    \fifo[0][31]_i_2__0 
       (.I0(\wishbone/rxfifo_cnt [3]),
        .I1(\wishbone/rxfifo_cnt [2]),
        .I2(\wishbone/rxfifo_cnt [4]),
        .I3(\fifo[0][31]_i_4__0_n_0 ),
        .I4(\wishbone/WriteRxDataToFifoSync2 ),
        .I5(\wishbone/WriteRxDataToFifoSync3 ),
        .O(\fifo[0][31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \fifo[0][31]_i_3 
       (.I0(\fifo[0][31]_i_4_n_0 ),
        .I1(\wishbone/txfifo_cnt [1]),
        .I2(\wishbone/txfifo_cnt [2]),
        .I3(\wishbone/txfifo_cnt [4]),
        .I4(\wishbone/txfifo_cnt [0]),
        .I5(\wishbone/txfifo_cnt [3]),
        .O(\fifo[0][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo[0][31]_i_3__0 
       (.I0(\wishbone/SyncRxStartFrm_q ),
        .I1(\wishbone/SyncRxStartFrm_q2 ),
        .O(\fifo[0][31]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo[0][31]_i_4 
       (.I0(\wishbone/MasterWbTX_reg_n_0 ),
        .I1(m_wb_ack_i_IBUF),
        .O(\fifo[0][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo[0][31]_i_4__0 
       (.I0(\wishbone/rxfifo_cnt [1]),
        .I1(\wishbone/rxfifo_cnt [0]),
        .O(\fifo[0][31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \fifo[10][31]_i_1 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I2(\fifo[1][31]_i_2_n_0 ),
        .I3(\fifo[0][31]_i_3_n_0 ),
        .I4(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [2]),
        .O(\fifo[10][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \fifo[10][31]_i_1__0 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I2(\fifo[0][31]_i_2__0_n_0 ),
        .I3(\fifo[0][31]_i_3__0_n_0 ),
        .I4(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [0]),
        .O(\fifo[10][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \fifo[11][31]_i_1 
       (.I0(\fifo[1][31]_i_2_n_0 ),
        .I1(\fifo[0][31]_i_3_n_0 ),
        .I2(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I4(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [2]),
        .O(\fifo[11][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \fifo[11][31]_i_1__0 
       (.I0(\fifo[0][31]_i_3__0_n_0 ),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\fifo[0][31]_i_2__0_n_0 ),
        .O(\fifo[11][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \fifo[12][31]_i_1 
       (.I0(\fifo[0][31]_i_3_n_0 ),
        .I1(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I2(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I3(\fifo[0][31]_i_2_n_0 ),
        .I4(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [1]),
        .O(\fifo[12][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \fifo[12][31]_i_1__0 
       (.I0(\fifo[0][31]_i_3__0_n_0 ),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\fifo[0][31]_i_2__0_n_0 ),
        .O(\fifo[12][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \fifo[13][31]_i_1 
       (.I0(\fifo[0][31]_i_3__0_n_0 ),
        .I1(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I2(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\fifo[0][31]_i_2__0_n_0 ),
        .O(\fifo[13][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \fifo[13][31]_i_1__0 
       (.I0(\fifo[1][31]_i_2_n_0 ),
        .I1(\fifo[0][31]_i_3_n_0 ),
        .I2(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I4(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [2]),
        .O(\fifo[13][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \fifo[14][31]_i_1 
       (.I0(\fifo[0][31]_i_3__0_n_0 ),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\fifo[0][31]_i_2__0_n_0 ),
        .O(\fifo[14][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \fifo[14][31]_i_1__0 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I2(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I4(\fifo[1][31]_i_2_n_0 ),
        .I5(\fifo[0][31]_i_3_n_0 ),
        .O(\fifo[14][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fifo[15][31]_i_1 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I2(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I4(\fifo[0][31]_i_3_n_0 ),
        .I5(\fifo[1][31]_i_2_n_0 ),
        .O(\fifo[15][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \fifo[15][31]_i_1__0 
       (.I0(\fifo[0][31]_i_3__0_n_0 ),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\fifo[0][31]_i_2__0_n_0 ),
        .O(\fifo[15][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \fifo[1][31]_i_1 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I2(\fifo[1][31]_i_2_n_0 ),
        .I3(\fifo[0][31]_i_3_n_0 ),
        .I4(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [1]),
        .O(\fifo[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \fifo[1][31]_i_1__0 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I2(\fifo[0][31]_i_3__0_n_0 ),
        .I3(\fifo[0][31]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [3]),
        .O(\fifo[1][31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo[1][31]_i_2 
       (.I0(\wishbone/TxAbortPacket ),
        .I1(\wishbone/TxRetryPacket ),
        .O(\fifo[1][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \fifo[2][31]_i_1 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I2(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I4(\fifo[1][31]_i_2_n_0 ),
        .I5(\fifo[0][31]_i_3_n_0 ),
        .O(\fifo[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \fifo[2][31]_i_1__0 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\fifo[0][31]_i_3__0_n_0 ),
        .I3(\fifo[0][31]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [3]),
        .O(\fifo[2][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \fifo[3][31]_i_1 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I2(\fifo[1][31]_i_2_n_0 ),
        .I3(\fifo[0][31]_i_3_n_0 ),
        .I4(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [0]),
        .O(\fifo[3][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \fifo[3][31]_i_1__0 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\fifo[0][31]_i_3__0_n_0 ),
        .I3(\fifo[0][31]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [3]),
        .O(\fifo[3][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \fifo[4][31]_i_1 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I2(\fifo[0][31]_i_3_n_0 ),
        .I3(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I4(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I5(\fifo[0][31]_i_2_n_0 ),
        .O(\fifo[4][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \fifo[4][31]_i_1__0 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\fifo[0][31]_i_3__0_n_0 ),
        .I3(\fifo[0][31]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [2]),
        .O(\fifo[4][31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo[5][31]_i_1 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I2(\fifo[5][31]_i_2_n_0 ),
        .O(\fifo[5][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \fifo[5][31]_i_1__0 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I2(\fifo[0][31]_i_3__0_n_0 ),
        .I3(\fifo[0][31]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [2]),
        .O(\fifo[5][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFBBBFFFFFFFF)) 
    \fifo[5][31]_i_2 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I2(m_wb_ack_i_IBUF),
        .I3(\wishbone/MasterWbTX_reg_n_0 ),
        .I4(\fifo[1][31]_i_2_n_0 ),
        .I5(\fifo[0][31]_i_3_n_0 ),
        .O(\fifo[5][31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo[6][31]_i_1 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I2(\fifo[5][31]_i_2_n_0 ),
        .O(\fifo[6][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \fifo[6][31]_i_1__0 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\fifo[0][31]_i_3__0_n_0 ),
        .I3(\fifo[0][31]_i_2__0_n_0 ),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [2]),
        .O(\fifo[6][31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \fifo[7][31]_i_1 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I2(\fifo[5][31]_i_2_n_0 ),
        .O(\fifo[7][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \fifo[7][31]_i_1__0 
       (.I0(\fifo[0][31]_i_2__0_n_0 ),
        .I1(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I2(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I3(\fifo[0][31]_i_3__0_n_0 ),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [2]),
        .O(\fifo[7][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \fifo[8][31]_i_1 
       (.I0(\fifo[0][31]_i_3_n_0 ),
        .I1(\fifo[0][31]_i_2_n_0 ),
        .I2(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I4(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [3]),
        .O(\fifo[8][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \fifo[8][31]_i_1__0 
       (.I0(\fifo[0][31]_i_3__0_n_0 ),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I4(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I5(\fifo[0][31]_i_2__0_n_0 ),
        .O(\fifo[8][31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \fifo[9][31]_i_1 
       (.I0(\fifo[1][31]_i_2_n_0 ),
        .I1(\fifo[0][31]_i_3_n_0 ),
        .I2(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I4(\wishbone/tx_fifo/write_pointer_reg [3]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [2]),
        .O(\fifo[9][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \fifo[9][31]_i_1__0 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [3]),
        .I2(\fifo[0][31]_i_2__0_n_0 ),
        .I3(\fifo[0][31]_i_3__0_n_0 ),
        .I4(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [1]),
        .O(\fifo[9][31]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1
       (.I0(\txethmac1/NibCnt [6]),
        .I1(r_IPGT[6]),
        .O(i__carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2
       (.I0(\txethmac1/NibCnt [5]),
        .I1(r_IPGT[5]),
        .I2(\txethmac1/NibCnt [4]),
        .I3(r_IPGT[4]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3
       (.I0(\txethmac1/NibCnt [3]),
        .I1(r_IPGT[3]),
        .I2(\txethmac1/NibCnt [2]),
        .I3(r_IPGT[2]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4
       (.I0(\txethmac1/NibCnt [1]),
        .I1(r_IPGT[1]),
        .I2(\txethmac1/NibCnt [0]),
        .I3(r_IPGT[0]),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5
       (.I0(r_IPGT[6]),
        .I1(\txethmac1/NibCnt [6]),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(r_IPGT[5]),
        .I1(\txethmac1/NibCnt [5]),
        .I2(r_IPGT[4]),
        .I3(\txethmac1/NibCnt [4]),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(r_IPGT[3]),
        .I1(\txethmac1/NibCnt [3]),
        .I2(r_IPGT[2]),
        .I3(\txethmac1/NibCnt [2]),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(r_IPGT[1]),
        .I1(\txethmac1/NibCnt [1]),
        .I2(r_IPGT[0]),
        .I3(\txethmac1/NibCnt [0]),
        .O(i__carry_i_8_n_0));
  OBUF int_o_OBUF_inst
       (.I(int_o_OBUF),
        .O(int_o));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    int_o_OBUF_inst_i_1
       (.I0(int_o_OBUF_inst_i_2_n_0),
        .I1(\ethreg1/INT_MASKOut [2]),
        .I2(\ethreg1/data1 [2]),
        .I3(\ethreg1/INT_MASKOut [3]),
        .I4(\ethreg1/data1 [3]),
        .I5(int_o_OBUF_inst_i_3_n_0),
        .O(int_o_OBUF));
  LUT4 #(
    .INIT(16'hF888)) 
    int_o_OBUF_inst_i_2
       (.I0(\ethreg1/INT_MASKOut [4]),
        .I1(\ethreg1/data1 [4]),
        .I2(\ethreg1/INT_MASKOut [5]),
        .I3(\ethreg1/data1 [5]),
        .O(int_o_OBUF_inst_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    int_o_OBUF_inst_i_3
       (.I0(\ethreg1/data1 [0]),
        .I1(\ethreg1/INT_MASKOut [0]),
        .I2(\ethreg1/data1 [6]),
        .I3(\ethreg1/INT_MASKOut [6]),
        .I4(\ethreg1/INT_MASKOut [1]),
        .I5(\ethreg1/data1 [1]),
        .O(int_o_OBUF_inst_i_3_n_0));
  LUT5 #(
    .INIT(32'h7F770F00)) 
    irq_busy_i_1
       (.I0(wb_dat_i_IBUF[4]),
        .I1(\ethreg1/p_12_in ),
        .I2(\wishbone/Busy_IRQ_sync3 ),
        .I3(\wishbone/Busy_IRQ_sync2 ),
        .I4(\ethreg1/data1 [4]),
        .O(irq_busy_i_1_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    irq_rxb_i_1
       (.I0(wb_dat_i_IBUF[2]),
        .I1(\ethreg1/p_12_in ),
        .I2(RxB_IRQ),
        .I3(\ethreg1/data1 [2]),
        .O(irq_rxb_i_1_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    irq_rxc_i_1
       (.I0(wb_dat_i_IBUF[6]),
        .I1(\ethreg1/p_12_in ),
        .I2(\ethreg1/SetRxCIrq ),
        .I3(\ethreg1/data1 [6]),
        .O(irq_rxc_i_1_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    irq_rxe_i_1
       (.I0(wb_dat_i_IBUF[3]),
        .I1(\ethreg1/p_12_in ),
        .I2(RxE_IRQ),
        .I3(\ethreg1/data1 [3]),
        .O(irq_rxe_i_1_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    irq_txb_i_1
       (.I0(wb_dat_i_IBUF[0]),
        .I1(\ethreg1/p_12_in ),
        .I2(TxB_IRQ),
        .I3(\ethreg1/data1 [0]),
        .O(irq_txb_i_1_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    irq_txb_i_2
       (.I0(\DataOut[7]_i_2__2_n_0 ),
        .I1(wb_adr_i_IBUF[2]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(\DataOut[7]_i_3_n_0 ),
        .O(\ethreg1/p_12_in ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    irq_txc_i_1
       (.I0(wb_dat_i_IBUF[5]),
        .I1(\ethreg1/p_12_in ),
        .I2(\ethreg1/SetTxCIrq ),
        .I3(\ethreg1/data1 [5]),
        .O(irq_txc_i_1_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    irq_txe_i_1
       (.I0(wb_dat_i_IBUF[1]),
        .I1(\ethreg1/p_12_in ),
        .I2(TxE_IRQ),
        .I3(\ethreg1/data1 [1]),
        .O(irq_txe_i_1_n_0));
  IBUF m_wb_ack_i_IBUF_inst
       (.I(m_wb_ack_i),
        .O(m_wb_ack_i_IBUF));
  LUT6 #(
    .INIT(64'hFFFFFFFF20AA2000)) 
    \m_wb_adr_o[0]_i_2 
       (.I0(\rx_burst_cnt[1]_i_2_n_0 ),
        .I1(\wishbone/rx_burst_en_reg_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [2]),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[0]_i_4_n_0 ),
        .I5(\m_wb_adr_o[0]_i_5_n_0 ),
        .O(\m_wb_adr_o[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[0]_i_3 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [2]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[0]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[0]_i_4_n_0 ),
        .O(\m_wb_adr_o[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFFFF00FE0000)) 
    \m_wb_adr_o[0]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(m_wb_adr_o_OBUF[2]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [2]),
        .O(\m_wb_adr_o[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFE020202FE02FEFE)) 
    \m_wb_adr_o[0]_i_5 
       (.I0(\m_wb_adr_o[0]_i_7_n_0 ),
        .I1(m_wb_ack_i_IBUF),
        .I2(m_wb_err_i_IBUF),
        .I3(\wishbone/TxPointerMSB_reg [2]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(m_wb_adr_o_OBUF[2]),
        .O(\m_wb_adr_o[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0001)) 
    \m_wb_adr_o[0]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [2]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(m_wb_adr_o_OBUF[2]),
        .O(\m_wb_adr_o[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2222222A22222220)) 
    \m_wb_adr_o[0]_i_7 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(m_wb_adr_o_OBUF[2]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [2]),
        .O(\m_wb_adr_o[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[10]_i_1 
       (.I0(\m_wb_adr_o[10]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[10]_i_3_n_0 ),
        .I3(\m_wb_adr_o[10]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[10]_i_5_n_0 ),
        .O(\m_wb_adr_o[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[10]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [12]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[10]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[10]_i_7_n_0 ),
        .O(\m_wb_adr_o[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[10]_i_3 
       (.I0(\m_wb_adr_o[10]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [12]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[10]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [12]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [10]),
        .O(\m_wb_adr_o[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[10]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [10]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [12]),
        .O(\m_wb_adr_o[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[10]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [12]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [10]),
        .O(\m_wb_adr_o[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[10]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [10]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [12]),
        .O(\m_wb_adr_o[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[11]_i_1 
       (.I0(\m_wb_adr_o[11]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[11]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[11]_i_4_n_0 ),
        .I5(\m_wb_adr_o[11]_i_5_n_0 ),
        .O(\m_wb_adr_o[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[11]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [13]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[11]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[11]_i_4_n_0 ),
        .O(\m_wb_adr_o[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[11]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [13]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[11]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [11]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [13]),
        .O(\m_wb_adr_o[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[11]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[11]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [13]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [11]),
        .O(\m_wb_adr_o[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[11]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [13]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [11]),
        .O(\m_wb_adr_o[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[12]_i_1 
       (.I0(\m_wb_adr_o[12]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[12]_i_3_n_0 ),
        .I3(\m_wb_adr_o[12]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[12]_i_5_n_0 ),
        .O(\m_wb_adr_o[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[12]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [14]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[12]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[12]_i_7_n_0 ),
        .O(\m_wb_adr_o[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[12]_i_3 
       (.I0(\m_wb_adr_o[12]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [14]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[12]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [14]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [12]),
        .O(\m_wb_adr_o[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[12]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [12]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [14]),
        .O(\m_wb_adr_o[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[12]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [14]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [12]),
        .O(\m_wb_adr_o[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[12]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [12]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [14]),
        .O(\m_wb_adr_o[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[13]_i_1 
       (.I0(\m_wb_adr_o[13]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[13]_i_3_n_0 ),
        .I3(\m_wb_adr_o[13]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[13]_i_5_n_0 ),
        .O(\m_wb_adr_o[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[13]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [15]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[13]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[13]_i_7_n_0 ),
        .O(\m_wb_adr_o[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[13]_i_3 
       (.I0(\m_wb_adr_o[13]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [15]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[13]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [15]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [13]),
        .O(\m_wb_adr_o[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[13]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [13]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [15]),
        .O(\m_wb_adr_o[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[13]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [15]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [13]),
        .O(\m_wb_adr_o[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[13]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [13]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [15]),
        .O(\m_wb_adr_o[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[14]_i_1 
       (.I0(\m_wb_adr_o[14]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[14]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[14]_i_4_n_0 ),
        .I5(\m_wb_adr_o[14]_i_5_n_0 ),
        .O(\m_wb_adr_o[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[14]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [16]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[14]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[14]_i_4_n_0 ),
        .O(\m_wb_adr_o[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[14]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [16]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[14]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [14]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [16]),
        .O(\m_wb_adr_o[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[14]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[14]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [16]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [14]),
        .O(\m_wb_adr_o[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[14]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [16]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [14]),
        .O(\m_wb_adr_o[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[15]_i_1 
       (.I0(\m_wb_adr_o[15]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[15]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[15]_i_4_n_0 ),
        .I5(\m_wb_adr_o[15]_i_5_n_0 ),
        .O(\m_wb_adr_o[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[15]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [17]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[15]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[15]_i_4_n_0 ),
        .O(\m_wb_adr_o[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[15]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [17]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[15]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [15]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [17]),
        .O(\m_wb_adr_o[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[15]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[15]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [17]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [15]),
        .O(\m_wb_adr_o[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[15]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [17]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [15]),
        .O(\m_wb_adr_o[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[16]_i_1 
       (.I0(\m_wb_adr_o[16]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[16]_i_3_n_0 ),
        .I3(\m_wb_adr_o[16]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[16]_i_5_n_0 ),
        .O(\m_wb_adr_o[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[16]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [18]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[16]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[16]_i_7_n_0 ),
        .O(\m_wb_adr_o[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[16]_i_3 
       (.I0(\m_wb_adr_o[16]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [18]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[16]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [18]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [16]),
        .O(\m_wb_adr_o[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[16]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [16]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [18]),
        .O(\m_wb_adr_o[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[16]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [18]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [16]),
        .O(\m_wb_adr_o[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[16]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [16]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [18]),
        .O(\m_wb_adr_o[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[17]_i_1 
       (.I0(\m_wb_adr_o[17]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[17]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[17]_i_4_n_0 ),
        .I5(\m_wb_adr_o[17]_i_5_n_0 ),
        .O(\m_wb_adr_o[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[17]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [19]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[17]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[17]_i_4_n_0 ),
        .O(\m_wb_adr_o[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[17]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [19]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[17]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [17]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [19]),
        .O(\m_wb_adr_o[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[17]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[17]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [19]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [17]),
        .O(\m_wb_adr_o[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[17]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [19]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [17]),
        .O(\m_wb_adr_o[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[18]_i_1 
       (.I0(\m_wb_adr_o[18]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[18]_i_3_n_0 ),
        .I3(\m_wb_adr_o[18]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[18]_i_5_n_0 ),
        .O(\m_wb_adr_o[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[18]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [20]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[18]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[18]_i_7_n_0 ),
        .O(\m_wb_adr_o[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[18]_i_3 
       (.I0(\m_wb_adr_o[18]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [20]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[18]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [20]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [18]),
        .O(\m_wb_adr_o[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[18]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [18]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [20]),
        .O(\m_wb_adr_o[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[18]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [20]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [18]),
        .O(\m_wb_adr_o[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[18]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [18]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [20]),
        .O(\m_wb_adr_o[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[19]_i_1 
       (.I0(\m_wb_adr_o[19]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[19]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[19]_i_4_n_0 ),
        .I5(\m_wb_adr_o[19]_i_5_n_0 ),
        .O(\m_wb_adr_o[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[19]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [21]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[19]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[19]_i_4_n_0 ),
        .O(\m_wb_adr_o[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[19]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [21]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[19]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [19]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [21]),
        .O(\m_wb_adr_o[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[19]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[19]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [21]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [19]),
        .O(\m_wb_adr_o[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[19]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [21]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [19]),
        .O(\m_wb_adr_o[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[1]_i_1 
       (.I0(\m_wb_adr_o[1]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[1]_i_4_n_0 ),
        .I5(\m_wb_adr_o[1]_i_5_n_0 ),
        .O(\m_wb_adr_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[1]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [3]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[1]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[1]_i_4_n_0 ),
        .O(\m_wb_adr_o[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[1]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [3]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[1]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [1]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [3]),
        .O(\m_wb_adr_o[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[1]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[1]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [3]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [1]),
        .O(\m_wb_adr_o[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[1]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [3]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [1]),
        .O(\m_wb_adr_o[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[20]_i_1 
       (.I0(\m_wb_adr_o[20]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[20]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[20]_i_4_n_0 ),
        .I5(\m_wb_adr_o[20]_i_5_n_0 ),
        .O(\m_wb_adr_o[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[20]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [22]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[20]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[20]_i_4_n_0 ),
        .O(\m_wb_adr_o[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[20]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [22]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[20]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [20]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [22]),
        .O(\m_wb_adr_o[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[20]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[20]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [22]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [20]),
        .O(\m_wb_adr_o[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[20]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [22]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [20]),
        .O(\m_wb_adr_o[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[21]_i_1 
       (.I0(\m_wb_adr_o[21]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[21]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[21]_i_4_n_0 ),
        .I5(\m_wb_adr_o[21]_i_5_n_0 ),
        .O(\m_wb_adr_o[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[21]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [23]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[21]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[21]_i_4_n_0 ),
        .O(\m_wb_adr_o[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[21]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [23]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[21]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [21]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [23]),
        .O(\m_wb_adr_o[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[21]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[21]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [23]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [21]),
        .O(\m_wb_adr_o[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[21]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [23]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [21]),
        .O(\m_wb_adr_o[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[22]_i_1 
       (.I0(\m_wb_adr_o[22]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[22]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[22]_i_4_n_0 ),
        .I5(\m_wb_adr_o[22]_i_5_n_0 ),
        .O(\m_wb_adr_o[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[22]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [24]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[22]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[22]_i_4_n_0 ),
        .O(\m_wb_adr_o[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[22]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [24]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[22]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [22]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [24]),
        .O(\m_wb_adr_o[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[22]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[22]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [24]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [22]),
        .O(\m_wb_adr_o[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[22]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [24]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [22]),
        .O(\m_wb_adr_o[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[23]_i_1 
       (.I0(\m_wb_adr_o[23]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[23]_i_3_n_0 ),
        .I3(\m_wb_adr_o[23]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[23]_i_5_n_0 ),
        .O(\m_wb_adr_o[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[23]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [25]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[23]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[23]_i_7_n_0 ),
        .O(\m_wb_adr_o[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[23]_i_3 
       (.I0(\m_wb_adr_o[23]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [25]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[23]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [25]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [23]),
        .O(\m_wb_adr_o[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[23]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [23]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [25]),
        .O(\m_wb_adr_o[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[23]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [25]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [23]),
        .O(\m_wb_adr_o[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[23]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [23]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [25]),
        .O(\m_wb_adr_o[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[24]_i_1 
       (.I0(\m_wb_adr_o[24]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[24]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[24]_i_4_n_0 ),
        .I5(\m_wb_adr_o[24]_i_5_n_0 ),
        .O(\m_wb_adr_o[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[24]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [26]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[24]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[24]_i_4_n_0 ),
        .O(\m_wb_adr_o[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[24]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [26]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[24]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [24]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [26]),
        .O(\m_wb_adr_o[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[24]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[24]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [26]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [24]),
        .O(\m_wb_adr_o[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[24]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [26]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [24]),
        .O(\m_wb_adr_o[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[25]_i_1 
       (.I0(\m_wb_adr_o[25]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[25]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[25]_i_5_n_0 ),
        .I5(\m_wb_adr_o[25]_i_6_n_0 ),
        .O(\m_wb_adr_o[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[25]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [27]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_7_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[25]_i_5_n_0 ),
        .O(\m_wb_adr_o[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[25]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [27]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_wb_adr_o[25]_i_4 
       (.I0(\wishbone/rxfifo_cnt [0]),
        .I1(\wishbone/rxfifo_cnt [1]),
        .I2(\wishbone/rxfifo_cnt [3]),
        .I3(\wishbone/rxfifo_cnt [4]),
        .I4(\wishbone/rxfifo_cnt [2]),
        .O(\m_wb_adr_o[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[25]_i_5 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [25]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [27]),
        .O(\m_wb_adr_o[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[25]_i_6 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[25]_i_7_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [27]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [25]),
        .O(\m_wb_adr_o[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[25]_i_7 
       (.I0(\wishbone/RxPointerMSB_reg [27]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [25]),
        .O(\m_wb_adr_o[25]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \m_wb_adr_o[25]_i_8 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .O(\m_wb_adr_o[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[26]_i_1 
       (.I0(\m_wb_adr_o[26]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[26]_i_3_n_0 ),
        .I3(\m_wb_adr_o[26]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[26]_i_5_n_0 ),
        .O(\m_wb_adr_o[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[26]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [28]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[26]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[26]_i_7_n_0 ),
        .O(\m_wb_adr_o[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[26]_i_3 
       (.I0(\m_wb_adr_o[26]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [28]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[26]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [28]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [26]),
        .O(\m_wb_adr_o[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[26]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [26]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [28]),
        .O(\m_wb_adr_o[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[26]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [28]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [26]),
        .O(\m_wb_adr_o[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[26]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [26]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [28]),
        .O(\m_wb_adr_o[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[27]_i_1 
       (.I0(\m_wb_adr_o[27]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[27]_i_3_n_0 ),
        .I3(\m_wb_adr_o[27]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[27]_i_5_n_0 ),
        .O(\m_wb_adr_o[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[27]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [29]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[27]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[27]_i_7_n_0 ),
        .O(\m_wb_adr_o[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[27]_i_3 
       (.I0(\m_wb_adr_o[27]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [29]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[27]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [29]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [27]),
        .O(\m_wb_adr_o[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[27]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [27]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [29]),
        .O(\m_wb_adr_o[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[27]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [29]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [27]),
        .O(\m_wb_adr_o[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[27]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [27]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [29]),
        .O(\m_wb_adr_o[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[28]_i_1 
       (.I0(\m_wb_adr_o[28]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[28]_i_3_n_0 ),
        .I3(\m_wb_adr_o[28]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[28]_i_5_n_0 ),
        .O(\m_wb_adr_o[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[28]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [30]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[28]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[28]_i_7_n_0 ),
        .O(\m_wb_adr_o[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[28]_i_3 
       (.I0(\m_wb_adr_o[28]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [30]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[28]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [30]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [28]),
        .O(\m_wb_adr_o[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[28]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [28]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [30]),
        .O(\m_wb_adr_o[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[28]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [30]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [28]),
        .O(\m_wb_adr_o[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[28]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [28]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [30]),
        .O(\m_wb_adr_o[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3C03002800000028)) 
    \m_wb_adr_o[29]_i_1 
       (.I0(\m_wb_adr_o[29]_i_3_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\wishbone/MasterWbTX_reg_n_0 ),
        .I3(\wishbone/cyc_cleared_reg_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[29]_i_4_n_0 ),
        .O(\m_wb_adr_o[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFD55555555)) 
    \m_wb_adr_o[29]_i_10 
       (.I0(\wishbone/TxPointerMSB_reg [31]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [29]),
        .I5(\tx_burst_cnt[1]_i_2_n_0 ),
        .O(\m_wb_adr_o[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B8BBB8BBBB)) 
    \m_wb_adr_o[29]_i_2 
       (.I0(\m_wb_adr_o[29]_i_5_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[29]_i_6_n_0 ),
        .I3(\m_wb_adr_o[29]_i_7_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[29]_i_8_n_0 ),
        .O(\m_wb_adr_o[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \m_wb_adr_o[29]_i_3 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\wishbone/BlockReadTxDataFromMemory ),
        .I3(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I4(\wishbone/tx_burst_en_reg_n_0 ),
        .O(\m_wb_adr_o[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \m_wb_adr_o[29]_i_4 
       (.I0(\m_wb_adr_o[25]_i_4_n_0 ),
        .I1(\wishbone/BlockReadTxDataFromMemory ),
        .I2(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .O(\m_wb_adr_o[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0454AEFE04FE04FE)) 
    \m_wb_adr_o[29]_i_5 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [31]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[29]_i_9_n_0 ),
        .I4(\m_wb_adr_o[29]_i_10_n_0 ),
        .I5(\wishbone/cyc_cleared_reg_n_0 ),
        .O(\m_wb_adr_o[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000011D1)) 
    \m_wb_adr_o[29]_i_6 
       (.I0(\m_wb_adr_o[29]_i_10_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [31]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[29]_i_7 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [29]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [31]),
        .O(\m_wb_adr_o[29]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[29]_i_8 
       (.I0(\wishbone/TxPointerMSB_reg [31]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [29]),
        .O(\m_wb_adr_o[29]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[29]_i_9 
       (.I0(\wishbone/RxPointerMSB_reg [31]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [29]),
        .O(\m_wb_adr_o[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[2]_i_1 
       (.I0(\m_wb_adr_o[2]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[2]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[2]_i_4_n_0 ),
        .I5(\m_wb_adr_o[2]_i_5_n_0 ),
        .O(\m_wb_adr_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[2]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [4]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[2]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[2]_i_4_n_0 ),
        .O(\m_wb_adr_o[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[2]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [4]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[2]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [2]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [4]),
        .O(\m_wb_adr_o[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[2]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[2]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [4]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [2]),
        .O(\m_wb_adr_o[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[2]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [4]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [2]),
        .O(\m_wb_adr_o[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[3]_i_1 
       (.I0(\m_wb_adr_o[3]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[3]_i_3_n_0 ),
        .I3(\m_wb_adr_o[3]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[3]_i_5_n_0 ),
        .O(\m_wb_adr_o[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[3]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [5]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[3]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[3]_i_7_n_0 ),
        .O(\m_wb_adr_o[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[3]_i_3 
       (.I0(\m_wb_adr_o[3]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [5]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[3]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [5]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [3]),
        .O(\m_wb_adr_o[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[3]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [3]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [5]),
        .O(\m_wb_adr_o[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[3]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [5]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [3]),
        .O(\m_wb_adr_o[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[3]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [3]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [5]),
        .O(\m_wb_adr_o[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[4]_i_1 
       (.I0(\m_wb_adr_o[4]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[4]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[4]_i_4_n_0 ),
        .I5(\m_wb_adr_o[4]_i_5_n_0 ),
        .O(\m_wb_adr_o[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[4]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [6]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[4]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[4]_i_4_n_0 ),
        .O(\m_wb_adr_o[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[4]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [6]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[4]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [4]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [6]),
        .O(\m_wb_adr_o[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[4]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[4]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [6]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [4]),
        .O(\m_wb_adr_o[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[4]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [6]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [4]),
        .O(\m_wb_adr_o[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[5]_i_1 
       (.I0(\m_wb_adr_o[5]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[5]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[5]_i_4_n_0 ),
        .I5(\m_wb_adr_o[5]_i_5_n_0 ),
        .O(\m_wb_adr_o[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[5]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [7]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[5]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[5]_i_4_n_0 ),
        .O(\m_wb_adr_o[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[5]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [7]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[5]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [5]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [7]),
        .O(\m_wb_adr_o[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[5]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[5]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [7]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [5]),
        .O(\m_wb_adr_o[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[5]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [7]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [5]),
        .O(\m_wb_adr_o[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[6]_i_1 
       (.I0(\m_wb_adr_o[6]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[6]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[6]_i_4_n_0 ),
        .I5(\m_wb_adr_o[6]_i_5_n_0 ),
        .O(\m_wb_adr_o[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[6]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [8]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[6]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[6]_i_4_n_0 ),
        .O(\m_wb_adr_o[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[6]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [8]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[6]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [6]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [8]),
        .O(\m_wb_adr_o[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[6]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[6]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [8]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [6]),
        .O(\m_wb_adr_o[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[6]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [8]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [6]),
        .O(\m_wb_adr_o[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[7]_i_1 
       (.I0(\m_wb_adr_o[7]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[7]_i_3_n_0 ),
        .I3(\m_wb_adr_o[7]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[7]_i_5_n_0 ),
        .O(\m_wb_adr_o[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[7]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [9]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[7]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[7]_i_7_n_0 ),
        .O(\m_wb_adr_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[7]_i_3 
       (.I0(\m_wb_adr_o[7]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [9]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[7]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [9]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [7]),
        .O(\m_wb_adr_o[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[7]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [7]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [9]),
        .O(\m_wb_adr_o[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[7]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [9]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [7]),
        .O(\m_wb_adr_o[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[7]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [7]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [9]),
        .O(\m_wb_adr_o[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \m_wb_adr_o[8]_i_1 
       (.I0(\m_wb_adr_o[8]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[8]_i_3_n_0 ),
        .I3(\m_wb_adr_o[8]_i_4_n_0 ),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(\m_wb_adr_o[8]_i_5_n_0 ),
        .O(\m_wb_adr_o[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFE04FE045404FE)) 
    \m_wb_adr_o[8]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [10]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[8]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[8]_i_7_n_0 ),
        .O(\m_wb_adr_o[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022E2)) 
    \m_wb_adr_o[8]_i_3 
       (.I0(\m_wb_adr_o[8]_i_7_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/RxPointerMSB_reg [10]),
        .I3(\wishbone/rx_burst_en_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(\m_wb_adr_o[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[8]_i_4 
       (.I0(\wishbone/TxPointerMSB_reg [10]),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [8]),
        .O(\m_wb_adr_o[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888880)) 
    \m_wb_adr_o[8]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\wishbone/p_0_in__0 [8]),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(\wishbone/RxPointerMSB_reg [10]),
        .O(\m_wb_adr_o[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    \m_wb_adr_o[8]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [10]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [8]),
        .O(\m_wb_adr_o[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[8]_i_7 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [8]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [10]),
        .O(\m_wb_adr_o[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \m_wb_adr_o[9]_i_1 
       (.I0(\m_wb_adr_o[9]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\m_wb_adr_o[9]_i_3_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\m_wb_adr_o[9]_i_4_n_0 ),
        .I5(\m_wb_adr_o[9]_i_5_n_0 ),
        .O(\m_wb_adr_o[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFE045404FE04)) 
    \m_wb_adr_o[9]_i_2 
       (.I0(\m_wb_sel_o[3]_i_2_n_0 ),
        .I1(\wishbone/RxPointerMSB_reg [11]),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\m_wb_adr_o[9]_i_6_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .I5(\m_wb_adr_o[9]_i_4_n_0 ),
        .O(\m_wb_adr_o[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFEEEE)) 
    \m_wb_adr_o[9]_i_3 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\wishbone/RxPointerMSB_reg [11]),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_adr_o[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFE000000)) 
    \m_wb_adr_o[9]_i_4 
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/p_0_in__0 [9]),
        .I4(\tx_burst_cnt[1]_i_2_n_0 ),
        .I5(\wishbone/TxPointerMSB_reg [11]),
        .O(\m_wb_adr_o[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \m_wb_adr_o[9]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\m_wb_adr_o[9]_i_6_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/TxPointerMSB_reg [11]),
        .I4(\m_wb_adr_o[25]_i_8_n_0 ),
        .I5(\wishbone/p_0_in__0 [9]),
        .O(\m_wb_adr_o[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \m_wb_adr_o[9]_i_6 
       (.I0(\wishbone/RxPointerMSB_reg [11]),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/p_0_in__0 [9]),
        .O(\m_wb_adr_o[9]_i_6_n_0 ));
  OBUF \m_wb_adr_o_OBUF[0]_inst 
       (.I(\<const0> ),
        .O(m_wb_adr_o[0]));
  OBUF \m_wb_adr_o_OBUF[10]_inst 
       (.I(m_wb_adr_o_OBUF[10]),
        .O(m_wb_adr_o[10]));
  OBUF \m_wb_adr_o_OBUF[11]_inst 
       (.I(m_wb_adr_o_OBUF[11]),
        .O(m_wb_adr_o[11]));
  OBUF \m_wb_adr_o_OBUF[12]_inst 
       (.I(m_wb_adr_o_OBUF[12]),
        .O(m_wb_adr_o[12]));
  OBUF \m_wb_adr_o_OBUF[13]_inst 
       (.I(m_wb_adr_o_OBUF[13]),
        .O(m_wb_adr_o[13]));
  OBUF \m_wb_adr_o_OBUF[14]_inst 
       (.I(m_wb_adr_o_OBUF[14]),
        .O(m_wb_adr_o[14]));
  OBUF \m_wb_adr_o_OBUF[15]_inst 
       (.I(m_wb_adr_o_OBUF[15]),
        .O(m_wb_adr_o[15]));
  OBUF \m_wb_adr_o_OBUF[16]_inst 
       (.I(m_wb_adr_o_OBUF[16]),
        .O(m_wb_adr_o[16]));
  OBUF \m_wb_adr_o_OBUF[17]_inst 
       (.I(m_wb_adr_o_OBUF[17]),
        .O(m_wb_adr_o[17]));
  OBUF \m_wb_adr_o_OBUF[18]_inst 
       (.I(m_wb_adr_o_OBUF[18]),
        .O(m_wb_adr_o[18]));
  OBUF \m_wb_adr_o_OBUF[19]_inst 
       (.I(m_wb_adr_o_OBUF[19]),
        .O(m_wb_adr_o[19]));
  OBUF \m_wb_adr_o_OBUF[1]_inst 
       (.I(\<const0> ),
        .O(m_wb_adr_o[1]));
  OBUF \m_wb_adr_o_OBUF[20]_inst 
       (.I(m_wb_adr_o_OBUF[20]),
        .O(m_wb_adr_o[20]));
  OBUF \m_wb_adr_o_OBUF[21]_inst 
       (.I(m_wb_adr_o_OBUF[21]),
        .O(m_wb_adr_o[21]));
  OBUF \m_wb_adr_o_OBUF[22]_inst 
       (.I(m_wb_adr_o_OBUF[22]),
        .O(m_wb_adr_o[22]));
  OBUF \m_wb_adr_o_OBUF[23]_inst 
       (.I(m_wb_adr_o_OBUF[23]),
        .O(m_wb_adr_o[23]));
  OBUF \m_wb_adr_o_OBUF[24]_inst 
       (.I(m_wb_adr_o_OBUF[24]),
        .O(m_wb_adr_o[24]));
  OBUF \m_wb_adr_o_OBUF[25]_inst 
       (.I(m_wb_adr_o_OBUF[25]),
        .O(m_wb_adr_o[25]));
  OBUF \m_wb_adr_o_OBUF[26]_inst 
       (.I(m_wb_adr_o_OBUF[26]),
        .O(m_wb_adr_o[26]));
  OBUF \m_wb_adr_o_OBUF[27]_inst 
       (.I(m_wb_adr_o_OBUF[27]),
        .O(m_wb_adr_o[27]));
  OBUF \m_wb_adr_o_OBUF[28]_inst 
       (.I(m_wb_adr_o_OBUF[28]),
        .O(m_wb_adr_o[28]));
  OBUF \m_wb_adr_o_OBUF[29]_inst 
       (.I(m_wb_adr_o_OBUF[29]),
        .O(m_wb_adr_o[29]));
  OBUF \m_wb_adr_o_OBUF[2]_inst 
       (.I(m_wb_adr_o_OBUF[2]),
        .O(m_wb_adr_o[2]));
  OBUF \m_wb_adr_o_OBUF[30]_inst 
       (.I(m_wb_adr_o_OBUF[30]),
        .O(m_wb_adr_o[30]));
  OBUF \m_wb_adr_o_OBUF[31]_inst 
       (.I(m_wb_adr_o_OBUF[31]),
        .O(m_wb_adr_o[31]));
  OBUF \m_wb_adr_o_OBUF[3]_inst 
       (.I(m_wb_adr_o_OBUF[3]),
        .O(m_wb_adr_o[3]));
  OBUF \m_wb_adr_o_OBUF[4]_inst 
       (.I(m_wb_adr_o_OBUF[4]),
        .O(m_wb_adr_o[4]));
  OBUF \m_wb_adr_o_OBUF[5]_inst 
       (.I(m_wb_adr_o_OBUF[5]),
        .O(m_wb_adr_o[5]));
  OBUF \m_wb_adr_o_OBUF[6]_inst 
       (.I(m_wb_adr_o_OBUF[6]),
        .O(m_wb_adr_o[6]));
  OBUF \m_wb_adr_o_OBUF[7]_inst 
       (.I(m_wb_adr_o_OBUF[7]),
        .O(m_wb_adr_o[7]));
  OBUF \m_wb_adr_o_OBUF[8]_inst 
       (.I(m_wb_adr_o_OBUF[8]),
        .O(m_wb_adr_o[8]));
  OBUF \m_wb_adr_o_OBUF[9]_inst 
       (.I(m_wb_adr_o_OBUF[9]),
        .O(m_wb_adr_o[9]));
  MUXF7 \m_wb_adr_o_reg[0]_i_1 
       (.I0(\m_wb_adr_o[0]_i_2_n_0 ),
        .I1(\m_wb_adr_o[0]_i_3_n_0 ),
        .O(\m_wb_adr_o_reg[0]_i_1_n_0 ),
        .S(\wishbone/MasterWbRX_reg_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_wb_adr_o_reg[12]_i_8 
       (.CI(\m_wb_adr_o_reg[8]_i_8_n_0 ),
        .CO({\m_wb_adr_o_reg[12]_i_8_n_0 ,\m_wb_adr_o_reg[12]_i_8_n_1 ,\m_wb_adr_o_reg[12]_i_8_n_2 ,\m_wb_adr_o_reg[12]_i_8_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\wishbone/p_0_in__0 [12:9]),
        .S(m_wb_adr_o_OBUF[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_wb_adr_o_reg[16]_i_8 
       (.CI(\m_wb_adr_o_reg[12]_i_8_n_0 ),
        .CO({\m_wb_adr_o_reg[16]_i_8_n_0 ,\m_wb_adr_o_reg[16]_i_8_n_1 ,\m_wb_adr_o_reg[16]_i_8_n_2 ,\m_wb_adr_o_reg[16]_i_8_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\wishbone/p_0_in__0 [16:13]),
        .S(m_wb_adr_o_OBUF[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_wb_adr_o_reg[20]_i_7 
       (.CI(\m_wb_adr_o_reg[16]_i_8_n_0 ),
        .CO({\m_wb_adr_o_reg[20]_i_7_n_0 ,\m_wb_adr_o_reg[20]_i_7_n_1 ,\m_wb_adr_o_reg[20]_i_7_n_2 ,\m_wb_adr_o_reg[20]_i_7_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\wishbone/p_0_in__0 [20:17]),
        .S(m_wb_adr_o_OBUF[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_wb_adr_o_reg[24]_i_7 
       (.CI(\m_wb_adr_o_reg[20]_i_7_n_0 ),
        .CO({\m_wb_adr_o_reg[24]_i_7_n_0 ,\m_wb_adr_o_reg[24]_i_7_n_1 ,\m_wb_adr_o_reg[24]_i_7_n_2 ,\m_wb_adr_o_reg[24]_i_7_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\wishbone/p_0_in__0 [24:21]),
        .S(m_wb_adr_o_OBUF[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_wb_adr_o_reg[28]_i_8 
       (.CI(\m_wb_adr_o_reg[24]_i_7_n_0 ),
        .CO({\m_wb_adr_o_reg[28]_i_8_n_0 ,\m_wb_adr_o_reg[28]_i_8_n_1 ,\m_wb_adr_o_reg[28]_i_8_n_2 ,\m_wb_adr_o_reg[28]_i_8_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\wishbone/p_0_in__0 [28:25]),
        .S(m_wb_adr_o_OBUF[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_wb_adr_o_reg[29]_i_11 
       (.CI(\m_wb_adr_o_reg[28]_i_8_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\wishbone/p_0_in__0 [29]),
        .S({\<const0> ,\<const0> ,\<const0> ,m_wb_adr_o_OBUF[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_wb_adr_o_reg[4]_i_7 
       (.CI(\<const0> ),
        .CO({\m_wb_adr_o_reg[4]_i_7_n_0 ,\m_wb_adr_o_reg[4]_i_7_n_1 ,\m_wb_adr_o_reg[4]_i_7_n_2 ,\m_wb_adr_o_reg[4]_i_7_n_3 }),
        .CYINIT(m_wb_adr_o_OBUF[2]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\wishbone/p_0_in__0 [4:1]),
        .S(m_wb_adr_o_OBUF[6:3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_wb_adr_o_reg[8]_i_8 
       (.CI(\m_wb_adr_o_reg[4]_i_7_n_0 ),
        .CO({\m_wb_adr_o_reg[8]_i_8_n_0 ,\m_wb_adr_o_reg[8]_i_8_n_1 ,\m_wb_adr_o_reg[8]_i_8_n_2 ,\m_wb_adr_o_reg[8]_i_8_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\wishbone/p_0_in__0 [8:5]),
        .S(m_wb_adr_o_OBUF[10:7]));
  OBUF m_wb_cyc_o_OBUF_inst
       (.I(m_wb_stb_o_OBUF),
        .O(m_wb_cyc_o));
  LUT6 #(
    .INIT(64'h02AAAA5601555501)) 
    m_wb_cyc_o_i_1
       (.I0(\wishbone/cyc_cleared_reg_n_0 ),
        .I1(\m_wb_sel_o[3]_i_2_n_0 ),
        .I2(\m_wb_adr_o[25]_i_4_n_0 ),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .I4(\wishbone/MasterWbTX_reg_n_0 ),
        .I5(\rx_burst_cnt[1]_i_2_n_0 ),
        .O(\wishbone/m_wb_cyc_o__0 ));
  LUT6 #(
    .INIT(64'hFFDDEECCF000EECC)) 
    m_wb_cyc_o_i_2
       (.I0(\rx_burst_cnt[1]_i_2_n_0 ),
        .I1(m_wb_cyc_o_i_3_n_0),
        .I2(\wishbone/rx_burst_en_reg_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\wishbone/MasterWbRX_reg_n_0 ),
        .I5(\wishbone/cyc_cleared_reg_n_0 ),
        .O(m_wb_cyc_o_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h44440004)) 
    m_wb_cyc_o_i_3
       (.I0(\wishbone/BlockReadTxDataFromMemory ),
        .I1(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I2(m_wb_ack_i_IBUF),
        .I3(m_wb_err_i_IBUF),
        .I4(\wishbone/tx_burst_en_reg_n_0 ),
        .O(m_wb_cyc_o_i_3_n_0));
  IBUF \m_wb_dat_i_IBUF[0]_inst 
       (.I(m_wb_dat_i[0]),
        .O(m_wb_dat_i_IBUF[0]));
  IBUF \m_wb_dat_i_IBUF[10]_inst 
       (.I(m_wb_dat_i[10]),
        .O(m_wb_dat_i_IBUF[10]));
  IBUF \m_wb_dat_i_IBUF[11]_inst 
       (.I(m_wb_dat_i[11]),
        .O(m_wb_dat_i_IBUF[11]));
  IBUF \m_wb_dat_i_IBUF[12]_inst 
       (.I(m_wb_dat_i[12]),
        .O(m_wb_dat_i_IBUF[12]));
  IBUF \m_wb_dat_i_IBUF[13]_inst 
       (.I(m_wb_dat_i[13]),
        .O(m_wb_dat_i_IBUF[13]));
  IBUF \m_wb_dat_i_IBUF[14]_inst 
       (.I(m_wb_dat_i[14]),
        .O(m_wb_dat_i_IBUF[14]));
  IBUF \m_wb_dat_i_IBUF[15]_inst 
       (.I(m_wb_dat_i[15]),
        .O(m_wb_dat_i_IBUF[15]));
  IBUF \m_wb_dat_i_IBUF[16]_inst 
       (.I(m_wb_dat_i[16]),
        .O(m_wb_dat_i_IBUF[16]));
  IBUF \m_wb_dat_i_IBUF[17]_inst 
       (.I(m_wb_dat_i[17]),
        .O(m_wb_dat_i_IBUF[17]));
  IBUF \m_wb_dat_i_IBUF[18]_inst 
       (.I(m_wb_dat_i[18]),
        .O(m_wb_dat_i_IBUF[18]));
  IBUF \m_wb_dat_i_IBUF[19]_inst 
       (.I(m_wb_dat_i[19]),
        .O(m_wb_dat_i_IBUF[19]));
  IBUF \m_wb_dat_i_IBUF[1]_inst 
       (.I(m_wb_dat_i[1]),
        .O(m_wb_dat_i_IBUF[1]));
  IBUF \m_wb_dat_i_IBUF[20]_inst 
       (.I(m_wb_dat_i[20]),
        .O(m_wb_dat_i_IBUF[20]));
  IBUF \m_wb_dat_i_IBUF[21]_inst 
       (.I(m_wb_dat_i[21]),
        .O(m_wb_dat_i_IBUF[21]));
  IBUF \m_wb_dat_i_IBUF[22]_inst 
       (.I(m_wb_dat_i[22]),
        .O(m_wb_dat_i_IBUF[22]));
  IBUF \m_wb_dat_i_IBUF[23]_inst 
       (.I(m_wb_dat_i[23]),
        .O(m_wb_dat_i_IBUF[23]));
  IBUF \m_wb_dat_i_IBUF[24]_inst 
       (.I(m_wb_dat_i[24]),
        .O(m_wb_dat_i_IBUF[24]));
  IBUF \m_wb_dat_i_IBUF[25]_inst 
       (.I(m_wb_dat_i[25]),
        .O(m_wb_dat_i_IBUF[25]));
  IBUF \m_wb_dat_i_IBUF[26]_inst 
       (.I(m_wb_dat_i[26]),
        .O(m_wb_dat_i_IBUF[26]));
  IBUF \m_wb_dat_i_IBUF[27]_inst 
       (.I(m_wb_dat_i[27]),
        .O(m_wb_dat_i_IBUF[27]));
  IBUF \m_wb_dat_i_IBUF[28]_inst 
       (.I(m_wb_dat_i[28]),
        .O(m_wb_dat_i_IBUF[28]));
  IBUF \m_wb_dat_i_IBUF[29]_inst 
       (.I(m_wb_dat_i[29]),
        .O(m_wb_dat_i_IBUF[29]));
  IBUF \m_wb_dat_i_IBUF[2]_inst 
       (.I(m_wb_dat_i[2]),
        .O(m_wb_dat_i_IBUF[2]));
  IBUF \m_wb_dat_i_IBUF[30]_inst 
       (.I(m_wb_dat_i[30]),
        .O(m_wb_dat_i_IBUF[30]));
  IBUF \m_wb_dat_i_IBUF[31]_inst 
       (.I(m_wb_dat_i[31]),
        .O(m_wb_dat_i_IBUF[31]));
  IBUF \m_wb_dat_i_IBUF[3]_inst 
       (.I(m_wb_dat_i[3]),
        .O(m_wb_dat_i_IBUF[3]));
  IBUF \m_wb_dat_i_IBUF[4]_inst 
       (.I(m_wb_dat_i[4]),
        .O(m_wb_dat_i_IBUF[4]));
  IBUF \m_wb_dat_i_IBUF[5]_inst 
       (.I(m_wb_dat_i[5]),
        .O(m_wb_dat_i_IBUF[5]));
  IBUF \m_wb_dat_i_IBUF[6]_inst 
       (.I(m_wb_dat_i[6]),
        .O(m_wb_dat_i_IBUF[6]));
  IBUF \m_wb_dat_i_IBUF[7]_inst 
       (.I(m_wb_dat_i[7]),
        .O(m_wb_dat_i_IBUF[7]));
  IBUF \m_wb_dat_i_IBUF[8]_inst 
       (.I(m_wb_dat_i[8]),
        .O(m_wb_dat_i_IBUF[8]));
  IBUF \m_wb_dat_i_IBUF[9]_inst 
       (.I(m_wb_dat_i[9]),
        .O(m_wb_dat_i_IBUF[9]));
  OBUF \m_wb_dat_o_OBUF[0]_inst 
       (.I(m_wb_dat_o_OBUF[0]),
        .O(m_wb_dat_o[0]));
  OBUF \m_wb_dat_o_OBUF[10]_inst 
       (.I(m_wb_dat_o_OBUF[10]),
        .O(m_wb_dat_o[10]));
  OBUF \m_wb_dat_o_OBUF[11]_inst 
       (.I(m_wb_dat_o_OBUF[11]),
        .O(m_wb_dat_o[11]));
  OBUF \m_wb_dat_o_OBUF[12]_inst 
       (.I(m_wb_dat_o_OBUF[12]),
        .O(m_wb_dat_o[12]));
  OBUF \m_wb_dat_o_OBUF[13]_inst 
       (.I(m_wb_dat_o_OBUF[13]),
        .O(m_wb_dat_o[13]));
  OBUF \m_wb_dat_o_OBUF[14]_inst 
       (.I(m_wb_dat_o_OBUF[14]),
        .O(m_wb_dat_o[14]));
  OBUF \m_wb_dat_o_OBUF[15]_inst 
       (.I(m_wb_dat_o_OBUF[15]),
        .O(m_wb_dat_o[15]));
  OBUF \m_wb_dat_o_OBUF[16]_inst 
       (.I(m_wb_dat_o_OBUF[16]),
        .O(m_wb_dat_o[16]));
  OBUF \m_wb_dat_o_OBUF[17]_inst 
       (.I(m_wb_dat_o_OBUF[17]),
        .O(m_wb_dat_o[17]));
  OBUF \m_wb_dat_o_OBUF[18]_inst 
       (.I(m_wb_dat_o_OBUF[18]),
        .O(m_wb_dat_o[18]));
  OBUF \m_wb_dat_o_OBUF[19]_inst 
       (.I(m_wb_dat_o_OBUF[19]),
        .O(m_wb_dat_o[19]));
  OBUF \m_wb_dat_o_OBUF[1]_inst 
       (.I(m_wb_dat_o_OBUF[1]),
        .O(m_wb_dat_o[1]));
  OBUF \m_wb_dat_o_OBUF[20]_inst 
       (.I(m_wb_dat_o_OBUF[20]),
        .O(m_wb_dat_o[20]));
  OBUF \m_wb_dat_o_OBUF[21]_inst 
       (.I(m_wb_dat_o_OBUF[21]),
        .O(m_wb_dat_o[21]));
  OBUF \m_wb_dat_o_OBUF[22]_inst 
       (.I(m_wb_dat_o_OBUF[22]),
        .O(m_wb_dat_o[22]));
  OBUF \m_wb_dat_o_OBUF[23]_inst 
       (.I(m_wb_dat_o_OBUF[23]),
        .O(m_wb_dat_o[23]));
  OBUF \m_wb_dat_o_OBUF[24]_inst 
       (.I(m_wb_dat_o_OBUF[24]),
        .O(m_wb_dat_o[24]));
  OBUF \m_wb_dat_o_OBUF[25]_inst 
       (.I(m_wb_dat_o_OBUF[25]),
        .O(m_wb_dat_o[25]));
  OBUF \m_wb_dat_o_OBUF[26]_inst 
       (.I(m_wb_dat_o_OBUF[26]),
        .O(m_wb_dat_o[26]));
  OBUF \m_wb_dat_o_OBUF[27]_inst 
       (.I(m_wb_dat_o_OBUF[27]),
        .O(m_wb_dat_o[27]));
  OBUF \m_wb_dat_o_OBUF[28]_inst 
       (.I(m_wb_dat_o_OBUF[28]),
        .O(m_wb_dat_o[28]));
  OBUF \m_wb_dat_o_OBUF[29]_inst 
       (.I(m_wb_dat_o_OBUF[29]),
        .O(m_wb_dat_o[29]));
  OBUF \m_wb_dat_o_OBUF[2]_inst 
       (.I(m_wb_dat_o_OBUF[2]),
        .O(m_wb_dat_o[2]));
  OBUF \m_wb_dat_o_OBUF[30]_inst 
       (.I(m_wb_dat_o_OBUF[30]),
        .O(m_wb_dat_o[30]));
  OBUF \m_wb_dat_o_OBUF[31]_inst 
       (.I(m_wb_dat_o_OBUF[31]),
        .O(m_wb_dat_o[31]));
  OBUF \m_wb_dat_o_OBUF[3]_inst 
       (.I(m_wb_dat_o_OBUF[3]),
        .O(m_wb_dat_o[3]));
  OBUF \m_wb_dat_o_OBUF[4]_inst 
       (.I(m_wb_dat_o_OBUF[4]),
        .O(m_wb_dat_o[4]));
  OBUF \m_wb_dat_o_OBUF[5]_inst 
       (.I(m_wb_dat_o_OBUF[5]),
        .O(m_wb_dat_o[5]));
  OBUF \m_wb_dat_o_OBUF[6]_inst 
       (.I(m_wb_dat_o_OBUF[6]),
        .O(m_wb_dat_o[6]));
  OBUF \m_wb_dat_o_OBUF[7]_inst 
       (.I(m_wb_dat_o_OBUF[7]),
        .O(m_wb_dat_o[7]));
  OBUF \m_wb_dat_o_OBUF[8]_inst 
       (.I(m_wb_dat_o_OBUF[8]),
        .O(m_wb_dat_o[8]));
  OBUF \m_wb_dat_o_OBUF[9]_inst 
       (.I(m_wb_dat_o_OBUF[9]),
        .O(m_wb_dat_o[9]));
  IBUF m_wb_err_i_IBUF_inst
       (.I(m_wb_err_i),
        .O(m_wb_err_i_IBUF));
  LUT6 #(
    .INIT(64'hD55DFFFFFFFFFFFF)) 
    \m_wb_sel_o[1]_i_1 
       (.I0(\m_wb_adr_o[25]_i_4_n_0 ),
        .I1(\m_wb_sel_o[3]_i_2_n_0 ),
        .I2(\wishbone/MasterWbRX_reg_n_0 ),
        .I3(\rx_burst_cnt[1]_i_2_n_0 ),
        .I4(\wishbone/RxPointerLSB_rst [1]),
        .I5(\wishbone/RxPointerLSB_rst [0]),
        .O(\m_wb_sel_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55D75555FFFFFFFF)) 
    \m_wb_sel_o[2]_i_1 
       (.I0(\wishbone/RxPointerLSB_rst [1]),
        .I1(\rx_burst_cnt[1]_i_2_n_0 ),
        .I2(\wishbone/MasterWbRX_reg_n_0 ),
        .I3(\wishbone/BlockReadTxDataFromMemory ),
        .I4(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I5(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_sel_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF11F1111FFFFFFFF)) 
    \m_wb_sel_o[3]_i_1 
       (.I0(\wishbone/RxPointerLSB_rst [0]),
        .I1(\wishbone/RxPointerLSB_rst [1]),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .I4(\m_wb_sel_o[3]_i_2_n_0 ),
        .I5(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\m_wb_sel_o[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_wb_sel_o[3]_i_2 
       (.I0(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I1(\wishbone/BlockReadTxDataFromMemory ),
        .O(\m_wb_sel_o[3]_i_2_n_0 ));
  OBUF \m_wb_sel_o_OBUF[0]_inst 
       (.I(m_wb_sel_o_OBUF[0]),
        .O(m_wb_sel_o[0]));
  OBUF \m_wb_sel_o_OBUF[1]_inst 
       (.I(m_wb_sel_o_OBUF[1]),
        .O(m_wb_sel_o[1]));
  OBUF \m_wb_sel_o_OBUF[2]_inst 
       (.I(m_wb_sel_o_OBUF[2]),
        .O(m_wb_sel_o[2]));
  OBUF \m_wb_sel_o_OBUF[3]_inst 
       (.I(m_wb_sel_o_OBUF[3]),
        .O(m_wb_sel_o[3]));
  OBUF m_wb_stb_o_OBUF_inst
       (.I(m_wb_stb_o_OBUF),
        .O(m_wb_stb_o));
  OBUF m_wb_we_o_OBUF_inst
       (.I(m_wb_we_o_OBUF),
        .O(m_wb_we_o));
  LUT6 #(
    .INIT(64'hAAA2AAA2AAA2A2AA)) 
    m_wb_we_o_i_1
       (.I0(\m_wb_adr_o[25]_i_4_n_0 ),
        .I1(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I2(\wishbone/BlockReadTxDataFromMemory ),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .I4(m_wb_err_i_IBUF),
        .I5(m_wb_ack_i_IBUF),
        .O(m_wb_we_o_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/MuxedAbort_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(MuxedAbort_i_1_n_0),
        .Q(\maccontrol1/MuxedAbort_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/MuxedDone_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(MuxedDone_i_1_n_0),
        .Q(\maccontrol1/MuxedDone_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/TxAbortInLatched_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxAbortIn),
        .Q(\maccontrol1/TxAbortInLatched ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/TxDoneInLatched_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxDoneIn),
        .Q(\maccontrol1/TxDoneInLatched ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/TxUsedDataOutDetected_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxUsedDataOutDetected_i_1_n_0),
        .Q(\maccontrol1/TxUsedDataOutDetected_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AddressOK_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(AddressOK_i_1_n_0),
        .Q(ControlFrmAddressOK));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [7]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [8]),
        .Q(\maccontrol1/AssembledTimerValue [0]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[10] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [15]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [10]),
        .Q(\maccontrol1/AssembledTimerValue [10]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[11] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [15]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [11]),
        .Q(\maccontrol1/AssembledTimerValue [11]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[12] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [15]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [12]),
        .Q(\maccontrol1/AssembledTimerValue [12]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[13] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [15]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [13]),
        .Q(\maccontrol1/AssembledTimerValue [13]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[14] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [15]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [14]),
        .Q(\maccontrol1/AssembledTimerValue [14]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[15] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [15]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [15]),
        .Q(\maccontrol1/AssembledTimerValue [15]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [7]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [9]),
        .Q(\maccontrol1/AssembledTimerValue [1]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [7]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [10]),
        .Q(\maccontrol1/AssembledTimerValue [2]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [7]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [11]),
        .Q(\maccontrol1/AssembledTimerValue [3]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [7]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [12]),
        .Q(\maccontrol1/AssembledTimerValue [4]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [7]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [13]),
        .Q(\maccontrol1/AssembledTimerValue [5]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [7]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [14]),
        .Q(\maccontrol1/AssembledTimerValue [6]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [7]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [15]),
        .Q(\maccontrol1/AssembledTimerValue [7]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[8] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [15]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [8]),
        .Q(\maccontrol1/AssembledTimerValue [8]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/AssembledTimerValue_reg[9] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/p_0_in [15]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_1_in [9]),
        .Q(\maccontrol1/AssembledTimerValue [9]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/ByteCnt_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__0 [0]),
        .Q(\maccontrol1/receivecontrol1/ByteCnt_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/ByteCnt_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__0 [1]),
        .Q(\maccontrol1/receivecontrol1/ByteCnt_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/ByteCnt_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[2]_i_1__2_n_0 ),
        .Q(\maccontrol1/receivecontrol1/ByteCnt_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/ByteCnt_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__0 [3]),
        .Q(\maccontrol1/receivecontrol1/ByteCnt_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/ByteCnt_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[4]_i_2_n_0 ),
        .Q(\maccontrol1/receivecontrol1/ByteCnt_reg [4]));
  FDPE #(
    .INIT(1'b1)) 
    \maccontrol1/receivecontrol1/DetectionWindow_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DetectionWindow_i_1_n_0),
        .PRE(wb_rst_i_IBUF),
        .Q(\maccontrol1/receivecontrol1/DetectionWindow_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/Divider2_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/receivecontrol1/Divider2 ),
        .Q(\maccontrol1/receivecontrol1/Divider2_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/DlyCrcCnt_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\receivecontrol1/DlyCrcCnt[0]_i_1_n_0 ),
        .Q(\maccontrol1/receivecontrol1/DlyCrcCnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/DlyCrcCnt_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\receivecontrol1/DlyCrcCnt[1]_i_1_n_0 ),
        .Q(\maccontrol1/receivecontrol1/DlyCrcCnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/DlyCrcCnt_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\receivecontrol1/DlyCrcCnt[2]_i_1_n_0 ),
        .Q(\maccontrol1/receivecontrol1/p_0_in18_in ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[0]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [0]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[10] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[10]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [10]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[11] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[11]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [11]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[12] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[12]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [12]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[13] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[13]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [13]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[14] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[14]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [14]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[15] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[15]_i_2_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [15]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[1]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [1]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[2]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [2]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[3]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [3]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[4]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [4]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[5]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [5]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[6]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [6]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[7]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [7]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[8] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[8]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [8]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/LatchedTimerValue_reg[9] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\LatchedTimerValue[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\LatchedTimerValue[9]_i_1_n_0 ),
        .Q(\maccontrol1/LatchedTimerValue [9]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/OpCodeOK_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(OpCodeOK_i_1_n_0),
        .Q(\maccontrol1/receivecontrol1/OpCodeOK_reg_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \maccontrol1/receivecontrol1/PauseTimer0_carry 
       (.CI(\<const0> ),
        .CO({\maccontrol1/receivecontrol1/PauseTimer0_carry_n_0 ,\maccontrol1/receivecontrol1/PauseTimer0_carry_n_1 ,\maccontrol1/receivecontrol1/PauseTimer0_carry_n_2 ,\maccontrol1/receivecontrol1/PauseTimer0_carry_n_3 }),
        .CYINIT(\maccontrol1/PauseTimer [0]),
        .DI(\maccontrol1/PauseTimer [4:1]),
        .O(\maccontrol1/PauseTimer0 [4:1]),
        .S({PauseTimer0_carry_i_1_n_0,PauseTimer0_carry_i_2_n_0,PauseTimer0_carry_i_3_n_0,PauseTimer0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \maccontrol1/receivecontrol1/PauseTimer0_carry__0 
       (.CI(\maccontrol1/receivecontrol1/PauseTimer0_carry_n_0 ),
        .CO({\maccontrol1/receivecontrol1/PauseTimer0_carry__0_n_0 ,\maccontrol1/receivecontrol1/PauseTimer0_carry__0_n_1 ,\maccontrol1/receivecontrol1/PauseTimer0_carry__0_n_2 ,\maccontrol1/receivecontrol1/PauseTimer0_carry__0_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\maccontrol1/PauseTimer [8:5]),
        .O(\maccontrol1/PauseTimer0 [8:5]),
        .S({PauseTimer0_carry__0_i_1_n_0,PauseTimer0_carry__0_i_2_n_0,PauseTimer0_carry__0_i_3_n_0,PauseTimer0_carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \maccontrol1/receivecontrol1/PauseTimer0_carry__1 
       (.CI(\maccontrol1/receivecontrol1/PauseTimer0_carry__0_n_0 ),
        .CO({\maccontrol1/receivecontrol1/PauseTimer0_carry__1_n_0 ,\maccontrol1/receivecontrol1/PauseTimer0_carry__1_n_1 ,\maccontrol1/receivecontrol1/PauseTimer0_carry__1_n_2 ,\maccontrol1/receivecontrol1/PauseTimer0_carry__1_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\maccontrol1/PauseTimer [12:9]),
        .O(\maccontrol1/PauseTimer0 [12:9]),
        .S({PauseTimer0_carry__1_i_1_n_0,PauseTimer0_carry__1_i_2_n_0,PauseTimer0_carry__1_i_3_n_0,PauseTimer0_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \maccontrol1/receivecontrol1/PauseTimer0_carry__2 
       (.CI(\maccontrol1/receivecontrol1/PauseTimer0_carry__1_n_0 ),
        .CO({\maccontrol1/receivecontrol1/PauseTimer0_carry__2_n_2 ,\maccontrol1/receivecontrol1/PauseTimer0_carry__2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\maccontrol1/PauseTimer [14:13]}),
        .O(\maccontrol1/PauseTimer0 [15:13]),
        .S({\<const0> ,PauseTimer0_carry__2_i_1_n_0,PauseTimer0_carry__2_i_2_n_0,PauseTimer0_carry__2_i_3_n_0}));
  FDPE #(
    .INIT(1'b1)) 
    \maccontrol1/receivecontrol1/PauseTimerEq0_sync1_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\maccontrol1/PauseTimerEq0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\maccontrol1/PauseTimerEq0_sync1 ));
  FDPE #(
    .INIT(1'b1)) 
    \maccontrol1/receivecontrol1/PauseTimerEq0_sync2_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\maccontrol1/PauseTimerEq0_sync1 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\maccontrol1/receivecontrol1/PauseTimerEq0_sync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[0]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [0]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[10] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[10]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [10]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[11] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[11]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [11]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[12] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[12]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [12]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[13] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[13]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [13]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[14] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[14]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [14]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[15] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[15]_i_2_n_0 ),
        .Q(\maccontrol1/PauseTimer [15]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[1]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [1]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[2]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [2]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[3]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [3]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[4]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [4]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[5]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [5]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[6]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [6]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[7]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [7]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[8] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[8]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [8]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/PauseTimer_reg[9] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\PauseTimer[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\PauseTimer[9]_i_1_n_0 ),
        .Q(\maccontrol1/PauseTimer [9]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/Pause_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(Pause_i_1_n_0),
        .Q(\maccontrol1/Pause ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ReceivedPauseFrmWAddr_i_1_n_0),
        .Q(\maccontrol1/receivecontrol1/ReceivedPauseFrmWAddr_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/ReceivedPauseFrm_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ReceivedPauseFrm_i_1_n_0),
        .Q(ReceivedPauseFrm));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/SlotTimer_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\SlotTimer[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__0__0 [0]),
        .Q(\maccontrol1/receivecontrol1/SlotTimer_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/SlotTimer_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\SlotTimer[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__0__0 [1]),
        .Q(\maccontrol1/receivecontrol1/SlotTimer_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/SlotTimer_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\SlotTimer[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\SlotTimer[2]_i_1_n_0 ),
        .Q(\maccontrol1/receivecontrol1/SlotTimer_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/SlotTimer_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\SlotTimer[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\SlotTimer[3]_i_1_n_0 ),
        .Q(\maccontrol1/receivecontrol1/SlotTimer_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/SlotTimer_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\SlotTimer[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\SlotTimer[4]_i_1_n_0 ),
        .Q(\maccontrol1/receivecontrol1/SlotTimer_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/SlotTimer_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\SlotTimer[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\SlotTimer[5]_i_2_n_0 ),
        .Q(\maccontrol1/receivecontrol1/SlotTimer_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/receivecontrol1/TypeLengthOK_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TypeLengthOK_i_1_n_0),
        .Q(\maccontrol1/receivecontrol1/TypeLengthOK ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/BlockTxDone_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(BlockTxDone_i_1_n_0),
        .Q(\maccontrol1/BlockTxDone ));
  (* inverted = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \maccontrol1/transmitcontrol1/ByteCnt_reg[0]_inv 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[5]_i_1_n_0 ),
        .D(\maccontrol1/p_0_in__2 [0]),
        .PRE(wb_rst_i_IBUF),
        .Q(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ByteCnt_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__2 [1]),
        .Q(\maccontrol1/transmitcontrol1/ByteCnt_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ByteCnt_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__2 [2]),
        .Q(\maccontrol1/transmitcontrol1/ByteCnt_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ByteCnt_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__2 [3]),
        .Q(\maccontrol1/transmitcontrol1/ByteCnt_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ByteCnt_reg[4] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__2 [4]),
        .Q(\maccontrol1/transmitcontrol1/ByteCnt_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ByteCnt_reg[5] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[5]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/p_0_in__2 [5]),
        .Q(\maccontrol1/transmitcontrol1/ByteCnt_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ControlData_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/transmitcontrol1/MuxedCtrlData [0]),
        .Q(\maccontrol1/ControlData [0]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ControlData_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .CLR(wb_rst_i_IBUF),
        .D(\ControlData[1]_i_1_n_0 ),
        .Q(\maccontrol1/ControlData [1]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ControlData_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .CLR(wb_rst_i_IBUF),
        .D(\ControlData[2]_i_1_n_0 ),
        .Q(\maccontrol1/ControlData [2]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ControlData_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/transmitcontrol1/MuxedCtrlData [3]),
        .Q(\maccontrol1/ControlData [3]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ControlData_reg[4] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .CLR(wb_rst_i_IBUF),
        .D(\ControlData[4]_i_1_n_0 ),
        .Q(\maccontrol1/ControlData [4]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ControlData_reg[5] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .CLR(wb_rst_i_IBUF),
        .D(\ControlData[5]_i_1_n_0 ),
        .Q(\maccontrol1/ControlData [5]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ControlData_reg[6] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .CLR(wb_rst_i_IBUF),
        .D(\ControlData[6]_i_1_n_0 ),
        .Q(\maccontrol1/ControlData [6]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ControlData_reg[7] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\maccontrol1/transmitcontrol1/ByteCnt_reg [0]),
        .CLR(wb_rst_i_IBUF),
        .D(\ControlData[7]_i_1_n_0 ),
        .Q(\maccontrol1/ControlData [7]));
  FDRE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/ControlEnd_q_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\maccontrol1/transmitcontrol1/ControlEnd ),
        .Q(\maccontrol1/transmitcontrol1/ControlEnd_q ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/CtrlMux_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(CtrlMux_i_1_n_0),
        .Q(\maccontrol1/CtrlMux ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/DlyCrcCnt_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\transmitcontrol1/DlyCrcCnt[0]_i_1_n_0 ),
        .Q(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/DlyCrcCnt_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\transmitcontrol1/DlyCrcCnt[1]_i_1_n_0 ),
        .Q(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/DlyCrcCnt_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\transmitcontrol1/DlyCrcCnt[2]_i_1_n_0 ),
        .Q(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/SendingCtrlFrm_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(SendingCtrlFrm_i_1_n_0),
        .Q(\maccontrol1/SendingCtrlFrm ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/TxCtrlEndFrm_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\maccontrol1/transmitcontrol1/TxCtrlEndFrm0 ),
        .Q(TxCtrlEndFrm));
  FDRE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/TxCtrlStartFrm_q_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\maccontrol1/TxCtrlStartFrm ),
        .Q(\maccontrol1/transmitcontrol1/TxCtrlStartFrm_q ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/TxCtrlStartFrm_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxCtrlStartFrm_i_1_n_0),
        .Q(\maccontrol1/TxCtrlStartFrm ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/TxUsedDataIn_q_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxUsedDataIn),
        .Q(\maccontrol1/transmitcontrol1/TxUsedDataIn_q ));
  FDCE #(
    .INIT(1'b0)) 
    \maccontrol1/transmitcontrol1/WillSendControlFrame_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(WillSendControlFrame_i_1_n_0),
        .Q(WillSendControlFrame));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/CarrierSenseLost_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(CarrierSenseLost_i_1_n_0),
        .Q(CarrierSenseLost));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/DeferLatched_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(DeferLatched_i_1_n_0),
        .Q(DeferLatched));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/DribbleNibble_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(DribbleNibble_i_1_n_0),
        .Q(DribbleNibble));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/InvalidSymbol_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(InvalidSymbol_i_1_n_0),
        .Q(InvalidSymbol));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/LatchedCrcError_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(LatchedCrcError_i_1_n_0),
        .Q(LatchedCrcError));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/LatchedMRxErr_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\macstatus1/LatchedMRxErr0 ),
        .Q(LatchedMRxErr));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/LateCollLatched_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\macstatus1/RetryCntLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(LateCollision),
        .Q(LateCollLatched));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/LoadRxStatus_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\macstatus1/TakeSample ),
        .Q(LoadRxStatus));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/ReceiveEnd_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(LoadRxStatus),
        .Q(ReceiveEnd));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/ReceivedPacketTooBig_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ReceivedPacketTooBig_i_1_n_0),
        .Q(ReceivedPacketTooBig));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/RetryCntLatched_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\macstatus1/RetryCntLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RetryCnt[0]),
        .Q(RetryCntLatched[0]));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/RetryCntLatched_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\macstatus1/RetryCntLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RetryCnt[1]),
        .Q(RetryCntLatched[1]));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/RetryCntLatched_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\macstatus1/RetryCntLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RetryCnt[2]),
        .Q(RetryCntLatched[2]));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/RetryCntLatched_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\macstatus1/RetryCntLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RetryCnt[3]),
        .Q(RetryCntLatched[3]));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/RetryLimit_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\macstatus1/RetryCntLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(MaxCollisionOccured),
        .Q(RetryLimit));
  FDPE #(
    .INIT(1'b1)) 
    \macstatus1/RxColWindow_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(RxColWindow_i_1_n_0),
        .PRE(wb_rst_i_IBUF),
        .Q(\macstatus1/RxColWindow_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/RxLateCollision_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxLateCollision_i_1_n_0),
        .Q(RxLateCollision));
  FDCE #(
    .INIT(1'b0)) 
    \macstatus1/ShortFrame_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ShortFrame_i_1_n_0),
        .Q(ShortFrame));
  IBUF mcoll_pad_i_IBUF_inst
       (.I(mcoll_pad_i),
        .O(mcoll_pad_i_IBUF));
  IBUF mcrs_pad_i_IBUF_inst
       (.I(mcrs_pad_i),
        .O(mcrs_pad_i_IBUF));
  IBUF md_pad_i_IBUF_inst
       (.I(md_pad_i),
        .O(md_pad_i_IBUF));
  OBUF md_pad_o_OBUF_inst
       (.I(md_pad_o_OBUF),
        .O(md_pad_o));
  OBUF md_padoe_o_OBUF_inst
       (.I(md_padoe_o_OBUF),
        .O(md_padoe_o));
  OBUF mdc_pad_o_OBUF_inst
       (.I(mdc_pad_o_OBUF),
        .O(mdc_pad_o));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    mem0_reg_i_1
       (.I0(\wishbone/WbEn ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/BDWrite_reg_n_0_[0] ),
        .I3(mem0_reg_i_2_n_0),
        .I4(mem0_reg_i_3_n_0),
        .O(\wishbone/ram_we [0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem0_reg_i_2
       (.I0(\wishbone/ShiftEnded ),
        .I1(\wishbone/RxEn ),
        .I2(\wishbone/p_0_in [3]),
        .O(mem0_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000C080)) 
    mem0_reg_i_3
       (.I0(\wishbone/TxDonePacket_NotCleared_reg_n_0 ),
        .I1(\wishbone/TxEn ),
        .I2(\wishbone/p_0_in [2]),
        .I3(\wishbone/TxAbortPacket_NotCleared_reg_n_0 ),
        .I4(\wishbone/BlockingTxStatusWrite_reg_n_0 ),
        .O(mem0_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    mem1_reg_i_1
       (.I0(mem0_reg_i_2_n_0),
        .I1(mem0_reg_i_3_n_0),
        .I2(\wishbone/WbEn ),
        .I3(\wishbone/p_0_in [4]),
        .I4(\wishbone/BDWrite_reg_n_0_[1] ),
        .O(\wishbone/ram_we [1]));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    mem2_reg_i_1
       (.I0(\wishbone/WbEn ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/BDWrite_reg_n_0_[2] ),
        .I3(mem0_reg_i_2_n_0),
        .I4(mem0_reg_i_3_n_0),
        .O(\wishbone/ram_we [2]));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    mem3_reg_i_1
       (.I0(mem0_reg_i_2_n_0),
        .I1(mem0_reg_i_3_n_0),
        .I2(\wishbone/WbEn ),
        .I3(\wishbone/p_0_in [4]),
        .I4(\wishbone/BDWrite_reg_n_0_[3] ),
        .O(\wishbone/ram_we [3]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/BitCounter_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\BitCounter[0]_i_1_n_0 ),
        .Q(\miim1/BitCounter [0]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/BitCounter_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\BitCounter[1]_i_1_n_0 ),
        .Q(\miim1/BitCounter [1]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/BitCounter_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\BitCounter[2]_i_1_n_0 ),
        .Q(\miim1/BitCounter [2]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/BitCounter_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\BitCounter[3]_i_1_n_0 ),
        .Q(\miim1/BitCounter [3]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/BitCounter_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\BitCounter[4]_i_1_n_0 ),
        .Q(\miim1/BitCounter [4]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/BitCounter_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\BitCounter[5]_i_1_n_0 ),
        .Q(\miim1/BitCounter [5]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/BitCounter_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\BitCounter[6]_i_1_n_0 ),
        .Q(\miim1/BitCounter [6]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/EndBusy_d_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/EndBusy_d0 ),
        .Q(\miim1/EndBusy_d ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/EndBusy_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/EndBusy_d ),
        .Q(\miim1/EndBusy ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/InProgress_q1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/InProgress_reg_n_0 ),
        .Q(\miim1/InProgress_q1 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/InProgress_q2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/InProgress_q1 ),
        .Q(\miim1/InProgress_q2 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/InProgress_q3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/InProgress_q2 ),
        .Q(\miim1/InProgress_q3 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/InProgress_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(InProgress_i_1_n_0),
        .Q(\miim1/InProgress_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/LatchByte0_d_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/LatchByte0_d2 ),
        .Q(\miim1/LatchByte0_d ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/LatchByte1_d_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/LatchByte1_d2 ),
        .Q(\miim1/LatchByte1_d ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/LatchByte_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/LatchByte0_d ),
        .Q(\miim1/LatchByte ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/LatchByte_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/LatchByte1_d ),
        .Q(\miim1/LatchByte__0 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/Nvalid_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(Nvalid_i_1_n_0),
        .Q(NValid_stat));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/RStatStart_q1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(RStatStart),
        .Q(\miim1/RStatStart_q1 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/RStatStart_q2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/RStatStart_q1 ),
        .Q(\miim1/RStatStart_q2 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/RStatStart_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RStatStart_i_1_n_0),
        .Q(RStatStart));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/RStat_q1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(r_RStat),
        .Q(\miim1/RStat_q1 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/RStat_q2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/RStat_q1 ),
        .Q(\miim1/RStat_q2 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/RStat_q3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/RStat_q2 ),
        .Q(\miim1/RStat_q3 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/ScanStat_q1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(r_ScanStat),
        .Q(\miim1/ScanStat_q1 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/ScanStat_q2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/ScanStat_q1 ),
        .Q(\miim1/ScanStat_q2 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/SyncStatMdcEn_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/ScanStat_q2 ),
        .Q(\miim1/SyncStatMdcEn ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/UpdateMIIRX_DATAReg_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/UpdateMIIRX_DATAReg0 ),
        .Q(UpdateMIIRX_DATAReg));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/WCtrlDataStart_q1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(WCtrlDataStart),
        .Q(\miim1/WCtrlDataStart_q1 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/WCtrlDataStart_q2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/WCtrlDataStart_q1 ),
        .Q(\miim1/WCtrlDataStart_q2 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/WCtrlDataStart_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(WCtrlDataStart_q_i_1_n_0),
        .Q(\miim1/WCtrlDataStart_q ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/WCtrlDataStart_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(WCtrlDataStart_i_1_n_0),
        .Q(WCtrlDataStart));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/WCtrlData_q1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(r_WCtrlData),
        .Q(\miim1/WCtrlData_q1 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/WCtrlData_q2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/WCtrlData_q1 ),
        .Q(\miim1/WCtrlData_q2 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/WCtrlData_q3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/WCtrlData_q2 ),
        .Q(\miim1/WCtrlData_q3 ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/WriteOp_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(WriteOp_i_1_n_0),
        .Q(\miim1/WriteOp_reg_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \miim1/clkgen/Counter_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\miim1/Counter [0]),
        .PRE(wb_rst_i_IBUF),
        .Q(\miim1/clkgen/Counter_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/clkgen/Counter_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/Counter [1]),
        .Q(\miim1/clkgen/Counter_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/clkgen/Counter_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/Counter [2]),
        .Q(\miim1/clkgen/Counter_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/clkgen/Counter_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/Counter [3]),
        .Q(\miim1/clkgen/Counter_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/clkgen/Counter_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/Counter [4]),
        .Q(\miim1/clkgen/Counter_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/clkgen/Counter_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/Counter [5]),
        .Q(\miim1/clkgen/Counter_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/clkgen/Counter_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/Counter [6]),
        .Q(\miim1/clkgen/Counter_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/clkgen/Mdc_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(Mdc_i_1_n_0),
        .Q(mdc_pad_o_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/outctrl/MdoEn_2d_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/outctrl/MdoEn_2d0 ),
        .Q(\miim1/MdoEn_2d ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/outctrl/MdoEn_d_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/MdoEn_2d ),
        .Q(\miim1/MdoEn_d ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/outctrl/MdoEn_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/MdoEn_d ),
        .Q(md_padoe_o_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/outctrl/Mdo_2d_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/outctrl/Mdo_2d0 ),
        .Q(\miim1/outctrl/Mdo_2d ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/outctrl/Mdo_d_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/outctrl/Mdo_d0 ),
        .Q(\miim1/Mdo_d ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/outctrl/Mdo_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/Mdo_d ),
        .Q(md_pad_o_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/LinkFail_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(LinkFail_i_1_n_0),
        .Q(LinkFail));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(md_pad_i_IBUF),
        .Q(Prsd[0]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[1] ),
        .Q(Prsd[10]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[2] ),
        .Q(Prsd[11]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[3] ),
        .Q(Prsd[12]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[4] ),
        .Q(Prsd[13]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[5] ),
        .Q(Prsd[14]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[6] ),
        .Q(Prsd[15]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[0] ),
        .Q(Prsd[1]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[1] ),
        .Q(Prsd[2]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[2] ),
        .Q(Prsd[3]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[3] ),
        .Q(Prsd[4]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[4] ),
        .Q(Prsd[5]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[5] ),
        .Q(Prsd[6]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[6] ),
        .Q(Prsd[7]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(md_pad_i_IBUF),
        .Q(Prsd[8]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/Prsd_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\Prsd[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/shftrg/ShiftReg_reg_n_0_[0] ),
        .Q(Prsd[9]));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/ShiftReg_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/p_0_in [0]),
        .Q(\miim1/shftrg/ShiftReg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/ShiftReg_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/p_0_in [1]),
        .Q(\miim1/shftrg/ShiftReg_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/ShiftReg_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/p_0_in [2]),
        .Q(\miim1/shftrg/ShiftReg_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/ShiftReg_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/p_0_in [3]),
        .Q(\miim1/shftrg/ShiftReg_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/ShiftReg_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/p_0_in [4]),
        .Q(\miim1/shftrg/ShiftReg_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/ShiftReg_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/p_0_in [5]),
        .Q(\miim1/shftrg/ShiftReg_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/ShiftReg_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/p_0_in [6]),
        .Q(\miim1/shftrg/ShiftReg_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \miim1/shftrg/ShiftReg_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\miim1/MdcEn_n ),
        .CLR(wb_rst_i_IBUF),
        .D(\miim1/p_0_in [7]),
        .Q(\miim1/ShiftedBit ));
  BUFG mrx_clk_pad_i_IBUF_BUFG_inst
       (.I(mrx_clk_pad_i_IBUF),
        .O(mrx_clk_pad_i_IBUF_BUFG));
  IBUF mrx_clk_pad_i_IBUF_inst
       (.I(mrx_clk_pad_i),
        .O(mrx_clk_pad_i_IBUF));
  IBUF \mrxd_pad_i_IBUF[0]_inst 
       (.I(mrxd_pad_i[0]),
        .O(mrxd_pad_i_IBUF[0]));
  IBUF \mrxd_pad_i_IBUF[1]_inst 
       (.I(mrxd_pad_i[1]),
        .O(mrxd_pad_i_IBUF[1]));
  IBUF \mrxd_pad_i_IBUF[2]_inst 
       (.I(mrxd_pad_i[2]),
        .O(mrxd_pad_i_IBUF[2]));
  IBUF \mrxd_pad_i_IBUF[3]_inst 
       (.I(mrxd_pad_i[3]),
        .O(mrxd_pad_i_IBUF[3]));
  IBUF mrxdv_pad_i_IBUF_inst
       (.I(mrxdv_pad_i),
        .O(mrxdv_pad_i_IBUF));
  IBUF mrxerr_pad_i_IBUF_inst
       (.I(mrxerr_pad_i),
        .O(mrxerr_pad_i_IBUF));
  BUFG mtx_clk_pad_i_IBUF_BUFG_inst
       (.I(mtx_clk_pad_i_IBUF),
        .O(mtx_clk_pad_i_IBUF_BUFG));
  IBUF mtx_clk_pad_i_IBUF_inst
       (.I(mtx_clk_pad_i),
        .O(mtx_clk_pad_i_IBUF));
  OBUF \mtxd_pad_o_OBUF[0]_inst 
       (.I(mtxd_pad_o_OBUF[0]),
        .O(mtxd_pad_o[0]));
  OBUF \mtxd_pad_o_OBUF[1]_inst 
       (.I(mtxd_pad_o_OBUF[1]),
        .O(mtxd_pad_o[1]));
  OBUF \mtxd_pad_o_OBUF[2]_inst 
       (.I(mtxd_pad_o_OBUF[2]),
        .O(mtxd_pad_o[2]));
  OBUF \mtxd_pad_o_OBUF[3]_inst 
       (.I(mtxd_pad_o_OBUF[3]),
        .O(mtxd_pad_o[3]));
  OBUF mtxen_pad_o_OBUF_inst
       (.I(mtxen_pad_o_OBUF),
        .O(mtxen_pad_o));
  OBUF mtxerr_pad_o_OBUF_inst
       (.I(mtxerr_pad_o_OBUF),
        .O(mtxerr_pad_o));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    r_RxEn_q_i_1
       (.I0(\ethreg1/MODER_0/DataOut_reg_n_0_[0] ),
        .I1(\ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ),
        .O(r_RxEn));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    r_TxEn_q_i_1
       (.I0(\ethreg1/p_0_in19_in ),
        .I1(r_TxEn_q_i_2_n_0),
        .I2(r_TxBDNum[0]),
        .I3(\ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ),
        .I4(r_TxBDNum[6]),
        .I5(r_TxBDNum[5]),
        .O(r_TxEn));
  LUT4 #(
    .INIT(16'hFFFE)) 
    r_TxEn_q_i_2
       (.I0(r_TxBDNum[4]),
        .I1(r_TxBDNum[3]),
        .I2(r_TxBDNum[2]),
        .I3(r_TxBDNum[1]),
        .O(r_TxEn_q_i_2_n_0));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_addr[0]_i_1 
       (.I0(\wishbone/p_2_in ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/p_1_in ),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_adr_i_IBUF[2]),
        .O(\wishbone/ram_addr [0]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_addr[1]_i_1 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[1] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/TxBDAddress_reg_n_0_[1] ),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_adr_i_IBUF[3]),
        .O(\wishbone/ram_addr [1]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_addr[2]_i_1 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[2] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/TxBDAddress_reg_n_0_[2] ),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_adr_i_IBUF[4]),
        .O(\wishbone/ram_addr [2]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_addr[3]_i_1 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[3] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/TxBDAddress_reg_n_0_[3] ),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_adr_i_IBUF[5]),
        .O(\wishbone/ram_addr [3]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_addr[4]_i_1 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[4] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/TxBDAddress_reg_n_0_[4] ),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_adr_i_IBUF[6]),
        .O(\wishbone/ram_addr [4]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_addr[5]_i_1 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[5] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/TxBDAddress_reg_n_0_[5] ),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_adr_i_IBUF[7]),
        .O(\wishbone/ram_addr [5]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_addr[6]_i_1 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[6] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/TxBDAddress_reg_n_0_[6] ),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_adr_i_IBUF[8]),
        .O(\wishbone/ram_addr [6]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_addr[7]_i_1 
       (.I0(\wishbone/RxBDAddress_reg_n_0_[7] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/TxBDAddress_reg_n_0_[7] ),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_adr_i_IBUF[9]),
        .O(\wishbone/ram_addr [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ram_addr[7]_i_2 
       (.I0(\wishbone/p_0_in [1]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/p_0_in [3]),
        .O(\ram_addr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[0]_i_1 
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[0] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(CarrierSenseLost),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[0]),
        .O(\wishbone/ram_di [0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \ram_di[10]_i_1 
       (.I0(wb_dat_i_IBUF[10]),
        .I1(\wishbone/p_0_in [0]),
        .I2(\wishbone/p_0_in [3]),
        .I3(\wishbone/p_0_in [4]),
        .O(\wishbone/ram_di [10]));
  LUT6 #(
    .INIT(64'h30F030AA30AA30AA)) 
    \ram_di[11]_i_1 
       (.I0(wb_dat_i_IBUF[11]),
        .I1(\wishbone/p_0_in [1]),
        .I2(PerPacketCrcEn),
        .I3(\wishbone/p_0_in [4]),
        .I4(\wishbone/p_0_in [3]),
        .I5(\wishbone/p_0_in [0]),
        .O(\wishbone/ram_di [11]));
  LUT6 #(
    .INIT(64'h30F030AA30AA30AA)) 
    \ram_di[12]_i_1 
       (.I0(wb_dat_i_IBUF[12]),
        .I1(\wishbone/p_0_in [1]),
        .I2(PerPacketPad),
        .I3(\wishbone/p_0_in [4]),
        .I4(\wishbone/p_0_in [3]),
        .I5(\wishbone/p_0_in [0]),
        .O(\wishbone/ram_di [12]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[13]_i_1 
       (.I0(\wishbone/RxBDDataIn [13]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/TxBDDataIn [13]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[13]),
        .O(\wishbone/ram_di [13]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[14]_i_1 
       (.I0(\wishbone/RxBDDataIn [14]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/TxBDDataIn [14]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[14]),
        .O(\wishbone/ram_di [14]));
  LUT4 #(
    .INIT(16'h002A)) 
    \ram_di[15]_i_1 
       (.I0(wb_dat_i_IBUF[15]),
        .I1(\wishbone/p_0_in [0]),
        .I2(\wishbone/p_0_in [3]),
        .I3(\wishbone/p_0_in [4]),
        .O(\wishbone/ram_di [15]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[16]_i_1 
       (.I0(\wishbone/LatchedRxLength [0]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [0]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[16]),
        .O(\wishbone/ram_di [16]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[17]_i_1 
       (.I0(\wishbone/LatchedRxLength [1]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [1]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[17]),
        .O(\wishbone/ram_di [17]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[18]_i_1 
       (.I0(\wishbone/LatchedRxLength [2]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [2]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[18]),
        .O(\wishbone/ram_di [18]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[19]_i_1 
       (.I0(\wishbone/LatchedRxLength [3]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [3]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[19]),
        .O(\wishbone/ram_di [19]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[1]_i_1 
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[1] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(DeferLatched),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[1]),
        .O(\wishbone/ram_di [1]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[20]_i_1 
       (.I0(\wishbone/LatchedRxLength [4]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [4]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[20]),
        .O(\wishbone/ram_di [20]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[21]_i_1 
       (.I0(\wishbone/LatchedRxLength [5]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [5]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[21]),
        .O(\wishbone/ram_di [21]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[22]_i_1 
       (.I0(\wishbone/LatchedRxLength [6]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [6]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[22]),
        .O(\wishbone/ram_di [22]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[23]_i_1 
       (.I0(\wishbone/LatchedRxLength [7]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [7]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[23]),
        .O(\wishbone/ram_di [23]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[24]_i_1 
       (.I0(\wishbone/LatchedRxLength [8]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [8]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[24]),
        .O(\wishbone/ram_di [24]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[25]_i_1 
       (.I0(\wishbone/LatchedRxLength [9]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [9]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[25]),
        .O(\wishbone/ram_di [25]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[26]_i_1 
       (.I0(\wishbone/LatchedRxLength [10]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [10]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[26]),
        .O(\wishbone/ram_di [26]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[27]_i_1 
       (.I0(\wishbone/LatchedRxLength [11]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [11]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[27]),
        .O(\wishbone/ram_di [27]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[28]_i_1 
       (.I0(\wishbone/LatchedRxLength [12]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [12]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[28]),
        .O(\wishbone/ram_di [28]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[29]_i_1 
       (.I0(\wishbone/LatchedRxLength [13]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [13]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[29]),
        .O(\wishbone/ram_di [29]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[2]_i_1 
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[2] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(LateCollLatched),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[2]),
        .O(\wishbone/ram_di [2]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[30]_i_1 
       (.I0(\wishbone/LatchedRxLength [14]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [14]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[30]),
        .O(\wishbone/ram_di [30]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[31]_i_1 
       (.I0(\wishbone/LatchedRxLength [15]),
        .I1(\wishbone/p_0_in [4]),
        .I2(\wishbone/LatchedTxLength [15]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[31]),
        .O(\wishbone/ram_di [31]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[3]_i_1 
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[3] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(RetryLimit),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[3]),
        .O(\wishbone/ram_di [3]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[4]_i_1 
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[4] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(RetryCntLatched[0]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[4]),
        .O(\wishbone/ram_di [4]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[5]_i_1 
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[5] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(RetryCntLatched[1]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[5]),
        .O(\wishbone/ram_di [5]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[6]_i_1 
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[6] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(RetryCntLatched[2]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[6]),
        .O(\wishbone/ram_di [6]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[7]_i_1 
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[7] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(RetryCntLatched[3]),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[7]),
        .O(\wishbone/ram_di [7]));
  LUT6 #(
    .INIT(64'hB8BBF3F3B888C0C0)) 
    \ram_di[8]_i_1 
       (.I0(\wishbone/RxStatusInLatched_reg_n_0_[8] ),
        .I1(\wishbone/p_0_in [4]),
        .I2(TxUnderRun),
        .I3(\wishbone/p_0_in [0]),
        .I4(\ram_addr[7]_i_2_n_0 ),
        .I5(wb_dat_i_IBUF[8]),
        .O(\wishbone/ram_di [8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \ram_di[9]_i_1 
       (.I0(wb_dat_i_IBUF[9]),
        .I1(\wishbone/p_0_in [0]),
        .I2(\wishbone/p_0_in [3]),
        .I3(\wishbone/p_0_in [4]),
        .O(\wishbone/ram_di [9]));
  LUT4 #(
    .INIT(16'hAAA3)) 
    \read_pointer[0]_i_1 
       (.I0(\cnt[4]_i_3_n_0 ),
        .I1(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I2(\wishbone/TxAbortPacket ),
        .I3(\wishbone/TxRetryPacket ),
        .O(\wishbone/p_0_in__2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h0080FF8F)) 
    \read_pointer[0]_i_1__0 
       (.I0(m_wb_ack_i_IBUF),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\wishbone/SyncRxStartFrm_q ),
        .I3(\wishbone/SyncRxStartFrm_q2 ),
        .I4(\wishbone/rx_fifo/read_pointer_reg [0]),
        .O(\wishbone/p_0_in__5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \read_pointer[1]_i_1 
       (.I0(\wishbone/TxRetryPacket ),
        .I1(\wishbone/TxAbortPacket ),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/read_pointer_reg [0]),
        .O(\wishbone/p_0_in__2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h6066)) 
    \read_pointer[1]_i_1__0 
       (.I0(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I1(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\wishbone/SyncRxStartFrm_q ),
        .O(\wishbone/p_0_in__5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h01111000)) 
    \read_pointer[2]_i_1 
       (.I0(\wishbone/TxRetryPacket ),
        .I1(\wishbone/TxAbortPacket ),
        .I2(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I3(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [2]),
        .O(\wishbone/p_0_in__2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h0BBBB000)) 
    \read_pointer[2]_i_1__0 
       (.I0(\wishbone/SyncRxStartFrm_q2 ),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I3(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [2]),
        .O(\read_pointer[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \read_pointer[3]_i_1 
       (.I0(\wishbone/SyncRxStartFrm_q2 ),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(m_wb_ack_i_IBUF),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\read_pointer[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \read_pointer[3]_i_1__0 
       (.I0(\cnt[4]_i_3_n_0 ),
        .I1(\wishbone/TxRetryPacket ),
        .I2(\wishbone/TxAbortPacket ),
        .O(\read_pointer[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0111111110000000)) 
    \read_pointer[3]_i_2 
       (.I0(\wishbone/TxRetryPacket ),
        .I1(\wishbone/TxAbortPacket ),
        .I2(\wishbone/tx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/tx_fifo/read_pointer_reg [0]),
        .I4(\wishbone/tx_fifo/read_pointer_reg [2]),
        .I5(\wishbone/tx_fifo/read_pointer_reg [3]),
        .O(\wishbone/p_0_in__2 [3]));
  LUT6 #(
    .INIT(64'h0BBBBBBBB0000000)) 
    \read_pointer[3]_i_2__0 
       (.I0(\wishbone/SyncRxStartFrm_q2 ),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/rx_fifo/read_pointer_reg [1]),
        .I3(\wishbone/rx_fifo/read_pointer_reg [0]),
        .I4(\wishbone/rx_fifo/read_pointer_reg [2]),
        .I5(\wishbone/rx_fifo/read_pointer_reg [3]),
        .O(\read_pointer[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F10)) 
    \receivecontrol1/DlyCrcCnt[0]_i_1 
       (.I0(RxEndFrm),
        .I1(\maccontrol1/receivecontrol1/p_0_in18_in ),
        .I2(RxValid),
        .I3(\maccontrol1/receivecontrol1/DlyCrcCnt_reg_n_0_[0] ),
        .O(\receivecontrol1/DlyCrcCnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h31FF0200)) 
    \receivecontrol1/DlyCrcCnt[1]_i_1 
       (.I0(\maccontrol1/receivecontrol1/DlyCrcCnt_reg_n_0_[0] ),
        .I1(RxEndFrm),
        .I2(\maccontrol1/receivecontrol1/p_0_in18_in ),
        .I3(RxValid),
        .I4(\maccontrol1/receivecontrol1/DlyCrcCnt_reg_n_0_[1] ),
        .O(\receivecontrol1/DlyCrcCnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0F08FF00)) 
    \receivecontrol1/DlyCrcCnt[2]_i_1 
       (.I0(\maccontrol1/receivecontrol1/DlyCrcCnt_reg_n_0_[0] ),
        .I1(\maccontrol1/receivecontrol1/DlyCrcCnt_reg_n_0_[1] ),
        .I2(RxEndFrm),
        .I3(\maccontrol1/receivecontrol1/p_0_in18_in ),
        .I4(RxValid),
        .O(\receivecontrol1/DlyCrcCnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFAB000000)) 
    \rx_burst_cnt[0]_i_1 
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(m_wb_err_i_IBUF),
        .I2(m_wb_ack_i_IBUF),
        .I3(\rx_burst_cnt[1]_i_3_n_0 ),
        .I4(\wishbone/rx_burst_cnt ),
        .I5(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .O(\rx_burst_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E0FFFFE0000000)) 
    \rx_burst_cnt[1]_i_1 
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(\rx_burst_cnt[1]_i_2_n_0 ),
        .I2(\rx_burst_cnt[1]_i_3_n_0 ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/rx_burst_cnt ),
        .I5(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .O(\rx_burst_cnt[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rx_burst_cnt[1]_i_2 
       (.I0(m_wb_ack_i_IBUF),
        .I1(m_wb_err_i_IBUF),
        .O(\rx_burst_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \rx_burst_cnt[1]_i_3 
       (.I0(\wishbone/rx_burst_en_reg_n_0 ),
        .I1(\wishbone/rxfifo_cnt [2]),
        .I2(\wishbone/rxfifo_cnt [4]),
        .I3(\wishbone/rxfifo_cnt [3]),
        .I4(\wishbone/rxfifo_cnt [1]),
        .I5(\wishbone/rxfifo_cnt [0]),
        .O(\rx_burst_cnt[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \rx_burst_cnt[2]_i_1 
       (.I0(\rx_burst_cnt[2]_i_2_n_0 ),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/rx_burst_cnt ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .O(\rx_burst_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \rx_burst_cnt[2]_i_2 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(m_wb_ack_i_IBUF),
        .I2(m_wb_err_i_IBUF),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .O(\rx_burst_cnt[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h010100FF)) 
    \rx_burst_cnt[2]_i_3 
       (.I0(\rx_burst_cnt[2]_i_4_n_0 ),
        .I1(m_wb_err_i_IBUF),
        .I2(m_wb_ack_i_IBUF),
        .I3(\rx_burst_cnt[2]_i_5_n_0 ),
        .I4(\wishbone/cyc_cleared_reg_n_0 ),
        .O(\wishbone/rx_burst_cnt ));
  LUT6 #(
    .INIT(64'hF02FFFFF22222222)) 
    \rx_burst_cnt[2]_i_4 
       (.I0(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I1(\wishbone/BlockReadTxDataFromMemory ),
        .I2(\wishbone/MasterWbRX_reg_n_0 ),
        .I3(\wishbone/MasterWbTX_reg_n_0 ),
        .I4(\wishbone/rx_burst_en_reg_n_0 ),
        .I5(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(\rx_burst_cnt[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCCC74FCCCCC74)) 
    \rx_burst_cnt[2]_i_5 
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(\rx_burst_cnt[1]_i_2_n_0 ),
        .I2(\m_wb_adr_o[29]_i_4_n_0 ),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .I4(\wishbone/MasterWbTX_reg_n_0 ),
        .I5(\tx_burst_cnt[1]_i_2_n_0 ),
        .O(\rx_burst_cnt[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02AAFFFF02AA0000)) 
    rx_burst_en_i_1
       (.I0(rx_burst_en_i_2_n_0),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\rx_burst_cnt[1]_i_2_n_0 ),
        .I3(\rx_burst_cnt[1]_i_3_n_0 ),
        .I4(\wishbone/rx_burst_en ),
        .I5(\wishbone/rx_burst_en_reg_n_0 ),
        .O(rx_burst_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h7)) 
    rx_burst_en_i_10
       (.I0(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I1(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .O(rx_burst_en_i_10_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFCFE)) 
    rx_burst_en_i_2
       (.I0(\wishbone/rxfifo_cnt [2]),
        .I1(\wishbone/rxfifo_cnt [3]),
        .I2(\wishbone/rxfifo_cnt [4]),
        .I3(\wishbone/MasterWbRX_reg_n_0 ),
        .I4(\wishbone/rxfifo_cnt [0]),
        .I5(\wishbone/rxfifo_cnt [1]),
        .O(rx_burst_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hDFDFCFCFD0D0C0CF)) 
    rx_burst_en_i_3
       (.I0(\m_wb_adr_o[29]_i_4_n_0 ),
        .I1(rx_burst_en_i_4_n_0),
        .I2(\wishbone/cyc_cleared_reg_n_0 ),
        .I3(rx_burst_en_i_5_n_0),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(rx_burst_en_i_6_n_0),
        .O(\wishbone/rx_burst_en ));
  LUT6 #(
    .INIT(64'h0002020220202020)) 
    rx_burst_en_i_4
       (.I0(\rx_burst_cnt[1]_i_3_n_0 ),
        .I1(rx_burst_en_i_7_n_0),
        .I2(\wishbone/MasterWbTX_reg_n_0 ),
        .I3(\wishbone/tx_burst_en_reg_n_0 ),
        .I4(\m_wb_sel_o[3]_i_2_n_0 ),
        .I5(\wishbone/MasterWbRX_reg_n_0 ),
        .O(rx_burst_en_i_4_n_0));
  LUT6 #(
    .INIT(64'hFBCFCBCFF3FFF3FF)) 
    rx_burst_en_i_5
       (.I0(\wishbone/rx_burst_en_reg_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(\wishbone/MasterWbTX_reg_n_0 ),
        .I3(\m_wb_sel_o[3]_i_2_n_0 ),
        .I4(\wishbone/tx_burst_en_reg_n_0 ),
        .I5(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(rx_burst_en_i_5_n_0));
  LUT6 #(
    .INIT(64'h606000FF60600000)) 
    rx_burst_en_i_6
       (.I0(\rx_burst_cnt[1]_i_2_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .I2(rx_burst_en_i_8_n_0),
        .I3(\tx_burst_cnt[1]_i_2_n_0 ),
        .I4(\rx_burst_cnt[1]_i_3_n_0 ),
        .I5(rx_burst_en_i_9_n_0),
        .O(rx_burst_en_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5DFF)) 
    rx_burst_en_i_7
       (.I0(\m_wb_adr_o[25]_i_4_n_0 ),
        .I1(\m_wb_sel_o[3]_i_2_n_0 ),
        .I2(\wishbone/MasterWbTX_reg_n_0 ),
        .I3(\rx_burst_cnt[1]_i_2_n_0 ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .I5(rx_burst_en_i_10_n_0),
        .O(rx_burst_en_i_7_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    rx_burst_en_i_8
       (.I0(\wishbone/MasterWbTX_reg_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/rx_burst_cnt_reg_n_0_[0] ),
        .I3(\wishbone/rx_burst_cnt_reg_n_0_[1] ),
        .I4(\wishbone/rx_burst_cnt_reg_n_0_[2] ),
        .O(rx_burst_en_i_8_n_0));
  LUT6 #(
    .INIT(64'h1455141414551455)) 
    rx_burst_en_i_9
       (.I0(\rx_burst_cnt[1]_i_2_n_0 ),
        .I1(\wishbone/MasterWbTX_reg_n_0 ),
        .I2(\wishbone/MasterWbRX_reg_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\wishbone/BlockReadTxDataFromMemory ),
        .I5(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .O(rx_burst_en_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/Broadcast_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(Broadcast_i_1_n_0),
        .Q(\rxethmac1/Broadcast_reg_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxethmac1/CrcHashGood_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\CrcHash[5]_i_2_n_0 ),
        .Q(\rxethmac1/CrcHashGood ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rxethmac1/CrcHash_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\CrcHash[5]_i_2_n_0 ),
        .D(\rxethmac1/Crc [26]),
        .Q(\rxethmac1/CrcHash [0]),
        .R(\rxethmac1/CrcHash0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxethmac1/CrcHash_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\CrcHash[5]_i_2_n_0 ),
        .D(\rxethmac1/Crc [27]),
        .Q(\rxethmac1/CrcHash [1]),
        .R(\rxethmac1/CrcHash0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxethmac1/CrcHash_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\CrcHash[5]_i_2_n_0 ),
        .D(\rxethmac1/Crc [28]),
        .Q(\rxethmac1/CrcHash [2]),
        .R(\rxethmac1/CrcHash0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxethmac1/CrcHash_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\CrcHash[5]_i_2_n_0 ),
        .D(\rxethmac1/Crc [29]),
        .Q(\rxethmac1/CrcHash__0 [3]),
        .R(\rxethmac1/CrcHash0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxethmac1/CrcHash_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\CrcHash[5]_i_2_n_0 ),
        .D(\rxethmac1/Crc [30]),
        .Q(\rxethmac1/CrcHash__0 [4]),
        .R(\rxethmac1/CrcHash0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxethmac1/CrcHash_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\CrcHash[5]_i_2_n_0 ),
        .D(\rxethmac1/Crc [31]),
        .Q(\rxethmac1/CrcHash__0 [5]),
        .R(\rxethmac1/CrcHash0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/DelayData_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxStateData[0]),
        .Q(\rxethmac1/DelayData ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/LatchedByte_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/LatchedByte_reg_n_0_[4] ),
        .Q(\rxethmac1/LatchedByte_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/LatchedByte_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/LatchedByte_reg_n_0_[5] ),
        .Q(\rxethmac1/LatchedByte_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/LatchedByte_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/LatchedByte_reg_n_0_[6] ),
        .Q(\rxethmac1/LatchedByte_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/LatchedByte_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/LatchedByte_reg_n_0_[7] ),
        .Q(\rxethmac1/LatchedByte_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/LatchedByte_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(MRxD_Lb[0]),
        .Q(\rxethmac1/LatchedByte_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/LatchedByte_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(MRxD_Lb[1]),
        .Q(\rxethmac1/LatchedByte_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/LatchedByte_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(MRxD_Lb[2]),
        .Q(\rxethmac1/LatchedByte_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/LatchedByte_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(MRxD_Lb[3]),
        .Q(\rxethmac1/LatchedByte_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/Multicast_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(Multicast_i_1_n_0),
        .Q(\rxethmac1/Multicast ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_d_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxData_d[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxData_d[0]_i_1_n_0 ),
        .Q(\rxethmac1/RxData_d [0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_d_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxData_d[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxData_d[1]_i_1_n_0 ),
        .Q(\rxethmac1/RxData_d [1]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_d_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxData_d[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxData_d[2]_i_1_n_0 ),
        .Q(\rxethmac1/RxData_d [2]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_d_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxData_d[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxData_d[3]_i_1_n_0 ),
        .Q(\rxethmac1/RxData_d [3]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_d_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxData_d[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxData_d[4]_i_1_n_0 ),
        .Q(\rxethmac1/RxData_d [4]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_d_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxData_d[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxData_d[5]_i_1_n_0 ),
        .Q(\rxethmac1/RxData_d [5]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_d_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxData_d[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxData_d[6]_i_1_n_0 ),
        .Q(\rxethmac1/RxData_d [6]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_d_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxData_d[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxData_d[7]_i_2_n_0 ),
        .Q(\rxethmac1/RxData_d [7]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxData_d [0]),
        .Q(RxData[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxData_d [1]),
        .Q(RxData[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxData_d [2]),
        .Q(RxData[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxData_d [3]),
        .Q(RxData[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxData_d [4]),
        .Q(RxData[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxData_d [5]),
        .Q(RxData[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxData_d [6]),
        .Q(RxData[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxData_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxData_d [7]),
        .Q(RxData[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxEndFrm_d_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/GenerateRxEndFrm ),
        .Q(\rxethmac1/RxEndFrm_d ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxEndFrm_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxEndFrm0 ),
        .Q(RxEndFrm));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxStartFrm_d_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/GenerateRxStartFrm ),
        .Q(\rxethmac1/RxStartFrm_d ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxStartFrm_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxStartFrm_d ),
        .Q(RxStartFrm));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxValid_d_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/GenerateRxValid ),
        .Q(\rxethmac1/RxValid_d ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/RxValid_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/RxValid_d ),
        .Q(RxValid));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[0]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[10] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[10]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[10] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[11] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[11]_i_1_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[11] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[12] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[12]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[12] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[13] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[13]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[13] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[14] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[14]_i_1_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[14] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[15] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[15]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[15] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[16] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[16]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[16] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[17] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[17]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[17] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[18] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[18]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[18] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[19] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[19]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[19] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[1]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[20] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[20]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[20] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[21] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[21]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[21] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[22] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[22]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[22] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[23] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[23]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[23] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[24] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[24]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[24] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[25] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[25]_i_1_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[25] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[26] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[26]_i_1_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/Crc [26]));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[27] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[27]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/Crc [27]));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[28] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[28]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/Crc [28]));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[29] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[29]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/Crc [29]));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[2]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[30] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[30]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/Crc [30]));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[31] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[31]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/Crc [31]));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[3]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[3] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[4]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[4] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[5]_i_1_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[5] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[6]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[6] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[7]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[7] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[8] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[8]_i_1_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[8] ));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/crcrx/Crc_reg[9] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\Crc[9]_i_1__0_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/crcrx/Crc_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxaddrcheck1/AddressMiss_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(AddressMiss_i_1_n_0),
        .Q(AddressMiss));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxaddrcheck1/MulticastOK_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(MulticastOK_i_1_n_0),
        .Q(\rxethmac1/rxaddrcheck1/MulticastOK_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxaddrcheck1/RxAbort_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/rxaddrcheck1/RxAbort0 ),
        .Q(RxAbort));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxaddrcheck1/UnicastOK_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(UnicastOK_i_1_n_0),
        .Q(\rxethmac1/rxaddrcheck1/UnicastOK ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rxethmac1/rxcounters1/ByteCnt0_carry 
       (.CI(\<const0> ),
        .CO({\rxethmac1/rxcounters1/ByteCnt0_carry_n_0 ,\rxethmac1/rxcounters1/ByteCnt0_carry_n_1 ,\rxethmac1/rxcounters1/ByteCnt0_carry_n_2 ,\rxethmac1/rxcounters1/ByteCnt0_carry_n_3 }),
        .CYINIT(RxByteCnt[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\rxethmac1/ByteCnt0 [4:1]),
        .S({\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[4] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[3] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rxethmac1/rxcounters1/ByteCnt0_carry__0 
       (.CI(\rxethmac1/rxcounters1/ByteCnt0_carry_n_0 ),
        .CO({\rxethmac1/rxcounters1/ByteCnt0_carry__0_n_0 ,\rxethmac1/rxcounters1/ByteCnt0_carry__0_n_1 ,\rxethmac1/rxcounters1/ByteCnt0_carry__0_n_2 ,\rxethmac1/rxcounters1/ByteCnt0_carry__0_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\rxethmac1/ByteCnt0 [8:5]),
        .S({\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[8] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[7] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[6] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rxethmac1/rxcounters1/ByteCnt0_carry__1 
       (.CI(\rxethmac1/rxcounters1/ByteCnt0_carry__0_n_0 ),
        .CO({\rxethmac1/rxcounters1/ByteCnt0_carry__1_n_0 ,\rxethmac1/rxcounters1/ByteCnt0_carry__1_n_1 ,\rxethmac1/rxcounters1/ByteCnt0_carry__1_n_2 ,\rxethmac1/rxcounters1/ByteCnt0_carry__1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\rxethmac1/ByteCnt0 [12:9]),
        .S({\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[12] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[11] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[10] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rxethmac1/rxcounters1/ByteCnt0_carry__2 
       (.CI(\rxethmac1/rxcounters1/ByteCnt0_carry__1_n_0 ),
        .CO({\rxethmac1/rxcounters1/ByteCnt0_carry__2_n_2 ,\rxethmac1/rxcounters1/ByteCnt0_carry__2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\rxethmac1/ByteCnt0 [15:13]),
        .S({\<const0> ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[15] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[14] ,\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[13] }));
  CARRY4 \rxethmac1/rxcounters1/ByteCntMaxFrame0_carry 
       (.CI(\<const0> ),
        .CO({\rxethmac1/rxcounters1/ByteCntMaxFrame0_carry_n_0 ,\rxethmac1/rxcounters1/ByteCntMaxFrame0_carry_n_1 ,\rxethmac1/rxcounters1/ByteCntMaxFrame0_carry_n_2 ,\rxethmac1/rxcounters1/ByteCntMaxFrame0_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({ByteCntMaxFrame0_carry_i_1_n_0,ByteCntMaxFrame0_carry_i_2_n_0,ByteCntMaxFrame0_carry_i_3_n_0,ByteCntMaxFrame0_carry_i_4_n_0}));
  CARRY4 \rxethmac1/rxcounters1/ByteCntMaxFrame0_carry__0 
       (.CI(\rxethmac1/rxcounters1/ByteCntMaxFrame0_carry_n_0 ),
        .CO({\rxethmac1/rxcounters1/ByteCntMaxFrame02_in ,\rxethmac1/rxcounters1/ByteCntMaxFrame0_carry__0_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,ByteCntMaxFrame0_carry__0_i_1_n_0,ByteCntMaxFrame0_carry__0_i_2_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [0]),
        .Q(RxByteCnt[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[10] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [10]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[11] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [11]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[12] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [12]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[13] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [13]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[14] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [14]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[15] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [15]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [1]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [2]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [3]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [4]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [5]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [6]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [7]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[8] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [8]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/ByteCnt_reg[9] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_1_in [9]),
        .Q(\rxethmac1/rxcounters1/ByteCnt_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/DlyCrcCnt_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\DlyCrcCnt[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\DlyCrcCnt[0]_i_1_n_0 ),
        .Q(\rxethmac1/DlyCrcCnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/DlyCrcCnt_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\DlyCrcCnt[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\DlyCrcCnt[1]_i_1_n_0 ),
        .Q(\rxethmac1/DlyCrcCnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/DlyCrcCnt_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\DlyCrcCnt[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\DlyCrcCnt[2]_i_1_n_0 ),
        .Q(\rxethmac1/DlyCrcCnt [2]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/DlyCrcCnt_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\DlyCrcCnt[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\DlyCrcCnt[3]_i_2_n_0 ),
        .Q(\rxethmac1/DlyCrcCnt [3]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/IFGCounter_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\IFGCounter[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_0_in [0]),
        .Q(\rxethmac1/rxcounters1/IFGCounter_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/IFGCounter_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\IFGCounter[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_0_in [1]),
        .Q(\rxethmac1/rxcounters1/IFGCounter_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/IFGCounter_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\IFGCounter[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_0_in [2]),
        .Q(\rxethmac1/rxcounters1/IFGCounter_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/IFGCounter_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\IFGCounter[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_0_in [3]),
        .Q(\rxethmac1/rxcounters1/IFGCounter_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxcounters1/IFGCounter_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\IFGCounter[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\rxethmac1/p_0_in [4]),
        .Q(\rxethmac1/rxcounters1/IFGCounter_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxstatem1/StateData0_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StateData0_i_1_n_0),
        .Q(RxStateData[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxstatem1/StateData1_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StateData1_i_1_n_0),
        .Q(RxStateData[1]));
  FDPE #(
    .INIT(1'b1)) 
    \rxethmac1/rxstatem1/StateDrop_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(StateDrop_i_1_n_0),
        .PRE(wb_rst_i_IBUF),
        .Q(\rxethmac1/StateDrop ));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxstatem1/StateIdle_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StateIdle_i_1__0_n_0),
        .Q(RxStateIdle));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxstatem1/StatePreamble_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StatePreamble_i_1__0_n_0),
        .Q(RxStatePreamble));
  FDCE #(
    .INIT(1'b0)) 
    \rxethmac1/rxstatem1/StateSFD_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StateSFD_i_1_n_0),
        .Q(RxStateSFD));
  LUT3 #(
    .INIT(8'h23)) 
    temp_wb_ack_o_reg_i_1
       (.I0(BDAck),
        .I1(wb_ack_o_OBUF),
        .I2(temp_wb_ack_o_reg_i_2_n_0),
        .O(temp_wb_ack_o_reg0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    temp_wb_ack_o_reg_i_2
       (.I0(\DataOut[7]_i_2__5_n_0 ),
        .I1(wb_sel_i_IBUF[2]),
        .I2(wb_sel_i_IBUF[3]),
        .I3(wb_sel_i_IBUF[0]),
        .I4(wb_sel_i_IBUF[1]),
        .O(temp_wb_ack_o_reg_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    temp_wb_ack_o_reg_reg
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_ack_o_reg0),
        .Q(wb_ack_o_OBUF));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_wb_dat_o_reg[0]_i_1 
       (.I0(BD_WB_DAT_O[0]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[0]_i_2_n_0 ),
        .O(temp_wb_dat_o[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \temp_wb_dat_o_reg[0]_i_2 
       (.I0(\temp_wb_dat_o_reg[0]_i_3_n_0 ),
        .I1(wb_adr_i_IBUF[6]),
        .I2(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I3(r_TxPauseTV[0]),
        .I4(\temp_wb_dat_o_reg[0]_i_4_n_0 ),
        .I5(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .O(\temp_wb_dat_o_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[0]_i_3 
       (.I0(\temp_wb_dat_o_reg[0]_i_5_n_0 ),
        .I1(\temp_wb_dat_o_reg[0]_i_6_n_0 ),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(\temp_wb_dat_o_reg[0]_i_7_n_0 ),
        .I5(\temp_wb_dat_o_reg[0]_i_8_n_0 ),
        .O(\temp_wb_dat_o_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[0]_i_4 
       (.I0(r_HASH0[0]),
        .I1(r_HASH1[0]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[0]),
        .I5(r_MAC[32]),
        .O(\temp_wb_dat_o_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[0]_i_5 
       (.I0(r_MaxFL[0]),
        .I1(r_CollValid[0]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_IPGR1[0]),
        .I5(r_IPGR2[0]),
        .O(\temp_wb_dat_o_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[0]_i_6 
       (.I0(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[0] ),
        .I1(LinkFail),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_FIAD[0]),
        .I5(r_CtrlData[0]),
        .O(\temp_wb_dat_o_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[0]_i_7 
       (.I0(\ethreg1/INT_MASKOut [0]),
        .I1(r_IPGT[0]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(\ethreg1/MODER_0/DataOut_reg_n_0_[0] ),
        .I5(\ethreg1/data1 [0]),
        .O(\temp_wb_dat_o_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[0]_i_8 
       (.I0(\ethreg1/MIIMODER_0/DataOut_reg_n_0_[0] ),
        .I1(r_ScanStat),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_TxBDNum[0]),
        .I5(r_PassAll),
        .O(\temp_wb_dat_o_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8888888)) 
    \temp_wb_dat_o_reg[10]_i_1 
       (.I0(BD_WB_DAT_O[10]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[10]_i_3_n_0 ),
        .I5(\temp_wb_dat_o_reg[10]_i_4_n_0 ),
        .O(temp_wb_dat_o[10]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[10]_i_2 
       (.I0(\wishbone/bd_ram/q [10]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[10]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[10]_i_3 
       (.I0(r_HASH0[10]),
        .I1(r_HASH1[10]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[10]),
        .I5(r_MAC[42]),
        .O(\temp_wb_dat_o_reg[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F888F888F88)) 
    \temp_wb_dat_o_reg[10]_i_4 
       (.I0(r_TxPauseTV[10]),
        .I1(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I2(wb_adr_i_IBUF[6]),
        .I3(\temp_wb_dat_o_reg[10]_i_6_n_0 ),
        .I4(\temp_wb_dat_o_reg[10]_i_7_n_0 ),
        .I5(\temp_wb_dat_o_reg[12]_i_6_n_0 ),
        .O(\temp_wb_dat_o_reg[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[10]_i_5 
       (.I0(\wishbone/bd_ram/p_0_in [10]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [10]));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \temp_wb_dat_o_reg[10]_i_6 
       (.I0(r_MaxFL[10]),
        .I1(r_FullD),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \temp_wb_dat_o_reg[10]_i_7 
       (.I0(r_RGAD[2]),
        .I1(r_CtrlData[10]),
        .I2(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[10] ),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8888888)) 
    \temp_wb_dat_o_reg[11]_i_1 
       (.I0(BD_WB_DAT_O[11]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[11]_i_2_n_0 ),
        .I5(\temp_wb_dat_o_reg[11]_i_3_n_0 ),
        .O(temp_wb_dat_o[11]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[11]_i_2 
       (.I0(r_HASH0[11]),
        .I1(r_HASH1[11]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[11]),
        .I5(r_MAC[43]),
        .O(\temp_wb_dat_o_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F888F888F88)) 
    \temp_wb_dat_o_reg[11]_i_3 
       (.I0(r_TxPauseTV[11]),
        .I1(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I2(wb_adr_i_IBUF[6]),
        .I3(\temp_wb_dat_o_reg[11]_i_4_n_0 ),
        .I4(\temp_wb_dat_o_reg[11]_i_5_n_0 ),
        .I5(\temp_wb_dat_o_reg[12]_i_6_n_0 ),
        .O(\temp_wb_dat_o_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \temp_wb_dat_o_reg[11]_i_4 
       (.I0(r_MaxFL[11]),
        .I1(\ethreg1/MODER_1/DataOut_reg_n_0_[3] ),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \temp_wb_dat_o_reg[11]_i_5 
       (.I0(r_RGAD[3]),
        .I1(r_CtrlData[11]),
        .I2(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[11] ),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8888888)) 
    \temp_wb_dat_o_reg[12]_i_1 
       (.I0(BD_WB_DAT_O[12]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[12]_i_2_n_0 ),
        .I5(\temp_wb_dat_o_reg[12]_i_3_n_0 ),
        .O(temp_wb_dat_o[12]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[12]_i_2 
       (.I0(r_HASH0[12]),
        .I1(r_HASH1[12]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[12]),
        .I5(r_MAC[44]),
        .O(\temp_wb_dat_o_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F888F888F88)) 
    \temp_wb_dat_o_reg[12]_i_3 
       (.I0(r_TxPauseTV[12]),
        .I1(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I2(wb_adr_i_IBUF[6]),
        .I3(\temp_wb_dat_o_reg[12]_i_4_n_0 ),
        .I4(\temp_wb_dat_o_reg[12]_i_5_n_0 ),
        .I5(\temp_wb_dat_o_reg[12]_i_6_n_0 ),
        .O(\temp_wb_dat_o_reg[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \temp_wb_dat_o_reg[12]_i_4 
       (.I0(r_MaxFL[12]),
        .I1(r_DlyCrcEn),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \temp_wb_dat_o_reg[12]_i_5 
       (.I0(r_RGAD[4]),
        .I1(r_CtrlData[12]),
        .I2(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[12] ),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[12]_i_6 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(wb_adr_i_IBUF[5]),
        .O(\temp_wb_dat_o_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8888888)) 
    \temp_wb_dat_o_reg[13]_i_1 
       (.I0(BD_WB_DAT_O[13]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[13]_i_2_n_0 ),
        .I5(\temp_wb_dat_o_reg[13]_i_3_n_0 ),
        .O(temp_wb_dat_o[13]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[13]_i_2 
       (.I0(r_HASH0[13]),
        .I1(r_HASH1[13]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[13]),
        .I5(r_MAC[45]),
        .O(\temp_wb_dat_o_reg[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8F8F8F88)) 
    \temp_wb_dat_o_reg[13]_i_3 
       (.I0(r_TxPauseTV[13]),
        .I1(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I2(wb_adr_i_IBUF[6]),
        .I3(\temp_wb_dat_o_reg[13]_i_4_n_0 ),
        .I4(\temp_wb_dat_o_reg[13]_i_5_n_0 ),
        .O(\temp_wb_dat_o_reg[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC0000000000)) 
    \temp_wb_dat_o_reg[13]_i_4 
       (.I0(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[13] ),
        .I1(r_MaxFL[13]),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A000000C)) 
    \temp_wb_dat_o_reg[13]_i_5 
       (.I0(r_CtrlData[13]),
        .I1(r_CrcEn),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8888888)) 
    \temp_wb_dat_o_reg[14]_i_1 
       (.I0(BD_WB_DAT_O[14]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[14]_i_2_n_0 ),
        .I5(\temp_wb_dat_o_reg[14]_i_3_n_0 ),
        .O(temp_wb_dat_o[14]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[14]_i_2 
       (.I0(r_HASH0[14]),
        .I1(r_HASH1[14]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[14]),
        .I5(r_MAC[46]),
        .O(\temp_wb_dat_o_reg[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8F8F8F88)) 
    \temp_wb_dat_o_reg[14]_i_3 
       (.I0(r_TxPauseTV[14]),
        .I1(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I2(wb_adr_i_IBUF[6]),
        .I3(\temp_wb_dat_o_reg[14]_i_4_n_0 ),
        .I4(\temp_wb_dat_o_reg[14]_i_5_n_0 ),
        .O(\temp_wb_dat_o_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC0000000000)) 
    \temp_wb_dat_o_reg[14]_i_4 
       (.I0(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[14] ),
        .I1(r_MaxFL[14]),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A000000C)) 
    \temp_wb_dat_o_reg[14]_i_5 
       (.I0(r_CtrlData[14]),
        .I1(r_HugEn),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8888888)) 
    \temp_wb_dat_o_reg[15]_i_1 
       (.I0(BD_WB_DAT_O[15]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[15]_i_3_n_0 ),
        .I5(\temp_wb_dat_o_reg[15]_i_4_n_0 ),
        .O(temp_wb_dat_o[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \temp_wb_dat_o_reg[15]_i_2 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[6]),
        .O(\temp_wb_dat_o_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[15]_i_3 
       (.I0(r_HASH0[15]),
        .I1(r_HASH1[15]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[15]),
        .I5(r_MAC[47]),
        .O(\temp_wb_dat_o_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8F8F8F88)) 
    \temp_wb_dat_o_reg[15]_i_4 
       (.I0(r_TxPauseTV[15]),
        .I1(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I2(wb_adr_i_IBUF[6]),
        .I3(\temp_wb_dat_o_reg[15]_i_5_n_0 ),
        .I4(\temp_wb_dat_o_reg[15]_i_6_n_0 ),
        .O(\temp_wb_dat_o_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC0000000000)) 
    \temp_wb_dat_o_reg[15]_i_5 
       (.I0(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[15] ),
        .I1(r_MaxFL[15]),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A000000C)) 
    \temp_wb_dat_o_reg[15]_i_6 
       (.I0(r_CtrlData[15]),
        .I1(r_Pad),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_wb_dat_o_reg[16]_i_1 
       (.I0(BD_WB_DAT_O[16]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[16]_i_2_n_0 ),
        .O(temp_wb_dat_o[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF101010)) 
    \temp_wb_dat_o_reg[16]_i_2 
       (.I0(wb_adr_i_IBUF[6]),
        .I1(wb_adr_i_IBUF[5]),
        .I2(\temp_wb_dat_o_reg[16]_i_3_n_0 ),
        .I3(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I4(r_TxPauseRq),
        .I5(\temp_wb_dat_o_reg[16]_i_5_n_0 ),
        .O(\temp_wb_dat_o_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0C000C0000A000A)) 
    \temp_wb_dat_o_reg[16]_i_3 
       (.I0(r_RecSmall),
        .I1(r_MinFL[0]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .I4(r_MaxRet[0]),
        .I5(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \temp_wb_dat_o_reg[16]_i_4 
       (.I0(wb_adr_i_IBUF[2]),
        .I1(wb_adr_i_IBUF[3]),
        .I2(wb_adr_i_IBUF[4]),
        .I3(wb_adr_i_IBUF[5]),
        .I4(wb_adr_i_IBUF[6]),
        .O(\temp_wb_dat_o_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \temp_wb_dat_o_reg[16]_i_5 
       (.I0(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I1(wb_adr_i_IBUF[2]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(r_HASH1[16]),
        .I4(r_HASH0[16]),
        .I5(r_MAC[16]),
        .O(\temp_wb_dat_o_reg[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \temp_wb_dat_o_reg[17]_i_1 
       (.I0(BD_WB_DAT_O[17]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[17]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[17]_i_3_n_0 ),
        .O(temp_wb_dat_o[17]));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \temp_wb_dat_o_reg[17]_i_2 
       (.I0(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I1(wb_adr_i_IBUF[2]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(r_HASH1[17]),
        .I4(r_HASH0[17]),
        .I5(r_MAC[17]),
        .O(\temp_wb_dat_o_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A0C00000)) 
    \temp_wb_dat_o_reg[17]_i_3 
       (.I0(r_MaxRet[1]),
        .I1(r_MinFL[1]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .I4(\temp_wb_dat_o_reg[19]_i_6_n_0 ),
        .I5(wb_adr_i_IBUF[6]),
        .O(\temp_wb_dat_o_reg[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \temp_wb_dat_o_reg[18]_i_1 
       (.I0(BD_WB_DAT_O[18]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[18]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[18]_i_3_n_0 ),
        .O(temp_wb_dat_o[18]));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \temp_wb_dat_o_reg[18]_i_2 
       (.I0(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I1(wb_adr_i_IBUF[2]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(r_HASH1[18]),
        .I4(r_HASH0[18]),
        .I5(r_MAC[18]),
        .O(\temp_wb_dat_o_reg[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A0C00000)) 
    \temp_wb_dat_o_reg[18]_i_3 
       (.I0(r_MaxRet[2]),
        .I1(r_MinFL[2]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .I4(\temp_wb_dat_o_reg[19]_i_6_n_0 ),
        .I5(wb_adr_i_IBUF[6]),
        .O(\temp_wb_dat_o_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \temp_wb_dat_o_reg[19]_i_1 
       (.I0(BD_WB_DAT_O[19]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[19]_i_3_n_0 ),
        .I4(\temp_wb_dat_o_reg[19]_i_4_n_0 ),
        .O(temp_wb_dat_o[19]));
  LUT4 #(
    .INIT(16'h0002)) 
    \temp_wb_dat_o_reg[19]_i_2 
       (.I0(\ethreg1/Read ),
        .I1(wb_adr_i_IBUF[9]),
        .I2(wb_adr_i_IBUF[8]),
        .I3(wb_adr_i_IBUF[7]),
        .O(\temp_wb_dat_o_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \temp_wb_dat_o_reg[19]_i_3 
       (.I0(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I1(wb_adr_i_IBUF[2]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(r_HASH1[19]),
        .I4(r_HASH0[19]),
        .I5(r_MAC[19]),
        .O(\temp_wb_dat_o_reg[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A0C00000)) 
    \temp_wb_dat_o_reg[19]_i_4 
       (.I0(r_MaxRet[3]),
        .I1(r_MinFL[3]),
        .I2(wb_adr_i_IBUF[3]),
        .I3(wb_adr_i_IBUF[2]),
        .I4(\temp_wb_dat_o_reg[19]_i_6_n_0 ),
        .I5(wb_adr_i_IBUF[6]),
        .O(\temp_wb_dat_o_reg[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \temp_wb_dat_o_reg[19]_i_5 
       (.I0(wb_sel_i_IBUF[0]),
        .I1(\DataOut[7]_i_2__5_n_0 ),
        .I2(wb_sel_i_IBUF[1]),
        .I3(wb_sel_i_IBUF[2]),
        .I4(wb_sel_i_IBUF[3]),
        .I5(wb_we_i_IBUF),
        .O(\ethreg1/Read ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[19]_i_6 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(wb_adr_i_IBUF[5]),
        .O(\temp_wb_dat_o_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B888)) 
    \temp_wb_dat_o_reg[1]_i_1 
       (.I0(BD_WB_DAT_O[1]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[1]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[1]_i_3_n_0 ),
        .I5(\temp_wb_dat_o_reg[1]_i_4_n_0 ),
        .O(temp_wb_dat_o[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[1]_i_10 
       (.I0(\ethreg1/INT_MASKOut [1]),
        .I1(r_IPGT[1]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(\ethreg1/p_0_in19_in ),
        .I5(\ethreg1/data1 [1]),
        .O(\temp_wb_dat_o_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \temp_wb_dat_o_reg[1]_i_11 
       (.I0(wb_adr_i_IBUF[2]),
        .I1(wb_adr_i_IBUF[3]),
        .I2(\temp_wb_dat_o_reg[1]_i_12_n_0 ),
        .I3(RStatStart),
        .I4(NValid_stat),
        .I5(r_WCtrlData),
        .O(\temp_wb_dat_o_reg[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \temp_wb_dat_o_reg[1]_i_12 
       (.I0(\miim1/InProgress_q3 ),
        .I1(\miim1/EndBusy ),
        .I2(\miim1/InProgress_reg_n_0 ),
        .I3(\miim1/SyncStatMdcEn ),
        .I4(WCtrlDataStart),
        .I5(r_RStat),
        .O(\temp_wb_dat_o_reg[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \temp_wb_dat_o_reg[1]_i_2 
       (.I0(wb_adr_i_IBUF[6]),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[4]),
        .I3(\temp_wb_dat_o_reg[1]_i_5_n_0 ),
        .O(\temp_wb_dat_o_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \temp_wb_dat_o_reg[1]_i_3 
       (.I0(wb_adr_i_IBUF[6]),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[4]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(r_TxPauseTV[1]),
        .O(\temp_wb_dat_o_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEAAFAAA)) 
    \temp_wb_dat_o_reg[1]_i_4 
       (.I0(\temp_wb_dat_o_reg[1]_i_6_n_0 ),
        .I1(\temp_wb_dat_o_reg[1]_i_7_n_0 ),
        .I2(\temp_wb_dat_o_reg[1]_i_8_n_0 ),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[5]),
        .I5(wb_adr_i_IBUF[6]),
        .O(\temp_wb_dat_o_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[1]_i_5 
       (.I0(r_HASH0[1]),
        .I1(r_HASH1[1]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[1]),
        .I5(r_MAC[33]),
        .O(\temp_wb_dat_o_reg[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \temp_wb_dat_o_reg[1]_i_6 
       (.I0(\temp_wb_dat_o_reg[1]_i_9_n_0 ),
        .I1(\temp_wb_dat_o_reg[1]_i_10_n_0 ),
        .I2(wb_adr_i_IBUF[4]),
        .I3(wb_adr_i_IBUF[5]),
        .O(\temp_wb_dat_o_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCEFFCEFCCECFCECC)) 
    \temp_wb_dat_o_reg[1]_i_7 
       (.I0(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[1] ),
        .I1(\temp_wb_dat_o_reg[1]_i_11_n_0 ),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_FIAD[1]),
        .I5(r_CtrlData[1]),
        .O(\temp_wb_dat_o_reg[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[1]_i_8 
       (.I0(r_MaxFL[1]),
        .I1(r_CollValid[1]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_IPGR1[1]),
        .I5(r_IPGR2[1]),
        .O(\temp_wb_dat_o_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[1]_i_9 
       (.I0(r_ClkDiv[1]),
        .I1(r_RStat),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_TxBDNum[1]),
        .I5(r_RxFlow),
        .O(\temp_wb_dat_o_reg[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[20]_i_1 
       (.I0(BD_WB_DAT_O[20]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[20]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[4]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[20]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[20]_i_2 
       (.I0(r_MAC[20]),
        .I1(r_HASH0[20]),
        .I2(r_HASH1[20]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[21]_i_1 
       (.I0(BD_WB_DAT_O[21]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[21]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[5]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[21]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[21]_i_2 
       (.I0(r_MAC[21]),
        .I1(r_HASH0[21]),
        .I2(r_HASH1[21]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[22]_i_1 
       (.I0(BD_WB_DAT_O[22]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[22]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[6]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[22]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[22]_i_2 
       (.I0(r_MAC[22]),
        .I1(r_HASH0[22]),
        .I2(r_HASH1[22]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[23]_i_1 
       (.I0(BD_WB_DAT_O[23]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[23]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[7]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[23]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[23]_i_2 
       (.I0(r_MAC[23]),
        .I1(r_HASH0[23]),
        .I2(r_HASH1[23]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[24]_i_1 
       (.I0(BD_WB_DAT_O[24]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[24]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[8]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[24]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[24]_i_2 
       (.I0(r_MAC[24]),
        .I1(r_HASH0[24]),
        .I2(r_HASH1[24]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[25]_i_1 
       (.I0(BD_WB_DAT_O[25]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[25]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[9]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[25]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[25]_i_2 
       (.I0(r_MAC[25]),
        .I1(r_HASH0[25]),
        .I2(r_HASH1[25]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[26]_i_1 
       (.I0(BD_WB_DAT_O[26]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[26]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[10]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[26]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[26]_i_2 
       (.I0(r_MAC[26]),
        .I1(r_HASH0[26]),
        .I2(r_HASH1[26]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[27]_i_1 
       (.I0(BD_WB_DAT_O[27]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[27]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[11]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[27]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[27]_i_2 
       (.I0(r_MAC[27]),
        .I1(r_HASH0[27]),
        .I2(r_HASH1[27]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[28]_i_1 
       (.I0(BD_WB_DAT_O[28]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[28]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[12]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[28]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[28]_i_2 
       (.I0(r_MAC[28]),
        .I1(r_HASH0[28]),
        .I2(r_HASH1[28]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[29]_i_1 
       (.I0(BD_WB_DAT_O[29]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[29]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[13]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[29]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[29]_i_2 
       (.I0(r_MAC[29]),
        .I1(r_HASH0[29]),
        .I2(r_HASH1[29]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_wb_dat_o_reg[2]_i_1 
       (.I0(BD_WB_DAT_O[2]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[2]_i_3_n_0 ),
        .O(temp_wb_dat_o[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[2]_i_10 
       (.I0(r_ClkDiv[2]),
        .I1(r_WCtrlData),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_TxBDNum[2]),
        .I5(r_TxFlow),
        .O(\temp_wb_dat_o_reg[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[2]_i_2 
       (.I0(\wishbone/bd_ram/q [2]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \temp_wb_dat_o_reg[2]_i_3 
       (.I0(\temp_wb_dat_o_reg[2]_i_5_n_0 ),
        .I1(wb_adr_i_IBUF[6]),
        .I2(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I3(r_TxPauseTV[2]),
        .I4(\temp_wb_dat_o_reg[2]_i_6_n_0 ),
        .I5(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .O(\temp_wb_dat_o_reg[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[2]_i_4 
       (.I0(\wishbone/bd_ram/p_0_in [2]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[2]_i_5 
       (.I0(\temp_wb_dat_o_reg[2]_i_7_n_0 ),
        .I1(\temp_wb_dat_o_reg[2]_i_8_n_0 ),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(\temp_wb_dat_o_reg[2]_i_9_n_0 ),
        .I5(\temp_wb_dat_o_reg[2]_i_10_n_0 ),
        .O(\temp_wb_dat_o_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[2]_i_6 
       (.I0(r_HASH0[2]),
        .I1(r_HASH1[2]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[2]),
        .I5(r_MAC[34]),
        .O(\temp_wb_dat_o_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[2]_i_7 
       (.I0(r_MaxFL[2]),
        .I1(r_CollValid[2]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_IPGR1[2]),
        .I5(r_IPGR2[2]),
        .O(\temp_wb_dat_o_reg[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[2]_i_8 
       (.I0(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[2] ),
        .I1(NValid_stat),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_FIAD[2]),
        .I5(r_CtrlData[2]),
        .O(\temp_wb_dat_o_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[2]_i_9 
       (.I0(\ethreg1/INT_MASKOut [2]),
        .I1(r_IPGT[2]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(\ethreg1/MODER_0/DataOut_reg_n_0_[2] ),
        .I5(\ethreg1/data1 [2]),
        .O(\temp_wb_dat_o_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[30]_i_1 
       (.I0(BD_WB_DAT_O[30]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[30]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[14]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[30]));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[30]_i_2 
       (.I0(r_MAC[30]),
        .I1(r_HASH0[30]),
        .I2(r_HASH1[30]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \temp_wb_dat_o_reg[31]_i_1 
       (.I0(BD_WB_DAT_O[31]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[31]_i_3_n_0 ),
        .I3(\temp_wb_dat_o_reg[31]_i_4_n_0 ),
        .I4(r_MinFL[15]),
        .I5(\temp_wb_dat_o_reg[31]_i_5_n_0 ),
        .O(temp_wb_dat_o[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \temp_wb_dat_o_reg[31]_i_2 
       (.I0(wb_sel_i_IBUF[1]),
        .I1(wb_sel_i_IBUF[0]),
        .I2(wb_sel_i_IBUF[3]),
        .I3(wb_sel_i_IBUF[2]),
        .I4(\DataOut[7]_i_2__5_n_0 ),
        .I5(wb_we_i_IBUF),
        .O(\temp_wb_dat_o_reg[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \temp_wb_dat_o_reg[31]_i_3 
       (.I0(r_MAC[31]),
        .I1(r_HASH0[31]),
        .I2(r_HASH1[31]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \temp_wb_dat_o_reg[31]_i_4 
       (.I0(wb_adr_i_IBUF[6]),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[4]),
        .I3(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .O(\temp_wb_dat_o_reg[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \temp_wb_dat_o_reg[31]_i_5 
       (.I0(wb_adr_i_IBUF[6]),
        .I1(wb_adr_i_IBUF[5]),
        .I2(wb_adr_i_IBUF[4]),
        .I3(wb_adr_i_IBUF[2]),
        .I4(wb_adr_i_IBUF[3]),
        .I5(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .O(\temp_wb_dat_o_reg[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_wb_dat_o_reg[3]_i_1 
       (.I0(BD_WB_DAT_O[3]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[3]_i_3_n_0 ),
        .O(temp_wb_dat_o[3]));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \temp_wb_dat_o_reg[3]_i_10 
       (.I0(wb_adr_i_IBUF[2]),
        .I1(wb_adr_i_IBUF[3]),
        .I2(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[3] ),
        .I3(r_CtrlData[3]),
        .I4(r_FIAD[3]),
        .I5(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[3]_i_2 
       (.I0(\wishbone/bd_ram/q [3]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \temp_wb_dat_o_reg[3]_i_3 
       (.I0(\temp_wb_dat_o_reg[3]_i_5_n_0 ),
        .I1(wb_adr_i_IBUF[6]),
        .I2(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I3(r_TxPauseTV[3]),
        .I4(\temp_wb_dat_o_reg[3]_i_6_n_0 ),
        .I5(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .O(\temp_wb_dat_o_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[3]_i_4 
       (.I0(\wishbone/bd_ram/p_0_in [3]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [3]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \temp_wb_dat_o_reg[3]_i_5 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(\temp_wb_dat_o_reg[3]_i_7_n_0 ),
        .I2(\temp_wb_dat_o_reg[3]_i_8_n_0 ),
        .I3(wb_adr_i_IBUF[5]),
        .I4(\temp_wb_dat_o_reg[3]_i_9_n_0 ),
        .I5(\temp_wb_dat_o_reg[3]_i_10_n_0 ),
        .O(\temp_wb_dat_o_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[3]_i_6 
       (.I0(r_HASH0[3]),
        .I1(r_HASH1[3]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[3]),
        .I5(r_MAC[35]),
        .O(\temp_wb_dat_o_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[3]_i_7 
       (.I0(\ethreg1/INT_MASKOut [3]),
        .I1(r_IPGT[3]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_Bro),
        .I5(\ethreg1/data1 [3]),
        .O(\temp_wb_dat_o_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[3]_i_8 
       (.I0(r_MaxFL[3]),
        .I1(r_CollValid[3]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_IPGR1[3]),
        .I5(r_IPGR2[3]),
        .O(\temp_wb_dat_o_reg[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    \temp_wb_dat_o_reg[3]_i_9 
       (.I0(r_ClkDiv[3]),
        .I1(r_TxBDNum[3]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_wb_dat_o_reg[4]_i_1 
       (.I0(BD_WB_DAT_O[4]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[4]_i_3_n_0 ),
        .O(temp_wb_dat_o[4]));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \temp_wb_dat_o_reg[4]_i_10 
       (.I0(wb_adr_i_IBUF[2]),
        .I1(wb_adr_i_IBUF[3]),
        .I2(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[4] ),
        .I3(r_CtrlData[4]),
        .I4(r_FIAD[4]),
        .I5(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[4]_i_2 
       (.I0(\wishbone/bd_ram/q [4]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \temp_wb_dat_o_reg[4]_i_3 
       (.I0(\temp_wb_dat_o_reg[4]_i_5_n_0 ),
        .I1(wb_adr_i_IBUF[6]),
        .I2(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I3(r_TxPauseTV[4]),
        .I4(\temp_wb_dat_o_reg[4]_i_6_n_0 ),
        .I5(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .O(\temp_wb_dat_o_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[4]_i_4 
       (.I0(\wishbone/bd_ram/p_0_in [4]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [4]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \temp_wb_dat_o_reg[4]_i_5 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(\temp_wb_dat_o_reg[4]_i_7_n_0 ),
        .I2(\temp_wb_dat_o_reg[4]_i_8_n_0 ),
        .I3(wb_adr_i_IBUF[5]),
        .I4(\temp_wb_dat_o_reg[4]_i_9_n_0 ),
        .I5(\temp_wb_dat_o_reg[4]_i_10_n_0 ),
        .O(\temp_wb_dat_o_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[4]_i_6 
       (.I0(r_HASH0[4]),
        .I1(r_HASH1[4]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[4]),
        .I5(r_MAC[36]),
        .O(\temp_wb_dat_o_reg[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[4]_i_7 
       (.I0(\ethreg1/INT_MASKOut [4]),
        .I1(r_IPGT[4]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(\ethreg1/MODER_0/DataOut_reg_n_0_[4] ),
        .I5(\ethreg1/data1 [4]),
        .O(\temp_wb_dat_o_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[4]_i_8 
       (.I0(r_MaxFL[4]),
        .I1(r_CollValid[4]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_IPGR1[4]),
        .I5(r_IPGR2[4]),
        .O(\temp_wb_dat_o_reg[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000A0C)) 
    \temp_wb_dat_o_reg[4]_i_9 
       (.I0(r_ClkDiv[4]),
        .I1(r_TxBDNum[4]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_wb_dat_o_reg[5]_i_1 
       (.I0(BD_WB_DAT_O[5]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[5]_i_3_n_0 ),
        .O(temp_wb_dat_o[5]));
  LUT5 #(
    .INIT(32'h00A0000C)) 
    \temp_wb_dat_o_reg[5]_i_10 
       (.I0(r_CtrlData[5]),
        .I1(r_TxBDNum[5]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[5]_i_2 
       (.I0(\wishbone/bd_ram/q [5]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \temp_wb_dat_o_reg[5]_i_3 
       (.I0(\temp_wb_dat_o_reg[5]_i_5_n_0 ),
        .I1(wb_adr_i_IBUF[6]),
        .I2(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I3(r_TxPauseTV[5]),
        .I4(\temp_wb_dat_o_reg[5]_i_6_n_0 ),
        .I5(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .O(\temp_wb_dat_o_reg[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[5]_i_4 
       (.I0(\wishbone/bd_ram/p_0_in [5]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [5]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \temp_wb_dat_o_reg[5]_i_5 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(\temp_wb_dat_o_reg[5]_i_7_n_0 ),
        .I2(\temp_wb_dat_o_reg[5]_i_8_n_0 ),
        .I3(wb_adr_i_IBUF[5]),
        .I4(\temp_wb_dat_o_reg[5]_i_9_n_0 ),
        .I5(\temp_wb_dat_o_reg[5]_i_10_n_0 ),
        .O(\temp_wb_dat_o_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[5]_i_6 
       (.I0(r_HASH0[5]),
        .I1(r_HASH1[5]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[5]),
        .I5(r_MAC[37]),
        .O(\temp_wb_dat_o_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[5]_i_7 
       (.I0(\ethreg1/INT_MASKOut [5]),
        .I1(r_IPGT[5]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_Pro),
        .I5(\ethreg1/data1 [5]),
        .O(\temp_wb_dat_o_reg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[5]_i_8 
       (.I0(r_MaxFL[5]),
        .I1(r_CollValid[5]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_IPGR1[5]),
        .I5(r_IPGR2[5]),
        .O(\temp_wb_dat_o_reg[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \temp_wb_dat_o_reg[5]_i_9 
       (.I0(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[5] ),
        .I1(r_ClkDiv[5]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_wb_dat_o_reg[6]_i_1 
       (.I0(BD_WB_DAT_O[6]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[6]_i_3_n_0 ),
        .O(temp_wb_dat_o[6]));
  LUT5 #(
    .INIT(32'h00A0000C)) 
    \temp_wb_dat_o_reg[6]_i_10 
       (.I0(r_CtrlData[6]),
        .I1(r_TxBDNum[6]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[6]_i_2 
       (.I0(\wishbone/bd_ram/q [6]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \temp_wb_dat_o_reg[6]_i_3 
       (.I0(\temp_wb_dat_o_reg[6]_i_5_n_0 ),
        .I1(wb_adr_i_IBUF[6]),
        .I2(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I3(r_TxPauseTV[6]),
        .I4(\temp_wb_dat_o_reg[6]_i_6_n_0 ),
        .I5(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .O(\temp_wb_dat_o_reg[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[6]_i_4 
       (.I0(\wishbone/bd_ram/p_0_in [6]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [6]));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \temp_wb_dat_o_reg[6]_i_5 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(\temp_wb_dat_o_reg[6]_i_7_n_0 ),
        .I2(\temp_wb_dat_o_reg[6]_i_8_n_0 ),
        .I3(wb_adr_i_IBUF[5]),
        .I4(\temp_wb_dat_o_reg[6]_i_9_n_0 ),
        .I5(\temp_wb_dat_o_reg[6]_i_10_n_0 ),
        .O(\temp_wb_dat_o_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[6]_i_6 
       (.I0(r_HASH0[6]),
        .I1(r_HASH1[6]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[6]),
        .I5(r_MAC[38]),
        .O(\temp_wb_dat_o_reg[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[6]_i_7 
       (.I0(\ethreg1/INT_MASKOut [6]),
        .I1(r_IPGT[6]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_IFG),
        .I5(\ethreg1/data1 [6]),
        .O(\temp_wb_dat_o_reg[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \temp_wb_dat_o_reg[6]_i_8 
       (.I0(r_IPGR1[6]),
        .I1(r_IPGR2[6]),
        .I2(r_MaxFL[6]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \temp_wb_dat_o_reg[6]_i_9 
       (.I0(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[6] ),
        .I1(r_ClkDiv[6]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8888888)) 
    \temp_wb_dat_o_reg[7]_i_1 
       (.I0(BD_WB_DAT_O[7]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[7]_i_3_n_0 ),
        .I5(\temp_wb_dat_o_reg[7]_i_4_n_0 ),
        .O(temp_wb_dat_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[7]_i_2 
       (.I0(\wishbone/bd_ram/q [7]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[7]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[7]_i_3 
       (.I0(r_HASH0[7]),
        .I1(r_HASH1[7]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[7]),
        .I5(r_MAC[39]),
        .O(\temp_wb_dat_o_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F888F888F88)) 
    \temp_wb_dat_o_reg[7]_i_4 
       (.I0(r_TxPauseTV[7]),
        .I1(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I2(wb_adr_i_IBUF[6]),
        .I3(\temp_wb_dat_o_reg[7]_i_6_n_0 ),
        .I4(wb_adr_i_IBUF[5]),
        .I5(\temp_wb_dat_o_reg[7]_i_7_n_0 ),
        .O(\temp_wb_dat_o_reg[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[7]_i_5 
       (.I0(\wishbone/bd_ram/p_0_in [7]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [7]));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \temp_wb_dat_o_reg[7]_i_6 
       (.I0(r_MaxFL[7]),
        .I1(r_LoopBck),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \temp_wb_dat_o_reg[7]_i_7 
       (.I0(wb_adr_i_IBUF[4]),
        .I1(wb_adr_i_IBUF[3]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(r_ClkDiv[7]),
        .I4(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[7] ),
        .I5(\temp_wb_dat_o_reg[7]_i_8_n_0 ),
        .O(\temp_wb_dat_o_reg[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00A0000C)) 
    \temp_wb_dat_o_reg[7]_i_8 
       (.I0(r_CtrlData[7]),
        .I1(\ethreg1/TX_BD_NUM_0/DataOut_reg_n_0_[7] ),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[4]),
        .O(\temp_wb_dat_o_reg[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_wb_dat_o_reg[8]_i_1 
       (.I0(BD_WB_DAT_O[8]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[8]_i_3_n_0 ),
        .O(temp_wb_dat_o[8]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[8]_i_2 
       (.I0(\wishbone/bd_ram/q [8]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \temp_wb_dat_o_reg[8]_i_3 
       (.I0(\temp_wb_dat_o_reg[8]_i_5_n_0 ),
        .I1(wb_adr_i_IBUF[6]),
        .I2(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I3(r_TxPauseTV[8]),
        .I4(\temp_wb_dat_o_reg[8]_i_6_n_0 ),
        .I5(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .O(\temp_wb_dat_o_reg[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[8]_i_4 
       (.I0(\wishbone/bd_ram/p_0_in [8]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [8]));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \temp_wb_dat_o_reg[8]_i_5 
       (.I0(\temp_wb_dat_o_reg[8]_i_7_n_0 ),
        .I1(r_MaxFL[8]),
        .I2(\temp_wb_dat_o_reg[8]_i_8_n_0 ),
        .I3(\temp_wb_dat_o_reg[8]_i_9_n_0 ),
        .I4(wb_adr_i_IBUF[4]),
        .I5(wb_adr_i_IBUF[5]),
        .O(\temp_wb_dat_o_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[8]_i_6 
       (.I0(r_HASH0[8]),
        .I1(r_HASH1[8]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[8]),
        .I5(r_MAC[40]),
        .O(\temp_wb_dat_o_reg[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[8]_i_7 
       (.I0(wb_adr_i_IBUF[3]),
        .I1(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000A00000000C)) 
    \temp_wb_dat_o_reg[8]_i_8 
       (.I0(r_MiiNoPre),
        .I1(r_NoBckof),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \temp_wb_dat_o_reg[8]_i_9 
       (.I0(r_RGAD[0]),
        .I1(r_CtrlData[8]),
        .I2(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[8] ),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8888888)) 
    \temp_wb_dat_o_reg[9]_i_1 
       (.I0(BD_WB_DAT_O[9]),
        .I1(\temp_wb_dat_o_reg[31]_i_2_n_0 ),
        .I2(\temp_wb_dat_o_reg[19]_i_2_n_0 ),
        .I3(\temp_wb_dat_o_reg[15]_i_2_n_0 ),
        .I4(\temp_wb_dat_o_reg[9]_i_3_n_0 ),
        .I5(\temp_wb_dat_o_reg[9]_i_4_n_0 ),
        .O(temp_wb_dat_o[9]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_wb_dat_o_reg[9]_i_2 
       (.I0(\wishbone/bd_ram/q [9]),
        .I1(\wishbone/ram_oe ),
        .O(BD_WB_DAT_O[9]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \temp_wb_dat_o_reg[9]_i_3 
       (.I0(r_HASH0[9]),
        .I1(r_HASH1[9]),
        .I2(wb_adr_i_IBUF[2]),
        .I3(wb_adr_i_IBUF[3]),
        .I4(r_MAC[9]),
        .I5(r_MAC[41]),
        .O(\temp_wb_dat_o_reg[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F888F888F88)) 
    \temp_wb_dat_o_reg[9]_i_4 
       (.I0(r_TxPauseTV[9]),
        .I1(\temp_wb_dat_o_reg[16]_i_4_n_0 ),
        .I2(wb_adr_i_IBUF[6]),
        .I3(\temp_wb_dat_o_reg[9]_i_6_n_0 ),
        .I4(\temp_wb_dat_o_reg[9]_i_7_n_0 ),
        .I5(\temp_wb_dat_o_reg[12]_i_6_n_0 ),
        .O(\temp_wb_dat_o_reg[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_wb_dat_o_reg[9]_i_5 
       (.I0(\wishbone/bd_ram/p_0_in [9]),
        .I1(wb_rst_i_IBUF),
        .O(\wishbone/bd_ram/q [9]));
  LUT6 #(
    .INIT(64'h00000A000000000C)) 
    \temp_wb_dat_o_reg[9]_i_6 
       (.I0(r_MaxFL[9]),
        .I1(r_ExDfrEn),
        .I2(wb_adr_i_IBUF[5]),
        .I3(wb_adr_i_IBUF[4]),
        .I4(wb_adr_i_IBUF[2]),
        .I5(wb_adr_i_IBUF[3]),
        .O(\temp_wb_dat_o_reg[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \temp_wb_dat_o_reg[9]_i_7 
       (.I0(r_RGAD[1]),
        .I1(r_CtrlData[9]),
        .I2(\ethreg1/MIIRX_DATA/DataOut_reg_n_0_[9] ),
        .I3(wb_adr_i_IBUF[3]),
        .I4(wb_adr_i_IBUF[2]),
        .O(\temp_wb_dat_o_reg[9]_i_7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[0]),
        .Q(wb_dat_o_OBUF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[10]),
        .Q(wb_dat_o_OBUF[10]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[11]),
        .Q(wb_dat_o_OBUF[11]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[12]),
        .Q(wb_dat_o_OBUF[12]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[13]),
        .Q(wb_dat_o_OBUF[13]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[14]),
        .Q(wb_dat_o_OBUF[14]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[15]),
        .Q(wb_dat_o_OBUF[15]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[16]),
        .Q(wb_dat_o_OBUF[16]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[17]),
        .Q(wb_dat_o_OBUF[17]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[18]),
        .Q(wb_dat_o_OBUF[18]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[19]),
        .Q(wb_dat_o_OBUF[19]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[1]),
        .Q(wb_dat_o_OBUF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[20]),
        .Q(wb_dat_o_OBUF[20]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[21]),
        .Q(wb_dat_o_OBUF[21]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[22]),
        .Q(wb_dat_o_OBUF[22]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[23]),
        .Q(wb_dat_o_OBUF[23]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[24]),
        .Q(wb_dat_o_OBUF[24]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[25]),
        .Q(wb_dat_o_OBUF[25]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[26]),
        .Q(wb_dat_o_OBUF[26]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[27]),
        .Q(wb_dat_o_OBUF[27]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[28]),
        .Q(wb_dat_o_OBUF[28]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[29]),
        .Q(wb_dat_o_OBUF[29]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[2]),
        .Q(wb_dat_o_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[30]),
        .Q(wb_dat_o_OBUF[30]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[31]),
        .Q(wb_dat_o_OBUF[31]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[3]),
        .Q(wb_dat_o_OBUF[3]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[4]),
        .Q(wb_dat_o_OBUF[4]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[5]),
        .Q(wb_dat_o_OBUF[5]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[6]),
        .Q(wb_dat_o_OBUF[6]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[7]),
        .Q(wb_dat_o_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[8]),
        .Q(wb_dat_o_OBUF[8]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_wb_dat_o_reg_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_dat_o[9]),
        .Q(wb_dat_o_OBUF[9]));
  LUT5 #(
    .INIT(32'h40400040)) 
    temp_wb_err_o_reg_i_1
       (.I0(wb_err_o_OBUF),
        .I1(wb_stb_i_IBUF),
        .I2(wb_cyc_i_IBUF),
        .I3(temp_wb_err_o_reg_i_2_n_0),
        .I4(wb_adr_i_IBUF[11]),
        .O(temp_wb_err_o_reg0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    temp_wb_err_o_reg_i_2
       (.I0(wb_sel_i_IBUF[1]),
        .I1(wb_sel_i_IBUF[0]),
        .I2(wb_sel_i_IBUF[3]),
        .I3(wb_sel_i_IBUF[2]),
        .O(temp_wb_err_o_reg_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    temp_wb_err_o_reg_reg
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(temp_wb_err_o_reg0),
        .Q(wb_err_o_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hF7000800)) 
    \transmitcontrol1/DlyCrcCnt[0]_i_1 
       (.I0(TxUsedDataIn),
        .I1(\maccontrol1/CtrlMux ),
        .I2(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg ),
        .I3(\DlyCrcCnt[2]_i_2__0_n_0 ),
        .I4(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [0]),
        .O(\transmitcontrol1/DlyCrcCnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F000000800000)) 
    \transmitcontrol1/DlyCrcCnt[1]_i_1 
       (.I0(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [0]),
        .I1(TxUsedDataIn),
        .I2(\maccontrol1/CtrlMux ),
        .I3(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg ),
        .I4(\DlyCrcCnt[2]_i_2__0_n_0 ),
        .I5(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [1]),
        .O(\transmitcontrol1/DlyCrcCnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000000000)) 
    \transmitcontrol1/DlyCrcCnt[2]_i_1 
       (.I0(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [0]),
        .I1(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg__0 [1]),
        .I2(TxUsedDataIn),
        .I3(\maccontrol1/CtrlMux ),
        .I4(\maccontrol1/transmitcontrol1/DlyCrcCnt_reg ),
        .I5(\DlyCrcCnt[2]_i_2__0_n_0 ),
        .O(\transmitcontrol1/DlyCrcCnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF57000000)) 
    \tx_burst_cnt[0]_i_1 
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(m_wb_err_i_IBUF),
        .I2(m_wb_ack_i_IBUF),
        .I3(\tx_burst_cnt[1]_i_2_n_0 ),
        .I4(\wishbone/tx_burst_cnt ),
        .I5(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .O(\tx_burst_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D0FFFFD0000000)) 
    \tx_burst_cnt[1]_i_1 
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(\rx_burst_cnt[1]_i_2_n_0 ),
        .I2(\tx_burst_cnt[1]_i_2_n_0 ),
        .I3(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I4(\wishbone/tx_burst_cnt ),
        .I5(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .O(\tx_burst_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \tx_burst_cnt[1]_i_2 
       (.I0(\wishbone/BlockReadTxDataFromMemory ),
        .I1(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I2(\wishbone/tx_burst_en_reg_n_0 ),
        .O(\tx_burst_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \tx_burst_cnt[2]_i_1 
       (.I0(\tx_burst_cnt[2]_i_2_n_0 ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I3(\wishbone/tx_burst_cnt ),
        .I4(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .O(\tx_burst_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000808080808)) 
    \tx_burst_cnt[2]_i_2 
       (.I0(\wishbone/tx_burst_en_reg_n_0 ),
        .I1(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I2(\wishbone/BlockReadTxDataFromMemory ),
        .I3(m_wb_ack_i_IBUF),
        .I4(m_wb_err_i_IBUF),
        .I5(\wishbone/MasterWbRX_reg_n_0 ),
        .O(\tx_burst_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A200A2FFFF00A2)) 
    \tx_burst_cnt[2]_i_4 
       (.I0(\tx_burst_cnt[2]_i_6_n_0 ),
        .I1(\m_wb_sel_o[3]_i_2_n_0 ),
        .I2(\wishbone/tx_burst_en_reg_n_0 ),
        .I3(\m_wb_adr_o[25]_i_4_n_0 ),
        .I4(\tx_burst_cnt[2]_i_7_n_0 ),
        .I5(cyc_cleared_i_3_n_0),
        .O(\tx_burst_cnt[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h01220000)) 
    \tx_burst_cnt[2]_i_5 
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(\tx_burst_cnt[2]_i_8_n_0 ),
        .I2(\m_wb_adr_o[25]_i_4_n_0 ),
        .I3(\wishbone/MasterWbTX_reg_n_0 ),
        .I4(\m_wb_sel_o[3]_i_2_n_0 ),
        .O(\tx_burst_cnt[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tx_burst_cnt[2]_i_6 
       (.I0(m_wb_err_i_IBUF),
        .I1(m_wb_ack_i_IBUF),
        .I2(\wishbone/MasterWbRX_reg_n_0 ),
        .I3(\wishbone/MasterWbTX_reg_n_0 ),
        .O(\tx_burst_cnt[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tx_burst_cnt[2]_i_7 
       (.I0(\wishbone/MasterWbTX_reg_n_0 ),
        .I1(\wishbone/MasterWbRX_reg_n_0 ),
        .O(\tx_burst_cnt[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \tx_burst_cnt[2]_i_8 
       (.I0(m_wb_err_i_IBUF),
        .I1(m_wb_ack_i_IBUF),
        .I2(\wishbone/tx_burst_en_reg_n_0 ),
        .I3(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I4(\wishbone/BlockReadTxDataFromMemory ),
        .O(\tx_burst_cnt[2]_i_8_n_0 ));
  MUXF7 \tx_burst_cnt_reg[2]_i_3 
       (.I0(\tx_burst_cnt[2]_i_4_n_0 ),
        .I1(\tx_burst_cnt[2]_i_5_n_0 ),
        .O(\wishbone/tx_burst_cnt ),
        .S(\wishbone/cyc_cleared_reg_n_0 ));
  LUT6 #(
    .INIT(64'hE000FFFFE0000000)) 
    tx_burst_en_i_1
       (.I0(\wishbone/TxLength_reg_n_0_[4] ),
        .I1(tx_burst_en_i_2_n_0),
        .I2(tx_burst_en_i_3_n_0),
        .I3(tx_burst_en_i_4_n_0),
        .I4(\wishbone/tx_burst_en ),
        .I5(\wishbone/tx_burst_en_reg_n_0 ),
        .O(tx_burst_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    tx_burst_en_i_10
       (.I0(\wishbone/tx_burst_en_reg_n_0 ),
        .I1(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .I2(\wishbone/BlockReadTxDataFromMemory ),
        .I3(\wishbone/MasterWbTX_reg_n_0 ),
        .O(tx_burst_en_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tx_burst_en_i_11
       (.I0(\wishbone/MasterWbTX_reg_n_0 ),
        .I1(\rx_burst_cnt[1]_i_3_n_0 ),
        .O(tx_burst_en_i_11_n_0));
  LUT5 #(
    .INIT(32'h00400440)) 
    tx_burst_en_i_12
       (.I0(tx_burst_en_i_13_n_0),
        .I1(\wishbone/tx_burst_en_reg_n_0 ),
        .I2(\wishbone/MasterWbTX_reg_n_0 ),
        .I3(\rx_burst_cnt[1]_i_2_n_0 ),
        .I4(\m_wb_adr_o[25]_i_4_n_0 ),
        .O(tx_burst_en_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    tx_burst_en_i_13
       (.I0(\wishbone/tx_burst_cnt_reg_n_0_[0] ),
        .I1(\wishbone/tx_burst_cnt_reg_n_0_[1] ),
        .I2(\wishbone/tx_burst_cnt_reg_n_0_[2] ),
        .I3(\wishbone/BlockReadTxDataFromMemory ),
        .I4(\wishbone/ReadTxDataFromMemory_reg_n_0 ),
        .O(tx_burst_en_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tx_burst_en_i_2
       (.I0(tx_burst_en_i_6_n_0),
        .I1(\wishbone/TxLength_reg_n_0_[12] ),
        .I2(\wishbone/TxLength_reg_n_0_[11] ),
        .I3(\wishbone/TxLength_reg_n_0_[15] ),
        .I4(tx_burst_en_i_7_n_0),
        .O(tx_burst_en_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000B000B000B)) 
    tx_burst_en_i_3
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(\tx_burst_cnt[1]_i_2_n_0 ),
        .I2(\wishbone/txfifo_cnt [4]),
        .I3(\wishbone/cyc_cleared_reg_n_0 ),
        .I4(\wishbone/txfifo_cnt [2]),
        .I5(\wishbone/txfifo_cnt [3]),
        .O(tx_burst_en_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    tx_burst_en_i_4
       (.I0(tx_burst_en_i_2_n_0),
        .I1(\wishbone/TxLength_reg_n_0_[2] ),
        .I2(\wishbone/TxLength_reg_n_0_[1] ),
        .I3(\wishbone/TxLength_reg_n_0_[0] ),
        .I4(\wishbone/TxLength_reg_n_0_[3] ),
        .O(tx_burst_en_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tx_burst_en_i_6
       (.I0(\wishbone/TxLength_reg_n_0_[5] ),
        .I1(\wishbone/TxLength_reg_n_0_[6] ),
        .I2(\wishbone/TxLength_reg_n_0_[7] ),
        .I3(\wishbone/TxLength_reg_n_0_[8] ),
        .O(tx_burst_en_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tx_burst_en_i_7
       (.I0(\wishbone/TxLength_reg_n_0_[10] ),
        .I1(\wishbone/TxLength_reg_n_0_[13] ),
        .I2(\wishbone/TxLength_reg_n_0_[9] ),
        .I3(\wishbone/TxLength_reg_n_0_[14] ),
        .O(tx_burst_en_i_7_n_0));
  LUT6 #(
    .INIT(64'h555555F5001510B0)) 
    tx_burst_en_i_8
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(tx_burst_en_i_10_n_0),
        .I2(\m_wb_adr_o[29]_i_4_n_0 ),
        .I3(tx_burst_en_i_11_n_0),
        .I4(\rx_burst_cnt[1]_i_2_n_0 ),
        .I5(tx_burst_en_i_12_n_0),
        .O(tx_burst_en_i_8_n_0));
  LUT5 #(
    .INIT(32'h0000001A)) 
    tx_burst_en_i_9
       (.I0(\wishbone/MasterWbRX_reg_n_0 ),
        .I1(\m_wb_adr_o[25]_i_4_n_0 ),
        .I2(\wishbone/MasterWbTX_reg_n_0 ),
        .I3(tx_burst_en_i_13_n_0),
        .I4(\tx_burst_cnt[2]_i_8_n_0 ),
        .O(tx_burst_en_i_9_n_0));
  MUXF7 tx_burst_en_reg_i_5
       (.I0(tx_burst_en_i_8_n_0),
        .I1(tx_burst_en_i_9_n_0),
        .O(\wishbone/tx_burst_en ),
        .S(\wishbone/cyc_cleared_reg_n_0 ));
  LUT6 #(
    .INIT(64'h00008AFF00007500)) 
    \txcounters1/DlyCrcCnt[0]_i_1 
       (.I0(\StateData[0]_i_3_n_0 ),
        .I1(\DlyCrcCnt[0]_i_2_n_0 ),
        .I2(StateData[1]),
        .I3(r_DlyCrcEn),
        .I4(\DlyCrcCnt[2]_i_3_n_0 ),
        .I5(\txethmac1/DlyCrcCnt [0]),
        .O(\txcounters1/DlyCrcCnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \txcounters1/DlyCrcCnt[2]_i_1 
       (.I0(\txethmac1/DlyCrcCnt [0]),
        .I1(\txethmac1/DlyCrcCnt [1]),
        .I2(\DlyCrcCnt[2]_i_2_n_0 ),
        .I3(\DlyCrcCnt[2]_i_3_n_0 ),
        .I4(\txethmac1/DlyCrcCnt [2]),
        .O(\txcounters1/DlyCrcCnt[2]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/ColWindow_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ColWindow_i_1_n_0),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/ColWindow_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/MTxD_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\MTxD[0]_i_1_n_0 ),
        .Q(mtxd_pad_o_OBUF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/MTxD_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\MTxD[1]_i_1_n_0 ),
        .Q(mtxd_pad_o_OBUF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/MTxD_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\MTxD[2]_i_1_n_0 ),
        .Q(mtxd_pad_o_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/MTxD_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\MTxD[3]_i_1_n_0 ),
        .Q(mtxd_pad_o_OBUF[3]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/MTxEn_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/MTxEn0 ),
        .Q(mtxen_pad_o_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/MTxErr_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_5_in ),
        .Q(mtxerr_pad_o_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/PacketFinished_q_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/PacketFinished ),
        .Q(\txethmac1/PacketFinished_q ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/PacketFinished_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\macstatus1/RetryCntLatched0 ),
        .Q(\txethmac1/PacketFinished ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/RetryCnt_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\RetryCnt[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RetryCnt[0]_i_1_n_0 ),
        .Q(RetryCnt[0]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/RetryCnt_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\RetryCnt[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RetryCnt[1]_i_1_n_0 ),
        .Q(RetryCnt[1]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/RetryCnt_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\RetryCnt[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RetryCnt[2]_i_1_n_0 ),
        .Q(RetryCnt[2]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/RetryCnt_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\RetryCnt[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RetryCnt[3]_i_2_n_0 ),
        .Q(RetryCnt[3]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/StatusLatch_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StatusLatch_i_1_n_0),
        .Q(\txethmac1/StatusLatch_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/StopExcessiveDeferOccured_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StopExcessiveDeferOccured_i_1_n_0),
        .Q(\txethmac1/StopExcessiveDeferOccured_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/TxAbort_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxAbort_i_1_n_0),
        .Q(TxAbortIn));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/TxDone_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxDone_i_1_n_0),
        .Q(TxDoneIn));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/TxRetry_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxRetry_i_1_n_0),
        .Q(TxRetry));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/TxUsedData_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxUsedData_i_1_n_0),
        .Q(TxUsedDataIn));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/WillTransmit_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/WillTransmit0 ),
        .Q(WillTransmit));
  CARRY4 \txethmac1/random1/RandomEqByteCnt0_carry 
       (.CI(\<const0> ),
        .CO({\txethmac1/random1/RandomEqByteCnt024_in ,\txethmac1/random1/RandomEqByteCnt0_carry_n_1 ,\txethmac1/random1/RandomEqByteCnt0_carry_n_2 ,\txethmac1/random1/RandomEqByteCnt0_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({RandomEqByteCnt0_carry_i_1_n_0,RandomEqByteCnt0_carry_i_2_n_0,RandomEqByteCnt0_carry_i_3_n_0,RandomEqByteCnt0_carry_i_4_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/x_reg_n_0_[0] ),
        .Q(\txethmac1/RandomLatched [0]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/Random [1]),
        .Q(\txethmac1/RandomLatched [1]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/Random [2]),
        .Q(\txethmac1/RandomLatched [2]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/Random [3]),
        .Q(\txethmac1/RandomLatched [3]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[4] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/Random [4]),
        .Q(\txethmac1/RandomLatched [4]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[5] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/Random [5]),
        .Q(\txethmac1/RandomLatched [5]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[6] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/Random [6]),
        .Q(\txethmac1/RandomLatched [6]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[7] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/Random [7]),
        .Q(\txethmac1/RandomLatched [7]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[8] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/Random [8]),
        .Q(\txethmac1/RandomLatched [8]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/RandomLatched_reg[9] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\txethmac1/random1/RandomLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/Random [9]),
        .Q(\txethmac1/RandomLatched [9]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\x[0]_i_1_n_0 ),
        .Q(\txethmac1/random1/x_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/x_reg_n_0_[0] ),
        .Q(\txethmac1/random1/x_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/x_reg_n_0_[1] ),
        .Q(\txethmac1/random1/p_1_in ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/p_1_in ),
        .Q(\txethmac1/random1/x_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[4] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/x_reg_n_0_[3] ),
        .Q(\txethmac1/random1/x_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[5] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/x_reg_n_0_[4] ),
        .Q(\txethmac1/random1/x_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[6] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/x_reg_n_0_[5] ),
        .Q(\txethmac1/random1/x_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[7] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/x_reg_n_0_[6] ),
        .Q(\txethmac1/random1/x_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[8] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/x_reg_n_0_[7] ),
        .Q(\txethmac1/random1/x_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/random1/x_reg[9] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/random1/x_reg_n_0_[8] ),
        .Q(\txethmac1/random1/p_0_in ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/ByteCnt0_carry 
       (.CI(\<const0> ),
        .CO({\txethmac1/txcounters1/ByteCnt0_carry_n_0 ,\txethmac1/txcounters1/ByteCnt0_carry_n_1 ,\txethmac1/txcounters1/ByteCnt0_carry_n_2 ,\txethmac1/txcounters1/ByteCnt0_carry_n_3 }),
        .CYINIT(\txethmac1/txcounters1/ByteCnt_reg_n_0_[0] ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txethmac1/ByteCnt0 [4:1]),
        .S({\txethmac1/txcounters1/ByteCnt_reg_n_0_[4] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[3] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[2] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/ByteCnt0_carry__0 
       (.CI(\txethmac1/txcounters1/ByteCnt0_carry_n_0 ),
        .CO({\txethmac1/txcounters1/ByteCnt0_carry__0_n_0 ,\txethmac1/txcounters1/ByteCnt0_carry__0_n_1 ,\txethmac1/txcounters1/ByteCnt0_carry__0_n_2 ,\txethmac1/txcounters1/ByteCnt0_carry__0_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txethmac1/ByteCnt0 [8:5]),
        .S({\txethmac1/txcounters1/ByteCnt_reg_n_0_[8] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[7] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[6] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/ByteCnt0_carry__1 
       (.CI(\txethmac1/txcounters1/ByteCnt0_carry__0_n_0 ),
        .CO({\txethmac1/txcounters1/ByteCnt0_carry__1_n_0 ,\txethmac1/txcounters1/ByteCnt0_carry__1_n_1 ,\txethmac1/txcounters1/ByteCnt0_carry__1_n_2 ,\txethmac1/txcounters1/ByteCnt0_carry__1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txethmac1/ByteCnt0 [12:9]),
        .S({\txethmac1/txcounters1/ByteCnt_reg_n_0_[12] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[11] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[10] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/ByteCnt0_carry__2 
       (.CI(\txethmac1/txcounters1/ByteCnt0_carry__1_n_0 ),
        .CO({\txethmac1/txcounters1/ByteCnt0_carry__2_n_2 ,\txethmac1/txcounters1/ByteCnt0_carry__2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txethmac1/ByteCnt0 [15:13]),
        .S({\<const0> ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[15] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[14] ,\txethmac1/txcounters1/ByteCnt_reg_n_0_[13] }));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[0]_i_1__0_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[10] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[10]_i_1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[11] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[11]_i_1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[12] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[12]_i_1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[13] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[13]_i_1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[14] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[14]_i_1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[15] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[15]_i_2_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[1]_i_1__1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[2]_i_1__0_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[3]_i_1__1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[4] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[4]_i_1__1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[5] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[5]_i_1__0_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[6] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[6]_i_1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[7] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[7]_i_1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[8] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[8]_i_1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/ByteCnt_reg[9] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\ByteCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\ByteCnt[9]_i_1_n_0 ),
        .Q(\txethmac1/txcounters1/ByteCnt_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/DlyCrcCnt_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txcounters1/DlyCrcCnt[0]_i_1_n_0 ),
        .Q(\txethmac1/DlyCrcCnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/DlyCrcCnt_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\DlyCrcCnt[1]_i_1__0_n_0 ),
        .Q(\txethmac1/DlyCrcCnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/DlyCrcCnt_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txcounters1/DlyCrcCnt[2]_i_1_n_0 ),
        .Q(\txethmac1/DlyCrcCnt [2]));
  CARRY4 \txethmac1/txcounters1/MaxFrame0_carry 
       (.CI(\<const0> ),
        .CO({\txethmac1/txcounters1/MaxFrame0_carry_n_0 ,\txethmac1/txcounters1/MaxFrame0_carry_n_1 ,\txethmac1/txcounters1/MaxFrame0_carry_n_2 ,\txethmac1/txcounters1/MaxFrame0_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({MaxFrame0_carry_i_1_n_0,MaxFrame0_carry_i_2_n_0,MaxFrame0_carry_i_3_n_0,MaxFrame0_carry_i_4_n_0}));
  CARRY4 \txethmac1/txcounters1/MaxFrame0_carry__0 
       (.CI(\txethmac1/txcounters1/MaxFrame0_carry_n_0 ),
        .CO({\txethmac1/txcounters1/MaxFrame06_in ,\txethmac1/txcounters1/MaxFrame0_carry__0_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,MaxFrame0_carry__0_i_1_n_0,MaxFrame0_carry__0_i_2_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\NibCnt[0]_i_1_n_0 ),
        .Q(\txethmac1/NibCnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[10] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [10]),
        .Q(\txethmac1/NibCnt [10]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[11] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [11]),
        .Q(\txethmac1/NibCnt [11]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[12] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [12]),
        .Q(\txethmac1/NibCnt [12]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[13] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [13]),
        .Q(\txethmac1/NibCnt [13]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[14] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [14]),
        .Q(\txethmac1/txcounters1/NibCnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[15] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [15]),
        .Q(\txethmac1/txcounters1/NibCnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [1]),
        .Q(\txethmac1/NibCnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [2]),
        .Q(\txethmac1/NibCnt [2]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [3]),
        .Q(\txethmac1/NibCnt [3]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[4] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [4]),
        .Q(\txethmac1/NibCnt [4]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[5] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [5]),
        .Q(\txethmac1/NibCnt [5]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[6] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [6]),
        .Q(\txethmac1/NibCnt [6]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[7] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [7]),
        .Q(\txethmac1/NibCnt [7]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[8] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [8]),
        .Q(\txethmac1/NibCnt [8]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txcounters1/NibCnt_reg[9] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\NibCnt[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/p_1_in [9]),
        .Q(\txethmac1/NibCnt [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl0_carry 
       (.CI(\<const0> ),
        .CO({\txethmac1/txcounters1/NibbleMinFl0_carry_n_0 ,\txethmac1/txcounters1/NibbleMinFl0_carry_n_1 ,\txethmac1/txcounters1/NibbleMinFl0_carry_n_2 ,\txethmac1/txcounters1/NibbleMinFl0_carry_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\txethmac1/NibbleMinFl2 [2:1],r_MinFL[0],\<const0> }),
        .O({\txethmac1/NibbleMinFl0 [3:1],\NLW_txethmac1/txcounters1/NibbleMinFl0_carry_O_UNCONNECTED [0]}),
        .S({NibbleMinFl0_carry_i_1_n_0,NibbleMinFl0_carry_i_2_n_0,NibbleMinFl0_carry_i_3_n_0,\<const1> }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl0_carry__0 
       (.CI(\txethmac1/txcounters1/NibbleMinFl0_carry_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl0_carry__0_n_0 ,\txethmac1/txcounters1/NibbleMinFl0_carry__0_n_1 ,\txethmac1/txcounters1/NibbleMinFl0_carry__0_n_2 ,\txethmac1/txcounters1/NibbleMinFl0_carry__0_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\txethmac1/NibbleMinFl2 [6:3]),
        .O(\txethmac1/NibbleMinFl0 [7:4]),
        .S({NibbleMinFl0_carry__0_i_1_n_0,NibbleMinFl0_carry__0_i_2_n_0,NibbleMinFl0_carry__0_i_3_n_0,NibbleMinFl0_carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl0_carry__1 
       (.CI(\txethmac1/txcounters1/NibbleMinFl0_carry__0_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl0_carry__1_n_0 ,\txethmac1/txcounters1/NibbleMinFl0_carry__1_n_1 ,\txethmac1/txcounters1/NibbleMinFl0_carry__1_n_2 ,\txethmac1/txcounters1/NibbleMinFl0_carry__1_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\txethmac1/NibbleMinFl2 [10:7]),
        .O(\txethmac1/NibbleMinFl0 [11:8]),
        .S({NibbleMinFl0_carry__1_i_1_n_0,NibbleMinFl0_carry__1_i_2_n_0,NibbleMinFl0_carry__1_i_3_n_0,NibbleMinFl0_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl0_carry__2 
       (.CI(\txethmac1/txcounters1/NibbleMinFl0_carry__1_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl0_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl0_carry__2_n_1 ,\txethmac1/txcounters1/NibbleMinFl0_carry__2_n_2 ,\txethmac1/txcounters1/NibbleMinFl0_carry__2_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\txethmac1/NibbleMinFl2 [14:11]),
        .O(\txethmac1/NibbleMinFl0 [15:12]),
        .S({NibbleMinFl0_carry__2_i_1_n_0,NibbleMinFl0_carry__2_i_2_n_0,NibbleMinFl0_carry__2_i_3_n_0,NibbleMinFl0_carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl0_carry__3 
       (.CI(\txethmac1/txcounters1/NibbleMinFl0_carry__2_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl0_carry__3_n_0 ,\txethmac1/txcounters1/NibbleMinFl0_carry__3_n_1 ,\txethmac1/txcounters1/NibbleMinFl0_carry__3_n_2 ,\txethmac1/txcounters1/NibbleMinFl0_carry__3_n_3 }),
        .CYINIT(\<const0> ),
        .DI({NibbleMinFl0_carry__3_i_1_n_0,NibbleMinFl0_carry__3_i_2_n_0,NibbleMinFl0_carry__3_i_3_n_0,\txethmac1/NibbleMinFl2 [15]}),
        .O(\txethmac1/NibbleMinFl0 [19:16]),
        .S({\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,NibbleMinFl0_carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl0_carry__4 
       (.CI(\txethmac1/txcounters1/NibbleMinFl0_carry__3_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl0_carry__4_n_0 ,\txethmac1/txcounters1/NibbleMinFl0_carry__4_n_1 ,\txethmac1/txcounters1/NibbleMinFl0_carry__4_n_2 ,\txethmac1/txcounters1/NibbleMinFl0_carry__4_n_3 }),
        .CYINIT(\<const0> ),
        .DI({NibbleMinFl0_carry__4_i_1_n_0,NibbleMinFl0_carry__4_i_2_n_0,NibbleMinFl0_carry__4_i_3_n_0,NibbleMinFl0_carry__4_i_4_n_0}),
        .O(\txethmac1/NibbleMinFl0 [23:20]),
        .S({\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl0_carry__5 
       (.CI(\txethmac1/txcounters1/NibbleMinFl0_carry__4_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl0_carry__5_n_0 ,\txethmac1/txcounters1/NibbleMinFl0_carry__5_n_1 ,\txethmac1/txcounters1/NibbleMinFl0_carry__5_n_2 ,\txethmac1/txcounters1/NibbleMinFl0_carry__5_n_3 }),
        .CYINIT(\<const0> ),
        .DI({NibbleMinFl0_carry__5_i_1_n_0,NibbleMinFl0_carry__5_i_2_n_0,NibbleMinFl0_carry__5_i_3_n_0,NibbleMinFl0_carry__5_i_4_n_0}),
        .O(\txethmac1/NibbleMinFl0 [27:24]),
        .S({\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl0_carry__6 
       (.CI(\txethmac1/txcounters1/NibbleMinFl0_carry__5_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl0_carry__6_n_1 ,\txethmac1/txcounters1/NibbleMinFl0_carry__6_n_2 ,\txethmac1/txcounters1/NibbleMinFl0_carry__6_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\txethmac1/NibbleMinFl2 [30],NibbleMinFl0_carry__6_i_2_n_0,NibbleMinFl0_carry__6_i_3_n_0}),
        .O(\txethmac1/NibbleMinFl0 [31:28]),
        .S({\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 }));
  CARRY4 \txethmac1/txcounters1/NibbleMinFl2_carry 
       (.CI(\<const0> ),
        .CO({\txethmac1/txcounters1/NibbleMinFl2_carry_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry_n_1 ,\txethmac1/txcounters1/NibbleMinFl2_carry_n_2 ,\txethmac1/txcounters1/NibbleMinFl2_carry_n_3 }),
        .CYINIT(\<const0> ),
        .DI({r_MinFL[4:2],\<const0> }),
        .O(\txethmac1/NibbleMinFl2 [4:1]),
        .S({NibbleMinFl2_carry_i_1_n_0,NibbleMinFl2_carry_i_2_n_0,NibbleMinFl2_carry_i_3_n_0,r_MinFL[1]}));
  CARRY4 \txethmac1/txcounters1/NibbleMinFl2_carry__0 
       (.CI(\txethmac1/txcounters1/NibbleMinFl2_carry_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl2_carry__0_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__0_n_1 ,\txethmac1/txcounters1/NibbleMinFl2_carry__0_n_2 ,\txethmac1/txcounters1/NibbleMinFl2_carry__0_n_3 }),
        .CYINIT(\<const0> ),
        .DI(r_MinFL[8:5]),
        .O(\txethmac1/NibbleMinFl2 [8:5]),
        .S({NibbleMinFl2_carry__0_i_1_n_0,NibbleMinFl2_carry__0_i_2_n_0,NibbleMinFl2_carry__0_i_3_n_0,NibbleMinFl2_carry__0_i_4_n_0}));
  CARRY4 \txethmac1/txcounters1/NibbleMinFl2_carry__1 
       (.CI(\txethmac1/txcounters1/NibbleMinFl2_carry__0_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl2_carry__1_n_0 ,\txethmac1/txcounters1/NibbleMinFl2_carry__1_n_1 ,\txethmac1/txcounters1/NibbleMinFl2_carry__1_n_2 ,\txethmac1/txcounters1/NibbleMinFl2_carry__1_n_3 }),
        .CYINIT(\<const0> ),
        .DI(r_MinFL[12:9]),
        .O(\txethmac1/NibbleMinFl2 [12:9]),
        .S({NibbleMinFl2_carry__1_i_1_n_0,NibbleMinFl2_carry__1_i_2_n_0,NibbleMinFl2_carry__1_i_3_n_0,NibbleMinFl2_carry__1_i_4_n_0}));
  CARRY4 \txethmac1/txcounters1/NibbleMinFl2_carry__2 
       (.CI(\txethmac1/txcounters1/NibbleMinFl2_carry__1_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_0 ,\NLW_txethmac1/txcounters1/NibbleMinFl2_carry__2_CO_UNCONNECTED [2],\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_2 ,\txethmac1/txcounters1/NibbleMinFl2_carry__2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,r_MinFL[15:13]}),
        .O(\txethmac1/NibbleMinFl2 [15:13]),
        .S({\<const1> ,NibbleMinFl2_carry__2_i_1_n_0,NibbleMinFl2_carry__2_i_2_n_0,NibbleMinFl2_carry__2_i_3_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl_carry 
       (.CI(\<const0> ),
        .CO({\txethmac1/txcounters1/NibbleMinFl_carry_n_0 ,\txethmac1/txcounters1/NibbleMinFl_carry_n_1 ,\txethmac1/txcounters1/NibbleMinFl_carry_n_2 ,\txethmac1/txcounters1/NibbleMinFl_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({NibbleMinFl_carry_i_1_n_0,NibbleMinFl_carry_i_2_n_0,NibbleMinFl_carry_i_3_n_0,NibbleMinFl_carry_i_4_n_0}),
        .S({NibbleMinFl_carry_i_5_n_0,NibbleMinFl_carry_i_6_n_0,NibbleMinFl_carry_i_7_n_0,NibbleMinFl_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl_carry__0 
       (.CI(\txethmac1/txcounters1/NibbleMinFl_carry_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl_carry__0_n_0 ,\txethmac1/txcounters1/NibbleMinFl_carry__0_n_1 ,\txethmac1/txcounters1/NibbleMinFl_carry__0_n_2 ,\txethmac1/txcounters1/NibbleMinFl_carry__0_n_3 }),
        .CYINIT(\<const0> ),
        .DI({NibbleMinFl_carry__0_i_1_n_0,NibbleMinFl_carry__0_i_2_n_0,NibbleMinFl_carry__0_i_3_n_0,NibbleMinFl_carry__0_i_4_n_0}),
        .S({NibbleMinFl_carry__0_i_5_n_0,NibbleMinFl_carry__0_i_6_n_0,NibbleMinFl_carry__0_i_7_n_0,NibbleMinFl_carry__0_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl_carry__1 
       (.CI(\txethmac1/txcounters1/NibbleMinFl_carry__0_n_0 ),
        .CO({\txethmac1/txcounters1/NibbleMinFl_carry__1_n_0 ,\txethmac1/txcounters1/NibbleMinFl_carry__1_n_1 ,\txethmac1/txcounters1/NibbleMinFl_carry__1_n_2 ,\txethmac1/txcounters1/NibbleMinFl_carry__1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({NibbleMinFl_carry__1_i_1_n_0,NibbleMinFl_carry__1_i_2_n_0,NibbleMinFl_carry__1_i_3_n_0,NibbleMinFl_carry__1_i_4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \txethmac1/txcounters1/NibbleMinFl_carry__2 
       (.CI(\txethmac1/txcounters1/NibbleMinFl_carry__1_n_0 ),
        .CO({\txethmac1/NibbleMinFl ,\txethmac1/txcounters1/NibbleMinFl_carry__2_n_1 ,\txethmac1/txcounters1/NibbleMinFl_carry__2_n_2 ,\txethmac1/txcounters1/NibbleMinFl_carry__2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({NibbleMinFl_carry__2_i_1_n_0,NibbleMinFl_carry__2_i_2_n_0,NibbleMinFl_carry__2_i_3_n_0,NibbleMinFl_carry__2_i_4_n_0}));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [0]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [0]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[10] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [10]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [10]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[11] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [11]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [11]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[12] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [12]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [12]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[13] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [13]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [13]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[14] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [14]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [14]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[15] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [15]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [15]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[16] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [16]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [16]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[17] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [17]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [17]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[18] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [18]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [18]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[19] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [19]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [19]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [1]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [1]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[20] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [20]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [20]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[21] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [21]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [21]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[22] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [22]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [22]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[23] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [23]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [23]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[24] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [24]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [24]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[25] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [25]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [25]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[26] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [26]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [26]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[27] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [27]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [27]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[28] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [28]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [28]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[29] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [29]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [29]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [2]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [2]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[30] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [30]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [30]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[31] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [31]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [31]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [3]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [3]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[4] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [4]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [4]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[5] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [5]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [5]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[6] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [6]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [6]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[7] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [7]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [7]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[8] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [8]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [8]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txcrc/Crc_reg[9] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\txethmac1/p_0_in [9]),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/Crc [9]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/Rule1_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(Rule1_i_1_n_0),
        .Q(\txethmac1/txstatem1/Rule1_reg_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \txethmac1/txstatem1/StartDefer6_carry 
       (.CI(\<const0> ),
        .CO({\txethmac1/txstatem1/StartDefer6__4 ,\txethmac1/txstatem1/StartDefer6_carry_n_1 ,\txethmac1/txstatem1/StartDefer6_carry_n_2 ,\txethmac1/txstatem1/StartDefer6_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({StartDefer6_carry_i_1_n_0,StartDefer6_carry_i_2_n_0,StartDefer6_carry_i_3_n_0,StartDefer6_carry_i_4_n_0}),
        .S({StartDefer6_carry_i_5_n_0,StartDefer6_carry_i_6_n_0,StartDefer6_carry_i_7_n_0,StartDefer6_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \txethmac1/txstatem1/StartIdle2_carry 
       (.CI(\<const0> ),
        .CO({\txethmac1/txstatem1/StartIdle2__3 ,\txethmac1/txstatem1/StartIdle2_carry_n_1 ,\txethmac1/txstatem1/StartIdle2_carry_n_2 ,\txethmac1/txstatem1/StartIdle2_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({StartIdle2_carry_i_1_n_0,StartIdle2_carry_i_2_n_0,StartIdle2_carry_i_3_n_0,StartIdle2_carry_i_4_n_0}),
        .S({StartIdle2_carry_i_5_n_0,StartIdle2_carry_i_6_n_0,StartIdle2_carry_i_7_n_0,StartIdle2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \txethmac1/txstatem1/StartIdle2_inferred__0/i__carry 
       (.CI(\<const0> ),
        .CO({\txethmac1/txstatem1/StartIdle216_in ,\txethmac1/txstatem1/StartIdle2_inferred__0/i__carry_n_1 ,\txethmac1/txstatem1/StartIdle2_inferred__0/i__carry_n_2 ,\txethmac1/txstatem1/StartIdle2_inferred__0/i__carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StateBackOff_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StateBackOff_i_1_n_0),
        .Q(\txethmac1/StateBackOff ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StateData_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\StateData[0]_i_1_n_0 ),
        .Q(StateData[0]));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StateData_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/StartData ),
        .Q(StateData[1]));
  FDPE #(
    .INIT(1'b1)) 
    \txethmac1/txstatem1/StateDefer_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(StateDefer_i_1_n_0),
        .PRE(wb_rst_i_IBUF),
        .Q(\txethmac1/StateDefer ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StateFCS_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StateFCS_i_1_n_0),
        .Q(\txethmac1/StateFCS ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StateIPG_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StateIPG_i_1_n_0),
        .Q(\txethmac1/StateIPG ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StateIdle_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StateIdle_i_1_n_0),
        .Q(\txethmac1/StateIdle ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StateJam_q_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\txethmac1/StateJam ),
        .Q(\txethmac1/StateJam_q ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StateJam_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StateJam_i_1_n_0),
        .Q(\txethmac1/StateJam ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StatePAD_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StatePAD_i_1_n_0),
        .Q(\txethmac1/StatePAD ));
  FDCE #(
    .INIT(1'b0)) 
    \txethmac1/txstatem1/StatePreamble_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StatePreamble_i_1_n_0),
        .Q(StatePreamble));
  OBUF wb_ack_o_OBUF_inst
       (.I(wb_ack_o_OBUF),
        .O(wb_ack_o));
  IBUF \wb_adr_i_IBUF[10]_inst 
       (.I(wb_adr_i[10]),
        .O(wb_adr_i_IBUF[10]));
  IBUF \wb_adr_i_IBUF[11]_inst 
       (.I(wb_adr_i[11]),
        .O(wb_adr_i_IBUF[11]));
  IBUF \wb_adr_i_IBUF[2]_inst 
       (.I(wb_adr_i[2]),
        .O(wb_adr_i_IBUF[2]));
  IBUF \wb_adr_i_IBUF[3]_inst 
       (.I(wb_adr_i[3]),
        .O(wb_adr_i_IBUF[3]));
  IBUF \wb_adr_i_IBUF[4]_inst 
       (.I(wb_adr_i[4]),
        .O(wb_adr_i_IBUF[4]));
  IBUF \wb_adr_i_IBUF[5]_inst 
       (.I(wb_adr_i[5]),
        .O(wb_adr_i_IBUF[5]));
  IBUF \wb_adr_i_IBUF[6]_inst 
       (.I(wb_adr_i[6]),
        .O(wb_adr_i_IBUF[6]));
  IBUF \wb_adr_i_IBUF[7]_inst 
       (.I(wb_adr_i[7]),
        .O(wb_adr_i_IBUF[7]));
  IBUF \wb_adr_i_IBUF[8]_inst 
       (.I(wb_adr_i[8]),
        .O(wb_adr_i_IBUF[8]));
  IBUF \wb_adr_i_IBUF[9]_inst 
       (.I(wb_adr_i[9]),
        .O(wb_adr_i_IBUF[9]));
  BUFG wb_clk_i_IBUF_BUFG_inst
       (.I(wb_clk_i_IBUF),
        .O(wb_clk_i_IBUF_BUFG));
  IBUF wb_clk_i_IBUF_inst
       (.I(wb_clk_i),
        .O(wb_clk_i_IBUF));
  IBUF wb_cyc_i_IBUF_inst
       (.I(wb_cyc_i),
        .O(wb_cyc_i_IBUF));
  IBUF \wb_dat_i_IBUF[0]_inst 
       (.I(wb_dat_i[0]),
        .O(wb_dat_i_IBUF[0]));
  IBUF \wb_dat_i_IBUF[10]_inst 
       (.I(wb_dat_i[10]),
        .O(wb_dat_i_IBUF[10]));
  IBUF \wb_dat_i_IBUF[11]_inst 
       (.I(wb_dat_i[11]),
        .O(wb_dat_i_IBUF[11]));
  IBUF \wb_dat_i_IBUF[12]_inst 
       (.I(wb_dat_i[12]),
        .O(wb_dat_i_IBUF[12]));
  IBUF \wb_dat_i_IBUF[13]_inst 
       (.I(wb_dat_i[13]),
        .O(wb_dat_i_IBUF[13]));
  IBUF \wb_dat_i_IBUF[14]_inst 
       (.I(wb_dat_i[14]),
        .O(wb_dat_i_IBUF[14]));
  IBUF \wb_dat_i_IBUF[15]_inst 
       (.I(wb_dat_i[15]),
        .O(wb_dat_i_IBUF[15]));
  IBUF \wb_dat_i_IBUF[16]_inst 
       (.I(wb_dat_i[16]),
        .O(wb_dat_i_IBUF[16]));
  IBUF \wb_dat_i_IBUF[17]_inst 
       (.I(wb_dat_i[17]),
        .O(wb_dat_i_IBUF[17]));
  IBUF \wb_dat_i_IBUF[18]_inst 
       (.I(wb_dat_i[18]),
        .O(wb_dat_i_IBUF[18]));
  IBUF \wb_dat_i_IBUF[19]_inst 
       (.I(wb_dat_i[19]),
        .O(wb_dat_i_IBUF[19]));
  IBUF \wb_dat_i_IBUF[1]_inst 
       (.I(wb_dat_i[1]),
        .O(wb_dat_i_IBUF[1]));
  IBUF \wb_dat_i_IBUF[20]_inst 
       (.I(wb_dat_i[20]),
        .O(wb_dat_i_IBUF[20]));
  IBUF \wb_dat_i_IBUF[21]_inst 
       (.I(wb_dat_i[21]),
        .O(wb_dat_i_IBUF[21]));
  IBUF \wb_dat_i_IBUF[22]_inst 
       (.I(wb_dat_i[22]),
        .O(wb_dat_i_IBUF[22]));
  IBUF \wb_dat_i_IBUF[23]_inst 
       (.I(wb_dat_i[23]),
        .O(wb_dat_i_IBUF[23]));
  IBUF \wb_dat_i_IBUF[24]_inst 
       (.I(wb_dat_i[24]),
        .O(wb_dat_i_IBUF[24]));
  IBUF \wb_dat_i_IBUF[25]_inst 
       (.I(wb_dat_i[25]),
        .O(wb_dat_i_IBUF[25]));
  IBUF \wb_dat_i_IBUF[26]_inst 
       (.I(wb_dat_i[26]),
        .O(wb_dat_i_IBUF[26]));
  IBUF \wb_dat_i_IBUF[27]_inst 
       (.I(wb_dat_i[27]),
        .O(wb_dat_i_IBUF[27]));
  IBUF \wb_dat_i_IBUF[28]_inst 
       (.I(wb_dat_i[28]),
        .O(wb_dat_i_IBUF[28]));
  IBUF \wb_dat_i_IBUF[29]_inst 
       (.I(wb_dat_i[29]),
        .O(wb_dat_i_IBUF[29]));
  IBUF \wb_dat_i_IBUF[2]_inst 
       (.I(wb_dat_i[2]),
        .O(wb_dat_i_IBUF[2]));
  IBUF \wb_dat_i_IBUF[30]_inst 
       (.I(wb_dat_i[30]),
        .O(wb_dat_i_IBUF[30]));
  IBUF \wb_dat_i_IBUF[31]_inst 
       (.I(wb_dat_i[31]),
        .O(wb_dat_i_IBUF[31]));
  IBUF \wb_dat_i_IBUF[3]_inst 
       (.I(wb_dat_i[3]),
        .O(wb_dat_i_IBUF[3]));
  IBUF \wb_dat_i_IBUF[4]_inst 
       (.I(wb_dat_i[4]),
        .O(wb_dat_i_IBUF[4]));
  IBUF \wb_dat_i_IBUF[5]_inst 
       (.I(wb_dat_i[5]),
        .O(wb_dat_i_IBUF[5]));
  IBUF \wb_dat_i_IBUF[6]_inst 
       (.I(wb_dat_i[6]),
        .O(wb_dat_i_IBUF[6]));
  IBUF \wb_dat_i_IBUF[7]_inst 
       (.I(wb_dat_i[7]),
        .O(wb_dat_i_IBUF[7]));
  IBUF \wb_dat_i_IBUF[8]_inst 
       (.I(wb_dat_i[8]),
        .O(wb_dat_i_IBUF[8]));
  IBUF \wb_dat_i_IBUF[9]_inst 
       (.I(wb_dat_i[9]),
        .O(wb_dat_i_IBUF[9]));
  OBUF \wb_dat_o_OBUF[0]_inst 
       (.I(wb_dat_o_OBUF[0]),
        .O(wb_dat_o[0]));
  OBUF \wb_dat_o_OBUF[10]_inst 
       (.I(wb_dat_o_OBUF[10]),
        .O(wb_dat_o[10]));
  OBUF \wb_dat_o_OBUF[11]_inst 
       (.I(wb_dat_o_OBUF[11]),
        .O(wb_dat_o[11]));
  OBUF \wb_dat_o_OBUF[12]_inst 
       (.I(wb_dat_o_OBUF[12]),
        .O(wb_dat_o[12]));
  OBUF \wb_dat_o_OBUF[13]_inst 
       (.I(wb_dat_o_OBUF[13]),
        .O(wb_dat_o[13]));
  OBUF \wb_dat_o_OBUF[14]_inst 
       (.I(wb_dat_o_OBUF[14]),
        .O(wb_dat_o[14]));
  OBUF \wb_dat_o_OBUF[15]_inst 
       (.I(wb_dat_o_OBUF[15]),
        .O(wb_dat_o[15]));
  OBUF \wb_dat_o_OBUF[16]_inst 
       (.I(wb_dat_o_OBUF[16]),
        .O(wb_dat_o[16]));
  OBUF \wb_dat_o_OBUF[17]_inst 
       (.I(wb_dat_o_OBUF[17]),
        .O(wb_dat_o[17]));
  OBUF \wb_dat_o_OBUF[18]_inst 
       (.I(wb_dat_o_OBUF[18]),
        .O(wb_dat_o[18]));
  OBUF \wb_dat_o_OBUF[19]_inst 
       (.I(wb_dat_o_OBUF[19]),
        .O(wb_dat_o[19]));
  OBUF \wb_dat_o_OBUF[1]_inst 
       (.I(wb_dat_o_OBUF[1]),
        .O(wb_dat_o[1]));
  OBUF \wb_dat_o_OBUF[20]_inst 
       (.I(wb_dat_o_OBUF[20]),
        .O(wb_dat_o[20]));
  OBUF \wb_dat_o_OBUF[21]_inst 
       (.I(wb_dat_o_OBUF[21]),
        .O(wb_dat_o[21]));
  OBUF \wb_dat_o_OBUF[22]_inst 
       (.I(wb_dat_o_OBUF[22]),
        .O(wb_dat_o[22]));
  OBUF \wb_dat_o_OBUF[23]_inst 
       (.I(wb_dat_o_OBUF[23]),
        .O(wb_dat_o[23]));
  OBUF \wb_dat_o_OBUF[24]_inst 
       (.I(wb_dat_o_OBUF[24]),
        .O(wb_dat_o[24]));
  OBUF \wb_dat_o_OBUF[25]_inst 
       (.I(wb_dat_o_OBUF[25]),
        .O(wb_dat_o[25]));
  OBUF \wb_dat_o_OBUF[26]_inst 
       (.I(wb_dat_o_OBUF[26]),
        .O(wb_dat_o[26]));
  OBUF \wb_dat_o_OBUF[27]_inst 
       (.I(wb_dat_o_OBUF[27]),
        .O(wb_dat_o[27]));
  OBUF \wb_dat_o_OBUF[28]_inst 
       (.I(wb_dat_o_OBUF[28]),
        .O(wb_dat_o[28]));
  OBUF \wb_dat_o_OBUF[29]_inst 
       (.I(wb_dat_o_OBUF[29]),
        .O(wb_dat_o[29]));
  OBUF \wb_dat_o_OBUF[2]_inst 
       (.I(wb_dat_o_OBUF[2]),
        .O(wb_dat_o[2]));
  OBUF \wb_dat_o_OBUF[30]_inst 
       (.I(wb_dat_o_OBUF[30]),
        .O(wb_dat_o[30]));
  OBUF \wb_dat_o_OBUF[31]_inst 
       (.I(wb_dat_o_OBUF[31]),
        .O(wb_dat_o[31]));
  OBUF \wb_dat_o_OBUF[3]_inst 
       (.I(wb_dat_o_OBUF[3]),
        .O(wb_dat_o[3]));
  OBUF \wb_dat_o_OBUF[4]_inst 
       (.I(wb_dat_o_OBUF[4]),
        .O(wb_dat_o[4]));
  OBUF \wb_dat_o_OBUF[5]_inst 
       (.I(wb_dat_o_OBUF[5]),
        .O(wb_dat_o[5]));
  OBUF \wb_dat_o_OBUF[6]_inst 
       (.I(wb_dat_o_OBUF[6]),
        .O(wb_dat_o[6]));
  OBUF \wb_dat_o_OBUF[7]_inst 
       (.I(wb_dat_o_OBUF[7]),
        .O(wb_dat_o[7]));
  OBUF \wb_dat_o_OBUF[8]_inst 
       (.I(wb_dat_o_OBUF[8]),
        .O(wb_dat_o[8]));
  OBUF \wb_dat_o_OBUF[9]_inst 
       (.I(wb_dat_o_OBUF[9]),
        .O(wb_dat_o[9]));
  OBUF wb_err_o_OBUF_inst
       (.I(wb_err_o_OBUF),
        .O(wb_err_o));
  IBUF wb_rst_i_IBUF_inst
       (.I(wb_rst_i),
        .O(wb_rst_i_IBUF));
  IBUF \wb_sel_i_IBUF[0]_inst 
       (.I(wb_sel_i[0]),
        .O(wb_sel_i_IBUF[0]));
  IBUF \wb_sel_i_IBUF[1]_inst 
       (.I(wb_sel_i[1]),
        .O(wb_sel_i_IBUF[1]));
  IBUF \wb_sel_i_IBUF[2]_inst 
       (.I(wb_sel_i[2]),
        .O(wb_sel_i_IBUF[2]));
  IBUF \wb_sel_i_IBUF[3]_inst 
       (.I(wb_sel_i[3]),
        .O(wb_sel_i_IBUF[3]));
  IBUF wb_stb_i_IBUF_inst
       (.I(wb_stb_i),
        .O(wb_stb_i_IBUF));
  IBUF wb_we_i_IBUF_inst
       (.I(wb_we_i),
        .O(wb_we_i_IBUF));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BDRead_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/BDWrite ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/BDRead0 ),
        .Q(\wishbone/BDRead ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BDWrite_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/BDWrite ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/BDWrite0 [0]),
        .Q(\wishbone/BDWrite_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BDWrite_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/BDWrite ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/BDWrite0 [1]),
        .Q(\wishbone/BDWrite_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BDWrite_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/BDWrite ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/BDWrite0 [2]),
        .Q(\wishbone/BDWrite_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BDWrite_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/BDWrite ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/BDWrite0 [3]),
        .Q(\wishbone/BDWrite_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BlockReadTxDataFromMemory_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(BlockReadTxDataFromMemory_i_1_n_0),
        .Q(\wishbone/BlockReadTxDataFromMemory ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BlockingIncrementTxPointer_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(BlockingIncrementTxPointer_i_1_n_0),
        .Q(\wishbone/BlockingIncrementTxPointer_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BlockingTxBDRead_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(BlockingTxBDRead_i_1_n_0),
        .Q(\wishbone/BlockingTxBDRead_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BlockingTxStatusWrite_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(BlockingTxStatusWrite_i_1_n_0),
        .Q(\wishbone/BlockingTxStatusWrite_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BlockingTxStatusWrite_sync1_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/BlockingTxStatusWrite_reg_n_0 ),
        .Q(\wishbone/BlockingTxStatusWrite_sync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BlockingTxStatusWrite_sync2_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/BlockingTxStatusWrite_sync1 ),
        .Q(\wishbone/BlockingTxStatusWrite_sync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/BlockingTxStatusWrite_sync3_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/BlockingTxStatusWrite_sync2 ),
        .Q(\wishbone/BlockingTxStatusWrite_sync3 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/Busy_IRQ_rck_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(Busy_IRQ_rck_i_1_n_0),
        .Q(\wishbone/Busy_IRQ_rck ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/Busy_IRQ_sync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/Busy_IRQ_rck ),
        .Q(\wishbone/Busy_IRQ_sync1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/Busy_IRQ_sync2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/Busy_IRQ_sync1 ),
        .Q(\wishbone/Busy_IRQ_sync2 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/Busy_IRQ_sync3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/Busy_IRQ_sync2 ),
        .Q(\wishbone/Busy_IRQ_sync3 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/Busy_IRQ_syncb1_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/Busy_IRQ_sync2 ),
        .Q(\wishbone/Busy_IRQ_syncb1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/Busy_IRQ_syncb2_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/Busy_IRQ_syncb1 ),
        .Q(\wishbone/Busy_IRQ_syncb2 ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/Flop_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(Flop_i_1_n_0),
        .Q(\wishbone/Flop_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/IncrTxPointer_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(IncrTxPointer_i_1_n_0),
        .Q(\wishbone/IncrTxPointer_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LastByteIn_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(LastByteIn_i_1_n_0),
        .Q(\wishbone/LastByteIn_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LastWord_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(LastWord_i_1_n_0),
        .Q(\wishbone/LastWord_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchValidBytes_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/LatchValidBytes ),
        .Q(\wishbone/LatchValidBytes_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchValidBytes_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/LatchValidBytes0 ),
        .Q(\wishbone/LatchValidBytes ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[0]),
        .Q(\wishbone/LatchedRxLength [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[10] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[10]),
        .Q(\wishbone/LatchedRxLength [10]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[11] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[11]),
        .Q(\wishbone/LatchedRxLength [11]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[12] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[12]),
        .Q(\wishbone/LatchedRxLength [12]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[13] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[13]),
        .Q(\wishbone/LatchedRxLength [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[14] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[14]),
        .Q(\wishbone/LatchedRxLength [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[15] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[15]),
        .Q(\wishbone/LatchedRxLength [15]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[1]),
        .Q(\wishbone/LatchedRxLength [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[2]),
        .Q(\wishbone/LatchedRxLength [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[3]),
        .Q(\wishbone/LatchedRxLength [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[4]),
        .Q(\wishbone/LatchedRxLength [4]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[5]),
        .Q(\wishbone/LatchedRxLength [5]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[6]),
        .Q(\wishbone/LatchedRxLength [6]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[7]),
        .Q(\wishbone/LatchedRxLength [7]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[8] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[8]),
        .Q(\wishbone/LatchedRxLength [8]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxLength_reg[9] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxByteCnt[9]),
        .Q(\wishbone/LatchedRxLength [9]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedRxStartFrm_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(LatchedRxStartFrm_i_1_n_0),
        .Q(\wishbone/LatchedRxStartFrm ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[16]),
        .Q(\wishbone/LatchedTxLength [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[26]),
        .Q(\wishbone/LatchedTxLength [10]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[27]),
        .Q(\wishbone/LatchedTxLength [11]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[28]),
        .Q(\wishbone/LatchedTxLength [12]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[29]),
        .Q(\wishbone/LatchedTxLength [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[30]),
        .Q(\wishbone/LatchedTxLength [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[31]),
        .Q(\wishbone/LatchedTxLength [15]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[17]),
        .Q(\wishbone/LatchedTxLength [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[18]),
        .Q(\wishbone/LatchedTxLength [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[19]),
        .Q(\wishbone/LatchedTxLength [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[20]),
        .Q(\wishbone/LatchedTxLength [4]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[21]),
        .Q(\wishbone/LatchedTxLength [5]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[22]),
        .Q(\wishbone/LatchedTxLength [6]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[23]),
        .Q(\wishbone/LatchedTxLength [7]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[24]),
        .Q(\wishbone/LatchedTxLength [8]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/LatchedTxLength_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[25]),
        .Q(\wishbone/LatchedTxLength [9]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/MasterWbRX_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(MasterWbRX_i_1_n_0),
        .Q(\wishbone/MasterWbRX_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/MasterWbTX_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(MasterWbTX_i_1_n_0),
        .Q(\wishbone/MasterWbTX_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ReadTxDataFromFifo_sync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ReadTxDataFromFifo_tck ),
        .Q(\wishbone/ReadTxDataFromFifo_sync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ReadTxDataFromFifo_sync2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ReadTxDataFromFifo_sync1 ),
        .Q(\wishbone/ReadTxDataFromFifo_sync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ReadTxDataFromFifo_sync3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ReadTxDataFromFifo_sync2 ),
        .Q(\wishbone/ReadTxDataFromFifo_sync3 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ReadTxDataFromFifo_syncb1_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ReadTxDataFromFifo_sync2 ),
        .Q(\wishbone/ReadTxDataFromFifo_syncb1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ReadTxDataFromFifo_syncb2_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ReadTxDataFromFifo_syncb1 ),
        .Q(\wishbone/ReadTxDataFromFifo_syncb2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ReadTxDataFromFifo_syncb3_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ReadTxDataFromFifo_syncb2 ),
        .Q(\wishbone/ReadTxDataFromFifo_syncb3 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ReadTxDataFromFifo_tck_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ReadTxDataFromFifo_tck_i_1_n_0),
        .Q(\wishbone/ReadTxDataFromFifo_tck ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ReadTxDataFromMemory_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ReadTxDataFromMemory_i_1_n_0),
        .Q(\wishbone/ReadTxDataFromMemory_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxAbortLatched_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxAbortLatched_i_1_n_0),
        .Q(\wishbone/RxAbortLatched_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxAbortSync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxAbortLatched_reg_n_0 ),
        .Q(\wishbone/RxAbortSync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxAbortSync2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxAbortSync1 ),
        .Q(\wishbone/RxAbortSync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxAbortSync3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxAbortSync2 ),
        .Q(\wishbone/RxAbortSync3 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxAbortSync4_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxAbortSync3 ),
        .Q(\wishbone/RxAbortSync4 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxAbortSyncb1_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxAbortSync2 ),
        .Q(\wishbone/RxAbortSyncb1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxAbortSyncb2_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxAbortSyncb1 ),
        .Q(\wishbone/RxAbortSyncb2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxBDAddress_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxBDAddress[1]_i_1_n_0 ),
        .Q(\wishbone/RxBDAddress_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxBDAddress_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxBDAddress[2]_i_1_n_0 ),
        .Q(\wishbone/RxBDAddress_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxBDAddress_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxBDAddress[3]_i_1_n_0 ),
        .Q(\wishbone/RxBDAddress_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxBDAddress_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxBDAddress[4]_i_1_n_0 ),
        .Q(\wishbone/RxBDAddress_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxBDAddress_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxBDAddress[5]_i_1_n_0 ),
        .Q(\wishbone/RxBDAddress_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxBDAddress_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxBDAddress[6]_i_1_n_0 ),
        .Q(\wishbone/RxBDAddress_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxBDAddress_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxBDAddress[7]_i_2_n_0 ),
        .Q(\wishbone/RxBDAddress_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxBDRead_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxBDRead_i_1_n_0),
        .Q(\wishbone/RxBDRead ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxBDReady_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxBDReady_i_1_n_0),
        .Q(\wishbone/RxBDReady_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxB_IRQ_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxB_IRQ_i_1_n_0),
        .Q(RxB_IRQ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxByteCnt_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxByteCnt[0]_i_1_n_0 ),
        .Q(\wishbone/RxByteCnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxByteCnt_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxByteCnt[1]_i_1_n_0 ),
        .Q(\wishbone/RxByteCnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[10] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[2]),
        .Q(\wishbone/RxDataLatched1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[11] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[3]),
        .Q(\wishbone/RxDataLatched1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[12] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[4]),
        .Q(\wishbone/RxDataLatched1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[13] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[5]),
        .Q(\wishbone/RxDataLatched1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[14] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[6]),
        .Q(\wishbone/RxDataLatched1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[15] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[7]),
        .Q(\wishbone/RxDataLatched1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[16] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[23]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[0]),
        .Q(\wishbone/RxDataLatched1 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[17] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[23]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[1]),
        .Q(\wishbone/RxDataLatched1 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[18] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[23]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[2]),
        .Q(\wishbone/RxDataLatched1 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[19] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[23]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[3]),
        .Q(\wishbone/RxDataLatched1 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[20] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[23]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[4]),
        .Q(\wishbone/RxDataLatched1 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[21] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[23]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[5]),
        .Q(\wishbone/RxDataLatched1 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[22] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[23]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[6]),
        .Q(\wishbone/RxDataLatched1 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[23] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[23]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[7]),
        .Q(\wishbone/RxDataLatched1 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[24] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[0]),
        .Q(\wishbone/RxDataLatched1 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[25] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[1]),
        .Q(\wishbone/RxDataLatched1 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[26] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[2]),
        .Q(\wishbone/RxDataLatched1 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[27] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[3]),
        .Q(\wishbone/RxDataLatched1 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[28] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[4]),
        .Q(\wishbone/RxDataLatched1 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[29] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[5]),
        .Q(\wishbone/RxDataLatched1 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[30] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[6]),
        .Q(\wishbone/RxDataLatched1 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[31] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[7]),
        .Q(\wishbone/RxDataLatched1 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[8] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[0]),
        .Q(\wishbone/RxDataLatched1 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched1_reg[9] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched1[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(RxData[1]),
        .Q(\wishbone/RxDataLatched1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[0]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[10] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[10]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[11] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[11]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[12] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[12]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[13] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[13]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[14] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[14]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[15] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[15]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[16] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[16]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[17] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[17]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[18] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[18]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[19] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[19]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[1]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[20] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[20]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[21] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[21]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[22] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[22]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[23] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[23]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[24] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxDataLatched1 [24]),
        .Q(\wishbone/RxDataLatched2 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[25] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxDataLatched1 [25]),
        .Q(\wishbone/RxDataLatched2 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[26] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxDataLatched1 [26]),
        .Q(\wishbone/RxDataLatched2 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[27] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxDataLatched1 [27]),
        .Q(\wishbone/RxDataLatched2 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[28] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxDataLatched1 [28]),
        .Q(\wishbone/RxDataLatched2 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[29] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxDataLatched1 [29]),
        .Q(\wishbone/RxDataLatched2 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[2]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[30] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxDataLatched1 [30]),
        .Q(\wishbone/RxDataLatched2 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[31] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxDataLatched1 [31]),
        .Q(\wishbone/RxDataLatched2 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[3]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[4]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[5]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[6]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[7]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[8] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[8]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxDataLatched2_reg[9] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\RxDataLatched2[31]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxDataLatched2[9]_i_1_n_0 ),
        .Q(\wishbone/RxDataLatched2 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxE_IRQ_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxE_IRQ_i_1_n_0),
        .Q(RxE_IRQ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxEn_needed_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxEn_needed_i_1_n_0),
        .Q(\wishbone/p_0_in [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxEn_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxEn ),
        .Q(\wishbone/p_0_in [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxEn_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(RxEn_i_1_n_0),
        .Q(\wishbone/RxEn ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxEnableWindow_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxEnableWindow_i_1_n_0),
        .Q(\wishbone/RxEnableWindow ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxOverrun_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxOverrun_i_1_n_0),
        .Q(\wishbone/RxStatusIn ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerLSB_rst_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerLSB_rst[0]_i_1_n_0 ),
        .Q(\wishbone/RxPointerLSB_rst [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerLSB_rst_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerLSB_rst[1]_i_2_n_0 ),
        .Q(\wishbone/RxPointerLSB_rst [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[10]_i_1_n_7 ),
        .Q(\wishbone/RxPointerMSB_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[10]_i_1_n_6 ),
        .Q(\wishbone/RxPointerMSB_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[10]_i_1_n_5 ),
        .Q(\wishbone/RxPointerMSB_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[10]_i_1_n_4 ),
        .Q(\wishbone/RxPointerMSB_reg [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[14]_i_1_n_7 ),
        .Q(\wishbone/RxPointerMSB_reg [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[14]_i_1_n_6 ),
        .Q(\wishbone/RxPointerMSB_reg [15]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[14]_i_1_n_5 ),
        .Q(\wishbone/RxPointerMSB_reg [16]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[14]_i_1_n_4 ),
        .Q(\wishbone/RxPointerMSB_reg [17]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[18]_i_1_n_7 ),
        .Q(\wishbone/RxPointerMSB_reg [18]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[18]_i_1_n_6 ),
        .Q(\wishbone/RxPointerMSB_reg [19]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[18]_i_1_n_5 ),
        .Q(\wishbone/RxPointerMSB_reg [20]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[18]_i_1_n_4 ),
        .Q(\wishbone/RxPointerMSB_reg [21]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[22]_i_1_n_7 ),
        .Q(\wishbone/RxPointerMSB_reg [22]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[22]_i_1_n_6 ),
        .Q(\wishbone/RxPointerMSB_reg [23]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[22]_i_1_n_5 ),
        .Q(\wishbone/RxPointerMSB_reg [24]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[22]_i_1_n_4 ),
        .Q(\wishbone/RxPointerMSB_reg [25]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[26]_i_1_n_7 ),
        .Q(\wishbone/RxPointerMSB_reg [26]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[26]_i_1_n_6 ),
        .Q(\wishbone/RxPointerMSB_reg [27]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[26]_i_1_n_5 ),
        .Q(\wishbone/RxPointerMSB_reg [28]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[26]_i_1_n_4 ),
        .Q(\wishbone/RxPointerMSB_reg [29]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[2]_i_1_n_7 ),
        .Q(\wishbone/RxPointerMSB_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[30]_i_1_n_7 ),
        .Q(\wishbone/RxPointerMSB_reg [30]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[30]_i_1_n_6 ),
        .Q(\wishbone/RxPointerMSB_reg [31]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[2]_i_1_n_6 ),
        .Q(\wishbone/RxPointerMSB_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[2]_i_1_n_5 ),
        .Q(\wishbone/RxPointerMSB_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[2]_i_1_n_4 ),
        .Q(\wishbone/RxPointerMSB_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[6]_i_1_n_7 ),
        .Q(\wishbone/RxPointerMSB_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[6]_i_1_n_6 ),
        .Q(\wishbone/RxPointerMSB_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[6]_i_1_n_5 ),
        .Q(\wishbone/RxPointerMSB_reg [8]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerMSB_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\RxPointerLSB_rst[1]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxPointerMSB_reg[6]_i_1_n_4 ),
        .Q(\wishbone/RxPointerMSB_reg [9]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxPointerRead_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxPointerRead_i_1_n_0),
        .Q(\wishbone/p_2_in ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxReady_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxReady_i_1_n_0),
        .Q(\wishbone/RxReady_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusInLatched_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(RxLateCollision),
        .Q(\wishbone/RxStatusInLatched_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusInLatched_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(LatchedCrcError),
        .Q(\wishbone/RxStatusInLatched_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusInLatched_reg[2] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(ShortFrame),
        .Q(\wishbone/RxStatusInLatched_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusInLatched_reg[3] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(ReceivedPacketTooBig),
        .Q(\wishbone/RxStatusInLatched_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusInLatched_reg[4] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(DribbleNibble),
        .Q(\wishbone/RxStatusInLatched_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusInLatched_reg[5] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(InvalidSymbol),
        .Q(\wishbone/RxStatusInLatched_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusInLatched_reg[6] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxStatusIn ),
        .Q(\wishbone/RxStatusInLatched_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusInLatched_reg[7] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(AddressMiss),
        .Q(\wishbone/RxStatusInLatched_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusInLatched_reg[8] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(LoadRxStatus),
        .CLR(wb_rst_i_IBUF),
        .D(ReceivedPauseFrm),
        .Q(\wishbone/RxStatusInLatched_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusWriteLatched_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxStatusWriteLatched_i_1_n_0),
        .Q(\wishbone/RxStatusWriteLatched_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusWriteLatched_sync1_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxStatusWriteLatched_reg_n_0 ),
        .Q(\wishbone/RxStatusWriteLatched_sync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusWriteLatched_sync2_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxStatusWriteLatched_sync1 ),
        .Q(RxStatusWriteLatched_sync2));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusWriteLatched_syncb1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(RxStatusWriteLatched_sync2),
        .Q(\wishbone/RxStatusWriteLatched_syncb1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatusWriteLatched_syncb2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/RxStatusWriteLatched_syncb1 ),
        .Q(\wishbone/RxStatusWriteLatched_syncb2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatus_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxStatus[13]_i_1_n_0 ),
        .Q(\wishbone/RxBDDataIn [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxStatus_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxStatus[14]_i_1_n_0 ),
        .Q(\wishbone/RxBDDataIn [14]));
  FDPE #(
    .INIT(1'b1)) 
    \wishbone/RxValidBytes_reg[0] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\RxValidBytes[0]_i_1_n_0 ),
        .PRE(wb_rst_i_IBUF),
        .Q(\wishbone/RxValidBytes__0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/RxValidBytes_reg[1] 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\RxValidBytes[1]_i_1_n_0 ),
        .Q(\wishbone/RxValidBytes__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ShiftEndedSync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ShiftEnded_rck ),
        .Q(\wishbone/ShiftEndedSync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ShiftEndedSync2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ShiftEndedSync1 ),
        .Q(\wishbone/ShiftEndedSync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ShiftEndedSync3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ShiftEndedSync3_i_1_n_0),
        .Q(\wishbone/ShiftEndedSync3 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ShiftEndedSync_c1_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ShiftEndedSync2 ),
        .Q(\wishbone/ShiftEndedSync_c1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ShiftEndedSync_c2_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ShiftEndedSync_c1 ),
        .Q(\wishbone/ShiftEndedSync_c2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ShiftEnded_rck_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ShiftEnded_rck_i_1_n_0),
        .Q(\wishbone/ShiftEnded_rck ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ShiftEnded_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ShiftEnded_i_1_n_0),
        .Q(\wishbone/ShiftEnded ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ShiftWillEnd_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(ShiftWillEnd_i_1_n_0),
        .Q(\wishbone/ShiftWillEnd_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/StartOccured_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(StartOccured_i_1_n_0),
        .Q(\wishbone/StartOccured ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/SyncRxStartFrm_q2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/SyncRxStartFrm_q ),
        .Q(\wishbone/SyncRxStartFrm_q2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/SyncRxStartFrm_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/SyncRxStartFrm ),
        .Q(\wishbone/SyncRxStartFrm_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/SyncRxStartFrm_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/LatchedRxStartFrm ),
        .Q(\wishbone/SyncRxStartFrm ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxAbortPacketBlocked_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxAbortPacketBlocked_i_1_n_0),
        .Q(\wishbone/TxAbortPacketBlocked_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxAbortPacket_NotCleared_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxAbortPacket_NotCleared_i_1_n_0),
        .Q(\wishbone/TxAbortPacket_NotCleared_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxAbortPacket_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxAbortPacket0 ),
        .Q(\wishbone/TxAbortPacket ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxAbortSync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxAbort),
        .Q(\wishbone/TxAbortSync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxAbort_q_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxAbort),
        .Q(\wishbone/TxAbort_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxAbort_wb_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxAbort_wb ),
        .Q(\wishbone/TxAbort_wb_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxAbort_wb_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxAbortSync1 ),
        .Q(\wishbone/TxAbort_wb ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxBDAddress_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxBDAddress[1]_i_1_n_0 ),
        .Q(\wishbone/TxBDAddress_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxBDAddress_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxBDAddress[2]_i_1_n_0 ),
        .Q(\wishbone/TxBDAddress_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxBDAddress_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxBDAddress[3]_i_1_n_0 ),
        .Q(\wishbone/TxBDAddress_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxBDAddress_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxBDAddress[4]_i_1_n_0 ),
        .Q(\wishbone/TxBDAddress_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxBDAddress_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxBDAddress[5]_i_1_n_0 ),
        .Q(\wishbone/TxBDAddress_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxBDAddress_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxBDAddress[6]_i_1_n_0 ),
        .Q(\wishbone/TxBDAddress_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxBDAddress_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxBDAddress[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxBDAddress[7]_i_2_n_0 ),
        .Q(\wishbone/TxBDAddress_reg_n_0_[7] ));
  FDPE #(
    .INIT(1'b1)) 
    \wishbone/TxBDRead_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TxBDRead_i_1_n_0),
        .PRE(wb_rst_i_IBUF),
        .Q(\wishbone/TxBDRead ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxBDReady_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxBDReady_i_1_n_0),
        .Q(\wishbone/TxBDReady_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxB_IRQ_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxB_IRQ_i_1_n_0),
        .Q(TxB_IRQ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxByteCnt_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxByteCnt[0]_i_1_n_0 ),
        .Q(\wishbone/TxByteCnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxByteCnt_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxByteCnt[1]_i_1_n_0 ),
        .Q(\wishbone/TxByteCnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [0]),
        .Q(\wishbone/TxDataLatched [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[10] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [10]),
        .Q(\wishbone/TxDataLatched [10]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[11] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [11]),
        .Q(\wishbone/TxDataLatched [11]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[12] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [12]),
        .Q(\wishbone/TxDataLatched [12]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[13] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [13]),
        .Q(\wishbone/TxDataLatched [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[14] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [14]),
        .Q(\wishbone/TxDataLatched [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[15] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [15]),
        .Q(\wishbone/TxDataLatched [15]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[16] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [16]),
        .Q(\wishbone/TxDataLatched [16]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[17] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [17]),
        .Q(\wishbone/TxDataLatched [17]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[18] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [18]),
        .Q(\wishbone/TxDataLatched [18]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[19] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [19]),
        .Q(\wishbone/TxDataLatched [19]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [1]),
        .Q(\wishbone/TxDataLatched [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[20] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [20]),
        .Q(\wishbone/TxDataLatched [20]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[21] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [21]),
        .Q(\wishbone/TxDataLatched [21]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[22] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [22]),
        .Q(\wishbone/TxDataLatched [22]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[23] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [23]),
        .Q(\wishbone/TxDataLatched [23]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[24] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [24]),
        .Q(\wishbone/TxDataLatched [24]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[25] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [25]),
        .Q(\wishbone/TxDataLatched [25]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[26] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [26]),
        .Q(\wishbone/TxDataLatched [26]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[27] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [27]),
        .Q(\wishbone/TxDataLatched [27]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[28] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [28]),
        .Q(\wishbone/TxDataLatched [28]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[29] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [29]),
        .Q(\wishbone/TxDataLatched [29]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [2]),
        .Q(\wishbone/TxDataLatched [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[30] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [30]),
        .Q(\wishbone/TxDataLatched [30]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[31] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [31]),
        .Q(\wishbone/TxDataLatched [31]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [3]),
        .Q(\wishbone/TxDataLatched [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[4] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [4]),
        .Q(\wishbone/TxDataLatched [4]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[5] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [5]),
        .Q(\wishbone/TxDataLatched [5]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[6] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [6]),
        .Q(\wishbone/TxDataLatched [6]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[7] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [7]),
        .Q(\wishbone/TxDataLatched [7]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[8] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [8]),
        .Q(\wishbone/TxDataLatched [8]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDataLatched_reg[9] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\wishbone/TxDataLatched0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxData_wb [9]),
        .Q(\wishbone/TxDataLatched [9]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxData_reg[0] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\TxData[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxData[0]_i_1_n_0 ),
        .Q(TxData[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxData_reg[1] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\TxData[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxData[1]_i_1_n_0 ),
        .Q(TxData[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxData_reg[2] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\TxData[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxData[2]_i_1_n_0 ),
        .Q(TxData[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxData_reg[3] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\TxData[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxData[3]_i_1_n_0 ),
        .Q(TxData[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxData_reg[4] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\TxData[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxData[4]_i_1_n_0 ),
        .Q(TxData[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxData_reg[5] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\TxData[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxData[5]_i_1_n_0 ),
        .Q(TxData[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxData_reg[6] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\TxData[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxData[6]_i_1_n_0 ),
        .Q(TxData[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxData_reg[7] 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\TxData[7]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxData[7]_i_2_n_0 ),
        .Q(TxData[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDonePacketBlocked_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxDonePacketBlocked_i_1_n_0),
        .Q(\wishbone/TxDonePacketBlocked_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDonePacket_NotCleared_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxDonePacket_NotCleared_i_1_n_0),
        .Q(\wishbone/TxDonePacket_NotCleared_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDonePacket_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxDonePacket0 ),
        .Q(\wishbone/TxDonePacket ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDoneSync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxDone),
        .Q(\wishbone/TxDoneSync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDone_wb_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxDone_wb ),
        .Q(\wishbone/TxDone_wb_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxDone_wb_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxDoneSync1 ),
        .Q(\wishbone/TxDone_wb ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxE_IRQ_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxE_IRQ_i_1_n_0),
        .Q(TxE_IRQ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxEn_needed_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxEn_needed_i_1_n_0),
        .Q(\wishbone/p_0_in [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxEn_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxEn ),
        .Q(\wishbone/p_0_in [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxEn_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(TxEn_i_2_n_0),
        .Q(\wishbone/TxEn ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxEndFrm_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxEndFrm_i_1_n_0),
        .Q(TxEndFrm));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxEndFrm_wb_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxEndFrm_wb_i_1_n_0),
        .Q(\wishbone/TxEndFrm_wb ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [0]),
        .Q(\wishbone/TxLength_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [10]),
        .Q(\wishbone/TxLength_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [11]),
        .Q(\wishbone/TxLength_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [12]),
        .Q(\wishbone/TxLength_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [13]),
        .Q(\wishbone/TxLength_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [14]),
        .Q(\wishbone/TxLength_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [15]),
        .Q(\wishbone/TxLength_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [1]),
        .Q(\wishbone/TxLength_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [2]),
        .Q(\wishbone/TxLength_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [3]),
        .Q(\wishbone/TxLength_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [4]),
        .Q(\wishbone/TxLength_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [5]),
        .Q(\wishbone/TxLength_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [6]),
        .Q(\wishbone/TxLength_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [7]),
        .Q(\wishbone/TxLength_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [8]),
        .Q(\wishbone/TxLength_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxLength_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxLength[15]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_1_in__0 [9]),
        .Q(\wishbone/TxLength_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerLSB_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerLSB[0]_i_1_n_0 ),
        .Q(\wishbone/TxPointerLSB [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerLSB_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerLSB[1]_i_1_n_0 ),
        .Q(\wishbone/TxPointerLSB [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerLSB_rst_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerLSB_rst[0]_i_1_n_0 ),
        .Q(\wishbone/TxPointerLSB_rst [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerLSB_rst_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerLSB_rst[1]_i_1_n_0 ),
        .Q(\wishbone/TxPointerLSB_rst [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[10]_i_1_n_7 ),
        .Q(\wishbone/TxPointerMSB_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[10]_i_1_n_6 ),
        .Q(\wishbone/TxPointerMSB_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[10]_i_1_n_5 ),
        .Q(\wishbone/TxPointerMSB_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[10]_i_1_n_4 ),
        .Q(\wishbone/TxPointerMSB_reg [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[14]_i_1_n_7 ),
        .Q(\wishbone/TxPointerMSB_reg [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[14]_i_1_n_6 ),
        .Q(\wishbone/TxPointerMSB_reg [15]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[14]_i_1_n_5 ),
        .Q(\wishbone/TxPointerMSB_reg [16]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[14]_i_1_n_4 ),
        .Q(\wishbone/TxPointerMSB_reg [17]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[18]_i_1_n_7 ),
        .Q(\wishbone/TxPointerMSB_reg [18]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[18]_i_1_n_6 ),
        .Q(\wishbone/TxPointerMSB_reg [19]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[18]_i_1_n_5 ),
        .Q(\wishbone/TxPointerMSB_reg [20]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[18]_i_1_n_4 ),
        .Q(\wishbone/TxPointerMSB_reg [21]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[22]_i_1_n_7 ),
        .Q(\wishbone/TxPointerMSB_reg [22]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[22]_i_1_n_6 ),
        .Q(\wishbone/TxPointerMSB_reg [23]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[22]_i_1_n_5 ),
        .Q(\wishbone/TxPointerMSB_reg [24]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[22]_i_1_n_4 ),
        .Q(\wishbone/TxPointerMSB_reg [25]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[26]_i_1_n_7 ),
        .Q(\wishbone/TxPointerMSB_reg [26]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[26]_i_1_n_6 ),
        .Q(\wishbone/TxPointerMSB_reg [27]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[26]_i_1_n_5 ),
        .Q(\wishbone/TxPointerMSB_reg [28]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[26]_i_1_n_4 ),
        .Q(\wishbone/TxPointerMSB_reg [29]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[2]_i_2_n_7 ),
        .Q(\wishbone/TxPointerMSB_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[30]_i_1_n_7 ),
        .Q(\wishbone/TxPointerMSB_reg [30]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[30]_i_1_n_6 ),
        .Q(\wishbone/TxPointerMSB_reg [31]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[2]_i_2_n_6 ),
        .Q(\wishbone/TxPointerMSB_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[2]_i_2_n_5 ),
        .Q(\wishbone/TxPointerMSB_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[2]_i_2_n_4 ),
        .Q(\wishbone/TxPointerMSB_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[6]_i_1_n_7 ),
        .Q(\wishbone/TxPointerMSB_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[6]_i_1_n_6 ),
        .Q(\wishbone/TxPointerMSB_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[6]_i_1_n_5 ),
        .Q(\wishbone/TxPointerMSB_reg [8]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerMSB_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\TxPointerMSB[2]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxPointerMSB_reg[6]_i_1_n_4 ),
        .Q(\wishbone/TxPointerMSB_reg [9]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxPointerRead_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxPointerRead_i_1_n_0),
        .Q(\wishbone/p_1_in ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxRetryPacketBlocked_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxRetryPacketBlocked_i_1_n_0),
        .Q(\wishbone/TxRetryPacketBlocked_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxRetryPacket_NotCleared_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxRetryPacket_NotCleared_i_1_n_0),
        .Q(\wishbone/TxRetryPacket_NotCleared_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxRetryPacket_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxRetryPacket0 ),
        .Q(\wishbone/TxRetryPacket ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxRetrySync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxRetry),
        .Q(\wishbone/TxRetrySync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxRetry_q_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxRetry),
        .Q(\wishbone/TxRetry_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxRetry_wb_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxRetry_wb ),
        .Q(\wishbone/TxRetry_wb_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxRetry_wb_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxRetrySync1 ),
        .Q(\wishbone/TxRetry_wb ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStartFrm_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxStartFrm_i_1_n_0),
        .Q(TxStartFrm));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStartFrm_sync1_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxStartFrm_wb ),
        .Q(\wishbone/TxStartFrm_sync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStartFrm_sync2_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxStartFrm_sync1 ),
        .Q(\wishbone/TxStartFrm_sync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStartFrm_syncb1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxStartFrm_sync2 ),
        .Q(\wishbone/TxStartFrm_syncb1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStartFrm_syncb2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/TxStartFrm_syncb1 ),
        .Q(\wishbone/TxStartFrm_syncb2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStartFrm_wb_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxStartFrm_wb_i_1_n_0),
        .Q(\wishbone/TxStartFrm_wb ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStatus_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[11]),
        .Q(PerPacketCrcEn));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStatus_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[12]),
        .Q(PerPacketPad));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStatus_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[13]),
        .Q(\wishbone/TxBDDataIn [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxStatus_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/TxBDReady198_out ),
        .CLR(wb_rst_i_IBUF),
        .D(BD_WB_DAT_O[14]),
        .Q(\wishbone/TxBDDataIn [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxUnderRun_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxUnderRun_i_1_n_0),
        .Q(TxUnderRun));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxUnderRun_sync1_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxUnderRun_sync1_i_1_n_0),
        .Q(\wishbone/TxUnderRun_sync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxUnderRun_wb_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxUnderRun_wb_i_1_n_0),
        .Q(\wishbone/TxUnderRun_wb_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxUsedData_q_reg 
       (.C(mtx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(TxUsedData),
        .Q(\wishbone/TxUsedData_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxValidBytesLatched_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxValidBytesLatched[0]_i_1_n_0 ),
        .Q(\wishbone/TxValidBytesLatched [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/TxValidBytesLatched_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\TxValidBytesLatched[1]_i_1_n_0 ),
        .Q(\wishbone/TxValidBytesLatched [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/WB_ACK_O_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/WB_ACK_O0 ),
        .Q(BDAck),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/WbEn_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/WbEn ),
        .Q(\wishbone/p_0_in [4]));
  FDPE #(
    .INIT(1'b1)) 
    \wishbone/WbEn_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(WbEn_i_1_n_0),
        .PRE(wb_rst_i_IBUF),
        .Q(\wishbone/WbEn ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/WriteRxDataToFifoSync1_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/WriteRxDataToFifo ),
        .Q(\wishbone/WriteRxDataToFifoSync1 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/WriteRxDataToFifoSync2_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/WriteRxDataToFifoSync1 ),
        .Q(\wishbone/WriteRxDataToFifoSync2 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/WriteRxDataToFifoSync3_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/WriteRxDataToFifoSync2 ),
        .Q(\wishbone/WriteRxDataToFifoSync3 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/WriteRxDataToFifo_reg 
       (.C(mrx_clk_pad_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(WriteRxDataToFifo_i_1_n_0),
        .Q(\wishbone/WriteRxDataToFifo ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "bd_ram/mem0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \wishbone/bd_ram/mem0_reg 
       (.ADDRARDADDR({\<const1> ,\<const1> ,\wishbone/ram_addr_reg_n_0_[7] ,\wishbone/ram_addr_reg_n_0_[6] ,\wishbone/ram_addr_reg_n_0_[5] ,\wishbone/ram_addr_reg_n_0_[4] ,\wishbone/ram_addr_reg_n_0_[3] ,\wishbone/ram_addr_reg_n_0_[2] ,\wishbone/ram_addr_reg_n_0_[1] ,\wishbone/ram_addr_reg_n_0_[0] ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CLKARDCLK(wb_clk_i_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\wishbone/ram_di_reg_n_0_[7] ,\wishbone/ram_di_reg_n_0_[6] ,\wishbone/ram_di_reg_n_0_[5] ,\wishbone/ram_di_reg_n_0_[4] ,\wishbone/ram_di_reg_n_0_[3] ,\wishbone/ram_di_reg_n_0_[2] ,\wishbone/ram_di_reg_n_0_[1] ,\wishbone/ram_di_reg_n_0_[0] }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> }),
        .DOADO(\wishbone/bd_ram/p_0_in [7:0]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\wishbone/ram_we [0],\wishbone/ram_we [0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "bd_ram/mem1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \wishbone/bd_ram/mem1_reg 
       (.ADDRARDADDR({\<const1> ,\<const1> ,\wishbone/ram_addr_reg_n_0_[7] ,\wishbone/ram_addr_reg_n_0_[6] ,\wishbone/ram_addr_reg_n_0_[5] ,\wishbone/ram_addr_reg_n_0_[4] ,\wishbone/ram_addr_reg_n_0_[3] ,\wishbone/ram_addr_reg_n_0_[2] ,\wishbone/ram_addr_reg_n_0_[1] ,\wishbone/ram_addr_reg_n_0_[0] ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CLKARDCLK(wb_clk_i_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\wishbone/ram_di_reg_n_0_[15] ,\wishbone/ram_di_reg_n_0_[14] ,\wishbone/ram_di_reg_n_0_[13] ,\wishbone/ram_di_reg_n_0_[12] ,\wishbone/ram_di_reg_n_0_[11] ,\wishbone/ram_di_reg_n_0_[10] ,\wishbone/ram_di_reg_n_0_[9] ,\wishbone/ram_di_reg_n_0_[8] }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> }),
        .DOADO(\wishbone/bd_ram/p_0_in [15:8]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\wishbone/ram_we [1],\wishbone/ram_we [1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "bd_ram/mem2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \wishbone/bd_ram/mem2_reg 
       (.ADDRARDADDR({\<const1> ,\<const1> ,\wishbone/ram_addr_reg_n_0_[7] ,\wishbone/ram_addr_reg_n_0_[6] ,\wishbone/ram_addr_reg_n_0_[5] ,\wishbone/ram_addr_reg_n_0_[4] ,\wishbone/ram_addr_reg_n_0_[3] ,\wishbone/ram_addr_reg_n_0_[2] ,\wishbone/ram_addr_reg_n_0_[1] ,\wishbone/ram_addr_reg_n_0_[0] ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CLKARDCLK(wb_clk_i_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\wishbone/ram_di_reg_n_0_[23] ,\wishbone/ram_di_reg_n_0_[22] ,\wishbone/ram_di_reg_n_0_[21] ,\wishbone/ram_di_reg_n_0_[20] ,\wishbone/ram_di_reg_n_0_[19] ,\wishbone/ram_di_reg_n_0_[18] ,\wishbone/ram_di_reg_n_0_[17] ,\wishbone/ram_di_reg_n_0_[16] }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> }),
        .DOADO(\wishbone/bd_ram/p_0_in [23:16]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\wishbone/ram_we [2],\wishbone/ram_we [2]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "bd_ram/mem3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \wishbone/bd_ram/mem3_reg 
       (.ADDRARDADDR({\<const1> ,\<const1> ,\wishbone/ram_addr_reg_n_0_[7] ,\wishbone/ram_addr_reg_n_0_[6] ,\wishbone/ram_addr_reg_n_0_[5] ,\wishbone/ram_addr_reg_n_0_[4] ,\wishbone/ram_addr_reg_n_0_[3] ,\wishbone/ram_addr_reg_n_0_[2] ,\wishbone/ram_addr_reg_n_0_[1] ,\wishbone/ram_addr_reg_n_0_[0] ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CLKARDCLK(wb_clk_i_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\wishbone/ram_di_reg_n_0_[31] ,\wishbone/ram_di_reg_n_0_[30] ,\wishbone/ram_di_reg_n_0_[29] ,\wishbone/ram_di_reg_n_0_[28] ,\wishbone/ram_di_reg_n_0_[27] ,\wishbone/ram_di_reg_n_0_[26] ,\wishbone/ram_di_reg_n_0_[25] ,\wishbone/ram_di_reg_n_0_[24] }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> }),
        .DOADO(\wishbone/bd_ram/p_0_in [31:24]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\wishbone/ram_we [3],\wishbone/ram_we [3]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/cyc_cleared_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(cyc_cleared_i_1_n_0),
        .Q(\wishbone/cyc_cleared_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o_reg[0]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[10]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[12]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[11]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[13]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[12]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[14]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[13]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[15]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[14]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[16]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[15]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[17]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[16]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[18]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[17]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[19]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[18]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[20]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[19]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[21]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[1]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[20]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[22]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[21]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[23]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[22]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[24]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[23]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[25]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[24]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[26]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[25]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[27]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[26]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[28]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[27]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[29]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[28]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[30]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[29]_i_2_n_0 ),
        .Q(m_wb_adr_o_OBUF[31]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[2]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[3]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[4]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[5]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[6]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[8]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[7]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[9]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[8]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[10]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_adr_o_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_adr_o[9]_i_1_n_0 ),
        .Q(m_wb_adr_o_OBUF[11]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_cyc_o_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\wishbone/m_wb_cyc_o__0 ),
        .CLR(wb_rst_i_IBUF),
        .D(m_wb_cyc_o_i_2_n_0),
        .Q(m_wb_stb_o_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_sel_o_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\<const1> ),
        .Q(m_wb_sel_o_OBUF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_sel_o_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_sel_o[1]_i_1_n_0 ),
        .Q(m_wb_sel_o_OBUF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_sel_o_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_sel_o[2]_i_1_n_0 ),
        .Q(m_wb_sel_o_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_sel_o_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\m_wb_sel_o[3]_i_1_n_0 ),
        .Q(m_wb_sel_o_OBUF[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/m_wb_we_o_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\m_wb_adr_o[29]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(m_wb_we_o_i_1_n_0),
        .Q(m_wb_we_o_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/r_RxEn_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(r_RxEn),
        .Q(\wishbone/r_RxEn_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/r_TxEn_q_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(r_TxEn),
        .Q(\wishbone/r_TxEn_q ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_addr_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_addr [0]),
        .Q(\wishbone/ram_addr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_addr_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_addr [1]),
        .Q(\wishbone/ram_addr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_addr_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_addr [2]),
        .Q(\wishbone/ram_addr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_addr_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_addr [3]),
        .Q(\wishbone/ram_addr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_addr_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_addr [4]),
        .Q(\wishbone/ram_addr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_addr_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_addr [5]),
        .Q(\wishbone/ram_addr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_addr_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_addr [6]),
        .Q(\wishbone/ram_addr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_addr_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_addr [7]),
        .Q(\wishbone/ram_addr_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [0]),
        .Q(\wishbone/ram_di_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [10]),
        .Q(\wishbone/ram_di_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [11]),
        .Q(\wishbone/ram_di_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [12]),
        .Q(\wishbone/ram_di_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [13]),
        .Q(\wishbone/ram_di_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [14]),
        .Q(\wishbone/ram_di_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [15]),
        .Q(\wishbone/ram_di_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [16]),
        .Q(\wishbone/ram_di_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [17]),
        .Q(\wishbone/ram_di_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [18]),
        .Q(\wishbone/ram_di_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [19]),
        .Q(\wishbone/ram_di_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [1]),
        .Q(\wishbone/ram_di_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [20]),
        .Q(\wishbone/ram_di_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [21]),
        .Q(\wishbone/ram_di_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [22]),
        .Q(\wishbone/ram_di_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [23]),
        .Q(\wishbone/ram_di_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [24]),
        .Q(\wishbone/ram_di_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [25]),
        .Q(\wishbone/ram_di_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [26]),
        .Q(\wishbone/ram_di_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [27]),
        .Q(\wishbone/ram_di_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [28]),
        .Q(\wishbone/ram_di_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [29]),
        .Q(\wishbone/ram_di_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [2]),
        .Q(\wishbone/ram_di_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [30]),
        .Q(\wishbone/ram_di_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [31]),
        .Q(\wishbone/ram_di_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [3]),
        .Q(\wishbone/ram_di_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [4]),
        .Q(\wishbone/ram_di_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [5]),
        .Q(\wishbone/ram_di_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [6]),
        .Q(\wishbone/ram_di_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [7]),
        .Q(\wishbone/ram_di_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [8]),
        .Q(\wishbone/ram_di_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/ram_di_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(TxEn_i_1_n_0),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/ram_di [9]),
        .Q(\wishbone/ram_di_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_burst_cnt_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rx_burst_cnt[0]_i_1_n_0 ),
        .Q(\wishbone/rx_burst_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_burst_cnt_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rx_burst_cnt[1]_i_1_n_0 ),
        .Q(\wishbone/rx_burst_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_burst_cnt_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\rx_burst_cnt[2]_i_1_n_0 ),
        .Q(\wishbone/rx_burst_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_burst_en_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(rx_burst_en_i_1_n_0),
        .Q(\wishbone/rx_burst_en_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/cnt_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__3 ),
        .Q(\wishbone/rxfifo_cnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/cnt_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\cnt[1]_i_1__0_n_0 ),
        .Q(\wishbone/rxfifo_cnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/cnt_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\cnt[2]_i_1__0_n_0 ),
        .Q(\wishbone/rxfifo_cnt [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/cnt_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\cnt[3]_i_1__0_n_0 ),
        .Q(\wishbone/rxfifo_cnt [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/cnt_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\cnt[4]_i_2__0_n_0 ),
        .Q(\wishbone/rxfifo_cnt [4]));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [0]),
        .Q(m_wb_dat_o_OBUF[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [10]),
        .Q(m_wb_dat_o_OBUF[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [11]),
        .Q(m_wb_dat_o_OBUF[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [12]),
        .Q(m_wb_dat_o_OBUF[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [13]),
        .Q(m_wb_dat_o_OBUF[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [14]),
        .Q(m_wb_dat_o_OBUF[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [15]),
        .Q(m_wb_dat_o_OBUF[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [16]),
        .Q(m_wb_dat_o_OBUF[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [17]),
        .Q(m_wb_dat_o_OBUF[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [18]),
        .Q(m_wb_dat_o_OBUF[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [19]),
        .Q(m_wb_dat_o_OBUF[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [1]),
        .Q(m_wb_dat_o_OBUF[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [20]),
        .Q(m_wb_dat_o_OBUF[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [21]),
        .Q(m_wb_dat_o_OBUF[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [22]),
        .Q(m_wb_dat_o_OBUF[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [23]),
        .Q(m_wb_dat_o_OBUF[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [24]),
        .Q(m_wb_dat_o_OBUF[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [25]),
        .Q(m_wb_dat_o_OBUF[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [26]),
        .Q(m_wb_dat_o_OBUF[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [27]),
        .Q(m_wb_dat_o_OBUF[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [28]),
        .Q(m_wb_dat_o_OBUF[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [29]),
        .Q(m_wb_dat_o_OBUF[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [2]),
        .Q(m_wb_dat_o_OBUF[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [30]),
        .Q(m_wb_dat_o_OBUF[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [31]),
        .Q(m_wb_dat_o_OBUF[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [3]),
        .Q(m_wb_dat_o_OBUF[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [4]),
        .Q(m_wb_dat_o_OBUF[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [5]),
        .Q(m_wb_dat_o_OBUF[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [6]),
        .Q(m_wb_dat_o_OBUF[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [7]),
        .Q(m_wb_dat_o_OBUF[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [8]),
        .Q(m_wb_dat_o_OBUF[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/data_out_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/rx_fifo/p_0_in [9]),
        .Q(m_wb_dat_o_OBUF[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[0][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[0] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[10][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[10] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[11][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[11] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[12][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[12] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[13][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[13] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[14][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[14] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[15][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[15] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[1][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[1] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[2][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[2] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[3][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[3] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[4][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[4] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[5][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[5] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[6][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[6] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[7][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[7] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[8][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[8] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [0]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [10]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [11]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [12]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [13]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [14]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [15]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [16]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [17]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [18]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [19]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [1]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [20]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [21]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [22]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [23]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [24]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [25]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [26]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [27]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [28]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [29]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [2]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [30]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [31]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [3]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [4]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [5]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [6]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [7]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [8]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/fifo_reg[9][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1__0_n_0 ),
        .D(\wishbone/RxDataLatched2 [9]),
        .Q(\wishbone/rx_fifo/fifo_reg[9] [9]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/read_pointer_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\read_pointer[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__5 [0]),
        .Q(\wishbone/rx_fifo/read_pointer_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/read_pointer_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\read_pointer[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__5 [1]),
        .Q(\wishbone/rx_fifo/read_pointer_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/read_pointer_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\read_pointer[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\read_pointer[2]_i_1__0_n_0 ),
        .Q(\wishbone/rx_fifo/read_pointer_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/read_pointer_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\read_pointer[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\read_pointer[3]_i_2__0_n_0 ),
        .Q(\wishbone/rx_fifo/read_pointer_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/write_pointer_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\write_pointer[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__4 [0]),
        .Q(\wishbone/rx_fifo/write_pointer_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/write_pointer_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\write_pointer[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__4 [1]),
        .Q(\wishbone/rx_fifo/write_pointer_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/write_pointer_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\write_pointer[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__4 [2]),
        .Q(\wishbone/rx_fifo/write_pointer_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/rx_fifo/write_pointer_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\write_pointer[3]_i_1_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\write_pointer[3]_i_2__0_n_0 ),
        .Q(\wishbone/rx_fifo/write_pointer_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_burst_cnt_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\tx_burst_cnt[0]_i_1_n_0 ),
        .Q(\wishbone/tx_burst_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_burst_cnt_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\tx_burst_cnt[1]_i_1_n_0 ),
        .Q(\wishbone/tx_burst_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_burst_cnt_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(wb_rst_i_IBUF),
        .D(\tx_burst_cnt[2]_i_1_n_0 ),
        .Q(\wishbone/tx_burst_cnt_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \wishbone/tx_burst_en_reg 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tx_burst_en_i_1_n_0),
        .PRE(wb_rst_i_IBUF),
        .Q(\wishbone/tx_burst_en_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/cnt_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__1 [0]),
        .Q(\wishbone/txfifo_cnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/cnt_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__1 [1]),
        .Q(\wishbone/txfifo_cnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/cnt_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__1 [2]),
        .Q(\wishbone/txfifo_cnt [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/cnt_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__1 [3]),
        .Q(\wishbone/txfifo_cnt [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/cnt_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\cnt[4]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__1 [4]),
        .Q(\wishbone/txfifo_cnt [4]));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [0]),
        .Q(\wishbone/TxData_wb [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [10]),
        .Q(\wishbone/TxData_wb [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [11]),
        .Q(\wishbone/TxData_wb [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [12]),
        .Q(\wishbone/TxData_wb [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [13]),
        .Q(\wishbone/TxData_wb [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [14]),
        .Q(\wishbone/TxData_wb [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [15]),
        .Q(\wishbone/TxData_wb [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [16]),
        .Q(\wishbone/TxData_wb [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [17]),
        .Q(\wishbone/TxData_wb [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [18]),
        .Q(\wishbone/TxData_wb [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [19]),
        .Q(\wishbone/TxData_wb [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [1]),
        .Q(\wishbone/TxData_wb [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [20]),
        .Q(\wishbone/TxData_wb [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [21]),
        .Q(\wishbone/TxData_wb [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [22]),
        .Q(\wishbone/TxData_wb [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [23]),
        .Q(\wishbone/TxData_wb [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [24]),
        .Q(\wishbone/TxData_wb [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [25]),
        .Q(\wishbone/TxData_wb [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [26]),
        .Q(\wishbone/TxData_wb [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [27]),
        .Q(\wishbone/TxData_wb [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [28]),
        .Q(\wishbone/TxData_wb [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [29]),
        .Q(\wishbone/TxData_wb [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [2]),
        .Q(\wishbone/TxData_wb [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [30]),
        .Q(\wishbone/TxData_wb [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [31]),
        .Q(\wishbone/TxData_wb [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [3]),
        .Q(\wishbone/TxData_wb [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [4]),
        .Q(\wishbone/TxData_wb [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [5]),
        .Q(\wishbone/TxData_wb [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [6]),
        .Q(\wishbone/TxData_wb [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [7]),
        .Q(\wishbone/TxData_wb [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [8]),
        .Q(\wishbone/TxData_wb [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/data_out_reg[9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wishbone/tx_fifo/p_0_in [9]),
        .Q(\wishbone/TxData_wb [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[0][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[0][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[0] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[10][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[10][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[10] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[11][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[11][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[11] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[12][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[12][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[12] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[13][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[13][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[13] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[14][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[14][31]_i_1__0_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[14] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[15][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[15][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[15] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[1][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[1][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[1] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[2][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[2][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[2] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[3][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[3][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[3] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[4][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[4][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[4] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[5][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[5][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[5] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[6][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[6][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[6] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[7][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[7][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[7] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[8][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[8][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[8] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[0]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][10] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[10]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][11] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[11]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][12] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[12]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][13] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[13]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][14] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[14]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][15] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[15]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][16] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[16]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][17] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[17]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][18] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[18]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][19] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[19]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[1]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][20] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[20]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][21] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[21]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][22] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[22]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][23] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[23]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][24] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[24]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][25] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[25]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][26] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[26]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][27] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[27]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][28] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[28]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][29] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[29]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[2]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][30] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[30]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][31] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[31]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[3]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][4] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[4]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][5] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[5]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][6] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[6]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][7] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[7]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][8] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[8]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/fifo_reg[9][9] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\fifo[9][31]_i_1_n_0 ),
        .D(m_wb_dat_i_IBUF[9]),
        .Q(\wishbone/tx_fifo/fifo_reg[9] [9]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/read_pointer_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\read_pointer[3]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__2 [0]),
        .Q(\wishbone/tx_fifo/read_pointer_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/read_pointer_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\read_pointer[3]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__2 [1]),
        .Q(\wishbone/tx_fifo/read_pointer_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/read_pointer_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\read_pointer[3]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__2 [2]),
        .Q(\wishbone/tx_fifo/read_pointer_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/read_pointer_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\read_pointer[3]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__2 [3]),
        .Q(\wishbone/tx_fifo/read_pointer_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/write_pointer_reg[0] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\write_pointer[3]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__1__0 [0]),
        .Q(\wishbone/tx_fifo/write_pointer_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/write_pointer_reg[1] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\write_pointer[3]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__1__0 [1]),
        .Q(\wishbone/tx_fifo/write_pointer_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/write_pointer_reg[2] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\write_pointer[3]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\write_pointer[2]_i_1__0_n_0 ),
        .Q(\wishbone/tx_fifo/write_pointer_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wishbone/tx_fifo/write_pointer_reg[3] 
       (.C(wb_clk_i_IBUF_BUFG),
        .CE(\write_pointer[3]_i_1__0_n_0 ),
        .CLR(wb_rst_i_IBUF),
        .D(\wishbone/p_0_in__1__0 [3]),
        .Q(\wishbone/tx_fifo/write_pointer_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h8888880F)) 
    \write_pointer[0]_i_1 
       (.I0(\wishbone/MasterWbTX_reg_n_0 ),
        .I1(m_wb_ack_i_IBUF),
        .I2(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/TxAbortPacket ),
        .I4(\wishbone/TxRetryPacket ),
        .O(\wishbone/p_0_in__1__0 [0]));
  LUT4 #(
    .INIT(16'h08FB)) 
    \write_pointer[0]_i_1__0 
       (.I0(\fifo[0][31]_i_2__0_n_0 ),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\wishbone/rx_fifo/write_pointer_reg [0]),
        .O(\wishbone/p_0_in__4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \write_pointer[1]_i_1 
       (.I0(\wishbone/TxRetryPacket ),
        .I1(\wishbone/TxAbortPacket ),
        .I2(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [1]),
        .O(\wishbone/p_0_in__1__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6066)) 
    \write_pointer[1]_i_1__0 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I2(\wishbone/SyncRxStartFrm_q2 ),
        .I3(\wishbone/SyncRxStartFrm_q ),
        .O(\wishbone/p_0_in__4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h78007878)) 
    \write_pointer[2]_i_1 
       (.I0(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I1(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I2(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I3(\wishbone/SyncRxStartFrm_q2 ),
        .I4(\wishbone/SyncRxStartFrm_q ),
        .O(\wishbone/p_0_in__4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00000078)) 
    \write_pointer[2]_i_1__0 
       (.I0(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I1(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I2(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I3(\wishbone/TxRetryPacket ),
        .I4(\wishbone/TxAbortPacket ),
        .O(\write_pointer[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \write_pointer[3]_i_1 
       (.I0(\wishbone/SyncRxStartFrm_q2 ),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\fifo[0][31]_i_2__0_n_0 ),
        .O(\write_pointer[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \write_pointer[3]_i_1__0 
       (.I0(\fifo[0][31]_i_3_n_0 ),
        .I1(\wishbone/TxRetryPacket ),
        .I2(\wishbone/TxAbortPacket ),
        .O(\write_pointer[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0111111110000000)) 
    \write_pointer[3]_i_2 
       (.I0(\wishbone/TxRetryPacket ),
        .I1(\wishbone/TxAbortPacket ),
        .I2(\wishbone/tx_fifo/write_pointer_reg [2]),
        .I3(\wishbone/tx_fifo/write_pointer_reg [0]),
        .I4(\wishbone/tx_fifo/write_pointer_reg [1]),
        .I5(\wishbone/tx_fifo/write_pointer_reg [3]),
        .O(\wishbone/p_0_in__1__0 [3]));
  LUT6 #(
    .INIT(64'h0BBBBBBBB0000000)) 
    \write_pointer[3]_i_2__0 
       (.I0(\wishbone/SyncRxStartFrm_q2 ),
        .I1(\wishbone/SyncRxStartFrm_q ),
        .I2(\wishbone/rx_fifo/write_pointer_reg [2]),
        .I3(\wishbone/rx_fifo/write_pointer_reg [0]),
        .I4(\wishbone/rx_fifo/write_pointer_reg [1]),
        .I5(\wishbone/rx_fifo/write_pointer_reg [3]),
        .O(\write_pointer[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x[0]_i_1 
       (.I0(\txethmac1/random1/p_1_in ),
        .I1(\txethmac1/random1/p_0_in ),
        .O(\x[0]_i_1_n_0 ));
endmodule
