VLV,Amba,Intel,2.0_r1.0__vC_r1.0
INTERFACE,dvp_apb4
BUSDEF_VLNV,{Amba Intel APB4 2.0_r1.0__vC_r1.0}
ABSDEF_VLNV,{Amba Intel APB4_rtl 2.0_r1.0__vC_r1.0}
MODE, slave
PORTMAP,PREADY,[],dvp_pready,[]
PORTMAP,PSELx,[],dvp_psel,[]
PORTMAP,PRDATA,[],dvp_prdata,[]
PORTMAP,PPROT,[],dvp_pprot,[]
PORTMAP,PWRITE,[],dvp_pwrite,[]
PORTMAP,PADDR,[],dvp_paddr,[]
PORTMAP,PSLVERR,[],dvp_pslverr,[]
PORTMAP,PSTRB,[],dvp_pstrb,[]
PORTMAP,PWDATA,[],dvp_pwdata,[]
PORTMAP,PENABLE,[],dvp_penable,[]
INTERFACE,dvp_ctf
BUSDEF_VLNV,{Intel Intel CTF::Signals 1.0_r1.1__v1.0_r1.1}
ABSDEF_VLNV,{Intel Intel CTF::Signals_rtl 1.0_r1.1__v1.0_r1.1}
MODE, slave
PORTMAP,trig_fabric_in_ack,[],atrig_fabric_in_ack,[]
PORTMAP,trig_fabric_out_ack,[],ftrig_fabric_out_ack,[]
PARAMMAP,TRIGFABWIDTH,HQM_TRIGFABWIDTH
PORTMAP,trig_fabric_in,[],ftrig_fabric_in,[]
PORTMAP,trig_fabric_out,[],atrig_fabric_out,[]
INTERFACE,dvp_dsp_inside
BUSDEF_VLNV,{Intel Intel IOSF::DFX::DSP_INSIDE 2.0_r1.2__v2.0_r1.2}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::DSP_INSIDE_rtl 2.0_r1.2__v2.0_r1.2}
MODE, slave
PORTMAP,DFX_SECURE_POLICY,[],fdfx_security_policy,[]
PORTMAP,DEBUG_CAPABILITIES_ENABLING_VALID,[],fdfx_debug_cap_valid,[]
PORTMAP,POLICY_UPDATE,[],fdfx_policy_update,[]
PORTMAP,DEBUG_CAPABILITIES_ENABLING,[],fdfx_debug_cap,[]
PORTMAP,EARLYBOOT_EXIT,[],fdfx_earlyboot_debug_exit,[]
INTERFACE,dvp_dtf
BUSDEF_VLNV,{Intel Intel DTF::Signals 1.4_r1.2__v1.4_r1.2}
ABSDEF_VLNV,{Intel Intel DTF::Signals_rtl 1.4_r1.2__v1.4_r1.2}
MODE, mirroredslave
PORTMAP,adtf_dnstream_header_out,[],adtf_dnstream_header,[]
PORTMAP,fdtf_upstream_credit_in,[],fdtf_upstream_credit,[]
PORTMAP,fdtf_upstream_active_in,[],fdtf_upstream_active,[]
PORTMAP,fdtf_upstream_sync_in,[],fdtf_upstream_sync,[]
PARAMMAP,DTF_HEADER_WIDTH,HQM_DTF_HEADER_WIDTH
PARAMMAP,DTF_DATA_WIDTH,HQM_DTF_DATA_WIDTH
PORTMAP,adtf_dnstream_valid_out,[],adtf_dnstream_valid,[]
PORTMAP,adtf_dnstream_data_out,[],adtf_dnstream_data,[]
INTERFACE,dvp_dtf_clock
BUSDEF_VLNV,{Intel Intel DTF::Clock 1.4_r1.2__v1.4_r1.2}
ABSDEF_VLNV,{Intel Intel DTF::Clock_rtl 1.4_r1.2__v1.4_r1.2}
MODE, slave
PORTMAP,fdtf_cry_clk,[],fdtf_cry_clk,[]
PORTMAP,fdtf_clk,[],fdtf_clk,[]
INTERFACE,dvp_dtf_misc
BUSDEF_VLNV,{Intel Intel DTF::Misc 1.4_r1.2__v1.4_r1.2}
ABSDEF_VLNV,{Intel Intel DTF::Misc_rtl 1.4_r1.2__v1.4_r1.2}
MODE, mirroredslave
PORTMAP,fdtf_packetizer_mid_N,[],fdtf_packetizer_mid,[]
PORTMAP,fdtf_packetizer_cid_N,[],fdtf_packetizer_cid,[]
PORTMAP,fdtf_fast_cnt_width,[],fdtf_fast_cnt_width,[]
PORTMAP,fdtf_survive_mode,[],fdtf_survive_mode,[]
INTERFACE,dvp_dtf_reset
BUSDEF_VLNV,{Intel Intel DTF::Reset 1.4_r1.2__v1.4_r1.2}
ABSDEF_VLNV,{Intel Intel DTF::Reset_rtl 1.4_r1.2__v1.4_r1.2}
MODE, slave
PORTMAP,fdtf_rst_b,[],fdtf_rst_b,[]
INTERFACE,iosf_sideband
BUSDEF_VLNV,{Intel Intel IOSF::SB 1.4_r1.3__v1.4_r1.3}
ABSDEF_VLNV,{Intel Intel IOSF::SB_rtl 1.4_r1.3__v1.4_r1.3}
MODE, slave
PORTMAP,TEOM,[],gpsb_teom,[]
PORTMAP,SIDE_ISM_AGENT,[],gpsb_side_ism_agent,[]
PORTMAP,MPARITY,[],gpsb_mparity,[]
PORTMAP,TNPCUP,[],gpsb_tnpcup,[]
PARAMMAP,SB_PARITY_REQUIRED,HQM_SBE_PARITY_REQUIRED
PORTMAP,SIDE_ISM_FABRIC,[],gpsb_side_ism_fabric,[]
PORTMAP,MPCCUP,[],gpsb_mpccup,[]
PORTMAP,TNPPUT,[],gpsb_tnpput,[]
PORTMAP,MPAYLOAD,[],gpsb_mpayload,[]
PORTMAP,TPCCUP,[],gpsb_tpccup,[]
PORTMAP,MNPPUT,[],gpsb_mnpput,[]
PORTMAP,MPCPUT,[],gpsb_mpcput,[]
PORTMAP,TPCPUT,[],gpsb_tpcput,[]
PORTMAP,TPARITY,[],gpsb_tparity,[]
PARAMMAP,MESSAGEPAYLOADWIDTH,HQM_SBE_DATAWIDTH
PORTMAP,MNPCUP,[],gpsb_mnpcup,[]
PORTMAP,TPAYLOAD,[],gpsb_tpayload,[]
PORTMAP,MEOM,[],gpsb_meom,[]
INTERFACE,iosf_sideband_clock
BUSDEF_VLNV,{Intel Intel IOSF::SB::Clock 1.4_r1.3__v1.4_r1.3}
ABSDEF_VLNV,{Intel Intel IOSF::SB::Clock_rtl 1.4_r1.3__v1.4_r1.3}
MODE, slave
PORTMAP,SIDE_CLK,[],side_clk,[]
INTERFACE,iosf_sideband_idstraps
BUSDEF_VLNV,{Intel Intel IOSF::SB::IdStraps 1.4_r1.3__v1.4_r1.3}
ABSDEF_VLNV,{Intel Intel IOSF::SB::IdStraps_rtl 1.4_r1.3__v1.4_r1.3}
MODE, slave
PORTMAP,my_sb_id,[],strap_hqm_gpsb_srcid,[]
PORTMAP,pcie_err_destid,[],strap_hqm_do_serr_dstid,[]
PORTMAP,aer_destid,[],strap_hqm_err_sb_dstid,[]
INTERFACE,iosf_sideband_pok
BUSDEF_VLNV,{Intel Intel IOSF::SB::Pok 1.4_r1.3__v1.4_r1.3}
ABSDEF_VLNV,{Intel Intel IOSF::SB::Pok_rtl 1.4_r1.3__v1.4_r1.3}
MODE, slave
PORTMAP,SIDE_POK,[],side_pok,[]
INTERFACE,iosf_sideband_power
BUSDEF_VLNV,{Intel Intel IOSF::SB::Power 1.4_r1.3__v1.4_r1.3}
ABSDEF_VLNV,{Intel Intel IOSF::SB::Power_rtl 1.4_r1.3__v1.4_r1.3}
MODE, slave
PORTMAP,SIDE_CLKREQ,[],side_clkreq,[]
PORTMAP,SIDE_CLKACK,[],side_clkack,[]
INTERFACE,iosf_sideband_reset
BUSDEF_VLNV,{Intel Intel IOSF::SB::Reset 1.4_r1.3__v1.4_r1.3}
ABSDEF_VLNV,{Intel Intel IOSF::SB::Reset_rtl 1.4_r1.3__v1.4_r1.3}
MODE, slave
PORTMAP,SIDE_RST_B,[],side_rst_b,[]
INTERFACE,iosf_sideband_wake
BUSDEF_VLNV,{Intel Intel wake_intf 1.0__1.0}
ABSDEF_VLNV,{Intel Intel wake_intf_rtl 1.0__1.0}
MODE, slave
PORTMAP,PG_WAKE,[],side_pwrgate_pmc_wake,[]
INTERFACE,prim_clock_req_ack
BUSDEF_VLNV,{Intel Intel CLOCK_REQ_ACK 2.0_r1.0__v2.0_r1.0}
ABSDEF_VLNV,{Intel Intel CLOCK_REQ_ACK_rtl 2.0_r1.0__v2.0_r1.0}
MODE, slave
PORTMAP,CLKACK,[],prim_clkack,[]
PORTMAP,CLKREQ,[],prim_clkreq,[]
INTERFACE,prim_reset
BUSDEF_VLNV,{Intel Intel Reset 1.0_r1.1__v1.0_r1.1}
ABSDEF_VLNV,{Intel Intel Reset_rtl 1.0_r1.1__v1.0_r1.1}
MODE, slave
PORTMAP,PG_WAKE,[],prim_pwrgate_pmc_wake,[]
PORTMAP,VCC_PWRGOOD_RST_B,[],powergood_rst_b,[]
PORTMAP,VCC_LOGIC_RST_B,[],prim_rst_b,[]
PORTMAP,CG_WAKE,[],pma_safemode,[]
INTERFACE,rtdr_iosfsb_ism
BUSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR 1.5_r1.1__v1.5_r1.1}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR_rtl 1.5_r1.1__v1.5_r1.1}
MODE, slave
PORTMAP,RTDR_UPDATE,[],rtdr_iosfsb_ism_updatedr,[]
PORTMAP,RTDR_TDI,[],rtdr_iosfsb_ism_tdi,[]
PORTMAP,RTDR_CAPTURE,[],rtdr_iosfsb_ism_capturedr,[]
PORTMAP,RTDR_SHIFT,[],rtdr_iosfsb_ism_shiftdr,[]
PORTMAP,RTDR_IRDEC,[],rtdr_iosfsb_ism_irdec,[]
PORTMAP,RTDR_TDO,[],rtdr_iosfsb_ism_tdo,[]
INTERFACE,rtdr_iosfsb_ism_clock
BUSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Clock 1.5_r1.1__v1.5_r1.1}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Clock_rtl 1.5_r1.1__v1.5_r1.1}
MODE, slave
PORTMAP,RTDR_TCK,[],rtdr_iosfsb_ism_tck,[]
INTERFACE,rtdr_iosfsb_ism_reset
BUSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Reset 1.5_r1.1__v1.5_r1.1}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Reset_rtl 1.5_r1.1__v1.5_r1.1}
MODE, slave
PORTMAP,RTDR_PWRGOOD_RST_B,[],rtdr_iosfsb_ism_trst_b,[]
INTERFACE,rtdr_tapconfig
BUSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR 1.5_r1.1__v1.5_r1.1}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR_rtl 1.5_r1.1__v1.5_r1.1}
MODE, slave
PORTMAP,RTDR_UPDATE,[],rtdr_tapconfig_updatedr,[]
PORTMAP,RTDR_TDI,[],rtdr_tapconfig_tdi,[]
PORTMAP,RTDR_CAPTURE,[],rtdr_tapconfig_capturedr,[]
PORTMAP,RTDR_SHIFT,[],rtdr_tapconfig_shiftdr,[]
PORTMAP,RTDR_IRDEC,[],rtdr_tapconfig_irdec,[]
PORTMAP,RTDR_TDO,[],rtdr_tapconfig_tdo,[]
INTERFACE,rtdr_tapconfig_clock
BUSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Clock 1.5_r1.1__v1.5_r1.1}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Clock_rtl 1.5_r1.1__v1.5_r1.1}
MODE, slave
PORTMAP,RTDR_TCK,[],rtdr_tapconfig_tck,[]
INTERFACE,rtdr_tapconfig_reset
BUSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Reset 1.5_r1.1__v1.5_r1.1}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Reset_rtl 1.5_r1.1__v1.5_r1.1}
MODE, slave
PORTMAP,RTDR_PWRGOOD_RST_B,[],rtdr_tapconfig_trst_b,[]
INTERFACE,rtdr_taptrigger
BUSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR 1.5_r1.1__v1.5_r1.1}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR_rtl 1.5_r1.1__v1.5_r1.1}
MODE, slave
PORTMAP,RTDR_UPDATE,[],rtdr_taptrigger_updatedr,[]
PORTMAP,RTDR_TDI,[],rtdr_taptrigger_tdi,[]
PORTMAP,RTDR_CAPTURE,[],rtdr_taptrigger_capturedr,[]
PORTMAP,RTDR_SHIFT,[],rtdr_taptrigger_shiftdr,[]
PORTMAP,RTDR_IRDEC,[],rtdr_taptrigger_irdec,[]
PORTMAP,RTDR_TDO,[],rtdr_taptrigger_tdo,[]
INTERFACE,rtdr_taptrigger_clock
BUSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Clock 1.5_r1.1__v1.5_r1.1}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Clock_rtl 1.5_r1.1__v1.5_r1.1}
MODE, slave
PORTMAP,RTDR_TCK,[],rtdr_taptrigger_tck,[]
INTERFACE,rtdr_taptrigger_reset
BUSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Reset 1.5_r1.1__v1.5_r1.1}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::RTDR::Reset_rtl 1.5_r1.1__v1.5_r1.1}
MODE, slave
PORTMAP,RTDR_PWRGOOD_RST_B,[],rtdr_taptrigger_trst_b,[]
INTERFACE,scan
BUSDEF_VLNV,{Intel Intel IOSF::DFX::SCAN 2.4_r1.4__v2.4_r1.4}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::SCAN_rtl 2.4_r1.4__v2.4_r1.4}
MODE, slave
PORTMAP,FSCAN_SHIFTEN,[],fscan_shiften,[]
PORTMAP,FSCAN_ISOL_CTRL,[],fscan_isol_ctrl,[]
PORTMAP,FSCAN_CLKUNGATE_SYN,[],fscan_clkungate_syn,[]
PORTMAP,FSCAN_CLKUNGATE,[],fscan_clkungate,[]
PORTMAP,FSCAN_RET_CTRL,[],fscan_ret_ctrl,[]
PORTMAP,FSCAN_BYPRST_B,[],fscan_byprst_b,[]
PORTMAP,FSCAN_LATCHCLOSED_B,[],fscan_latchclosed_b,[]
PORTMAP,FSCAN_LATCHOPEN,[],fscan_latchopen,[]
PORTMAP,FSCAN_MODE,[],fscan_mode,[]
PORTMAP,FSCAN_RSTBYPEN,[],fscan_rstbypen,[]
PORTMAP,FSCAN_ISOL_LAT_CTRL,[],fscan_isol_lat_ctrl,[]
INTERFACE,scan_reset
BUSDEF_VLNV,{Intel Intel IOSF::DFX::SCAN::Reset 2.4_r1.4__v2.4_r1.4}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::SCAN::Reset_rtl 2.4_r1.4__v2.4_r1.4}
MODE, slave
PORTMAP,FDFX_POWERGOOD,[],fdfx_powergood,[]
INTERFACE,sfi_rx_data
BUSDEF_VLNV,{Intel Intel SFI::Data 1.0_r1.1__v1.0_r1.1}
ABSDEF_VLNV,{Intel Intel SFI::Data_rtl 1.0_r1.1__v1.0_r1.1}
MODE, slave
PORTMAP,data_crd_rtn_fc_id,[],sfi_rx_data_crd_rtn_fc_id,[]
PORTMAP,data_crd_rtn_block,[],sfi_rx_data_crd_rtn_block,[]
PORTMAP,data_block,[],sfi_rx_data_block,[]
PARAMMAP,DATA_LAYER_EN,HQM_SFI_RX_DATA_LAYER_EN
PORTMAP,data,[],sfi_rx_data,[]
PARAMMAP,VR,HQM_SFI_RX_VR
PARAMMAP,VIRAL_EN,HQM_SFI_RX_VIRAL_EN
PARAMMAP,TX_CRD_REG,HQM_SFI_RX_TX_CRD_REG
PARAMMAP,SH_DATA_CRD_BLK_SZ,HQM_SFI_RX_SH_DATA_CRD_BLK_SZ
PARAMMAP,TBN,HQM_SFI_RX_TBN
PARAMMAP,MAX_CRD_CNT_WIDTH,HQM_SFI_RX_MAX_CRD_CNT_WIDTH
PORTMAP,data_crd_rtn_value,[],sfi_rx_data_crd_rtn_value,[]
PARAMMAP,DATA_AUX_PARITY_EN,HQM_SFI_RX_DATA_AUX_PARITY_EN
PARAMMAP,HDR_DATA_SEP,HQM_SFI_RX_HDR_DATA_SEP
PARAMMAP,BLOCK_EARLY_VLD_EN,HQM_SFI_RX_BLOCK_EARLY_VLD_EN
PARAMMAP,FLIT_MODE_PREFIX_EN,HQM_SFI_RX_FLIT_MODE_PREFIX_EN
PARAMMAP,BCM_EN,HQM_SFI_RX_BCM_EN
PARAMMAP,DATA_INTERLEAVE,HQM_SFI_RX_DATA_INTERLEAVE
PARAMMAP,H,HQM_SFI_RX_H
PORTMAP,data_early_valid,[],sfi_rx_data_early_valid,[]
PARAMMAP,DATA_CRD_GRAN,HQM_SFI_RX_DATA_CRD_GRAN
PARAMMAP,DATA_PASS_HDR,HQM_SFI_RX_DATA_PASS_HDR
PARAMMAP,MAX_HDR_WIDTH,HQM_SFI_RX_MAX_HDR_WIDTH
PORTMAP,data_edb,[],sfi_rx_data_edb,[]
PORTMAP,data_valid,[],sfi_rx_data_valid,[]
PORTMAP,data_start,[],sfi_rx_data_start,[]
PORTMAP,data_parity,[],sfi_rx_data_parity,[]
PARAMMAP,NUM_SHARED_POOLS,HQM_SFI_RX_NUM_SHARED_POOLS
PORTMAP,data_info_byte,[],sfi_rx_data_info_byte,[]
PARAMMAP,PCIE_SHARED_SELECT,HQM_SFI_RX_PCIE_SHARED_SELECT
PARAMMAP,D,HQM_SFI_RX_D
PARAMMAP,DS,HQM_SFI_RX_DS
PARAMMAP,ECRC_SUPPORT,HQM_SFI_RX_ECRC_SUPPORT
PARAMMAP,HDR_MAX_FC_VC,HQM_SFI_RX_HDR_MAX_FC_VC
PARAMMAP,IDE_SUPPORT,HQM_SFI_RX_IDE_SUPPORT
PARAMMAP,M,HQM_SFI_RX_M
PARAMMAP,HPARITY,HQM_SFI_RX_HPARITY
PARAMMAP,DATA_PARITY_EN,HQM_SFI_RX_DATA_PARITY_EN
PORTMAP,data_end,[],sfi_rx_data_end,[]
PORTMAP,data_crd_rtn_vc_id,[],sfi_rx_data_crd_rtn_vc_id,[]
PARAMMAP,NDCRD,HQM_SFI_RX_NDCRD
PARAMMAP,PCIE_MERGED_SELECT,HQM_SFI_RX_PCIE_MERGED_SELECT
PARAMMAP,VT,HQM_SFI_RX_VT
PARAMMAP,NHCRD,HQM_SFI_RX_NHCRD
PARAMMAP,FATAL_EN,HQM_SFI_RX_FATAL_EN
PARAMMAP,RBN,HQM_SFI_RX_RBN
PARAMMAP,DATA_MAX_FC_VC,HQM_SFI_RX_DATA_MAX_FC_VC
PARAMMAP,SHARED_CREDIT_EN,HQM_SFI_RX_SHARED_CREDIT_EN
PORTMAP,data_crd_rtn_valid,[],sfi_rx_data_crd_rtn_valid,[]
PARAMMAP,SH_HDR_CRD_BLK_SZ,HQM_SFI_RX_SH_HDR_CRD_BLK_SZ
PARAMMAP,HGRAN,HQM_SFI_RX_HGRAN
PORTMAP,data_poison,[],sfi_rx_data_poison,[]
INTERFACE,sfi_rx_globals
BUSDEF_VLNV,{Intel Intel SFI::Globals 1.0_r1.1__v1.0_r1.1}
ABSDEF_VLNV,{Intel Intel SFI::Globals_rtl 1.0_r1.1__v1.0_r1.1}
MODE, slave
PARAMMAP,HDR_DATA_SEP,HQM_SFI_RX_HDR_DATA_SEP
PARAMMAP,PCIE_SHARED_SELECT,HQM_SFI_RX_PCIE_SHARED_SELECT
PARAMMAP,FATAL_EN,HQM_SFI_RX_FATAL_EN
PARAMMAP,MAX_HDR_WIDTH,HQM_SFI_RX_MAX_HDR_WIDTH
PARAMMAP,DATA_PASS_HDR,HQM_SFI_RX_DATA_PASS_HDR
PARAMMAP,ECRC_SUPPORT,HQM_SFI_RX_ECRC_SUPPORT
PARAMMAP,H,HQM_SFI_RX_H
PARAMMAP,DATA_INTERLEAVE,HQM_SFI_RX_DATA_INTERLEAVE
PORTMAP,rxcon_ack,[],sfi_rx_rxcon_ack,[]
PARAMMAP,DATA_CRD_GRAN,HQM_SFI_RX_DATA_CRD_GRAN
PARAMMAP,FLIT_MODE_PREFIX_EN,HQM_SFI_RX_FLIT_MODE_PREFIX_EN
PARAMMAP,BCM_EN,HQM_SFI_RX_BCM_EN
PARAMMAP,BLOCK_EARLY_VLD_EN,HQM_SFI_RX_BLOCK_EARLY_VLD_EN
PARAMMAP,DATA_AUX_PARITY_EN,HQM_SFI_RX_DATA_AUX_PARITY_EN
PARAMMAP,MAX_CRD_CNT_WIDTH,HQM_SFI_RX_MAX_CRD_CNT_WIDTH
PORTMAP,rxdiscon_nack,[],sfi_rx_rxdiscon_nack,[]
PORTMAP,txcon_req,[],sfi_rx_txcon_req,[]
PARAMMAP,M,HQM_SFI_RX_M
PARAMMAP,HGRAN,HQM_SFI_RX_HGRAN
PARAMMAP,HDR_MAX_FC_VC,HQM_SFI_RX_HDR_MAX_FC_VC
PORTMAP,rx_empty,[],sfi_rx_rx_empty,[]
PARAMMAP,SHARED_CREDIT_EN,HQM_SFI_RX_SHARED_CREDIT_EN
PARAMMAP,RBN,HQM_SFI_RX_RBN
PARAMMAP,SH_DATA_CRD_BLK_SZ,HQM_SFI_RX_SH_DATA_CRD_BLK_SZ
PARAMMAP,SH_HDR_CRD_BLK_SZ,HQM_SFI_RX_SH_HDR_CRD_BLK_SZ
PARAMMAP,TX_CRD_REG,HQM_SFI_RX_TX_CRD_REG
PARAMMAP,DATA_LAYER_EN,HQM_SFI_RX_DATA_LAYER_EN
PARAMMAP,VR,HQM_SFI_RX_VR
PARAMMAP,TBN,HQM_SFI_RX_TBN
PARAMMAP,DATA_MAX_FC_VC,HQM_SFI_RX_DATA_MAX_FC_VC
PARAMMAP,HPARITY,HQM_SFI_RX_HPARITY
PARAMMAP,IDE_SUPPORT,HQM_SFI_RX_IDE_SUPPORT
PARAMMAP,NHCRD,HQM_SFI_RX_NHCRD
PARAMMAP,VIRAL_EN,HQM_SFI_RX_VIRAL_EN
PARAMMAP,NUM_SHARED_POOLS,HQM_SFI_RX_NUM_SHARED_POOLS
PARAMMAP,NDCRD,HQM_SFI_RX_NDCRD
PARAMMAP,PCIE_MERGED_SELECT,HQM_SFI_RX_PCIE_MERGED_SELECT
PARAMMAP,VT,HQM_SFI_RX_VT
PARAMMAP,DATA_PARITY_EN,HQM_SFI_RX_DATA_PARITY_EN
PARAMMAP,D,HQM_SFI_RX_D
PARAMMAP,DS,HQM_SFI_RX_DS
INTERFACE,sfi_rx_header
BUSDEF_VLNV,{Intel Intel SFI::Header 1.0_r1.1__v1.0_r1.1}
ABSDEF_VLNV,{Intel Intel SFI::Header_rtl 1.0_r1.1__v1.0_r1.1}
MODE, slave
PORTMAP,hdr_crd_rtn_valid,[],sfi_rx_hdr_crd_rtn_valid,[]
PARAMMAP,HPARITY,HQM_SFI_RX_HPARITY
PARAMMAP,HDR_DATA_SEP,HQM_SFI_RX_HDR_DATA_SEP
PARAMMAP,IDE_SUPPORT,HQM_SFI_RX_IDE_SUPPORT
PARAMMAP,M,HQM_SFI_RX_M
PORTMAP,hdr_valid,[],sfi_rx_hdr_valid,[]
PARAMMAP,PCIE_SHARED_SELECT,HQM_SFI_RX_PCIE_SHARED_SELECT
PARAMMAP,D,HQM_SFI_RX_D
PARAMMAP,HDR_MAX_FC_VC,HQM_SFI_RX_HDR_MAX_FC_VC
PARAMMAP,MAX_CRD_CNT_WIDTH,HQM_SFI_RX_MAX_CRD_CNT_WIDTH
PARAMMAP,DATA_AUX_PARITY_EN,HQM_SFI_RX_DATA_AUX_PARITY_EN
PORTMAP,hdr_crd_rtn_value,[],sfi_rx_hdr_crd_rtn_value,[]
PARAMMAP,BLOCK_EARLY_VLD_EN,HQM_SFI_RX_BLOCK_EARLY_VLD_EN
PORTMAP,hdr_crd_rtn_fc_id,[],sfi_rx_hdr_crd_rtn_fc_id,[]
PARAMMAP,FLIT_MODE_PREFIX_EN,HQM_SFI_RX_FLIT_MODE_PREFIX_EN
PARAMMAP,BCM_EN,HQM_SFI_RX_BCM_EN
PORTMAP,header,[],sfi_rx_header,[]
PORTMAP,hdr_crd_rtn_vc_id,[],sfi_rx_hdr_crd_rtn_vc_id,[]
PARAMMAP,ECRC_SUPPORT,HQM_SFI_RX_ECRC_SUPPORT
PARAMMAP,MAX_HDR_WIDTH,HQM_SFI_RX_MAX_HDR_WIDTH
PARAMMAP,DATA_PASS_HDR,HQM_SFI_RX_DATA_PASS_HDR
PARAMMAP,DATA_CRD_GRAN,HQM_SFI_RX_DATA_CRD_GRAN
PARAMMAP,DATA_INTERLEAVE,HQM_SFI_RX_DATA_INTERLEAVE
PARAMMAP,H,HQM_SFI_RX_H
PARAMMAP,DATA_LAYER_EN,HQM_SFI_RX_DATA_LAYER_EN
PARAMMAP,DATA_PARITY_EN,HQM_SFI_RX_DATA_PARITY_EN
PARAMMAP,NDCRD,HQM_SFI_RX_NDCRD
PARAMMAP,PCIE_MERGED_SELECT,HQM_SFI_RX_PCIE_MERGED_SELECT
PARAMMAP,VT,HQM_SFI_RX_VT
PARAMMAP,NHCRD,HQM_SFI_RX_NHCRD
PARAMMAP,NUM_SHARED_POOLS,HQM_SFI_RX_NUM_SHARED_POOLS
PARAMMAP,SHARED_CREDIT_EN,HQM_SFI_RX_SHARED_CREDIT_EN
PARAMMAP,DATA_MAX_FC_VC,HQM_SFI_RX_DATA_MAX_FC_VC
PARAMMAP,FATAL_EN,HQM_SFI_RX_FATAL_EN
PORTMAP,hdr_early_valid,[],sfi_rx_hdr_early_valid,[]
PARAMMAP,RBN,HQM_SFI_RX_RBN
PARAMMAP,SH_HDR_CRD_BLK_SZ,HQM_SFI_RX_SH_HDR_CRD_BLK_SZ
PARAMMAP,HGRAN,HQM_SFI_RX_HGRAN
PORTMAP,hdr_info_bytes,[],sfi_rx_hdr_info_bytes,[]
PARAMMAP,TBN,HQM_SFI_RX_TBN
PARAMMAP,SH_DATA_CRD_BLK_SZ,HQM_SFI_RX_SH_DATA_CRD_BLK_SZ
PARAMMAP,TX_CRD_REG,HQM_SFI_RX_TX_CRD_REG
PARAMMAP,VIRAL_EN,HQM_SFI_RX_VIRAL_EN
PARAMMAP,VR,HQM_SFI_RX_VR
PARAMMAP,DS,HQM_SFI_RX_DS
PORTMAP,hdr_block,[],sfi_rx_hdr_block,[]
PORTMAP,hdr_crd_rtn_block,[],sfi_rx_hdr_crd_rtn_block,[]
INTERFACE,sfi_tx_data
BUSDEF_VLNV,{Intel Intel SFI::Data 1.0_r1.1__v1.0_r1.1}
ABSDEF_VLNV,{Intel Intel SFI::Data_rtl 1.0_r1.1__v1.0_r1.1}
MODE, mirroredslave
PORTMAP,data_crd_rtn_fc_id,[],sfi_tx_data_crd_rtn_fc_id,[]
PORTMAP,data_crd_rtn_block,[],sfi_tx_data_crd_rtn_block,[]
PORTMAP,data_block,[],sfi_tx_data_block,[]
PARAMMAP,DATA_LAYER_EN,HQM_SFI_TX_DATA_LAYER_EN
PORTMAP,data,[],sfi_tx_data,[]
PARAMMAP,VR,HQM_SFI_TX_VR
PARAMMAP,VIRAL_EN,HQM_SFI_TX_VIRAL_EN
PARAMMAP,TX_CRD_REG,HQM_SFI_TX_TX_CRD_REG
PARAMMAP,SH_DATA_CRD_BLK_SZ,HQM_SFI_TX_SH_DATA_CRD_BLK_SZ
PARAMMAP,TBN,HQM_SFI_TX_TBN
PARAMMAP,HDR_DATA_SEP,HQM_SFI_TX_HDR_DATA_SEP
PARAMMAP,FLIT_MODE_PREFIX_EN,HQM_SFI_TX_FLIT_MODE_PREFIX_EN
PARAMMAP,BCM_EN,HQM_SFI_TX_BCM_EN
PARAMMAP,DATA_INTERLEAVE,HQM_SFI_TX_DATA_INTERLEAVE
PARAMMAP,H,HQM_SFI_TX_H
PORTMAP,data_early_valid,[],sfi_tx_data_early_valid,[]
PARAMMAP,DATA_CRD_GRAN,HQM_SFI_TX_DATA_CRD_GRAN
PARAMMAP,BLOCK_EARLY_VLD_EN,HQM_SFI_TX_BLOCK_EARLY_VLD_EN
PARAMMAP,DATA_PASS_HDR,HQM_SFI_TX_DATA_PASS_HDR
PARAMMAP,MAX_HDR_WIDTH,HQM_SFI_TX_MAX_HDR_WIDTH
PORTMAP,data_valid,[],sfi_tx_data_valid,[]
PORTMAP,data_edb,[],sfi_tx_data_edb,[]
PORTMAP,data_start,[],sfi_tx_data_start,[]
PORTMAP,data_parity,[],sfi_tx_data_parity,[]
PARAMMAP,NUM_SHARED_POOLS,HQM_SFI_TX_NUM_SHARED_POOLS
PORTMAP,data_end,[],sfi_tx_data_end,[]
PORTMAP,data_crd_rtn_vc_id,[],sfi_tx_data_crd_rtn_vc_id,[]
PARAMMAP,DATA_PARITY_EN,HQM_SFI_TX_DATA_PARITY_EN
PORTMAP,data_info_byte,[],sfi_tx_data_info_byte,[]
PARAMMAP,PCIE_SHARED_SELECT,HQM_SFI_TX_PCIE_SHARED_SELECT
PARAMMAP,D,HQM_SFI_TX_D
PARAMMAP,DS,HQM_SFI_TX_DS
PARAMMAP,ECRC_SUPPORT,HQM_SFI_TX_ECRC_SUPPORT
PARAMMAP,DATA_AUX_PARITY_EN,HQM_SFI_TX_DATA_AUX_PARITY_EN
PARAMMAP,MAX_CRD_CNT_WIDTH,HQM_SFI_TX_MAX_CRD_CNT_WIDTH
PORTMAP,data_crd_rtn_value,[],sfi_tx_data_crd_rtn_value,[]
PARAMMAP,HDR_MAX_FC_VC,HQM_SFI_TX_HDR_MAX_FC_VC
PARAMMAP,IDE_SUPPORT,HQM_SFI_TX_IDE_SUPPORT
PARAMMAP,M,HQM_SFI_TX_M
PARAMMAP,HPARITY,HQM_SFI_TX_HPARITY
PARAMMAP,NDCRD,HQM_SFI_TX_NDCRD
PARAMMAP,PCIE_MERGED_SELECT,HQM_SFI_TX_PCIE_MERGED_SELECT
PARAMMAP,VT,HQM_SFI_TX_VT
PARAMMAP,NHCRD,HQM_SFI_TX_NHCRD
PARAMMAP,FATAL_EN,HQM_SFI_TX_FATAL_EN
PARAMMAP,RBN,HQM_SFI_TX_RBN
PARAMMAP,DATA_MAX_FC_VC,HQM_SFI_TX_DATA_MAX_FC_VC
PARAMMAP,SHARED_CREDIT_EN,HQM_SFI_TX_SHARED_CREDIT_EN
PORTMAP,data_crd_rtn_valid,[],sfi_tx_data_crd_rtn_valid,[]
PARAMMAP,SH_HDR_CRD_BLK_SZ,HQM_SFI_TX_SH_HDR_CRD_BLK_SZ
PARAMMAP,HGRAN,HQM_SFI_TX_HGRAN
PORTMAP,data_poison,[],sfi_tx_data_poison,[]
INTERFACE,sfi_tx_globals
BUSDEF_VLNV,{Intel Intel SFI::Globals 1.0_r1.1__v1.0_r1.1}
ABSDEF_VLNV,{Intel Intel SFI::Globals_rtl 1.0_r1.1__v1.0_r1.1}
MODE, mirroredslave
PARAMMAP,HDR_DATA_SEP,HQM_SFI_TX_HDR_DATA_SEP
PARAMMAP,PCIE_SHARED_SELECT,HQM_SFI_TX_PCIE_SHARED_SELECT
PARAMMAP,FATAL_EN,HQM_SFI_TX_FATAL_EN
PARAMMAP,MAX_HDR_WIDTH,HQM_SFI_TX_MAX_HDR_WIDTH
PARAMMAP,DATA_PASS_HDR,HQM_SFI_TX_DATA_PASS_HDR
PARAMMAP,ECRC_SUPPORT,HQM_SFI_TX_ECRC_SUPPORT
PARAMMAP,H,HQM_SFI_TX_H
PARAMMAP,DATA_INTERLEAVE,HQM_SFI_TX_DATA_INTERLEAVE
PORTMAP,rxcon_ack,[],sfi_tx_rxcon_ack,[]
PARAMMAP,DATA_CRD_GRAN,HQM_SFI_TX_DATA_CRD_GRAN
PARAMMAP,FLIT_MODE_PREFIX_EN,HQM_SFI_TX_FLIT_MODE_PREFIX_EN
PARAMMAP,BCM_EN,HQM_SFI_TX_BCM_EN
PARAMMAP,BLOCK_EARLY_VLD_EN,HQM_SFI_TX_BLOCK_EARLY_VLD_EN
PARAMMAP,DATA_AUX_PARITY_EN,HQM_SFI_TX_DATA_AUX_PARITY_EN
PARAMMAP,MAX_CRD_CNT_WIDTH,HQM_SFI_TX_MAX_CRD_CNT_WIDTH
PORTMAP,rxdiscon_nack,[],sfi_tx_rxdiscon_nack,[]
PORTMAP,txcon_req,[],sfi_tx_txcon_req,[]
PARAMMAP,M,HQM_SFI_TX_M
PARAMMAP,HGRAN,HQM_SFI_TX_HGRAN
PARAMMAP,HDR_MAX_FC_VC,HQM_SFI_TX_HDR_MAX_FC_VC
PORTMAP,rx_empty,[],sfi_tx_rx_empty,[]
PARAMMAP,SHARED_CREDIT_EN,HQM_SFI_TX_SHARED_CREDIT_EN
PARAMMAP,RBN,HQM_SFI_TX_RBN
PARAMMAP,SH_DATA_CRD_BLK_SZ,HQM_SFI_TX_SH_DATA_CRD_BLK_SZ
PARAMMAP,SH_HDR_CRD_BLK_SZ,HQM_SFI_TX_SH_HDR_CRD_BLK_SZ
PARAMMAP,TX_CRD_REG,HQM_SFI_TX_TX_CRD_REG
PARAMMAP,DATA_LAYER_EN,HQM_SFI_TX_DATA_LAYER_EN
PARAMMAP,VR,HQM_SFI_TX_VR
PARAMMAP,TBN,HQM_SFI_TX_TBN
PARAMMAP,DATA_MAX_FC_VC,HQM_SFI_TX_DATA_MAX_FC_VC
PARAMMAP,HPARITY,HQM_SFI_TX_HPARITY
PARAMMAP,IDE_SUPPORT,HQM_SFI_TX_IDE_SUPPORT
PARAMMAP,NHCRD,HQM_SFI_TX_NHCRD
PARAMMAP,VIRAL_EN,HQM_SFI_TX_VIRAL_EN
PARAMMAP,NUM_SHARED_POOLS,HQM_SFI_TX_NUM_SHARED_POOLS
PARAMMAP,NDCRD,HQM_SFI_TX_NDCRD
PARAMMAP,PCIE_MERGED_SELECT,HQM_SFI_TX_PCIE_MERGED_SELECT
PARAMMAP,VT,HQM_SFI_TX_VT
PARAMMAP,DATA_PARITY_EN,HQM_SFI_TX_DATA_PARITY_EN
PARAMMAP,D,HQM_SFI_TX_D
PARAMMAP,DS,HQM_SFI_TX_DS
INTERFACE,sfi_tx_header
BUSDEF_VLNV,{Intel Intel SFI::Header 1.0_r1.1__v1.0_r1.1}
ABSDEF_VLNV,{Intel Intel SFI::Header_rtl 1.0_r1.1__v1.0_r1.1}
MODE, mirroredslave
PORTMAP,hdr_crd_rtn_valid,[],sfi_tx_hdr_crd_rtn_valid,[]
PORTMAP,hdr_crd_rtn_block,[],sfi_tx_hdr_crd_rtn_block,[]
PARAMMAP,HDR_DATA_SEP,HQM_SFI_TX_HDR_DATA_SEP
PARAMMAP,PCIE_SHARED_SELECT,HQM_SFI_TX_PCIE_SHARED_SELECT
PARAMMAP,D,HQM_SFI_TX_D
PARAMMAP,HDR_MAX_FC_VC,HQM_SFI_TX_HDR_MAX_FC_VC
PARAMMAP,MAX_CRD_CNT_WIDTH,HQM_SFI_TX_MAX_CRD_CNT_WIDTH
PARAMMAP,DATA_AUX_PARITY_EN,HQM_SFI_TX_DATA_AUX_PARITY_EN
PORTMAP,hdr_crd_rtn_value,[],sfi_tx_hdr_crd_rtn_value,[]
PORTMAP,hdr_crd_rtn_fc_id,[],sfi_tx_hdr_crd_rtn_fc_id,[]
PARAMMAP,FLIT_MODE_PREFIX_EN,HQM_SFI_TX_FLIT_MODE_PREFIX_EN
PARAMMAP,BCM_EN,HQM_SFI_TX_BCM_EN
PORTMAP,header,[],sfi_tx_header,[]
PORTMAP,hdr_valid,[],sfi_tx_hdr_valid,[]
PORTMAP,hdr_info_bytes,[],sfi_tx_hdr_info_bytes,[]
PARAMMAP,BLOCK_EARLY_VLD_EN,HQM_SFI_TX_BLOCK_EARLY_VLD_EN
PARAMMAP,DATA_CRD_GRAN,HQM_SFI_TX_DATA_CRD_GRAN
PORTMAP,hdr_crd_rtn_vc_id,[],sfi_tx_hdr_crd_rtn_vc_id,[]
PARAMMAP,ECRC_SUPPORT,HQM_SFI_TX_ECRC_SUPPORT
PARAMMAP,MAX_HDR_WIDTH,HQM_SFI_TX_MAX_HDR_WIDTH
PARAMMAP,DATA_PASS_HDR,HQM_SFI_TX_DATA_PASS_HDR
PARAMMAP,DATA_INTERLEAVE,HQM_SFI_TX_DATA_INTERLEAVE
PARAMMAP,H,HQM_SFI_TX_H
PARAMMAP,M,HQM_SFI_TX_M
PARAMMAP,IDE_SUPPORT,HQM_SFI_TX_IDE_SUPPORT
PARAMMAP,HPARITY,HQM_SFI_TX_HPARITY
PARAMMAP,DATA_LAYER_EN,HQM_SFI_TX_DATA_LAYER_EN
PARAMMAP,DATA_PARITY_EN,HQM_SFI_TX_DATA_PARITY_EN
PARAMMAP,NDCRD,HQM_SFI_TX_NDCRD
PARAMMAP,PCIE_MERGED_SELECT,HQM_SFI_TX_PCIE_MERGED_SELECT
PARAMMAP,VT,HQM_SFI_TX_VT
PARAMMAP,NHCRD,HQM_SFI_TX_NHCRD
PARAMMAP,NUM_SHARED_POOLS,HQM_SFI_TX_NUM_SHARED_POOLS
PARAMMAP,SHARED_CREDIT_EN,HQM_SFI_TX_SHARED_CREDIT_EN
PARAMMAP,DATA_MAX_FC_VC,HQM_SFI_TX_DATA_MAX_FC_VC
PARAMMAP,FATAL_EN,HQM_SFI_TX_FATAL_EN
PORTMAP,hdr_early_valid,[],sfi_tx_hdr_early_valid,[]
PARAMMAP,RBN,HQM_SFI_TX_RBN
PARAMMAP,SH_HDR_CRD_BLK_SZ,HQM_SFI_TX_SH_HDR_CRD_BLK_SZ
PARAMMAP,HGRAN,HQM_SFI_TX_HGRAN
PARAMMAP,TBN,HQM_SFI_TX_TBN
PARAMMAP,SH_DATA_CRD_BLK_SZ,HQM_SFI_TX_SH_DATA_CRD_BLK_SZ
PARAMMAP,TX_CRD_REG,HQM_SFI_TX_TX_CRD_REG
PARAMMAP,VIRAL_EN,HQM_SFI_TX_VIRAL_EN
PARAMMAP,VR,HQM_SFI_TX_VR
PARAMMAP,DS,HQM_SFI_TX_DS
PORTMAP,hdr_block,[],sfi_tx_hdr_block,[]
INTERFACE,viewpins_dig
BUSDEF_VLNV,{Intel Intel ViewPin 1.0_r1.2__v1.0_r1.2}
ABSDEF_VLNV,{Intel Intel ViewPin_rtl 1.0_r1.2__v1.0_r1.2}
MODE, slave
PORTMAP,dig_view_out_1,[],dig_view_out_1,[]
PORTMAP,dig_view_out_0,[],dig_view_out_0,[]
