// Seed: 3691870065
module module_0 ();
  assign id_1 = id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    id_8,
    output logic id_2,
    input wire id_3,
    input wire id_4,
    input wand id_5,
    input uwire id_6
);
  wire id_9;
  wire id_10, id_11;
  initial id_2 <= -1;
  task id_12(output id_13);
    input id_14;
  endtask
  wire id_15;
  initial $display(id_6, -1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output tri0 id_1,
    input supply0 id_2,
    output logic id_3,
    input wand id_4,
    input tri1 id_5,
    input logic id_6,
    input wor id_7,
    input tri0 id_8,
    output logic id_9,
    output tri id_10,
    output supply1 id_11,
    output logic id_12,
    output uwire id_13,
    input wor void id_14,
    input supply0 id_15,
    input logic id_16,
    output tri id_17
);
  id_19(
      id_16, id_12, 1, id_13 == id_16, 1, id_9, 1
  );
  tri1 id_20;
  assign id_13 = id_20;
  always id_12 <= -1;
  assign id_3 = id_16;
  module_0 modCall_1 ();
  initial id_3 <= #1 -1;
  assign (supply1, supply0) id_3 = id_6;
endmodule
