
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M
Install: C:\Microsemi\Libero_SoC_v12.5\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-Q941M45

Implementation : synthesis

# Written on Sat May  8 23:19:11 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Libero\Projects\board_deploy\board_deploy\designer\board_deploy\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       Gate_Set|sample_gate_inferred_clock               100.0 MHz     10.000        inferred     Inferred_clkgroup_2     71   
                                                                                                                                  
0 -       FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3     36   
                                                                                                                                  
0 -       Gate_Set|signal_inferred_clock                    100.0 MHz     10.000        inferred     Inferred_clkgroup_5     33   
                                                                                                                                  
0 -       board_deploy_MSS|SPI_1_SS0_M2F_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     32   
                                                                                                                                  
0 -       board_deploy_MSS|SPI_1_CLK_M2F_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     7    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_4     1    
==================================================================================================================================


Clock Load Summary
******************

                                                  Clock     Source                                                                 Clock Pin                                      Non-clock Pin                                Non-clock Pin                               
Clock                                             Load      Pin                                                                    Seq Example                                    Seq Example                                  Comb Example                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                                                      -                                              -                                            -                                           
                                                                                                                                                                                                                                                                           
Gate_Set|sample_gate_inferred_clock               71        Gate_Set_0.sample_gate.Q[0](dffre)                                     Recip_Freq_Count_0.recip_counter[31:0].C       Recip_Freq_Count_0.counter_local[31:0].R     Recip_Freq_Count_0.un1_sample_gate.I[0](inv)
                                                                                                                                                                                                                                                                           
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     36        FCCC_C1_0.FCCC_C1_0.CCC_INST.GL0(CCC)                                  Recip_Freq_Count_0.counter_local[31:0].C       fine_counter_0.rising_error[3].D[0]          fine_counter_0.un1_rising_error33.I[0](inv) 
                                                                                                                                                                                                                                                                           
Gate_Set|signal_inferred_clock                    33        Gate_Set_0.signal.OUT(and)                                             Gate_Set_0.sample_gate.C                       -                                            -                                           
                                                                                                                                                                                                                                                                           
board_deploy_MSS|SPI_1_SS0_M2F_inferred_clock     32        board_deploy_MSS_0.MSS_ADLIB_INST.SPI1_SS0_MGPIO13A_H2F_A(MSS_025)     SPI_Slave_0.Data[31:0].C                       -                                            SPI_Slave_0.Data_index11.I[0](inv)          
                                                                                                                                                                                                                                                                           
board_deploy_MSS|SPI_1_CLK_M2F_inferred_clock     7         board_deploy_MSS_0.MSS_ADLIB_INST.SPI1_CLK_OUT(MSS_025)                SPI_Slave_0.Data_index[4:0].C                  -                                            -                                           
                                                                                                                                                                                                                                                                           
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     1         FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                  board_deploy_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                                            FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)        
===========================================================================================================================================================================================================================================================================
