\doxysection{VGA\+\_\+\+Driver/\+Drivers/\+CMSIS/\+Include/cmsis\+\_\+iccarm.h File Reference}
\hypertarget{_include_2cmsis__iccarm_8h}{}\label{_include_2cmsis__iccarm_8h}\index{VGA\_Driver/Drivers/CMSIS/Include/cmsis\_iccarm.h@{VGA\_Driver/Drivers/CMSIS/Include/cmsis\_iccarm.h}}


CMSIS compiler ICCARM (IAR Compiler for Arm) header file.  


{\ttfamily \#include $<$intrinsics.\+h$>$}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}\label{_include_2cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393} 
\#define {\bfseries \+\_\+\+\_\+\+IAR\+\_\+\+FT}~\+\_\+\+Pragma("{}inline=forced"{}) \+\_\+\+\_\+intrinsic
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_ada3e360f585385631c8548f73fa59e09}\label{_include_2cmsis__iccarm_8h_ada3e360f585385631c8548f73fa59e09} 
\#define {\bfseries \+\_\+\+\_\+\+ICCARM\+\_\+\+V8}~0
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55}\label{_include_2cmsis__iccarm_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55} 
\#define {\bfseries \+\_\+\+\_\+\+ALIGNED}(x)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a6c0c4e21065cda012c4275eeb205d18e}\label{_include_2cmsis__iccarm_8h_a6c0c4e21065cda012c4275eeb205d18e} 
\#define {\bfseries \+\_\+\+\_\+\+IAR\+\_\+\+M0\+\_\+\+FAMILY}~0
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}\label{_include_2cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd} 
\#define {\bfseries \+\_\+\+\_\+\+ASM}~\+\_\+\+\_\+asm
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a6516fb12ab0dd45c734f8cef7d921af6}\label{_include_2cmsis__iccarm_8h_a6516fb12ab0dd45c734f8cef7d921af6} 
\#define {\bfseries \+\_\+\+\_\+\+COMPILER\+\_\+\+BARRIER}()~\+\_\+\+\_\+\+ASM volatile("{}"{}\+:::"{}memory"{})
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_ade2d8d7118f8ff49547f60aa0c3382bb}\label{_include_2cmsis__iccarm_8h_ade2d8d7118f8ff49547f60aa0c3382bb} 
\#define {\bfseries \+\_\+\+\_\+\+INLINE}~inline
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a153a4a31b276a9758959580538720a51}\label{_include_2cmsis__iccarm_8h_a153a4a31b276a9758959580538720a51} 
\#define {\bfseries \+\_\+\+\_\+\+NO\+\_\+\+RETURN}~\+\_\+\+Pragma("{}object\+\_\+attribute=\+\_\+\+\_\+noreturn"{})
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_abe8996d3d985ee1529475443cc635bf1}\label{_include_2cmsis__iccarm_8h_abe8996d3d985ee1529475443cc635bf1} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED}~\+\_\+\+\_\+packed
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a4dbb70fab85207c27b581ecb6532b314}\label{_include_2cmsis__iccarm_8h_a4dbb70fab85207c27b581ecb6532b314} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}~\+\_\+\+\_\+packed struct
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a6fba34d08b0a526830b4231d2ea0b89a}\label{_include_2cmsis__iccarm_8h_a6fba34d08b0a526830b4231d2ea0b89a} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED\+\_\+\+UNION}~\+\_\+\+\_\+packed union
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a378ac21329d33f561f90265eef89f564}\label{_include_2cmsis__iccarm_8h_a378ac21329d33f561f90265eef89f564} 
\#define {\bfseries \+\_\+\+\_\+\+RESTRICT}~restrict
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}\label{_include_2cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}~static inline
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a2ecb43ce8e7aa73d32f50afa67b42c76}\label{_include_2cmsis__iccarm_8h_a2ecb43ce8e7aa73d32f50afa67b42c76} 
\#define {\bfseries \+\_\+\+\_\+\+FORCEINLINE}~\+\_\+\+Pragma("{}inline=forced"{})
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_ab904513442afdf77d4f8c74f23cbb040}\label{_include_2cmsis__iccarm_8h_ab904513442afdf77d4f8c74f23cbb040} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}~\+\_\+\+\_\+\+FORCEINLINE \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_affc86c22f56e906edc36b79fc834ac54}\label{_include_2cmsis__iccarm_8h_affc86c22f56e906edc36b79fc834ac54} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+READ}(PTR)~\+\_\+\+\_\+iar\+\_\+uint16\+\_\+read(PTR)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a5020b449a1efa49e9acd6e1e4544ad77}\label{_include_2cmsis__iccarm_8h_a5020b449a1efa49e9acd6e1e4544ad77} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+WRITE}(PTR,  VAL)~\+\_\+\+\_\+iar\+\_\+uint16\+\_\+write(PTR,VAL)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a9f1782e04d6a7d8fe1639383b5ca1bf9}\label{_include_2cmsis__iccarm_8h_a9f1782e04d6a7d8fe1639383b5ca1bf9} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+READ}(PTR)~\+\_\+\+\_\+iar\+\_\+uint32\+\_\+read(PTR)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_af746f04ad965c639fdd4eb8d086e19dd}\label{_include_2cmsis__iccarm_8h_af746f04ad965c639fdd4eb8d086e19dd} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+WRITE}(PTR,  VAL)~\+\_\+\+\_\+iar\+\_\+uint32\+\_\+write(PTR,VAL)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a683ea97ff9463291187253f7861ebc56}\label{_include_2cmsis__iccarm_8h_a683ea97ff9463291187253f7861ebc56} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32}(PTR)~(((struct \mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} \texorpdfstring{$\ast$}{*})(PTR))-\/$>$v)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a3e40e4c553fc11588f7a4c2a19e789e0}\label{_include_2cmsis__iccarm_8h_a3e40e4c553fc11588f7a4c2a19e789e0} 
\#define {\bfseries \+\_\+\+\_\+\+USED}~\+\_\+\+Pragma("{}\+\_\+\+\_\+root"{})
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_ac607bf387b29162be6a9b77fc7999539}\label{_include_2cmsis__iccarm_8h_ac607bf387b29162be6a9b77fc7999539} 
\#define {\bfseries \+\_\+\+\_\+\+WEAK}~\+\_\+\+Pragma("{}\+\_\+\+\_\+weak"{})
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a72db8b026c5e100254080fefabd9fd88}\label{_include_2cmsis__iccarm_8h_a72db8b026c5e100254080fefabd9fd88} 
\#define {\bfseries \+\_\+\+\_\+\+PROGRAM\+\_\+\+START}~\+\_\+\+\_\+iar\+\_\+program\+\_\+start
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a1002e751427b1189f92787d4e4eef965}\label{_include_2cmsis__iccarm_8h_a1002e751427b1189f92787d4e4eef965} 
\#define {\bfseries \+\_\+\+\_\+\+INITIAL\+\_\+\+SP}~CSTACK\$\$\+Limit
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a84b0bad4aa39632d3faea46aa1e102a8}\label{_include_2cmsis__iccarm_8h_a84b0bad4aa39632d3faea46aa1e102a8} 
\#define {\bfseries \+\_\+\+\_\+\+STACK\+\_\+\+LIMIT}~CSTACK\$\$\+Base
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_ab94ebeb20055f1848d7b707d3c7cfc5d}\label{_include_2cmsis__iccarm_8h_ab94ebeb20055f1848d7b707d3c7cfc5d} 
\#define {\bfseries \+\_\+\+\_\+\+VECTOR\+\_\+\+TABLE}~\+\_\+\+\_\+vector\+\_\+table
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a4f65c96effa79fbd610fea43ee7d745b}\label{_include_2cmsis__iccarm_8h_a4f65c96effa79fbd610fea43ee7d745b} 
\#define {\bfseries \+\_\+\+\_\+\+VECTOR\+\_\+\+TABLE\+\_\+\+ATTRIBUTE}~@"{}.intvec"{}
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a2cf5e66520f87c928ab4395d5787e4df}\label{_include_2cmsis__iccarm_8h_a2cf5e66520f87c928ab4395d5787e4df} 
\#define {\bfseries \+\_\+\+\_\+\+ICCARM\+\_\+\+INTRINSICS\+\_\+\+VERSION\+\_\+\+\_\+}~0
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_af56e3c942846b8643cbf8f5208d6a63b}\label{_include_2cmsis__iccarm_8h_af56e3c942846b8643cbf8f5208d6a63b} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+FPSCR}~\+\_\+\+\_\+cmsis\+\_\+iar\+\_\+get\+\_\+\+FPSR\+\_\+not\+\_\+active
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a63b3bbd6ccb6b92ed6c0bbc489529f0f}\label{_include_2cmsis__iccarm_8h_a63b3bbd6ccb6b92ed6c0bbc489529f0f} 
\#define {\bfseries \+\_\+\+\_\+set\+\_\+\+FPSCR}~\+\_\+\+\_\+cmsis\+\_\+iar\+\_\+set\+\_\+\+FPSR\+\_\+not\+\_\+active
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a6b3a48e13de4b114653b4e06145a601d}\label{_include_2cmsis__iccarm_8h_a6b3a48e13de4b114653b4e06145a601d} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+FPSCR}()~(0)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a1cfee62c8cc63a1f72c134ffa096b911}\label{_include_2cmsis__iccarm_8h_a1cfee62c8cc63a1f72c134ffa096b911} 
\#define {\bfseries \+\_\+\+\_\+set\+\_\+\+FPSCR}(VALUE)~((void)VALUE)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a6c141f2890d12b9c0f56eaed4e4846c8}\label{_include_2cmsis__iccarm_8h_a6c141f2890d12b9c0f56eaed4e4846c8} 
\#define {\bfseries \+\_\+\+\_\+enable\+\_\+irq}~\+\_\+\+\_\+enable\+\_\+interrupt
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a6cb98c1adc8a28bc3b48649a3421195d}\label{_include_2cmsis__iccarm_8h_a6cb98c1adc8a28bc3b48649a3421195d} 
\#define {\bfseries \+\_\+\+\_\+disable\+\_\+irq}~\+\_\+\+\_\+disable\+\_\+interrupt
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_abd585ddc865fb9b7f2493af1eee1a572}\label{_include_2cmsis__iccarm_8h_abd585ddc865fb9b7f2493af1eee1a572} 
\#define {\bfseries \+\_\+\+\_\+\+NOP}~\+\_\+\+\_\+no\+\_\+operation
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_ad0fa4773e9c51500ee78bc4daa88341b}\label{_include_2cmsis__iccarm_8h_ad0fa4773e9c51500ee78bc4daa88341b} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+x\+PSR}~\+\_\+\+\_\+get\+\_\+\+PSR
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a15ea6bd3c507d3e81c3b3a1258e46397}\label{_include_2cmsis__iccarm_8h_a15ea6bd3c507d3e81c3b3a1258e46397} 
\#define {\bfseries \+\_\+\+\_\+\+BKPT}(value)~\+\_\+\+\_\+asm volatile ("{}BKPT     \%0"{} \+: \+: "{}i"{}(value))
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a6cfc7fe62ef04578af6a1f360dc38245}\label{_include_2cmsis__iccarm_8h_a6cfc7fe62ef04578af6a1f360dc38245} 
\#define {\bfseries \+\_\+\+\_\+\+SXTB16\+\_\+\+RORn}(ARG1,  ARG2)~\+\_\+\+\_\+\+SXTB16(\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga95b9bd281ddeda378b85afdb8f2ced86}{\+\_\+\+\_\+\+ROR}}(ARG1, ARG2))
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_aefefc7eb15bebfb76044494b9491496e}\label{_include_2cmsis__iccarm_8h_aefefc7eb15bebfb76044494b9491496e} 
\#define {\bfseries \+\_\+\+\_\+\+SXTAB16\+\_\+\+RORn}(ARG1,  ARG2,  ARG3)~\+\_\+\+\_\+\+SXTAB16(ARG1, \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga95b9bd281ddeda378b85afdb8f2ced86}{\+\_\+\+\_\+\+ROR}}(ARG2, ARG3))
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a1305dc7358478164e7ae459adad136d9}\label{_include_2cmsis__iccarm_8h_a1305dc7358478164e7ae459adad136d9} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint16\+\_\+t {\bfseries \+\_\+\+\_\+iar\+\_\+uint16\+\_\+read} (void const \texorpdfstring{$\ast$}{*}ptr)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a68e7687068868fc26ad03774570131c6}\label{_include_2cmsis__iccarm_8h_a68e7687068868fc26ad03774570131c6} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT void {\bfseries \+\_\+\+\_\+iar\+\_\+uint16\+\_\+write} (void const \texorpdfstring{$\ast$}{*}ptr, uint16\+\_\+t val)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a3f6f0554c695fa3f5a9a7b62987378ba}\label{_include_2cmsis__iccarm_8h_a3f6f0554c695fa3f5a9a7b62987378ba} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+iar\+\_\+uint32\+\_\+read} (void const \texorpdfstring{$\ast$}{*}ptr)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a9be6bc4e50ac50dca4005e28e648a675}\label{_include_2cmsis__iccarm_8h_a9be6bc4e50ac50dca4005e28e648a675} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT void {\bfseries \+\_\+\+\_\+iar\+\_\+uint32\+\_\+write} (void const \texorpdfstring{$\ast$}{*}ptr, uint32\+\_\+t val)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_afe7e42185902df89a66f328a9792690b}\label{_include_2cmsis__iccarm_8h_afe7e42185902df89a66f328a9792690b} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+\+LDREXW} (uint32\+\_\+t volatile \texorpdfstring{$\ast$}{*}ptr)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_ab861d5af605077b6e52ffc8e67a8f9c6}\label{_include_2cmsis__iccarm_8h_ab861d5af605077b6e52ffc8e67a8f9c6} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+\+STREXW} (uint32\+\_\+t value, uint32\+\_\+t volatile \texorpdfstring{$\ast$}{*}ptr)
\item 
\Hypertarget{_include_2cmsis__iccarm_8h_a7105032649bf6158d4d2d5dc38a3f94c}\label{_include_2cmsis__iccarm_8h_a7105032649bf6158d4d2d5dc38a3f94c} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+\+ROR} (uint32\+\_\+t op1, uint32\+\_\+t op2)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS compiler ICCARM (IAR Compiler for Arm) header file. 

\begin{DoxyVersion}{Version}
V5.\+3.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
14. April 2021 
\end{DoxyDate}
