<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep 10 19:58:37 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>544</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>510</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>55.781(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>19.110</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.892</td>
</tr>
<tr>
<td>2</td>
<td>19.276</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.726</td>
</tr>
<tr>
<td>3</td>
<td>19.477</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.525</td>
</tr>
<tr>
<td>4</td>
<td>19.554</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.448</td>
</tr>
<tr>
<td>5</td>
<td>19.607</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.395</td>
</tr>
<tr>
<td>6</td>
<td>19.654</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.348</td>
</tr>
<tr>
<td>7</td>
<td>19.678</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.324</td>
</tr>
<tr>
<td>8</td>
<td>19.680</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.322</td>
</tr>
<tr>
<td>9</td>
<td>19.683</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.319</td>
</tr>
<tr>
<td>10</td>
<td>19.700</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.302</td>
</tr>
<tr>
<td>11</td>
<td>19.713</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.289</td>
</tr>
<tr>
<td>12</td>
<td>19.726</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.276</td>
</tr>
<tr>
<td>13</td>
<td>19.728</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.274</td>
</tr>
<tr>
<td>14</td>
<td>19.745</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.257</td>
</tr>
<tr>
<td>15</td>
<td>19.750</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.252</td>
</tr>
<tr>
<td>16</td>
<td>19.818</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.184</td>
</tr>
<tr>
<td>17</td>
<td>19.821</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.181</td>
</tr>
<tr>
<td>18</td>
<td>19.831</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.171</td>
</tr>
<tr>
<td>19</td>
<td>19.841</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.161</td>
</tr>
<tr>
<td>20</td>
<td>19.897</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.105</td>
</tr>
<tr>
<td>21</td>
<td>19.914</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.088</td>
</tr>
<tr>
<td>22</td>
<td>19.978</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>BUS/UART/input_buf/buff_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.024</td>
</tr>
<tr>
<td>23</td>
<td>19.990</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>BUS/UART/input_buf/buff_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.012</td>
</tr>
<tr>
<td>24</td>
<td>20.011</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.991</td>
</tr>
<tr>
<td>25</td>
<td>20.026</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.977</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.336</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.346</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>CPU/IF/pc_0_s1/Q</td>
<td>CPU/IF/pc_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>CPU/IF/pc_4_s1/Q</td>
<td>CPU/IF/pc_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.428</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>11</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>12</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>13</td>
<td>0.428</td>
<td>CPU/IF/pc_1_s1/Q</td>
<td>CPU/IF/pc_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>14</td>
<td>0.428</td>
<td>CPU/IF/pc_2_s1/Q</td>
<td>CPU/IF/pc_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>15</td>
<td>0.449</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>16</td>
<td>0.450</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.460</td>
</tr>
<tr>
<td>17</td>
<td>0.452</td>
<td>CPU/Reg/last_rd_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.461</td>
<td>CPU/Reg/last_rd_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>19</td>
<td>0.461</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>20</td>
<td>0.462</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>21</td>
<td>0.462</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>22</td>
<td>0.464</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>23</td>
<td>0.473</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>24</td>
<td>0.473</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>25</td>
<td>0.483</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
<tr>
<td>2</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
<tr>
<td>3</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td>4</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF_ID/ID_inst_data_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/Reg/rf[0]_ER_CL_s29</td>
</tr>
<tr>
<td>6</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.864</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>19.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>20.278</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>CPU/WB/EX_WB_data_5_s0/I1</td>
</tr>
<tr>
<td>20.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_5_s0/F</td>
</tr>
<tr>
<td>21.681</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[1][B]</td>
<td>CPU/Reg/ID_RD_5_s/I2</td>
</tr>
<tr>
<td>22.251</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_5_s/F</td>
</tr>
<tr>
<td>22.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[1][B]</td>
<td>CPU/ID_EX/EX_RD_5_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C48[1][B]</td>
<td>CPU/ID_EX/EX_RD_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.945, 44.403%; route: 9.715, 54.300%; tC2Q: 0.232, 1.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.864</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>19.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>20.278</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>CPU/WB/EX_WB_data_5_s0/I1</td>
</tr>
<tr>
<td>20.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_5_s0/F</td>
</tr>
<tr>
<td>21.714</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td>CPU/Reg/ID_RS_5_s/I2</td>
</tr>
<tr>
<td>22.085</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_5_s/F</td>
</tr>
<tr>
<td>22.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td>CPU/ID_EX/EX_RS_5_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[0][B]</td>
<td>CPU/ID_EX/EX_RS_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.746, 43.696%; route: 9.749, 54.995%; tC2Q: 0.232, 1.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.873</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[2][A]</td>
<td>BUS/Timer/mem_data_4_s/I3</td>
</tr>
<tr>
<td>19.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s/F</td>
</tr>
<tr>
<td>20.123</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>CPU/WB/EX_WB_data_4_s0/I1</td>
</tr>
<tr>
<td>20.640</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s0/F</td>
</tr>
<tr>
<td>21.314</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>CPU/Reg/ID_RS_4_s/I2</td>
</tr>
<tr>
<td>21.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_4_s/F</td>
</tr>
<tr>
<td>21.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>CPU/ID_EX/EX_RS_4_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>CPU/ID_EX/EX_RS_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.843, 44.751%; route: 9.450, 53.925%; tC2Q: 0.232, 1.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.864</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>19.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>20.278</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>CPU/WB/EX_WB_data_5_s0/I1</td>
</tr>
<tr>
<td>20.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_5_s0/F</td>
</tr>
<tr>
<td>21.807</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.375, 42.266%; route: 9.841, 56.404%; tC2Q: 0.232, 1.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.879</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][A]</td>
<td>BUS/Timer/mem_data_11_s/I0</td>
</tr>
<tr>
<td>19.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_11_s/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[2][B]</td>
<td>CPU/WB/EX_WB_data_11_s0/I1</td>
</tr>
<tr>
<td>20.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C49[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_11_s0/F</td>
</tr>
<tr>
<td>21.205</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td>CPU/Reg/ID_RS_11_s/I2</td>
</tr>
<tr>
<td>21.754</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_11_s/F</td>
</tr>
<tr>
<td>21.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td>CPU/ID_EX/EX_RS_11_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[1][A]</td>
<td>CPU/ID_EX/EX_RS_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.594, 43.655%; route: 9.569, 55.012%; tC2Q: 0.232, 1.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.621</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>BUS/Timer/mem_data_12_s/I0</td>
</tr>
<tr>
<td>19.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_12_s/F</td>
</tr>
<tr>
<td>19.841</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[2][A]</td>
<td>CPU/WB/EX_WB_data_12_s0/I1</td>
</tr>
<tr>
<td>20.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_12_s0/F</td>
</tr>
<tr>
<td>21.336</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>CPU/Reg/ID_RD_12_s/I2</td>
</tr>
<tr>
<td>21.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_12_s/F</td>
</tr>
<tr>
<td>21.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>CPU/ID_EX/EX_RD_12_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>CPU/ID_EX/EX_RD_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.784, 44.869%; route: 9.332, 53.794%; tC2Q: 0.232, 1.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.869</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>CPU/WB/EX_WB_data_1_s3/I3</td>
</tr>
<tr>
<td>19.240</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s3/F</td>
</tr>
<tr>
<td>19.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][A]</td>
<td>CPU/WB/EX_WB_data_1_s0/I0</td>
</tr>
<tr>
<td>20.171</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s0/F</td>
</tr>
<tr>
<td>21.134</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>CPU/Reg/ID_RS_1_s/I2</td>
</tr>
<tr>
<td>21.683</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_1_s/F</td>
</tr>
<tr>
<td>21.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>CPU/ID_EX/EX_RS_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>CPU/ID_EX/EX_RS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.740, 44.676%; route: 9.352, 53.985%; tC2Q: 0.232, 1.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.864</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>19.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>20.278</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>CPU/WB/EX_WB_data_5_s0/I1</td>
</tr>
<tr>
<td>20.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_5_s0/F</td>
</tr>
<tr>
<td>21.681</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.375, 42.573%; route: 9.715, 56.087%; tC2Q: 0.232, 1.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.879</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][A]</td>
<td>BUS/Timer/mem_data_11_s/I0</td>
</tr>
<tr>
<td>19.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_11_s/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[2][B]</td>
<td>CPU/WB/EX_WB_data_11_s0/I1</td>
</tr>
<tr>
<td>20.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C49[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_11_s0/F</td>
</tr>
<tr>
<td>21.216</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>CPU/Reg/ID_RD_11_s/I2</td>
</tr>
<tr>
<td>21.678</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_11_s/F</td>
</tr>
<tr>
<td>21.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>CPU/ID_EX/EX_RD_11_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>CPU/ID_EX/EX_RD_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.507, 43.343%; route: 9.580, 55.317%; tC2Q: 0.232, 1.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.864</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>BUS/Timer/mem_data_6_s/I3</td>
</tr>
<tr>
<td>19.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_6_s/F</td>
</tr>
<tr>
<td>20.338</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>CPU/WB/EX_WB_data_6_s0/I1</td>
</tr>
<tr>
<td>20.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C48[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_6_s0/F</td>
</tr>
<tr>
<td>21.291</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>CPU/Reg/ID_RS_6_s/I2</td>
</tr>
<tr>
<td>21.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_6_s/F</td>
</tr>
<tr>
<td>21.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>CPU/ID_EX/EX_RS_6_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>CPU/ID_EX/EX_RS_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.746, 44.766%; route: 9.325, 53.893%; tC2Q: 0.232, 1.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>19.027</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[1][B]</td>
<td>BUS/Timer/mem_data_9_s/I0</td>
</tr>
<tr>
<td>19.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_9_s/F</td>
</tr>
<tr>
<td>20.010</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>CPU/WB/EX_WB_data_9_s0/I1</td>
</tr>
<tr>
<td>20.381</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_9_s0/F</td>
</tr>
<tr>
<td>21.078</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[1][A]</td>
<td>CPU/Reg/ID_RS_9_s/I2</td>
</tr>
<tr>
<td>21.648</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_9_s/F</td>
</tr>
<tr>
<td>21.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][A]</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[1][A]</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.615, 44.043%; route: 9.442, 54.615%; tC2Q: 0.232, 1.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>19.027</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>BUS/Timer/mem_data_8_s/I0</td>
</tr>
<tr>
<td>19.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_8_s/F</td>
</tr>
<tr>
<td>19.921</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>CPU/WB/EX_WB_data_8_s0/I1</td>
</tr>
<tr>
<td>20.476</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_8_s0/F</td>
</tr>
<tr>
<td>21.173</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>CPU/Reg/ID_RS_8_s/I2</td>
</tr>
<tr>
<td>21.635</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_8_s/F</td>
</tr>
<tr>
<td>21.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.691, 44.517%; route: 9.353, 54.140%; tC2Q: 0.232, 1.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.879</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/WB/EX_WB_data_3_s2/I0</td>
</tr>
<tr>
<td>19.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>19.668</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[2][B]</td>
<td>CPU/WB/EX_WB_data_3_s0/I1</td>
</tr>
<tr>
<td>20.039</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C50[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s0/F</td>
</tr>
<tr>
<td>21.085</td>
<td>1.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td>CPU/Reg/ID_RS_3_s/I2</td>
</tr>
<tr>
<td>21.634</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_3_s/F</td>
</tr>
<tr>
<td>21.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td>CPU/ID_EX/EX_RS_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[2][B]</td>
<td>CPU/ID_EX/EX_RS_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.594, 43.959%; route: 9.449, 54.698%; tC2Q: 0.232, 1.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.864</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>BUS/Timer/mem_data_6_s/I3</td>
</tr>
<tr>
<td>19.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_6_s/F</td>
</tr>
<tr>
<td>20.338</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>CPU/WB/EX_WB_data_6_s0/I1</td>
</tr>
<tr>
<td>20.887</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C48[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_6_s0/F</td>
</tr>
<tr>
<td>21.067</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][A]</td>
<td>CPU/Reg/ID_RD_6_s/I2</td>
</tr>
<tr>
<td>21.616</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_6_s/F</td>
</tr>
<tr>
<td>21.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][A]</td>
<td>CPU/ID_EX/EX_RD_6_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C48[2][A]</td>
<td>CPU/ID_EX/EX_RD_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.956, 46.101%; route: 9.069, 52.555%; tC2Q: 0.232, 1.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.873</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[2][A]</td>
<td>BUS/Timer/mem_data_4_s/I3</td>
</tr>
<tr>
<td>19.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s/F</td>
</tr>
<tr>
<td>20.123</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>CPU/WB/EX_WB_data_4_s0/I1</td>
</tr>
<tr>
<td>20.640</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s0/F</td>
</tr>
<tr>
<td>21.062</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>CPU/Reg/ID_RD_4_s/I2</td>
</tr>
<tr>
<td>21.611</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_4_s/F</td>
</tr>
<tr>
<td>21.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>CPU/ID_EX/EX_RD_4_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>CPU/ID_EX/EX_RD_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.822, 45.337%; route: 9.198, 53.318%; tC2Q: 0.232, 1.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.869</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>CPU/WB/EX_WB_data_1_s3/I3</td>
</tr>
<tr>
<td>19.240</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s3/F</td>
</tr>
<tr>
<td>19.654</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][A]</td>
<td>CPU/WB/EX_WB_data_1_s0/I0</td>
</tr>
<tr>
<td>20.171</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s0/F</td>
</tr>
<tr>
<td>20.973</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>CPU/Reg/ID_RD_1_s/I2</td>
</tr>
<tr>
<td>21.543</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s/F</td>
</tr>
<tr>
<td>21.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>CPU/ID_EX/EX_RD_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>CPU/ID_EX/EX_RD_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.761, 45.162%; route: 9.191, 53.488%; tC2Q: 0.232, 1.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.879</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/WB/EX_WB_data_3_s2/I0</td>
</tr>
<tr>
<td>19.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>19.668</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[2][B]</td>
<td>CPU/WB/EX_WB_data_3_s0/I1</td>
</tr>
<tr>
<td>20.039</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C50[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s0/F</td>
</tr>
<tr>
<td>21.169</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>CPU/Reg/ID_RD_3_s/I2</td>
</tr>
<tr>
<td>21.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s/F</td>
</tr>
<tr>
<td>21.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>CPU/ID_EX/EX_RD_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>CPU/ID_EX/EX_RD_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.416, 43.162%; route: 9.533, 55.488%; tC2Q: 0.232, 1.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.873</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[3][A]</td>
<td>BUS/Timer/mem_data_7_s/I3</td>
</tr>
<tr>
<td>19.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_7_s/F</td>
</tr>
<tr>
<td>20.123</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[3][B]</td>
<td>CPU/WB/EX_WB_data_7_s0/I1</td>
</tr>
<tr>
<td>20.494</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C47[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_7_s0/F</td>
</tr>
<tr>
<td>21.159</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>CPU/Reg/ID_RS_7_s/I2</td>
</tr>
<tr>
<td>21.530</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_7_s/F</td>
</tr>
<tr>
<td>21.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>CPU/ID_EX/EX_RS_7_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>CPU/ID_EX/EX_RS_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.498, 43.665%; route: 9.441, 54.984%; tC2Q: 0.232, 1.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.879</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][A]</td>
<td>BUS/Timer/mem_data_10_s/I0</td>
</tr>
<tr>
<td>19.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_10_s/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s0/I1</td>
</tr>
<tr>
<td>20.281</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s0/F</td>
</tr>
<tr>
<td>21.149</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td>CPU/Reg/ID_RS_10_s/I2</td>
</tr>
<tr>
<td>21.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_10_s/F</td>
</tr>
<tr>
<td>21.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td>CPU/ID_EX/EX_RS_10_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[2][A]</td>
<td>CPU/ID_EX/EX_RS_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.416, 43.212%; route: 9.513, 55.436%; tC2Q: 0.232, 1.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.621</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>BUS/Timer/mem_data_12_s/I0</td>
</tr>
<tr>
<td>19.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_12_s/F</td>
</tr>
<tr>
<td>19.841</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[2][A]</td>
<td>CPU/WB/EX_WB_data_12_s0/I1</td>
</tr>
<tr>
<td>20.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_12_s0/F</td>
</tr>
<tr>
<td>21.093</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td>CPU/Reg/ID_RS_12_s/I2</td>
</tr>
<tr>
<td>21.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_12_s/F</td>
</tr>
<tr>
<td>21.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td>CPU/ID_EX/EX_RS_12_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[2][B]</td>
<td>CPU/ID_EX/EX_RS_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.784, 45.505%; route: 9.089, 53.138%; tC2Q: 0.232, 1.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.627</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[2][B]</td>
<td>BUS/Timer/mem_data_13_s/I0</td>
</tr>
<tr>
<td>19.182</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C49[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_13_s/F</td>
</tr>
<tr>
<td>19.842</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td>CPU/WB/EX_WB_data_13_s0/I1</td>
</tr>
<tr>
<td>20.213</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s0/F</td>
</tr>
<tr>
<td>21.076</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>CPU/Reg/ID_RS_13_s/I2</td>
</tr>
<tr>
<td>21.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_13_s/F</td>
</tr>
<tr>
<td>21.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>CPU/ID_EX/EX_RS_13_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>CPU/ID_EX/EX_RS_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.600, 44.473%; route: 9.256, 54.169%; tC2Q: 0.232, 1.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.906</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>BUS/Timer/mem_data_3_s3/I0</td>
</tr>
<tr>
<td>19.359</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s3/F</td>
</tr>
<tr>
<td>19.765</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][A]</td>
<td>BUS/Timer/mem_data_3_s/I1</td>
</tr>
<tr>
<td>20.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>21.383</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C50[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[1][B]</td>
<td>BUS/UART/input_buf/buff_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C50[1][B]</td>
<td>BUS/UART/input_buf/buff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.311, 42.943%; route: 9.481, 55.694%; tC2Q: 0.232, 1.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.906</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>BUS/Timer/mem_data_3_s3/I0</td>
</tr>
<tr>
<td>19.359</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s3/F</td>
</tr>
<tr>
<td>19.781</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[0][A]</td>
<td>BUS/Timer/mem_data_0_s/I1</td>
</tr>
<tr>
<td>20.336</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>21.371</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49[0][B]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C49[0][B]</td>
<td>BUS/UART/input_buf/buff_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C49[0][B]</td>
<td>BUS/UART/input_buf/buff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.311, 42.973%; route: 9.470, 55.663%; tC2Q: 0.232, 1.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.609</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C47[1][A]</td>
<td>BUS/Timer/mem_data_14_s/I0</td>
</tr>
<tr>
<td>19.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C47[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_14_s/F</td>
</tr>
<tr>
<td>19.528</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[3][A]</td>
<td>CPU/WB/EX_WB_data_14_s0/I1</td>
</tr>
<tr>
<td>20.083</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C49[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_14_s0/F</td>
</tr>
<tr>
<td>20.780</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td>CPU/Reg/ID_RS_14_s/I2</td>
</tr>
<tr>
<td>21.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_14_s/F</td>
</tr>
<tr>
<td>21.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td>CPU/ID_EX/EX_RS_14_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[1][B]</td>
<td>CPU/ID_EX/EX_RS_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.945, 46.757%; route: 8.814, 51.877%; tC2Q: 0.232, 1.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.562</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>9.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>10.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>CPU/EX/ALU/Bin_6_s1/I3</td>
</tr>
<tr>
<td>11.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>11.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/I1</td>
</tr>
<tr>
<td>12.044</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>12.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>12.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>12.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/COUT</td>
</tr>
<tr>
<td>12.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/CIN</td>
</tr>
<tr>
<td>12.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>12.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/WB/EX_WB_data_10_s12/I0</td>
</tr>
<tr>
<td>14.614</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s12/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s8/I3</td>
</tr>
<tr>
<td>15.157</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>CPU/WB/EX_WB_data_10_s4/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s4/F</td>
</tr>
<tr>
<td>15.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s4/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>17.723</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>18.176</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>18.621</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>BUS/Timer/mem_data_12_s/I0</td>
</tr>
<tr>
<td>19.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_12_s/F</td>
</tr>
<tr>
<td>19.841</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[2][A]</td>
<td>CPU/WB/EX_WB_data_12_s0/I1</td>
</tr>
<tr>
<td>20.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_12_s0/F</td>
</tr>
<tr>
<td>21.336</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_3_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.413, 43.664%; route: 9.332, 54.970%; tC2Q: 0.232, 1.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.249</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 41.881%; tC2Q: 0.201, 58.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R31C49[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>BUS/UART/u_uart_recv/n83_s8/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n83_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C48[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>BUS/UART/u_uart_recv/n79_s1/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n79_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>CPU/IF/pc_0_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1029</td>
<td>R26C51[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>CPU/IF/n42_s0/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n42_s0/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>CPU/IF/pc_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C49[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>BUS/UART/u_uart_recv/n77_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n77_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>BUS/UART/u_uart_send/n137_s1/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n137_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>BUS/UART/u_uart_send/n103_s1/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n103_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R34C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_send/n100_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n100_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R26C47[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/n38_s0/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n38_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R30C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td>BUS/UART/u_uart_recv/n114_s1/I1</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n114_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C52[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R33C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>BUS/UART/u_uart_send/n104_s10/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n104_s10/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_send/n98_s1/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n98_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>CPU/IF/pc_1_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1028</td>
<td>R25C47[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_1_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>CPU/IF/n41_s0/I2</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n41_s0/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>CPU/IF/pc_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][A]</td>
<td>CPU/IF/pc_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1027</td>
<td>R26C47[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_2_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][A]</td>
<td>CPU/IF/n40_s0/I2</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n40_s0/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][A]</td>
<td>CPU/IF/pc_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C47[0][A]</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.362</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.970%; tC2Q: 0.202, 44.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.363</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 56.063%; tC2Q: 0.202, 43.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>CPU/Reg/last_rd_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_1_s0/Q</td>
</tr>
<tr>
<td>3.365</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.232%; tC2Q: 0.202, 43.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>CPU/Reg/last_rd_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_1_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.102%; tC2Q: 0.202, 42.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.107%; tC2Q: 0.202, 42.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.375</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.213%; tC2Q: 0.202, 42.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.375</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.213%; tC2Q: 0.202, 42.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.379%; tC2Q: 0.202, 42.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.386</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.181%; tC2Q: 0.202, 41.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.386</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.181%; tC2Q: 0.202, 41.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C48[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>BUS/UART/u_uart_recv/n76_s1/I2</td>
</tr>
<tr>
<td>3.398</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n76_s1/F</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF_ID/ID_inst_data_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF_ID/ID_inst_data_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF_ID/ID_inst_data_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/Reg/rf[0]_ER_CL_s29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/Reg/rf[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/Reg/rf[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1029</td>
<td>inst_addr[0]</td>
<td>24.438</td>
<td>2.255</td>
</tr>
<tr>
<td>1028</td>
<td>inst_addr[1]</td>
<td>24.524</td>
<td>2.665</td>
</tr>
<tr>
<td>1027</td>
<td>inst_addr[2]</td>
<td>24.189</td>
<td>2.337</td>
</tr>
<tr>
<td>1026</td>
<td>inst_addr[3]</td>
<td>23.393</td>
<td>3.458</td>
</tr>
<tr>
<td>516</td>
<td>inst_addr[4]</td>
<td>27.293</td>
<td>1.538</td>
</tr>
<tr>
<td>259</td>
<td>inst_addr[5]</td>
<td>27.129</td>
<td>2.586</td>
</tr>
<tr>
<td>181</td>
<td>clk_d</td>
<td>19.110</td>
<td>2.274</td>
</tr>
<tr>
<td>130</td>
<td>inst_addr[6]</td>
<td>28.526</td>
<td>2.495</td>
</tr>
<tr>
<td>67</td>
<td>inst_addr[7]</td>
<td>28.679</td>
<td>3.102</td>
</tr>
<tr>
<td>64</td>
<td>EX_ALUop_Z[0]</td>
<td>21.370</td>
<td>1.243</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C46</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C47</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C49</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C48</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C49</td>
<td>81.94%</td>
</tr>
<tr>
<td>R26C47</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C47</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C47</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C48</td>
<td>77.78%</td>
</tr>
<tr>
<td>R31C51</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
