
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.54

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.62 source latency state_r[0]$_DFFE_PN0P_/CLK ^
  -0.65 target latency awaddr[7]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[20]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net280 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.21    0.82    0.58    1.81 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.82    0.00    1.81 ^ read_data[20]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15    0.49 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.08    0.00    0.49 ^ clkbuf_4_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.21    0.10    0.15    0.65 ^ clkbuf_4_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7__leaf_clk (net)
                  0.10    0.00    0.65 ^ read_data[20]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.65   clock reconvergence pessimism
                          0.36    1.01   library removal time
                                  1.01   data required time
-----------------------------------------------------------------------------
                                  1.01   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: rdata[1] (input port clocked by core_clock)
Endpoint: read_data[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rdata[1] (in)
                                         rdata[1] (net)
                  0.00    0.00    0.20 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.10    0.56    0.76 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net16 (net)
                  0.10    0.00    0.76 ^ _319_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    0.92 ^ _319_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _078_ (net)
                  0.06    0.00    0.92 ^ read_data[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15    0.49 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.08    0.00    0.49 ^ clkbuf_4_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.21    0.10    0.15    0.65 ^ clkbuf_4_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7__leaf_clk (net)
                  0.10    0.00    0.65 ^ read_data[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.65   clock reconvergence pessimism
                         -0.02    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net280 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.21    0.82    0.58    1.81 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.82    0.00    1.81 ^ state_r[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.81   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00   10.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17   10.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00   10.35 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15   10.49 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.08    0.00   10.49 ^ clkbuf_4_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.06    0.13   10.62 ^ clkbuf_4_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4__leaf_clk (net)
                  0.06    0.00   10.62 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.62   clock reconvergence pessimism
                         -0.20   10.42   library recovery time
                                 10.42   data required time
-----------------------------------------------------------------------------
                                 10.42   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.62   slack (MET)


Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: araddr[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15    0.49 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.08    0.00    0.49 ^ clkbuf_4_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.06    0.13    0.62 ^ clkbuf_4_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4__leaf_clk (net)
                  0.06    0.00    0.62 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.12    0.18    0.52    1.14 v state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state_r[1] (net)
                  0.18    0.00    1.14 v _207_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.27    1.41 v _207_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _142_ (net)
                  0.14    0.00    1.41 v _208_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.34    0.23    1.64 ^ _208_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _143_ (net)
                  0.34    0.00    1.64 ^ _209_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.62    1.13    0.79    2.43 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _144_ (net)
                  1.13    0.00    2.43 ^ _232_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.33    0.28    2.71 ^ _232_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _147_ (net)
                  0.33    0.00    2.71 ^ _238_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    2.96 v _238_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _025_ (net)
                  0.08    0.00    2.96 v araddr[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.96   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00   10.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.11    0.17   10.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00   10.35 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.14   10.49 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.08    0.00   10.49 ^ clkbuf_4_11__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.09    0.06    0.13   10.62 ^ clkbuf_4_11__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_11__leaf_clk (net)
                  0.06    0.00   10.62 ^ araddr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.62   clock reconvergence pessimism
                         -0.12   10.50   library setup time
                                 10.50   data required time
-----------------------------------------------------------------------------
                                 10.50   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net280 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.21    0.82    0.58    1.81 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.82    0.00    1.81 ^ state_r[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.81   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00   10.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17   10.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00   10.35 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15   10.49 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.08    0.00   10.49 ^ clkbuf_4_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.06    0.13   10.62 ^ clkbuf_4_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4__leaf_clk (net)
                  0.06    0.00   10.62 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.62   clock reconvergence pessimism
                         -0.20   10.42   library recovery time
                                 10.42   data required time
-----------------------------------------------------------------------------
                                 10.42   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.62   slack (MET)


Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: araddr[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15    0.49 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.08    0.00    0.49 ^ clkbuf_4_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.06    0.13    0.62 ^ clkbuf_4_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4__leaf_clk (net)
                  0.06    0.00    0.62 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.12    0.18    0.52    1.14 v state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state_r[1] (net)
                  0.18    0.00    1.14 v _207_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.27    1.41 v _207_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _142_ (net)
                  0.14    0.00    1.41 v _208_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.34    0.23    1.64 ^ _208_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _143_ (net)
                  0.34    0.00    1.64 ^ _209_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.62    1.13    0.79    2.43 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _144_ (net)
                  1.13    0.00    2.43 ^ _232_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.33    0.28    2.71 ^ _232_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _147_ (net)
                  0.33    0.00    2.71 ^ _238_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    2.96 v _238_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _025_ (net)
                  0.08    0.00    2.96 v araddr[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.96   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00   10.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.11    0.17   10.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00   10.35 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.14   10.49 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.08    0.00   10.49 ^ clkbuf_4_11__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.09    0.06    0.13   10.62 ^ clkbuf_4_11__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_11__leaf_clk (net)
                  0.06    0.00   10.62 ^ araddr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.62   clock reconvergence pessimism
                         -0.12   10.50   library setup time
                                 10.50   data required time
-----------------------------------------------------------------------------
                                 10.50   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.6691129207611084

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5961

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2842291295528412

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9737

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: araddr[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.49 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.62 ^ clkbuf_4_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.62 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.52    1.14 v state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.27    1.41 v _207_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.23    1.64 ^ _208_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.79    2.43 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.28    2.71 ^ _232_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.24    2.96 v _238_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.96 v araddr[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.96   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17   10.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14   10.49 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.62 ^ clkbuf_4_11__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.62 ^ araddr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.62   clock reconvergence pessimism
  -0.12   10.50   library setup time
          10.50   data required time
---------------------------------------------------------
          10.50   data required time
          -2.96   data arrival time
---------------------------------------------------------
           7.54   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: write_done_r$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: write_done_r$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.49 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.62 ^ clkbuf_4_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.62 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    1.03 v write_done_r$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    1.10 ^ _402_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    1.15 v _404_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    1.15 v write_done_r$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.15   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.49 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.62 ^ clkbuf_4_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.62 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.62   clock reconvergence pessimism
   0.05    0.67   library hold time
           0.67   data required time
---------------------------------------------------------
           0.67   data required time
          -1.15   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6211

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.6479

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.9569

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.5387

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
254.952822

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.20e-02   4.42e-03   8.56e-08   3.64e-02  31.0%
Combinational          3.71e-02   1.03e-02   1.19e-07   4.74e-02  40.3%
Clock                  2.10e-02   1.27e-02   3.22e-07   3.37e-02  28.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.01e-02   2.74e-02   5.27e-07   1.17e-01 100.0%
                          76.7%      23.3%       0.0%
