Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan 13 16:36:30 2025
| Host         : IONQ-D603 running 64-bit major release  (build 9200)
| Command      : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
| Design       : zusys_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[0] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[10] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[11] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[12] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[13] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[14] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[15] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[1] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[2] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[3] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[4] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[5] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[6] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[7] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[8] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_tri_o[9] relative to clock(s) clk_pl_1
Related violations: <none>


