[2025-09-18 01:22:43] START suite=qualcomm_srv trace=srv483_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv483_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2831976 heartbeat IPC: 3.531 cumulative IPC: 3.531 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5315441 cumulative IPC: 3.763 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5315441 cumulative IPC: 3.763 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5315442 heartbeat IPC: 4.027 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 15513148 heartbeat IPC: 0.9806 cumulative IPC: 0.9806 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 25226545 heartbeat IPC: 1.03 cumulative IPC: 1.004 (Simulation time: 00 hr 03 min 53 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 35055347 heartbeat IPC: 1.017 cumulative IPC: 1.009 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 45326203 heartbeat IPC: 0.9736 cumulative IPC: 0.9997 (Simulation time: 00 hr 06 min 30 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 55044857 heartbeat IPC: 1.029 cumulative IPC: 1.005 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 65622040 heartbeat IPC: 0.9454 cumulative IPC: 0.9949 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 76418583 heartbeat IPC: 0.9262 cumulative IPC: 0.9845 (Simulation time: 00 hr 10 min 33 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 86705499 heartbeat IPC: 0.9721 cumulative IPC: 0.9829 (Simulation time: 00 hr 11 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv483_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 96561180 heartbeat IPC: 1.015 cumulative IPC: 0.9863 (Simulation time: 00 hr 13 min 07 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 101270057 cumulative IPC: 0.9875 (Simulation time: 00 hr 14 min 20 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 101270057 cumulative IPC: 0.9875 (Simulation time: 00 hr 14 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv483_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9875 instructions: 100000000 cycles: 101270057
CPU 0 Branch Prediction Accuracy: 93.78% MPKI: 11.13 Average ROB Occupancy at Mispredict: 36.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1767
BRANCH_INDIRECT: 0.1681
BRANCH_CONDITIONAL: 10.04
BRANCH_DIRECT_CALL: 0.3437
BRANCH_INDIRECT_CALL: 0.08755
BRANCH_RETURN: 0.3132


====Backend Stall Breakdown====
ROB_STALL: 1675919
LQ_STALL: 0
SQ_STALL: 457736


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 211.57541
REPLAY_LOAD: 75.81225
NON_REPLAY_LOAD: 11.837609

== Total ==
ADDR_TRANS: 455945
REPLAY_LOAD: 228953
NON_REPLAY_LOAD: 991021

== Counts ==
ADDR_TRANS: 2155
REPLAY_LOAD: 3020
NON_REPLAY_LOAD: 83718

cpu0->cpu0_STLB TOTAL        ACCESS:    1525408 HIT:    1360822 MISS:     164586 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1525408 HIT:    1360822 MISS:     164586 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 134.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4822685 HIT:    2865502 MISS:    1957183 MSHR_MERGE:       9254
cpu0->cpu0_L2C LOAD         ACCESS:    3677063 HIT:    2159686 MISS:    1517377 MSHR_MERGE:        126
cpu0->cpu0_L2C RFO          ACCESS:     174277 HIT:      83344 MISS:      90933 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      98071 HIT:      43729 MISS:      54342 MSHR_MERGE:       9128
cpu0->cpu0_L2C WRITE        ACCESS:     532246 HIT:     530541 MISS:       1705 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     341028 HIT:      48202 MISS:     292826 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      49731 ISSUED:      49731 USEFUL:      12666 USELESS:       9571
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14469113 HIT:   10887898 MISS:    3581215 MSHR_MERGE:     992430
cpu0->cpu0_L1I LOAD         ACCESS:   14469113 HIT:   10887898 MISS:    3581215 MSHR_MERGE:     992430
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.51 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25043358 HIT:   22779916 MISS:    2263442 MSHR_MERGE:     611484
cpu0->cpu0_L1D LOAD         ACCESS:   14458218 HIT:   13019090 MISS:    1439128 MSHR_MERGE:     350849
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     194520 HIT:     137422 MISS:      57098 MSHR_MERGE:       8751
cpu0->cpu0_L1D WRITE        ACCESS:   10012760 HIT:    9589682 MISS:     423078 MSHR_MERGE:     248774
cpu0->cpu0_L1D TRANSLATION  ACCESS:     377860 HIT:      33722 MISS:     344138 MSHR_MERGE:       3110
cpu0->cpu0_L1D PREFETCH REQUESTED:     215860 ISSUED:     194520 USEFUL:      23875 USELESS:      23875
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11844239 HIT:   11056925 MISS:     787314 MSHR_MERGE:     413153
cpu0->cpu0_ITLB LOAD         ACCESS:   11844239 HIT:   11056925 MISS:     787314 MSHR_MERGE:     413153
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 20.63 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23347791 HIT:   21804772 MISS:    1543019 MSHR_MERGE:     391772
cpu0->cpu0_DTLB LOAD         ACCESS:   23347791 HIT:   21804772 MISS:    1543019 MSHR_MERGE:     391772
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.72 cycles
cpu0->LLC TOTAL        ACCESS:    2233141 HIT:    2015480 MISS:     217661 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1517251 HIT:    1389179 MISS:     128072 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90933 HIT:      68499 MISS:      22434 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      45214 HIT:      22194 MISS:      23020 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     286917 HIT:     286610 MISS:        307 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     292826 HIT:     248998 MISS:      43828 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.05 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5173
  ROW_BUFFER_MISS:     212181
  AVG DBUS CONGESTED CYCLE: 7.234
Channel 0 WQ ROW_BUFFER_HIT:      16983
  ROW_BUFFER_MISS:      91462
  FULL:          0
Channel 0 REFRESHES ISSUED:       8440

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       811027       264216       135856         6615
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          644         7731        40189         8027
  STLB miss resolved @ L2C                0         1401        13519        39525         4249
  STLB miss resolved @ LLC                0          766        28218       129418        15202
  STLB miss resolved @ MEM                0          199         4683        21520        23716

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              98496        18587       343593       125260         2334
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          108         1992        14613          910
  STLB miss resolved @ L2C                0           97         4237        12519          310
  STLB miss resolved @ LLC                0          242        13820        86225         1592
  STLB miss resolved @ MEM                0           46         2286         9930         3290
[2025-09-18 01:37:03] END   suite=qualcomm_srv trace=srv483_ap (rc=0)
