

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Jul 16 23:47:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rgb2gray_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86  |top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   42|    3646|   5592|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     40|    -|
|Register         |        -|    -|     126|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   42|    3772|   5719|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   19|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                                            |CTRL_s_axi                                    |        0|   0|   112|   168|    0|
    |mul_32ns_28ns_60_2_1_U24                                |mul_32ns_28ns_60_2_1                          |        0|   3|   165|    50|    0|
    |grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86  |top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2  |        0|  39|  3369|  5374|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                              |        0|  42|  3646|  5592|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_113_p2                                                 |         +|   0|  0|  39|          32|           4|
    |grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86_dst_TREADY  |       and|   0|  0|   2|           1|           1|
    |empty_fu_107_p2                                                    |      icmp|   0|  0|  18|          32|           1|
    |select_ln16_fu_129_p3                                              |    select|   0|  0|  28|           1|          28|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                              |          |   0|  0|  87|          66|          34|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |src_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  40|          8|    2|          8|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   5|   0|    5|          0|
    |grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln4_reg_170                                                      |  60|   0|   60|          0|
    |rows_read_reg_150                                                    |  32|   0|   32|          0|
    |select_ln16_reg_155                                                  |  28|   0|   28|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 126|   0|  126|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|           top|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|           top|  return value|
|src_TDATA           |   in|   32|        axis|  src_V_data_V|       pointer|
|src_TVALID          |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TREADY          |  out|    1|        axis|  src_V_last_V|       pointer|
|src_TLAST           |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TKEEP           |   in|    4|        axis|  src_V_keep_V|       pointer|
|src_TSTRB           |   in|    4|        axis|  src_V_strb_V|       pointer|
|dst_TDATA           |  out|    8|        axis|  dst_V_data_V|       pointer|
|dst_TVALID          |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TREADY          |   in|    1|        axis|  dst_V_last_V|       pointer|
|dst_TLAST           |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TKEEP           |  out|    1|        axis|  dst_V_keep_V|       pointer|
|dst_TSTRB           |  out|    1|        axis|  dst_V_strb_V|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

