vendor_name = ModelSim
source_file = 1, C:/logica/Lab6/HostSystem/simulation/HostSystem.sip
source_file = 1, C:/logica/Lab6/software/Lab6/mem_init/meminit.qip
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/HostSystem.qip
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/HostSystem.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_bram_0_avalon_slave_0_translator.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_bram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_bram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_width_adapter.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_width_adapter_001.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_id_router.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_addr_router.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/BRAM.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/qbram.vhd
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_cpu.v
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_cpu_rf_ram_a.mif
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_cpu_rf_ram_b.mif
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_memory.hex
source_file = 1, C:/logica/Lab6/HostSystem/synthesis/submodules/HostSystem_memory.v
source_file = 1, C:/logica/Lab6/db/Lab6.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/logica/Lab6/db/altsyncram_vcc1.tdf
source_file = 1, C:/logica/Lab6/software/Lab6/mem_init/HostSystem_memory.hex
source_file = 1, C:/logica/Lab6/db/altsyncram_icg1.tdf
source_file = 1, hostsystem_cpu_rf_ram_a.mif
source_file = 1, C:/logica/Lab6/db/altsyncram_jcg1.tdf
source_file = 1, hostsystem_cpu_rf_ram_b.mif
source_file = 1, C:/logica/Lab6/db/altsyncram_jcf1.tdf
design_name = HostSystem
instance = comp, \reset_reset_n~I\, reset_reset_n, HostSystem, 1
instance = comp, \clk_clk~I\, clk_clk, HostSystem, 1
