- Reset 
ZZZZZZZZ
ZZZZZZZZ
Z
0
1
ZZZZZZZZ
- Do nothing
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 1'st block LEFT cache
00000000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 2'nd block LEFT cache
00100101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 3'rd block LEFT cache
01001010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 4'th block LEFT cache
01101111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 5'th block LEFT cache
10010000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 6'th block LEFT cache
10110101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 7'th block LEFT cache
11011010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 8'th block LEFT cache
11111111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 1'st block RIGHT cache
00100000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000001
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000001
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000010
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000010
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000011
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000011
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000100
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00000100
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 2'nd block RIGHT cache
01000101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010001
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010001
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010010
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010010
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010011
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010011
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010100
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00010100
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 3'rd block RIGHT cache
01101010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100001
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100001
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100010
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100010
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100011
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100011
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100100
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00100100
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 4'th block RIGHT cache
10001111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110001
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110001
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110010
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110010
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110011
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110011
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110100
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
00110100
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 5'th block RIGHT cache
10110000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000001
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000001
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000010
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000010
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000011
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000011
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000100
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01000100
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 6'th block RIGHT cache
11010101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010001
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010001
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010010
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010010
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010011
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010011
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010100
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01010100
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 7'th block RIGHT cache
11111010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100001
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100001
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100010
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100010
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100011
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100011
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100100
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01100100
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 8'th block RIGHT cache
00011111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110001
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110001
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110010
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110010
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110011
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110011
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110100
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
01110100
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 0, byte 0 LEFT cache
00000000
00001100
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 0, byte 0 RIGHT cache
00100000
00001100
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 1, byte 1 RIGHT cache
01000101
00011100
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 1, byte 1 LEFT cache
00100101
00011100
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 2, byte 2 LEFT cache
01001010
00101100
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 2, byte 2 RIGHT cache
01101010
00101100
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 3, byte 3 RIGHT cache
10001111
00111100
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 3, byte 3 LEFT cache
01101111
00111100
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 4, byte 0 LEFT cache
10010000
01001111
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 4, byte 0 RIGHT cache
10110000
01001111
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 5, byte 1 RIGHT cache
11010101
01011111
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 5, byte 1 LEFT cache
10110101
01011111
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 6, byte 2 LEFT cache
11011010
01101111
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 6, byte 2 RIGHT cache
11111010
01101111
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 7, byte 3 RIGHT cache
00011111
01111111
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write hit, block 7, byte 3 LEFT cache
11111111
01111111
0
1
0
ZZZZZZZZ
- Figure out it's hit
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Let it write
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 0 byte 0 LEFT cache, previously written value
00000000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 0 byte 0 RIGHT cache, previously written value
00100000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 1 byte 1 RIGHT cache, previously written value
01000101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 1 byte 1 LEFT cache, previously written value
00100101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 2 byte 2 LEFT cache, previously written value
01001010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 2 byte 2 RIGHT cache, previously written value
01101010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 3 byte 3 RIGHT cache, previously written value
10001111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 3 byte 3 LEFT cache, previously written value
01101111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 4 byte 0 LEFT cache, previously written value
10010000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 4 byte 0 RIGHT cache, previously written value
10110000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 5 byte 1 RIGHT cache, previously written value
11010101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 5 byte 1 LEFT cache, previously written value
10110101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 6 byte 2 LEFT cache, previously written value
11011010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 6 byte 2 RIGHT cache, previously written value
11111010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 7 byte 3 RIGHT cache, previously written value
00011111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read hit, block 7 byte 3 LEFT cache, previously written value
11111111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Busy goes low, data available
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write miss, block 0, byte 0
11100000
00000000
0
1
0
ZZZZZZZZ
- Figure out it's miss
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- do nothing
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write miss, block 1, byte 1
00000101
00000000
0
1
0
ZZZZZZZZ
- Figure out it's miss
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- do nothing
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write miss, block 2, byte 2
00001010
00000000
0
1
0
ZZZZZZZZ
- Figure out it's miss
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- do nothing
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write miss, block 3, byte 3
00001111
00000000
0
1
0
ZZZZZZZZ
- Figure out it's miss
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- do nothing
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write miss, block 4, byte 0
00010000
00000000
0
1
0
ZZZZZZZZ
- Figure out it's miss
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- do nothing
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write miss, block 5, byte 1
00010101
00000000
0
1
0
ZZZZZZZZ
- Figure out it's miss
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- do nothing
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write miss, block 6, byte 2
00011010
00000000
0
1
0
ZZZZZZZZ
- Figure out it's miss
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- do nothing
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Write miss, block 7, byte 3
00011111
00000000
0
1
0
ZZZZZZZZ
- Figure out it's miss
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- do nothing
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Busy low, write done, give command, next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 1'st block LEFT cache
11100000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10000000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10000000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10000001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10000001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10000010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10000010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10000011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10000011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 2'nd block RIGHT cache
11100101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10010000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10010000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10010001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10010001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10010010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10010010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10010011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10010011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 3'rd block LEFT cache
11101010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10100000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10100000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10100001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10100001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10100010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10100010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10100011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10100011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 4'th block RIGHT cache
11101111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10110000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10110000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10110001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10110001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10110010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10110010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10110011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
10110011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 5'th block LEFT cache
11110000
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11000000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11000000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11000001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11000001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11000010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11000010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11000011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11000011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 6'th block RIGHT cache
11110101
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11010000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11010000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11010001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11010001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11010010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11010010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11010011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11010011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 7'th block LEFT cache
00011010
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11100000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11100000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11100001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11100001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11100010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11100010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11100011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11100011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read miss 8'th block RIGHT cache
00111111
ZZZZZZZZ
1
1
0
ZZZZZZZZ
- Figure out it's a miss, mem enable high, wait cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 3
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 4
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 5
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 6
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 7
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Wait cycle 8
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- 00 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11110000
- 00 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11110000
- 01 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11110001
- 01 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11110001
- 10 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11110010
- 10 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11110010
- 11 byte in, cycle 1
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11110011
- 11 byte in, cycle 2
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
11110011
- Write done let the cache read
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Cache read, correct data should be out for 1 clock cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
- Read data, give next command on next cycle
ZZZZZZZZ
ZZZZZZZZ
Z
0
0
ZZZZZZZZ
