<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v43-2012-12-04.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.3 2012-12-04" file="US20140002209A1-20140102.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20131218" date-publ="20140102"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20140002209</doc-number><kind>A1</kind><date>20140102</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>14016422</doc-number><date>20130903</date></document-id></application-reference><us-application-series-code>14</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>JP</country><doc-number>2011-065149</doc-number><date>20110324</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>P</subclass><main-group>1</main-group><subgroup>10</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>P</subclass><main-group>1</main-group><subgroup>10</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc></classifications-cpc><classification-national><country>US</country><main-classification>333101</main-classification></classification-national><invention-title id="d0e61">HIGH-FREQUENCY MODULE</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/JP2012/057122</doc-number><date>20120321</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>14016422</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Murata Manufacturing Co., Ltd.</orgname><address><city>Nagaokakyo-shi</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>ONO</last-name><first-name>Atsushi</first-name><address><city>Nagaokakyo-shi</city><country>JP</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Murata Manufacturing Co., Ltd.</orgname><role>03</role><address><city>Nagaokakyo-shi</city><country>JP</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A multilayer substrate includes therein wiring conductors, ground conductors, interlayer connection conductors, and a matching inductor. A control signal input terminal is provided on a second main surface of the multilayer substrate. Electrodes on which a high-frequency switch is mounted are electrically connected to the wiring conductors through the interlayer connection conductors. The control signal wiring conductor is located on a dielectric layer close to the second main surface of the multilayer substrate, and the high-frequency signal wiring conductor is located on a dielectric layer close to a first main surface of the multilayer substrate. The ground conductor, which is superposed with the control signal wiring conductor in plan view is separated from the matching device conduction ground conductor by a separation portion. With this structure, influence of harmonic noise due to input of high-frequency switch control signals is reduced and degradation of the communication characteristics is reduced.</p></abstract></us-patent-application>