$date
	Fri Jun  8 22:01:53 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! ten_branch $end
$var wire 1 " state_machine_reset $end
$var wire 1 # reset_reg_file $end
$var wire 1 $ reg_file_wrEN $end
$var wire 1 % read_rddisEN $end
$var wire 1 & read_2EN $end
$var wire 1 ' read_1EN $end
$var wire 1 ( output_reset $end
$var wire 1 ) mem_add_reset $end
$var wire 1 * lineb_ex $end
$var wire 1 + extender_reset $end
$var wire 1 , alu_linea $end
$var wire 2 - alu_control [1:0] $end
$var wire 5 . alternate_read [4:0] $end
$var wire 5 / alt_write [4:0] $end
$var wire 1 0 RAM_wrEN $end
$var wire 1 1 PC_reset $end
$var wire 1 2 PC_or_read_mem $end
$var wire 1 3 PC_in_op $end
$var wire 1 4 PC_EN $end
$var wire 1 5 LT_state $end
$var wire 1 6 EN_output $end
$var wire 1 7 EN_mem_add $end
$var wire 1 8 Altwrsel $end
$var wire 1 9 Altsel $end
$var reg 1 : LT_flag $end
$var reg 1 ; branch_flag $end
$var reg 1 < clock $end
$var reg 1 = control_reset $end
$var reg 4 > opcode [3:0] $end
$var reg 1 ? start $end
$var reg 2 @ state [1:0] $end
$scope module u1 $end
$var wire 1 : LT_flag $end
$var wire 1 ; branch_flag $end
$var wire 1 < clock $end
$var wire 4 A opcode [3:0] $end
$var wire 1 ? start $end
$var wire 2 B state [1:0] $end
$var reg 1 9 Altsel $end
$var reg 1 8 Altwrsel $end
$var reg 1 7 EN_mem_add $end
$var reg 1 6 EN_output $end
$var reg 1 5 LT_state $end
$var reg 1 4 PC_EN $end
$var reg 1 3 PC_in_op $end
$var reg 1 2 PC_or_read_mem $end
$var reg 1 1 PC_reset $end
$var reg 1 0 RAM_wrEN $end
$var reg 5 C alt_write [4:0] $end
$var reg 5 D alternate_read [4:0] $end
$var reg 2 E alu_control [1:0] $end
$var reg 1 , alu_linea $end
$var reg 1 + extender_reset $end
$var reg 1 F less_than_flag $end
$var reg 1 * lineb_ex $end
$var reg 1 ) mem_add_reset $end
$var reg 4 G opcode_store [3:0] $end
$var reg 1 ( output_reset $end
$var reg 1 ' read_1EN $end
$var reg 1 & read_2EN $end
$var reg 1 % read_rddisEN $end
$var reg 1 $ reg_file_wrEN $end
$var reg 1 # reset_reg_file $end
$var reg 1 " state_machine_reset $end
$var reg 1 ! ten_branch $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx G
0F
b0 E
b0 D
b0 C
b0 B
bx A
b0 @
x?
bx >
1=
1<
x;
x:
09
08
07
06
05
04
03
02
01
00
b0 /
b0 .
b0 -
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#50
0<
#100
b1111 G
04
0!
1<
b1111 >
b1111 A
#150
0<
#200
13
b1 G
14
0!
1<
b1 >
b1 A
#250
0<
#300
1(
1)
11
04
x!
1<
b1 @
b1 B
#350
0<
#400
1<
b10 @
b10 B
#450
0<
#500
1<
b11 @
b11 B
#550
0<
#600
14
13
0!
0(
0)
1<
b0 @
b0 B
#650
0<
#700
1(
1)
04
x!
1<
b1 @
b1 B
#750
0<
#800
1<
b10 @
b10 B
#850
0<
#900
1<
b11 @
b11 B
#950
0<
#1000
b10 G
14
03
0!
0(
0)
1<
b0 @
b0 B
b10 >
b10 A
#1050
0<
#1100
1*
12
1'
b10 .
b10 D
19
1(
1)
04
x!
1<
b1 @
b1 B
#1150
0<
#1200
1%
18
b1 /
b1 C
1<
b10 @
b10 B
#1250
0<
#1300
1$
1<
b11 @
b11 B
#1350
0<
#1400
b11 G
14
b0 .
b0 D
b0 /
b0 C
08
09
0*
02
0!
0(
0%
0)
0$
0'
1<
b0 @
b0 B
b11 >
b11 A
#1450
0<
#1500
1*
1'
b10 .
b10 D
19
1(
1)
04
x!
1<
b1 @
b1 B
#1550
0<
#1600
17
1<
b10 @
b10 B
#1650
0<
#1700
10
1,
b11 .
b11 D
07
1<
b11 @
b11 B
#1750
0<
#1800
b100 G
14
b0 .
b0 D
09
0,
0*
0!
0(
00
0)
0'
1<
b0 @
b0 B
b100 >
b100 A
#1850
0<
#1900
19
1&
1(
1)
04
x!
1<
b1 @
b1 B
#1950
0<
#2000
1$
1<
b10 @
b10 B
#2050
0<
#2100
1<
b11 @
b11 B
#2150
0<
#2200
b101 G
14
09
0!
0(
0)
0$
0&
1<
b0 @
b0 B
b101 >
b101 A
#2250
0<
#2300
1&
1'
b1 -
b1 E
1(
1)
04
x!
1<
b1 @
b1 B
#2350
0<
#2400
1<
b10 @
b10 B
#2450
0<
#2500
1<
b11 @
b11 B
#2550
0<
#2600
b110 G
14
0!
0(
0)
0&
0'
b0 -
b0 E
1<
b0 @
b0 B
b110 >
b110 A
#2650
0<
#2700
1&
1'
1(
1)
04
x!
1<
b1 @
b1 B
#2750
0<
#2800
1$
b100 /
b100 C
18
1<
b10 @
b10 B
#2850
0<
#2900
0$
1<
b11 @
b11 B
#2950
0<
#3000
b1 -
b1 E
b111 G
14
b0 /
b0 C
08
0!
0(
0)
0&
0'
1<
b0 @
b0 B
b111 >
b111 A
#3050
0<
#3100
1&
1'
1(
1)
04
x!
1<
b1 @
b1 B
#3150
0<
#3200
1$
b100 /
b100 C
18
1<
b10 @
b10 B
#3250
0<
#3300
0$
1<
b11 @
b11 B
#3350
0<
#3400
1<
#3450
0<
#3500
1<
