#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 17 21:19:04 2020
# Process ID: 12032
# Current directory: G:/DLA/Lab1/matrixmul/matrixmul/matrixmul.runs/design_1_matrixmul_0_0_synth_1
# Command line: vivado.exe -log design_1_matrixmul_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matrixmul_0_0.tcl
# Log file: G:/DLA/Lab1/matrixmul/matrixmul/matrixmul.runs/design_1_matrixmul_0_0_synth_1/design_1_matrixmul_0_0.vds
# Journal file: G:/DLA/Lab1/matrixmul/matrixmul/matrixmul.runs/design_1_matrixmul_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_matrixmul_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/DLA/Lab1/matrixmul/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_matrixmul_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 397.270 ; gain = 101.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matrixmul_0_0' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ip/design_1_matrixmul_0_0/synth/design_1_matrixmul_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'matrixmul' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:12]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state26 bound to: 10'b1000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:181]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_AXILiteS_s_axi' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_A_DATA_0 bound to: 6'b010000 
	Parameter ADDR_A_CTRL bound to: 6'b010100 
	Parameter ADDR_B_DATA_0 bound to: 6'b011000 
	Parameter ADDR_B_CTRL bound to: 6'b011100 
	Parameter ADDR_OUT_R_DATA_0 bound to: 6'b100000 
	Parameter ADDR_OUT_R_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_AXILiteS_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_AXILiteS_s_axi' (1#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_throttl' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_throttl' (2#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_write' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_fifo' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_fifo' (3#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_reg_slice' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_reg_slice' (4#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_fifo__parameterized0' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_fifo__parameterized0' (4#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_buffer' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_buffer' (5#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_fifo__parameterized1' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_fifo__parameterized1' (5#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_fifo__parameterized2' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_fifo__parameterized2' (5#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_write' (6#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_read' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_buffer__parameterized0' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_buffer__parameterized0' (6#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_gmem_m_axi_reg_slice__parameterized0' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_reg_slice__parameterized0' (6#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi_read' (7#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_gmem_m_axi' (8#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:1432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:1506]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul' (9#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrixmul_0_0' (10#1) [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ip/design_1_matrixmul_0_0/synth/design_1_matrixmul_0_0.v:59]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 462.691 ; gain = 167.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 462.691 ; gain = 167.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 462.691 ; gain = 167.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ip/design_1_matrixmul_0_0/constraints/matrixmul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ip/design_1_matrixmul_0_0/constraints/matrixmul_ooc.xdc] for cell 'inst'
Parsing XDC File [G:/DLA/Lab1/matrixmul/matrixmul/matrixmul.runs/design_1_matrixmul_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/DLA/Lab1/matrixmul/matrixmul/matrixmul.runs/design_1_matrixmul_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 834.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.332 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 836.465 ; gain = 1.949
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 836.465 ; gain = 540.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 836.465 ; gain = 540.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  G:/DLA/Lab1/matrixmul/matrixmul/matrixmul.runs/design_1_matrixmul_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 836.465 ; gain = 540.898
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matrixmul_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matrixmul_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrixmul_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul_gmem_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrixmul_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_4_cast_reg_648_reg[29:0]' into 'tmp_4_reg_641_reg[29:0]' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:824]
INFO: [Synth 8-4471] merging register 'tmp_1_cast_reg_633_reg[30:30]' into 'tmp_cast_reg_628_reg[30:30]' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:1122]
INFO: [Synth 8-4471] merging register 'tmp_4_cast_reg_648_reg[30:30]' into 'tmp_cast_reg_628_reg[30:30]' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:1118]
INFO: [Synth 8-4471] merging register 'tmp_2_cast1_reg_729_reg[4:3]' into 'tmp_5_reg_676_reg[1:0]' [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:1450]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_321_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_339_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_321_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_339_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matrixmul_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matrixmul_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrixmul_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrixmul_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 836.465 ; gain = 540.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
	   3 Input     31 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 34    
	               31 Bit    Registers := 6     
	               30 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 66    
+---Multipliers : 
	                32x32  Multipliers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 40    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrixmul_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module matrixmul_gmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module matrixmul_gmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module matrixmul_gmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module matrixmul_gmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module matrixmul_gmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module matrixmul_gmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module matrixmul_gmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module matrixmul_gmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module matrixmul_gmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module matrixmul_gmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module matrixmul_gmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module matrixmul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 4     
	   3 Input     31 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 6     
	               30 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond_fu_339_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:1482]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:1486]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:1488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [g:/DLA/Lab1/matrixmul/matrixmul/matrixmul.srcs/sources_1/bd/design_1/ipshared/88b7/hdl/verilog/matrixmul.v:1484]
DSP Report: Generating DSP tmp_6_1_fu_584_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_6_1_fu_584_p2.
DSP Report: operator tmp_6_1_fu_584_p2 is absorbed into DSP tmp_6_1_fu_584_p2.
DSP Report: operator tmp_6_1_fu_584_p2 is absorbed into DSP tmp_6_1_fu_584_p2.
DSP Report: Generating DSP tmp_6_1_reg_798_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_6_1_reg_798_reg is absorbed into DSP tmp_6_1_reg_798_reg.
DSP Report: operator tmp_6_1_fu_584_p2 is absorbed into DSP tmp_6_1_reg_798_reg.
DSP Report: operator tmp_6_1_fu_584_p2 is absorbed into DSP tmp_6_1_reg_798_reg.
DSP Report: Generating DSP tmp_6_1_fu_584_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_6_1_fu_584_p2.
DSP Report: register A is absorbed into DSP tmp_6_1_fu_584_p2.
DSP Report: operator tmp_6_1_fu_584_p2 is absorbed into DSP tmp_6_1_fu_584_p2.
DSP Report: operator tmp_6_1_fu_584_p2 is absorbed into DSP tmp_6_1_fu_584_p2.
DSP Report: Generating DSP tmp_6_1_reg_798_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_6_1_reg_798_reg.
DSP Report: register tmp_6_1_reg_798_reg is absorbed into DSP tmp_6_1_reg_798_reg.
DSP Report: operator tmp_6_1_fu_584_p2 is absorbed into DSP tmp_6_1_reg_798_reg.
DSP Report: operator tmp_6_1_fu_584_p2 is absorbed into DSP tmp_6_1_reg_798_reg.
DSP Report: Generating DSP tmp_6_3_fu_600_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_6_3_fu_600_p2.
DSP Report: operator tmp_6_3_fu_600_p2 is absorbed into DSP tmp_6_3_fu_600_p2.
DSP Report: operator tmp_6_3_fu_600_p2 is absorbed into DSP tmp_6_3_fu_600_p2.
DSP Report: Generating DSP tmp_6_3_reg_833_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_6_3_reg_833_reg is absorbed into DSP tmp_6_3_reg_833_reg.
DSP Report: operator tmp_6_3_fu_600_p2 is absorbed into DSP tmp_6_3_reg_833_reg.
DSP Report: operator tmp_6_3_fu_600_p2 is absorbed into DSP tmp_6_3_reg_833_reg.
DSP Report: Generating DSP tmp_6_3_fu_600_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_6_3_fu_600_p2.
DSP Report: register A is absorbed into DSP tmp_6_3_fu_600_p2.
DSP Report: operator tmp_6_3_fu_600_p2 is absorbed into DSP tmp_6_3_fu_600_p2.
DSP Report: operator tmp_6_3_fu_600_p2 is absorbed into DSP tmp_6_3_fu_600_p2.
DSP Report: Generating DSP tmp_6_3_reg_833_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_6_3_reg_833_reg.
DSP Report: register tmp_6_3_reg_833_reg is absorbed into DSP tmp_6_3_reg_833_reg.
DSP Report: operator tmp_6_3_fu_600_p2 is absorbed into DSP tmp_6_3_reg_833_reg.
DSP Report: operator tmp_6_3_fu_600_p2 is absorbed into DSP tmp_6_3_reg_833_reg.
DSP Report: Generating DSP tmp_6_fu_580_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_6_fu_580_p2.
DSP Report: operator tmp_6_fu_580_p2 is absorbed into DSP tmp_6_fu_580_p2.
DSP Report: operator tmp_6_fu_580_p2 is absorbed into DSP tmp_6_fu_580_p2.
DSP Report: Generating DSP tmp_6_reg_783_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_6_reg_783_reg is absorbed into DSP tmp_6_reg_783_reg.
DSP Report: operator tmp_6_fu_580_p2 is absorbed into DSP tmp_6_reg_783_reg.
DSP Report: operator tmp_6_fu_580_p2 is absorbed into DSP tmp_6_reg_783_reg.
DSP Report: Generating DSP tmp_6_fu_580_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_6_fu_580_p2.
DSP Report: register A is absorbed into DSP tmp_6_fu_580_p2.
DSP Report: operator tmp_6_fu_580_p2 is absorbed into DSP tmp_6_fu_580_p2.
DSP Report: operator tmp_6_fu_580_p2 is absorbed into DSP tmp_6_fu_580_p2.
DSP Report: Generating DSP tmp_6_reg_783_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_6_reg_783_reg.
DSP Report: register tmp_6_reg_783_reg is absorbed into DSP tmp_6_reg_783_reg.
DSP Report: operator tmp_6_fu_580_p2 is absorbed into DSP tmp_6_reg_783_reg.
DSP Report: operator tmp_6_fu_580_p2 is absorbed into DSP tmp_6_reg_783_reg.
DSP Report: Generating DSP tmp_6_2_fu_588_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_6_2_fu_588_p2.
DSP Report: operator tmp_6_2_fu_588_p2 is absorbed into DSP tmp_6_2_fu_588_p2.
DSP Report: operator tmp_6_2_fu_588_p2 is absorbed into DSP tmp_6_2_fu_588_p2.
DSP Report: Generating DSP tmp_6_2_reg_813_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_6_2_reg_813_reg is absorbed into DSP tmp_6_2_reg_813_reg.
DSP Report: operator tmp_6_2_fu_588_p2 is absorbed into DSP tmp_6_2_reg_813_reg.
DSP Report: operator tmp_6_2_fu_588_p2 is absorbed into DSP tmp_6_2_reg_813_reg.
DSP Report: Generating DSP tmp_6_2_fu_588_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_6_2_fu_588_p2.
DSP Report: register A is absorbed into DSP tmp_6_2_fu_588_p2.
DSP Report: operator tmp_6_2_fu_588_p2 is absorbed into DSP tmp_6_2_fu_588_p2.
DSP Report: operator tmp_6_2_fu_588_p2 is absorbed into DSP tmp_6_2_fu_588_p2.
DSP Report: Generating DSP tmp_6_2_reg_813_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_6_2_reg_813_reg.
DSP Report: register tmp_6_2_reg_813_reg is absorbed into DSP tmp_6_2_reg_813_reg.
DSP Report: operator tmp_6_2_fu_588_p2 is absorbed into DSP tmp_6_2_reg_813_reg.
DSP Report: operator tmp_6_2_fu_588_p2 is absorbed into DSP tmp_6_2_reg_813_reg.
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port BID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port RID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWCACHE[3]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWCACHE[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWCACHE[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWCACHE[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWPROT[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWPROT[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWPROT[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_AWUSER[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_WUSER[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARCACHE[3]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARCACHE[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARCACHE[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARCACHE[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARPROT[2]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARPROT[1]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARPROT[0]
WARNING: [Synth 8-3331] design matrixmul_gmem_m_axi has unconnected port I_ARUSER[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_5_reg_676_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_5_reg_676_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/matrixmul_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[62]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[59]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[58]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[57]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[56]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[55]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[54]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[53]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[52]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[51]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[50]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[49]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[48]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[47]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[46]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[45]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[44]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[43]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[42]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[41]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[40]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[39]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[38]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[37]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[36]' (FDE) to 'inst/matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (matrixmul_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[47]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[46]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[45]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[44]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[43]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[42]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[41]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[40]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[39]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[38]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[37]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[36]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[35]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[34]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[33]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[32]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[31]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[30]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[29]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[28]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[27]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[26]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[25]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[24]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[23]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[22]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[21]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[20]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[19]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[18]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[17]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[16]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[15]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[47]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[46]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[45]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[44]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[43]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[42]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[41]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[40]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[39]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[38]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[37]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[36]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[35]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[34]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[33]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[32]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[31]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[30]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[29]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[28]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[27]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[26]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[25]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[24]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[23]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[22]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[21]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[20]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[19]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[18]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_1_reg_798_reg[17]__0) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[47]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[46]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[45]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[44]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[43]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[42]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[41]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[40]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[39]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[38]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[37]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[36]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[35]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[34]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[33]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[32]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[31]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[30]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[29]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[28]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[27]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[26]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[25]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[24]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[23]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[22]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[21]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[20]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[19]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[18]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[17]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[16]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[15]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (tmp_6_3_reg_833_reg[47]__0) is unused and will be removed from module matrixmul.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\matrixmul_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 836.465 ; gain = 540.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|matrixmul_gmem_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|matrixmul_gmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul   | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrixmul   | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixmul   | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul   | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrixmul   | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrixmul   | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixmul   | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul   | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrixmul   | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrixmul   | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixmul   | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul   | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrixmul   | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrixmul   | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixmul   | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul   | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_2_28/matrixmul_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_32/matrixmul_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 872.371 ; gain = 576.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 879.391 ; gain = 583.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|matrixmul_gmem_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|matrixmul_gmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/matrixmul_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/matrixmul_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 932.680 ; gain = 637.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 932.680 ; gain = 637.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 932.680 ; gain = 637.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 932.680 ; gain = 637.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 932.680 ; gain = 637.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 932.680 ; gain = 637.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 932.680 ; gain = 637.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   151|
|2     |DSP48E1_2 |     8|
|3     |DSP48E1_3 |     4|
|4     |LUT1      |    17|
|5     |LUT2      |   240|
|6     |LUT3      |   390|
|7     |LUT4      |   187|
|8     |LUT5      |   166|
|9     |LUT6      |   279|
|10    |MUXF7     |     2|
|11    |RAMB18E1  |     2|
|12    |SRL16E    |    68|
|13    |FDRE      |  1615|
|14    |FDSE      |     4|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------------------------+------+
|      |Instance                           |Module                                         |Cells |
+------+-----------------------------------+-----------------------------------------------+------+
|1     |top                                |                                               |  3133|
|2     |  inst                             |matrixmul                                      |  3133|
|3     |    matrixmul_AXILiteS_s_axi_U     |matrixmul_AXILiteS_s_axi                       |   319|
|4     |    matrixmul_gmem_m_axi_U         |matrixmul_gmem_m_axi                           |  1985|
|5     |      bus_read                     |matrixmul_gmem_m_axi_read                      |  1045|
|6     |        buff_rdata                 |matrixmul_gmem_m_axi_buffer__parameterized0    |   184|
|7     |        fifo_rctl                  |matrixmul_gmem_m_axi_fifo__parameterized1_0    |    32|
|8     |        fifo_rreq                  |matrixmul_gmem_m_axi_fifo__parameterized0_1    |   103|
|9     |        rs_rdata                   |matrixmul_gmem_m_axi_reg_slice__parameterized0 |   222|
|10    |        rs_rreq                    |matrixmul_gmem_m_axi_reg_slice_2               |   117|
|11    |      bus_write                    |matrixmul_gmem_m_axi_write                     |   914|
|12    |        buff_wdata                 |matrixmul_gmem_m_axi_buffer                    |   194|
|13    |        \bus_equal_gen.fifo_burst  |matrixmul_gmem_m_axi_fifo                      |    45|
|14    |        fifo_resp                  |matrixmul_gmem_m_axi_fifo__parameterized1      |    27|
|15    |        fifo_resp_to_user          |matrixmul_gmem_m_axi_fifo__parameterized2      |    23|
|16    |        fifo_wreq                  |matrixmul_gmem_m_axi_fifo__parameterized0      |   110|
|17    |        rs_wreq                    |matrixmul_gmem_m_axi_reg_slice                 |   107|
|18    |      wreq_throttl                 |matrixmul_gmem_m_axi_throttl                   |    22|
+------+-----------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 932.680 ; gain = 637.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 932.680 ; gain = 263.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 932.680 ; gain = 637.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 932.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
214 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 932.680 ; gain = 646.188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 932.680 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/DLA/Lab1/matrixmul/matrixmul/matrixmul.runs/design_1_matrixmul_0_0_synth_1/design_1_matrixmul_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_matrixmul_0_0, cache-ID = c3699a4a1c79d0f5
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 932.680 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/DLA/Lab1/matrixmul/matrixmul/matrixmul.runs/design_1_matrixmul_0_0_synth_1/design_1_matrixmul_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_matrixmul_0_0_utilization_synth.rpt -pb design_1_matrixmul_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 21:20:05 2020...
