

================================================================
== Synthesis Summary Report of 'clock_generator'
================================================================
+ General Information: 
    * Date:           Sun Sep 10 13:09:49 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        clock_generator-vhls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: spartan7
    * Target device:  xc7s100-fgga676-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |      Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ clock_generator  |     -|  4.34|        0|   0.000|         -|        1|     -|        no|     -|   -|  34 (~0%)|  114 (~0%)|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------------------+---------+-----------+----------+
| Port              | Mode    | Direction | Bitwidth |
+-------------------+---------+-----------+----------+
| slow_clock_signal | ap_none | out       | 1        |
+-------------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+----------+
| Argument          | Direction | Datatype |
+-------------------+-----------+----------+
| slow_clock_signal | out       | bool&    |
+-------------------+-----------+----------+

* SW-to-HW Mapping
+-------------------+-------------------+---------+
| Argument          | HW Interface      | HW Type |
+-------------------+-------------------+---------+
| slow_clock_signal | slow_clock_signal | port    |
+-------------------+-------------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+--------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-------------------------+-----+--------+--------------+-----+--------+---------+
| + clock_generator       | 0   |        |              |     |        |         |
|   next_counter_fu_52_p2 | -   |        | next_counter | add | fabric | 0       |
+-------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------+----------------------------------------------------------------------------+
| Type      | Options                             | Location                                                                   |
+-----------+-------------------------------------+----------------------------------------------------------------------------+
| interface | mode=ap_ctrl_none port=return       | clock_generator.cpp:10 in clock_generator, return                          |
| interface | mode=ap_none port=slow_clock_signal | clock_generator.cpp:11 in clock_generator, slow_clock_signal               |
| interface | ap_ctrl_none port=return            | clock_generator-vhls/solution1/directives.tcl:7 in clock_generator, return |
+-----------+-------------------------------------+----------------------------------------------------------------------------+


