{
  "design": {
    "design_info": {
      "boundary_crc": "0xEE2D5115476D31AF",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "divider_0": "",
      "main_0": "",
      "RGB_LED_0": ""
    },
    "ports": {
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "led4_r": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "divider_0": {
        "vlnv": "xilinx.com:user:divider:1.0",
        "xci_name": "design_1_divider_0_0"
      },
      "main_0": {
        "vlnv": "xilinx.com:user:main:1.0",
        "xci_name": "design_1_main_0_0"
      },
      "RGB_LED_0": {
        "vlnv": "xilinx.com:user:RGB_LED:1.0",
        "xci_name": "design_1_RGB_LED_0_0"
      }
    },
    "nets": {
      "divider_0_clk_div": {
        "ports": [
          "divider_0/clk_div",
          "main_0/clk_div"
        ]
      },
      "main_0_c_count": {
        "ports": [
          "main_0/c_count",
          "RGB_LED_0/R_time_in"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "divider_0/clk",
          "RGB_LED_0/clk"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "divider_0/rst",
          "main_0/rst",
          "RGB_LED_0/rst"
        ]
      },
      "RGB_LED_0_R_out": {
        "ports": [
          "RGB_LED_0/R_out",
          "led4_r"
        ]
      }
    }
  }
}