<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>ITR:     Advanced Architectures and Technologies for Chip Multiprocessors</AwardTitle>
<AwardEffectiveDate>09/01/2003</AwardEffectiveDate>
<AwardExpirationDate>08/31/2009</AwardExpirationDate>
<AwardTotalIntnAmount>1110370.00</AwardTotalIntnAmount>
<AwardAmount>1110370</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Chitaranjan Das</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Advanced Architectures and Technologies for Chip Multiprocessors&lt;br/&gt;&lt;br/&gt;Abstract&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;We are poised on the verge of another discontinuity in computer performance as semiconductor technology enables Chip Multiprocessors (CMPs), wherein a single chip contains multiple processing elements connected via shared memory. These CMPs have the potential to greatly decrease the cost and increase the reliability of the information services that underpin society's essential infrastructure for commerce, science, education, and government.&lt;br/&gt;&lt;br/&gt;This research targets potential barriers to this paradigm shift with three thrusts:&lt;br/&gt;&lt;br/&gt;o Token coherence protocols to manage complexity. &lt;br/&gt;Token Coherence seeks to rebuild coherence on a new foundation that is more verifiable by (a) separating correctness from performance enhancements and (b) reducing correctness to a mechanism for safety (namely, tokens) and a mechanism for liveness and starvation freedom.&lt;br/&gt;&lt;br/&gt;o On-chip transmission lines to reduce on-chip communication latency. Conventional wires are limited by RC delay, which becomes a significant factor in deep-submicron semiconductor technologies. We will investigate using on-chip transmission lines to reduce latency and improve performance in CMPs.&lt;br/&gt;&lt;br/&gt;o Compressed caches to reduce off-chip bandwidth. &lt;br/&gt;CMPs must make effective use of limited off-chip bandwidth. We will investigate data compression techniques to both transfer fewer bits per cache block and increase effective on-chip cache size.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/14/2003</MinAmdLetterDate>
<MaxAmdLetterDate>05/17/2007</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0324878</AwardID>
<Investigator>
<FirstName>Mark</FirstName>
<LastName>Hill</LastName>
<EmailAddress>markhill@cs.wisc.edu</EmailAddress>
<StartDate>08/14/2003</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>David</FirstName>
<LastName>Wood</LastName>
<EmailAddress>david@cs.wisc.edu</EmailAddress>
<StartDate>08/14/2003</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Wisconsin-Madison</Name>
<CityName>MADISON</CityName>
<ZipCode>537151218</ZipCode>
<PhoneNumber>6082623822</PhoneNumber>
<StreetAddress>21 North Park Street</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Wisconsin</StateName>
<StateCode>WI</StateCode>
</Institution>
<ProgramElement>
<Code>1687</Code>
<Text>ITR MEDIUM (GROUP) GRANTS</Text>
</ProgramElement>
<ProgramReference>
<Code>1687</Code>
<Text>ITR MEDIUM (GROUP) GRANTS</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
