
NUCLEO-N657X0-Q_GettingStarted_ImageClassification.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000034c  34000400  34000400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001dbe4  34000750  34000750  00000750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .gnu.sgstubs  00000020  3401e340  3401e340  0001e340  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000026fc  3401e360  3401e360  0001e360  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  34020a5c  34020a5c  00020c78  2**0
                  CONTENTS
  5 .ARM          00000008  34020a5c  34020a5c  00020a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  34020a64  34020c78  00020c78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  34020a64  34020a64  00020a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  34020a68  34020a68  00020a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         0000020c  34020a6c  34020a6c  00020a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000006d8  34020c78  34020c78  00020c78  2**2
                  ALLOC
 11 ._user_heap_stack 00004200  34021350  34021350  00020c78  2**0
                  ALLOC
 12 .ARM.attributes 0000003a  00000000  00000000  00020c78  2**0
                  CONTENTS, READONLY
 13 .debug_info   00043ae9  00000000  00000000  00020cb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000062dd  00000000  00000000  0006479b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000032b0  00000000  00000000  0006aa78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000278f  00000000  00000000  0006dd28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00079ce4  00000000  00000000  000704b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003f106  00000000  00000000  000ea19b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    003a27e1  00000000  00000000  001292a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  004cba82  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000e8e8  00000000  00000000  004cbac8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000155  00000000  00000000  004da3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

34000750 <__do_global_dtors_aux>:
34000750:	b510      	push	{r4, lr}
34000752:	4c05      	ldr	r4, [pc, #20]	@ (34000768 <__do_global_dtors_aux+0x18>)
34000754:	7823      	ldrb	r3, [r4, #0]
34000756:	b933      	cbnz	r3, 34000766 <__do_global_dtors_aux+0x16>
34000758:	4b04      	ldr	r3, [pc, #16]	@ (3400076c <__do_global_dtors_aux+0x1c>)
3400075a:	b113      	cbz	r3, 34000762 <__do_global_dtors_aux+0x12>
3400075c:	4804      	ldr	r0, [pc, #16]	@ (34000770 <__do_global_dtors_aux+0x20>)
3400075e:	f3af 8000 	nop.w
34000762:	2301      	movs	r3, #1
34000764:	7023      	strb	r3, [r4, #0]
34000766:	bd10      	pop	{r4, pc}
34000768:	34020c78 	.word	0x34020c78
3400076c:	00000000 	.word	0x00000000
34000770:	3401e31c 	.word	0x3401e31c

34000774 <frame_dummy>:
34000774:	b508      	push	{r3, lr}
34000776:	4b03      	ldr	r3, [pc, #12]	@ (34000784 <frame_dummy+0x10>)
34000778:	b11b      	cbz	r3, 34000782 <frame_dummy+0xe>
3400077a:	4903      	ldr	r1, [pc, #12]	@ (34000788 <frame_dummy+0x14>)
3400077c:	4803      	ldr	r0, [pc, #12]	@ (3400078c <frame_dummy+0x18>)
3400077e:	f3af 8000 	nop.w
34000782:	bd08      	pop	{r3, pc}
34000784:	00000000 	.word	0x00000000
34000788:	34020c7c 	.word	0x34020c7c
3400078c:	3401e31c 	.word	0x3401e31c

34000790 <strlen>:
34000790:	4603      	mov	r3, r0
34000792:	f813 2b01 	ldrb.w	r2, [r3], #1
34000796:	2a00      	cmp	r2, #0
34000798:	d1fb      	bne.n	34000792 <strlen+0x2>
3400079a:	1a18      	subs	r0, r3, r0
3400079c:	3801      	subs	r0, #1
3400079e:	4770      	bx	lr

340007a0 <__aeabi_uldivmod>:
340007a0:	b953      	cbnz	r3, 340007b8 <__aeabi_uldivmod+0x18>
340007a2:	b94a      	cbnz	r2, 340007b8 <__aeabi_uldivmod+0x18>
340007a4:	2900      	cmp	r1, #0
340007a6:	bf08      	it	eq
340007a8:	2800      	cmpeq	r0, #0
340007aa:	bf1c      	itt	ne
340007ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
340007b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
340007b4:	f000 b9b0 	b.w	34000b18 <__aeabi_idiv0>
340007b8:	f1ad 0c08 	sub.w	ip, sp, #8
340007bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
340007c0:	f000 f806 	bl	340007d0 <__udivmoddi4>
340007c4:	f8dd e004 	ldr.w	lr, [sp, #4]
340007c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
340007cc:	b004      	add	sp, #16
340007ce:	4770      	bx	lr

340007d0 <__udivmoddi4>:
340007d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
340007d4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
340007d6:	4688      	mov	r8, r1
340007d8:	4604      	mov	r4, r0
340007da:	468e      	mov	lr, r1
340007dc:	2b00      	cmp	r3, #0
340007de:	d14a      	bne.n	34000876 <__udivmoddi4+0xa6>
340007e0:	428a      	cmp	r2, r1
340007e2:	4617      	mov	r7, r2
340007e4:	d95f      	bls.n	340008a6 <__udivmoddi4+0xd6>
340007e6:	fab2 f682 	clz	r6, r2
340007ea:	b14e      	cbz	r6, 34000800 <__udivmoddi4+0x30>
340007ec:	f1c6 0320 	rsb	r3, r6, #32
340007f0:	fa01 fe06 	lsl.w	lr, r1, r6
340007f4:	40b7      	lsls	r7, r6
340007f6:	40b4      	lsls	r4, r6
340007f8:	fa20 f303 	lsr.w	r3, r0, r3
340007fc:	ea43 0e0e 	orr.w	lr, r3, lr
34000800:	ea4f 4817 	mov.w	r8, r7, lsr #16
34000804:	fa1f fc87 	uxth.w	ip, r7
34000808:	0c23      	lsrs	r3, r4, #16
3400080a:	fbbe f1f8 	udiv	r1, lr, r8
3400080e:	fb08 ee11 	mls	lr, r8, r1, lr
34000812:	fb01 f20c 	mul.w	r2, r1, ip
34000816:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
3400081a:	429a      	cmp	r2, r3
3400081c:	d907      	bls.n	3400082e <__udivmoddi4+0x5e>
3400081e:	18fb      	adds	r3, r7, r3
34000820:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
34000824:	d202      	bcs.n	3400082c <__udivmoddi4+0x5c>
34000826:	429a      	cmp	r2, r3
34000828:	f200 8154 	bhi.w	34000ad4 <__udivmoddi4+0x304>
3400082c:	4601      	mov	r1, r0
3400082e:	1a9b      	subs	r3, r3, r2
34000830:	b2a2      	uxth	r2, r4
34000832:	fbb3 f0f8 	udiv	r0, r3, r8
34000836:	fb08 3310 	mls	r3, r8, r0, r3
3400083a:	fb00 fc0c 	mul.w	ip, r0, ip
3400083e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
34000842:	4594      	cmp	ip, r2
34000844:	d90b      	bls.n	3400085e <__udivmoddi4+0x8e>
34000846:	18ba      	adds	r2, r7, r2
34000848:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
3400084c:	bf2c      	ite	cs
3400084e:	2401      	movcs	r4, #1
34000850:	2400      	movcc	r4, #0
34000852:	4594      	cmp	ip, r2
34000854:	d902      	bls.n	3400085c <__udivmoddi4+0x8c>
34000856:	2c00      	cmp	r4, #0
34000858:	f000 813f 	beq.w	34000ada <__udivmoddi4+0x30a>
3400085c:	4618      	mov	r0, r3
3400085e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
34000862:	eba2 020c 	sub.w	r2, r2, ip
34000866:	2100      	movs	r1, #0
34000868:	b11d      	cbz	r5, 34000872 <__udivmoddi4+0xa2>
3400086a:	40f2      	lsrs	r2, r6
3400086c:	2300      	movs	r3, #0
3400086e:	e9c5 2300 	strd	r2, r3, [r5]
34000872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
34000876:	428b      	cmp	r3, r1
34000878:	d905      	bls.n	34000886 <__udivmoddi4+0xb6>
3400087a:	b10d      	cbz	r5, 34000880 <__udivmoddi4+0xb0>
3400087c:	e9c5 0100 	strd	r0, r1, [r5]
34000880:	2100      	movs	r1, #0
34000882:	4608      	mov	r0, r1
34000884:	e7f5      	b.n	34000872 <__udivmoddi4+0xa2>
34000886:	fab3 f183 	clz	r1, r3
3400088a:	2900      	cmp	r1, #0
3400088c:	d14e      	bne.n	3400092c <__udivmoddi4+0x15c>
3400088e:	4543      	cmp	r3, r8
34000890:	f0c0 8112 	bcc.w	34000ab8 <__udivmoddi4+0x2e8>
34000894:	4282      	cmp	r2, r0
34000896:	f240 810f 	bls.w	34000ab8 <__udivmoddi4+0x2e8>
3400089a:	4608      	mov	r0, r1
3400089c:	2d00      	cmp	r5, #0
3400089e:	d0e8      	beq.n	34000872 <__udivmoddi4+0xa2>
340008a0:	e9c5 4e00 	strd	r4, lr, [r5]
340008a4:	e7e5      	b.n	34000872 <__udivmoddi4+0xa2>
340008a6:	2a00      	cmp	r2, #0
340008a8:	f000 80ac 	beq.w	34000a04 <__udivmoddi4+0x234>
340008ac:	fab2 f682 	clz	r6, r2
340008b0:	2e00      	cmp	r6, #0
340008b2:	f040 80bb 	bne.w	34000a2c <__udivmoddi4+0x25c>
340008b6:	1a8b      	subs	r3, r1, r2
340008b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
340008bc:	b2bc      	uxth	r4, r7
340008be:	2101      	movs	r1, #1
340008c0:	0c02      	lsrs	r2, r0, #16
340008c2:	b280      	uxth	r0, r0
340008c4:	fbb3 fcfe 	udiv	ip, r3, lr
340008c8:	fb0e 331c 	mls	r3, lr, ip, r3
340008cc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
340008d0:	fb04 f20c 	mul.w	r2, r4, ip
340008d4:	429a      	cmp	r2, r3
340008d6:	d90e      	bls.n	340008f6 <__udivmoddi4+0x126>
340008d8:	18fb      	adds	r3, r7, r3
340008da:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
340008de:	bf2c      	ite	cs
340008e0:	f04f 0901 	movcs.w	r9, #1
340008e4:	f04f 0900 	movcc.w	r9, #0
340008e8:	429a      	cmp	r2, r3
340008ea:	d903      	bls.n	340008f4 <__udivmoddi4+0x124>
340008ec:	f1b9 0f00 	cmp.w	r9, #0
340008f0:	f000 80ec 	beq.w	34000acc <__udivmoddi4+0x2fc>
340008f4:	46c4      	mov	ip, r8
340008f6:	1a9b      	subs	r3, r3, r2
340008f8:	fbb3 f8fe 	udiv	r8, r3, lr
340008fc:	fb0e 3318 	mls	r3, lr, r8, r3
34000900:	fb04 f408 	mul.w	r4, r4, r8
34000904:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
34000908:	4294      	cmp	r4, r2
3400090a:	d90b      	bls.n	34000924 <__udivmoddi4+0x154>
3400090c:	18ba      	adds	r2, r7, r2
3400090e:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
34000912:	bf2c      	ite	cs
34000914:	2001      	movcs	r0, #1
34000916:	2000      	movcc	r0, #0
34000918:	4294      	cmp	r4, r2
3400091a:	d902      	bls.n	34000922 <__udivmoddi4+0x152>
3400091c:	2800      	cmp	r0, #0
3400091e:	f000 80d1 	beq.w	34000ac4 <__udivmoddi4+0x2f4>
34000922:	4698      	mov	r8, r3
34000924:	1b12      	subs	r2, r2, r4
34000926:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
3400092a:	e79d      	b.n	34000868 <__udivmoddi4+0x98>
3400092c:	f1c1 0620 	rsb	r6, r1, #32
34000930:	408b      	lsls	r3, r1
34000932:	fa08 f401 	lsl.w	r4, r8, r1
34000936:	fa00 f901 	lsl.w	r9, r0, r1
3400093a:	fa22 f706 	lsr.w	r7, r2, r6
3400093e:	fa28 f806 	lsr.w	r8, r8, r6
34000942:	408a      	lsls	r2, r1
34000944:	431f      	orrs	r7, r3
34000946:	fa20 f306 	lsr.w	r3, r0, r6
3400094a:	0c38      	lsrs	r0, r7, #16
3400094c:	4323      	orrs	r3, r4
3400094e:	fa1f fc87 	uxth.w	ip, r7
34000952:	0c1c      	lsrs	r4, r3, #16
34000954:	fbb8 fef0 	udiv	lr, r8, r0
34000958:	fb00 881e 	mls	r8, r0, lr, r8
3400095c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
34000960:	fb0e f80c 	mul.w	r8, lr, ip
34000964:	45a0      	cmp	r8, r4
34000966:	d90e      	bls.n	34000986 <__udivmoddi4+0x1b6>
34000968:	193c      	adds	r4, r7, r4
3400096a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
3400096e:	bf2c      	ite	cs
34000970:	f04f 0b01 	movcs.w	fp, #1
34000974:	f04f 0b00 	movcc.w	fp, #0
34000978:	45a0      	cmp	r8, r4
3400097a:	d903      	bls.n	34000984 <__udivmoddi4+0x1b4>
3400097c:	f1bb 0f00 	cmp.w	fp, #0
34000980:	f000 80b8 	beq.w	34000af4 <__udivmoddi4+0x324>
34000984:	46d6      	mov	lr, sl
34000986:	eba4 0408 	sub.w	r4, r4, r8
3400098a:	fa1f f883 	uxth.w	r8, r3
3400098e:	fbb4 f3f0 	udiv	r3, r4, r0
34000992:	fb00 4413 	mls	r4, r0, r3, r4
34000996:	fb03 fc0c 	mul.w	ip, r3, ip
3400099a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
3400099e:	45a4      	cmp	ip, r4
340009a0:	d90e      	bls.n	340009c0 <__udivmoddi4+0x1f0>
340009a2:	193c      	adds	r4, r7, r4
340009a4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
340009a8:	bf2c      	ite	cs
340009aa:	f04f 0801 	movcs.w	r8, #1
340009ae:	f04f 0800 	movcc.w	r8, #0
340009b2:	45a4      	cmp	ip, r4
340009b4:	d903      	bls.n	340009be <__udivmoddi4+0x1ee>
340009b6:	f1b8 0f00 	cmp.w	r8, #0
340009ba:	f000 809f 	beq.w	34000afc <__udivmoddi4+0x32c>
340009be:	4603      	mov	r3, r0
340009c0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
340009c4:	eba4 040c 	sub.w	r4, r4, ip
340009c8:	fba0 ec02 	umull	lr, ip, r0, r2
340009cc:	4564      	cmp	r4, ip
340009ce:	4673      	mov	r3, lr
340009d0:	46e0      	mov	r8, ip
340009d2:	d302      	bcc.n	340009da <__udivmoddi4+0x20a>
340009d4:	d107      	bne.n	340009e6 <__udivmoddi4+0x216>
340009d6:	45f1      	cmp	r9, lr
340009d8:	d205      	bcs.n	340009e6 <__udivmoddi4+0x216>
340009da:	ebbe 0302 	subs.w	r3, lr, r2
340009de:	eb6c 0c07 	sbc.w	ip, ip, r7
340009e2:	3801      	subs	r0, #1
340009e4:	46e0      	mov	r8, ip
340009e6:	b15d      	cbz	r5, 34000a00 <__udivmoddi4+0x230>
340009e8:	ebb9 0203 	subs.w	r2, r9, r3
340009ec:	eb64 0408 	sbc.w	r4, r4, r8
340009f0:	fa04 f606 	lsl.w	r6, r4, r6
340009f4:	fa22 f301 	lsr.w	r3, r2, r1
340009f8:	40cc      	lsrs	r4, r1
340009fa:	431e      	orrs	r6, r3
340009fc:	e9c5 6400 	strd	r6, r4, [r5]
34000a00:	2100      	movs	r1, #0
34000a02:	e736      	b.n	34000872 <__udivmoddi4+0xa2>
34000a04:	fbb1 fcf2 	udiv	ip, r1, r2
34000a08:	0c01      	lsrs	r1, r0, #16
34000a0a:	4614      	mov	r4, r2
34000a0c:	b280      	uxth	r0, r0
34000a0e:	4696      	mov	lr, r2
34000a10:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
34000a14:	2620      	movs	r6, #32
34000a16:	4690      	mov	r8, r2
34000a18:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
34000a1c:	4610      	mov	r0, r2
34000a1e:	fbb1 f1f2 	udiv	r1, r1, r2
34000a22:	eba3 0308 	sub.w	r3, r3, r8
34000a26:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
34000a2a:	e74b      	b.n	340008c4 <__udivmoddi4+0xf4>
34000a2c:	40b7      	lsls	r7, r6
34000a2e:	f1c6 0320 	rsb	r3, r6, #32
34000a32:	fa01 f206 	lsl.w	r2, r1, r6
34000a36:	fa21 f803 	lsr.w	r8, r1, r3
34000a3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
34000a3e:	fa20 f303 	lsr.w	r3, r0, r3
34000a42:	b2bc      	uxth	r4, r7
34000a44:	40b0      	lsls	r0, r6
34000a46:	4313      	orrs	r3, r2
34000a48:	0c02      	lsrs	r2, r0, #16
34000a4a:	0c19      	lsrs	r1, r3, #16
34000a4c:	b280      	uxth	r0, r0
34000a4e:	fbb8 f9fe 	udiv	r9, r8, lr
34000a52:	fb0e 8819 	mls	r8, lr, r9, r8
34000a56:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
34000a5a:	fb09 f804 	mul.w	r8, r9, r4
34000a5e:	4588      	cmp	r8, r1
34000a60:	d951      	bls.n	34000b06 <__udivmoddi4+0x336>
34000a62:	1879      	adds	r1, r7, r1
34000a64:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
34000a68:	bf2c      	ite	cs
34000a6a:	f04f 0a01 	movcs.w	sl, #1
34000a6e:	f04f 0a00 	movcc.w	sl, #0
34000a72:	4588      	cmp	r8, r1
34000a74:	d902      	bls.n	34000a7c <__udivmoddi4+0x2ac>
34000a76:	f1ba 0f00 	cmp.w	sl, #0
34000a7a:	d031      	beq.n	34000ae0 <__udivmoddi4+0x310>
34000a7c:	eba1 0108 	sub.w	r1, r1, r8
34000a80:	fbb1 f9fe 	udiv	r9, r1, lr
34000a84:	fb09 f804 	mul.w	r8, r9, r4
34000a88:	fb0e 1119 	mls	r1, lr, r9, r1
34000a8c:	b29b      	uxth	r3, r3
34000a8e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34000a92:	4543      	cmp	r3, r8
34000a94:	d235      	bcs.n	34000b02 <__udivmoddi4+0x332>
34000a96:	18fb      	adds	r3, r7, r3
34000a98:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
34000a9c:	bf2c      	ite	cs
34000a9e:	f04f 0a01 	movcs.w	sl, #1
34000aa2:	f04f 0a00 	movcc.w	sl, #0
34000aa6:	4543      	cmp	r3, r8
34000aa8:	d2bb      	bcs.n	34000a22 <__udivmoddi4+0x252>
34000aaa:	f1ba 0f00 	cmp.w	sl, #0
34000aae:	d1b8      	bne.n	34000a22 <__udivmoddi4+0x252>
34000ab0:	f1a9 0102 	sub.w	r1, r9, #2
34000ab4:	443b      	add	r3, r7
34000ab6:	e7b4      	b.n	34000a22 <__udivmoddi4+0x252>
34000ab8:	1a84      	subs	r4, r0, r2
34000aba:	eb68 0203 	sbc.w	r2, r8, r3
34000abe:	2001      	movs	r0, #1
34000ac0:	4696      	mov	lr, r2
34000ac2:	e6eb      	b.n	3400089c <__udivmoddi4+0xcc>
34000ac4:	443a      	add	r2, r7
34000ac6:	f1a8 0802 	sub.w	r8, r8, #2
34000aca:	e72b      	b.n	34000924 <__udivmoddi4+0x154>
34000acc:	f1ac 0c02 	sub.w	ip, ip, #2
34000ad0:	443b      	add	r3, r7
34000ad2:	e710      	b.n	340008f6 <__udivmoddi4+0x126>
34000ad4:	3902      	subs	r1, #2
34000ad6:	443b      	add	r3, r7
34000ad8:	e6a9      	b.n	3400082e <__udivmoddi4+0x5e>
34000ada:	443a      	add	r2, r7
34000adc:	3802      	subs	r0, #2
34000ade:	e6be      	b.n	3400085e <__udivmoddi4+0x8e>
34000ae0:	eba7 0808 	sub.w	r8, r7, r8
34000ae4:	f1a9 0c02 	sub.w	ip, r9, #2
34000ae8:	4441      	add	r1, r8
34000aea:	fbb1 f9fe 	udiv	r9, r1, lr
34000aee:	fb09 f804 	mul.w	r8, r9, r4
34000af2:	e7c9      	b.n	34000a88 <__udivmoddi4+0x2b8>
34000af4:	f1ae 0e02 	sub.w	lr, lr, #2
34000af8:	443c      	add	r4, r7
34000afa:	e744      	b.n	34000986 <__udivmoddi4+0x1b6>
34000afc:	3b02      	subs	r3, #2
34000afe:	443c      	add	r4, r7
34000b00:	e75e      	b.n	340009c0 <__udivmoddi4+0x1f0>
34000b02:	4649      	mov	r1, r9
34000b04:	e78d      	b.n	34000a22 <__udivmoddi4+0x252>
34000b06:	eba1 0108 	sub.w	r1, r1, r8
34000b0a:	46cc      	mov	ip, r9
34000b0c:	fbb1 f9fe 	udiv	r9, r1, lr
34000b10:	fb09 f804 	mul.w	r8, r9, r4
34000b14:	e7b8      	b.n	34000a88 <__udivmoddi4+0x2b8>
34000b16:	bf00      	nop

34000b18 <__aeabi_idiv0>:
34000b18:	4770      	bx	lr
34000b1a:	bf00      	nop

34000b1c <calcAdresses>:
    memcpy(NNweights, new_weights, Num_weights * sizeof(int8_t));
//    printf("Cleaning weights at %p, size %d\n\r", NNweights, Num_weights);
	SCB_CleanDCache_by_Addr(NNweights, Num_weights * sizeof(int8_t));
}

void calcAdresses(size_t insize, size_t outsize,size_t bytesOfType,volatile Matmul_info* infoStruct){
34000b1c:	b480      	push	{r7}
34000b1e:	b087      	sub	sp, #28
34000b20:	af00      	add	r7, sp, #0
34000b22:	60f8      	str	r0, [r7, #12]
34000b24:	60b9      	str	r1, [r7, #8]
34000b26:	607a      	str	r2, [r7, #4]
34000b28:	603b      	str	r3, [r7, #0]
	infoStruct->bytes = bytesOfType;
34000b2a:	687a      	ldr	r2, [r7, #4]
34000b2c:	683b      	ldr	r3, [r7, #0]
34000b2e:	601a      	str	r2, [r3, #0]
	infoStruct->insize = insize;
34000b30:	68fa      	ldr	r2, [r7, #12]
34000b32:	683b      	ldr	r3, [r7, #0]
34000b34:	605a      	str	r2, [r3, #4]
	infoStruct->outsize = outsize;
34000b36:	68ba      	ldr	r2, [r7, #8]
34000b38:	683b      	ldr	r3, [r7, #0]
34000b3a:	609a      	str	r2, [r3, #8]

	int inBytes = bytesOfType * insize;
34000b3c:	687b      	ldr	r3, [r7, #4]
34000b3e:	68fa      	ldr	r2, [r7, #12]
34000b40:	fb02 f303 	mul.w	r3, r2, r3
34000b44:	617b      	str	r3, [r7, #20]
	int outBytes = bytesOfType * outsize;
34000b46:	687b      	ldr	r3, [r7, #4]
34000b48:	68ba      	ldr	r2, [r7, #8]
34000b4a:	fb02 f303 	mul.w	r3, r2, r3
34000b4e:	613b      	str	r3, [r7, #16]

	infoStruct->weight_start = 0;
34000b50:	683b      	ldr	r3, [r7, #0]
34000b52:	2200      	movs	r2, #0
34000b54:	60da      	str	r2, [r3, #12]
	infoStruct->weight_end   = infoStruct->weight_start + inBytes * outBytes;
34000b56:	683b      	ldr	r3, [r7, #0]
34000b58:	68da      	ldr	r2, [r3, #12]
34000b5a:	697b      	ldr	r3, [r7, #20]
34000b5c:	6939      	ldr	r1, [r7, #16]
34000b5e:	fb01 f303 	mul.w	r3, r1, r3
34000b62:	441a      	add	r2, r3
34000b64:	683b      	ldr	r3, [r7, #0]
34000b66:	611a      	str	r2, [r3, #16]
	infoStruct->weight_limit = infoStruct->weight_end + inBytes;
34000b68:	683b      	ldr	r3, [r7, #0]
34000b6a:	691a      	ldr	r2, [r3, #16]
34000b6c:	697b      	ldr	r3, [r7, #20]
34000b6e:	441a      	add	r2, r3
34000b70:	683b      	ldr	r3, [r7, #0]
34000b72:	615a      	str	r2, [r3, #20]

	infoStruct->input_start = infoStruct->weight_limit ;
34000b74:	683b      	ldr	r3, [r7, #0]
34000b76:	695a      	ldr	r2, [r3, #20]
34000b78:	683b      	ldr	r3, [r7, #0]
34000b7a:	619a      	str	r2, [r3, #24]
	infoStruct->input_end   = infoStruct->input_start + inBytes;
34000b7c:	683b      	ldr	r3, [r7, #0]
34000b7e:	699a      	ldr	r2, [r3, #24]
34000b80:	697b      	ldr	r3, [r7, #20]
34000b82:	441a      	add	r2, r3
34000b84:	683b      	ldr	r3, [r7, #0]
34000b86:	61da      	str	r2, [r3, #28]
	infoStruct->input_limit = infoStruct->input_end + inBytes;
34000b88:	683b      	ldr	r3, [r7, #0]
34000b8a:	69da      	ldr	r2, [r3, #28]
34000b8c:	697b      	ldr	r3, [r7, #20]
34000b8e:	441a      	add	r2, r3
34000b90:	683b      	ldr	r3, [r7, #0]
34000b92:	621a      	str	r2, [r3, #32]

	infoStruct->output_start = infoStruct->input_limit;
34000b94:	683b      	ldr	r3, [r7, #0]
34000b96:	6a1a      	ldr	r2, [r3, #32]
34000b98:	683b      	ldr	r3, [r7, #0]
34000b9a:	625a      	str	r2, [r3, #36]	@ 0x24
	infoStruct->output_end   = infoStruct->output_start + outBytes;
34000b9c:	683b      	ldr	r3, [r7, #0]
34000b9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
34000ba0:	693b      	ldr	r3, [r7, #16]
34000ba2:	441a      	add	r2, r3
34000ba4:	683b      	ldr	r3, [r7, #0]
34000ba6:	629a      	str	r2, [r3, #40]	@ 0x28
	infoStruct->output_limit = infoStruct->output_end + outBytes;
34000ba8:	683b      	ldr	r3, [r7, #0]
34000baa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34000bac:	693b      	ldr	r3, [r7, #16]
34000bae:	441a      	add	r2, r3
34000bb0:	683b      	ldr	r3, [r7, #0]
34000bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
34000bb4:	bf00      	nop
34000bb6:	371c      	adds	r7, #28
34000bb8:	46bd      	mov	sp, r7
34000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
34000bbe:	4770      	bx	lr

34000bc0 <getIdentityWeights_int8>:
	LL_ATON_RT_Main(&NN_Instance_int8);

	return (float*)(matmulInfo_Float.output_start);
}

int8_t* getIdentityWeights_int8(size_t insize, size_t outsize) {
34000bc0:	b580      	push	{r7, lr}
34000bc2:	b086      	sub	sp, #24
34000bc4:	af00      	add	r7, sp, #0
34000bc6:	6078      	str	r0, [r7, #4]
34000bc8:	6039      	str	r1, [r7, #0]
    int8_t* identity = malloc(insize * outsize * sizeof(int8_t));
34000bca:	687b      	ldr	r3, [r7, #4]
34000bcc:	683a      	ldr	r2, [r7, #0]
34000bce:	fb02 f303 	mul.w	r3, r2, r3
34000bd2:	4618      	mov	r0, r3
34000bd4:	f01a fd2e 	bl	3401b634 <malloc>
34000bd8:	4603      	mov	r3, r0
34000bda:	613b      	str	r3, [r7, #16]
    if (identity == NULL) {
34000bdc:	693b      	ldr	r3, [r7, #16]
34000bde:	2b00      	cmp	r3, #0
34000be0:	d101      	bne.n	34000be6 <getIdentityWeights_int8+0x26>
        return NULL;
34000be2:	2300      	movs	r3, #0
34000be4:	e022      	b.n	34000c2c <getIdentityWeights_int8+0x6c>
    }

    // Initialize to 0
    memset(identity, 0, insize * outsize * sizeof(int8_t));
34000be6:	687b      	ldr	r3, [r7, #4]
34000be8:	683a      	ldr	r2, [r7, #0]
34000bea:	fb02 f303 	mul.w	r3, r2, r3
34000bee:	461a      	mov	r2, r3
34000bf0:	2100      	movs	r1, #0
34000bf2:	6938      	ldr	r0, [r7, #16]
34000bf4:	f01b fcea 	bl	3401c5cc <memset>

    // Identity matrix is defined by: out[i] = in[i]
    // So we need to set W[i][i] = 1, which is at index: i * insize + i
    size_t min_dim = (insize < outsize) ? insize : outsize;
34000bf8:	683a      	ldr	r2, [r7, #0]
34000bfa:	687b      	ldr	r3, [r7, #4]
34000bfc:	4293      	cmp	r3, r2
34000bfe:	bf28      	it	cs
34000c00:	4613      	movcs	r3, r2
34000c02:	60fb      	str	r3, [r7, #12]

    for (size_t i = 0; i < min_dim; i++) {
34000c04:	2300      	movs	r3, #0
34000c06:	617b      	str	r3, [r7, #20]
34000c08:	e00b      	b.n	34000c22 <getIdentityWeights_int8+0x62>
        identity[i * insize + i] = 1;
34000c0a:	687b      	ldr	r3, [r7, #4]
34000c0c:	3301      	adds	r3, #1
34000c0e:	697a      	ldr	r2, [r7, #20]
34000c10:	fb02 f303 	mul.w	r3, r2, r3
34000c14:	693a      	ldr	r2, [r7, #16]
34000c16:	4413      	add	r3, r2
34000c18:	2201      	movs	r2, #1
34000c1a:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < min_dim; i++) {
34000c1c:	697b      	ldr	r3, [r7, #20]
34000c1e:	3301      	adds	r3, #1
34000c20:	617b      	str	r3, [r7, #20]
34000c22:	697a      	ldr	r2, [r7, #20]
34000c24:	68fb      	ldr	r3, [r7, #12]
34000c26:	429a      	cmp	r2, r3
34000c28:	d3ef      	bcc.n	34000c0a <getIdentityWeights_int8+0x4a>
    }

    return identity;
34000c2a:	693b      	ldr	r3, [r7, #16]
}
34000c2c:	4618      	mov	r0, r3
34000c2e:	3718      	adds	r7, #24
34000c30:	46bd      	mov	sp, r7
34000c32:	bd80      	pop	{r7, pc}

34000c34 <npu_tiledmatvec_int8>:
    }

    *nnin_length = LL_Buffer_len(&nn_in_info[0]);
}

int npu_tiledmatvec_int8(int8_t* invec, size_t insize, int8_t* outvec, size_t outsize, int8_t* inMat) {
34000c34:	b590      	push	{r4, r7, lr}
34000c36:	b0dd      	sub	sp, #372	@ 0x174
34000c38:	af04      	add	r7, sp, #16
34000c3a:	f507 74b0 	add.w	r4, r7, #352	@ 0x160
34000c3e:	f5a4 74aa 	sub.w	r4, r4, #340	@ 0x154
34000c42:	6020      	str	r0, [r4, #0]
34000c44:	f507 70b0 	add.w	r0, r7, #352	@ 0x160
34000c48:	f5a0 70ac 	sub.w	r0, r0, #344	@ 0x158
34000c4c:	6001      	str	r1, [r0, #0]
34000c4e:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
34000c52:	f5a1 71ae 	sub.w	r1, r1, #348	@ 0x15c
34000c56:	600a      	str	r2, [r1, #0]
34000c58:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000c5c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
34000c60:	6013      	str	r3, [r2, #0]
    size_t refSize = 16;
34000c62:	2310      	movs	r3, #16
34000c64:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150

    extern volatile Matmul_info matmulInfo_int;

    // Calculate addresses
    calcAdresses(refSize, refSize, 1, &matmulInfo_int);
34000c68:	4bd0      	ldr	r3, [pc, #832]	@ (34000fac <npu_tiledmatvec_int8+0x378>)
34000c6a:	2201      	movs	r2, #1
34000c6c:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
34000c70:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
34000c74:	f7ff ff52 	bl	34000b1c <calcAdresses>
    int8_t* outp = (int8_t*)(0x34200000UL + matmulInfo_int.output_start);
34000c78:	4bcc      	ldr	r3, [pc, #816]	@ (34000fac <npu_tiledmatvec_int8+0x378>)
34000c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34000c7c:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000c80:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
34000c84:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c

    // Initialize output vector to 0
    memset(outvec, 0, outsize * sizeof(int8_t));
34000c88:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
34000c8c:	f5a3 72b0 	sub.w	r2, r3, #352	@ 0x160
34000c90:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
34000c94:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
34000c98:	6812      	ldr	r2, [r2, #0]
34000c9a:	2100      	movs	r1, #0
34000c9c:	6818      	ldr	r0, [r3, #0]
34000c9e:	f01b fc95 	bl	3401c5cc <memset>

    size_t num_tiles_out = (outsize + refSize - 1) / refSize;
34000ca2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
34000ca6:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
34000caa:	681a      	ldr	r2, [r3, #0]
34000cac:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000cb0:	4413      	add	r3, r2
34000cb2:	1e5a      	subs	r2, r3, #1
34000cb4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000cb8:	fbb2 f3f3 	udiv	r3, r2, r3
34000cbc:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
    size_t num_tiles_in  = (insize + refSize - 1) / refSize;
34000cc0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
34000cc4:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
34000cc8:	681a      	ldr	r2, [r3, #0]
34000cca:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000cce:	4413      	add	r3, r2
34000cd0:	1e5a      	subs	r2, r3, #1
34000cd2:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000cd6:	fbb2 f3f3 	udiv	r3, r2, r3
34000cda:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144

    for (size_t i = 0; i < num_tiles_out; i++) {
34000cde:	2300      	movs	r3, #0
34000ce0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
34000ce4:	e154      	b.n	34000f90 <npu_tiledmatvec_int8+0x35c>
        int8_t acc[16] = {0};  // Accumulator for output tile
34000ce6:	f507 7392 	add.w	r3, r7, #292	@ 0x124
34000cea:	2200      	movs	r2, #0
34000cec:	601a      	str	r2, [r3, #0]
34000cee:	605a      	str	r2, [r3, #4]
34000cf0:	609a      	str	r2, [r3, #8]
34000cf2:	60da      	str	r2, [r3, #12]

        for (size_t j = 0; j < num_tiles_in; j++) {
34000cf4:	2300      	movs	r3, #0
34000cf6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
34000cfa:	e10b      	b.n	34000f14 <npu_tiledmatvec_int8+0x2e0>
            // --- Load vector tile (handle partial tiles safely) ---
            int8_t vecTile[16] = {0};
34000cfc:	f507 738a 	add.w	r3, r7, #276	@ 0x114
34000d00:	2200      	movs	r2, #0
34000d02:	601a      	str	r2, [r3, #0]
34000d04:	605a      	str	r2, [r3, #4]
34000d06:	609a      	str	r2, [r3, #8]
34000d08:	60da      	str	r2, [r3, #12]
            size_t vecCopy = (j * refSize + refSize <= insize) ? refSize : (insize - j * refSize);
34000d0a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
34000d0e:	3301      	adds	r3, #1
34000d10:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000d14:	fb02 f303 	mul.w	r3, r2, r3
34000d18:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000d1c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
34000d20:	6812      	ldr	r2, [r2, #0]
34000d22:	429a      	cmp	r2, r3
34000d24:	d20c      	bcs.n	34000d40 <npu_tiledmatvec_int8+0x10c>
34000d26:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
34000d2a:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000d2e:	fb02 f303 	mul.w	r3, r2, r3
34000d32:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000d36:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
34000d3a:	6812      	ldr	r2, [r2, #0]
34000d3c:	1ad3      	subs	r3, r2, r3
34000d3e:	e001      	b.n	34000d44 <npu_tiledmatvec_int8+0x110>
34000d40:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000d44:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
            memcpy(vecTile, &invec[j * refSize], vecCopy);
34000d48:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
34000d4c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000d50:	fb02 f303 	mul.w	r3, r2, r3
34000d54:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000d58:	f5a2 72aa 	sub.w	r2, r2, #340	@ 0x154
34000d5c:	6812      	ldr	r2, [r2, #0]
34000d5e:	18d1      	adds	r1, r2, r3
34000d60:	f507 738a 	add.w	r3, r7, #276	@ 0x114
34000d64:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
34000d68:	4618      	mov	r0, r3
34000d6a:	f01b febe 	bl	3401caea <memcpy>
            memcpy((int8_t*)(0x34200000UL + matmulInfo_int.input_start), vecTile, refSize);
34000d6e:	4b8f      	ldr	r3, [pc, #572]	@ (34000fac <npu_tiledmatvec_int8+0x378>)
34000d70:	699b      	ldr	r3, [r3, #24]
34000d72:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000d76:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
34000d7a:	4618      	mov	r0, r3
34000d7c:	f507 738a 	add.w	r3, r7, #276	@ 0x114
34000d80:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000d84:	4619      	mov	r1, r3
34000d86:	f01b feb0 	bl	3401caea <memcpy>

            // --- Load matrix sub-tile (handle edges) ---
            int8_t matTile[16*16] = {0};
34000d8a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
34000d8e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
34000d92:	4618      	mov	r0, r3
34000d94:	f44f 7380 	mov.w	r3, #256	@ 0x100
34000d98:	461a      	mov	r2, r3
34000d9a:	2100      	movs	r1, #0
34000d9c:	f01b fc16 	bl	3401c5cc <memset>
            size_t sub_rows = (i * refSize + refSize <= outsize) ? refSize : (outsize - i * refSize);
34000da0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
34000da4:	3301      	adds	r3, #1
34000da6:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000daa:	fb02 f303 	mul.w	r3, r2, r3
34000dae:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000db2:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
34000db6:	6812      	ldr	r2, [r2, #0]
34000db8:	429a      	cmp	r2, r3
34000dba:	d20c      	bcs.n	34000dd6 <npu_tiledmatvec_int8+0x1a2>
34000dbc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
34000dc0:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000dc4:	fb02 f303 	mul.w	r3, r2, r3
34000dc8:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000dcc:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
34000dd0:	6812      	ldr	r2, [r2, #0]
34000dd2:	1ad3      	subs	r3, r2, r3
34000dd4:	e001      	b.n	34000dda <npu_tiledmatvec_int8+0x1a6>
34000dd6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000dda:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
            size_t sub_cols = (j * refSize + refSize <= insize) ? refSize : (insize - j * refSize);
34000dde:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
34000de2:	3301      	adds	r3, #1
34000de4:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000de8:	fb02 f303 	mul.w	r3, r2, r3
34000dec:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000df0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
34000df4:	6812      	ldr	r2, [r2, #0]
34000df6:	429a      	cmp	r2, r3
34000df8:	d20c      	bcs.n	34000e14 <npu_tiledmatvec_int8+0x1e0>
34000dfa:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
34000dfe:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000e02:	fb02 f303 	mul.w	r3, r2, r3
34000e06:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000e0a:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
34000e0e:	6812      	ldr	r2, [r2, #0]
34000e10:	1ad3      	subs	r3, r2, r3
34000e12:	e001      	b.n	34000e18 <npu_tiledmatvec_int8+0x1e4>
34000e14:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000e18:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

            copy_submatrix(
34000e1c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
34000e20:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000e24:	fb02 f103 	mul.w	r1, r2, r3
34000e28:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
34000e2c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000e30:	fb03 f202 	mul.w	r2, r3, r2
34000e34:	f107 0014 	add.w	r0, r7, #20
34000e38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
34000e3c:	9302      	str	r3, [sp, #8]
34000e3e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
34000e42:	9301      	str	r3, [sp, #4]
34000e44:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
34000e48:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
34000e4c:	681b      	ldr	r3, [r3, #0]
34000e4e:	9300      	str	r3, [sp, #0]
34000e50:	4613      	mov	r3, r2
34000e52:	460a      	mov	r2, r1
34000e54:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
34000e58:	f000 f8ac 	bl	34000fb4 <copy_submatrix>
                insize,              // full row width
                sub_rows,            // rows in this tile
                sub_cols             // cols in this tile
            );

            memcpy((int8_t*)(0x34200000UL + matmulInfo_int.weight_start), matTile, refSize * refSize);
34000e5c:	4b53      	ldr	r3, [pc, #332]	@ (34000fac <npu_tiledmatvec_int8+0x378>)
34000e5e:	68db      	ldr	r3, [r3, #12]
34000e60:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000e64:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
34000e68:	4618      	mov	r0, r3
34000e6a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000e6e:	fb03 f203 	mul.w	r2, r3, r3
34000e72:	f107 0314 	add.w	r3, r7, #20
34000e76:	4619      	mov	r1, r3
34000e78:	f01b fe37 	bl	3401caea <memcpy>

            // --- Launch NPU ---
            LL_ATON_RT_Main(&NN_Instance_int8);
34000e7c:	484c      	ldr	r0, [pc, #304]	@ (34000fb0 <npu_tiledmatvec_int8+0x37c>)
34000e7e:	f019 fb1b 	bl	3401a4b8 <LL_ATON_RT_Main>
            printNPUData(
            		(int8_t*)(0x34200000UL + matmulInfo_int.input_start),
34000e82:	4b4a      	ldr	r3, [pc, #296]	@ (34000fac <npu_tiledmatvec_int8+0x378>)
34000e84:	699b      	ldr	r3, [r3, #24]
34000e86:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000e8a:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
            printNPUData(
34000e8e:	4618      	mov	r0, r3
					refSize,
					(int8_t*)(0x34200000UL + matmulInfo_int.output_start),
34000e90:	4b46      	ldr	r3, [pc, #280]	@ (34000fac <npu_tiledmatvec_int8+0x378>)
34000e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34000e94:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000e98:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
            printNPUData(
34000e9c:	461a      	mov	r2, r3
					refSize,
					(int8_t*)(0x34200000UL + matmulInfo_int.weight_start)
34000e9e:	4b43      	ldr	r3, [pc, #268]	@ (34000fac <npu_tiledmatvec_int8+0x378>)
34000ea0:	68db      	ldr	r3, [r3, #12]
34000ea2:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000ea6:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
            printNPUData(
34000eaa:	9300      	str	r3, [sp, #0]
34000eac:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000eb0:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
34000eb4:	f000 f8ac 	bl	34001010 <printNPUData>
            		);
            // --- Accumulate output from this tile ---
            for (size_t k = 0; k < sub_rows; k++) {
34000eb8:	2300      	movs	r3, #0
34000eba:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
34000ebe:	e01e      	b.n	34000efe <npu_tiledmatvec_int8+0x2ca>
                acc[k] += outp[k];
34000ec0:	f507 7292 	add.w	r2, r7, #292	@ 0x124
34000ec4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
34000ec8:	4413      	add	r3, r2
34000eca:	f993 3000 	ldrsb.w	r3, [r3]
34000ece:	b2da      	uxtb	r2, r3
34000ed0:	f8d7 114c 	ldr.w	r1, [r7, #332]	@ 0x14c
34000ed4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
34000ed8:	440b      	add	r3, r1
34000eda:	f993 3000 	ldrsb.w	r3, [r3]
34000ede:	b2db      	uxtb	r3, r3
34000ee0:	4413      	add	r3, r2
34000ee2:	b2db      	uxtb	r3, r3
34000ee4:	b259      	sxtb	r1, r3
34000ee6:	f507 7292 	add.w	r2, r7, #292	@ 0x124
34000eea:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
34000eee:	4413      	add	r3, r2
34000ef0:	460a      	mov	r2, r1
34000ef2:	701a      	strb	r2, [r3, #0]
            for (size_t k = 0; k < sub_rows; k++) {
34000ef4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
34000ef8:	3301      	adds	r3, #1
34000efa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
34000efe:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
34000f02:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
34000f06:	429a      	cmp	r2, r3
34000f08:	d3da      	bcc.n	34000ec0 <npu_tiledmatvec_int8+0x28c>
        for (size_t j = 0; j < num_tiles_in; j++) {
34000f0a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
34000f0e:	3301      	adds	r3, #1
34000f10:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
34000f14:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
34000f18:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
34000f1c:	429a      	cmp	r2, r3
34000f1e:	f4ff aeed 	bcc.w	34000cfc <npu_tiledmatvec_int8+0xc8>
            }
        }

        // --- Write back the accumulated result to outvec ---
        size_t write_count = (i * refSize + refSize <= outsize) ? refSize : (outsize - i * refSize);
34000f22:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
34000f26:	3301      	adds	r3, #1
34000f28:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000f2c:	fb02 f303 	mul.w	r3, r2, r3
34000f30:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000f34:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
34000f38:	6812      	ldr	r2, [r2, #0]
34000f3a:	429a      	cmp	r2, r3
34000f3c:	d20c      	bcs.n	34000f58 <npu_tiledmatvec_int8+0x324>
34000f3e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
34000f42:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000f46:	fb02 f303 	mul.w	r3, r2, r3
34000f4a:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000f4e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
34000f52:	6812      	ldr	r2, [r2, #0]
34000f54:	1ad3      	subs	r3, r2, r3
34000f56:	e001      	b.n	34000f5c <npu_tiledmatvec_int8+0x328>
34000f58:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
34000f5c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
        memcpy(&outvec[i * refSize], acc, write_count);
34000f60:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
34000f64:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
34000f68:	fb02 f303 	mul.w	r3, r2, r3
34000f6c:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
34000f70:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
34000f74:	6812      	ldr	r2, [r2, #0]
34000f76:	4413      	add	r3, r2
34000f78:	f507 7192 	add.w	r1, r7, #292	@ 0x124
34000f7c:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
34000f80:	4618      	mov	r0, r3
34000f82:	f01b fdb2 	bl	3401caea <memcpy>
    for (size_t i = 0; i < num_tiles_out; i++) {
34000f86:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
34000f8a:	3301      	adds	r3, #1
34000f8c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
34000f90:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
34000f94:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
34000f98:	429a      	cmp	r2, r3
34000f9a:	f4ff aea4 	bcc.w	34000ce6 <npu_tiledmatvec_int8+0xb2>
    }

    return 0; // Success
34000f9e:	2300      	movs	r3, #0
}
34000fa0:	4618      	mov	r0, r3
34000fa2:	f507 77b2 	add.w	r7, r7, #356	@ 0x164
34000fa6:	46bd      	mov	sp, r7
34000fa8:	bd90      	pop	{r4, r7, pc}
34000faa:	bf00      	nop
34000fac:	34020c94 	.word	0x34020c94
34000fb0:	34020a6c 	.word	0x34020a6c

34000fb4 <copy_submatrix>:



void copy_submatrix(int8_t *dest, int8_t *src,
                    size_t start_row, size_t start_col,
                    size_t src_cols, size_t sub_rows, size_t sub_cols) {
34000fb4:	b580      	push	{r7, lr}
34000fb6:	b088      	sub	sp, #32
34000fb8:	af00      	add	r7, sp, #0
34000fba:	60f8      	str	r0, [r7, #12]
34000fbc:	60b9      	str	r1, [r7, #8]
34000fbe:	607a      	str	r2, [r7, #4]
34000fc0:	603b      	str	r3, [r7, #0]
    for (size_t i = 0; i < sub_rows; i++) {
34000fc2:	2300      	movs	r3, #0
34000fc4:	61fb      	str	r3, [r7, #28]
34000fc6:	e01a      	b.n	34000ffe <copy_submatrix+0x4a>
        size_t src_index = (start_row + i) * src_cols + start_col;
34000fc8:	687a      	ldr	r2, [r7, #4]
34000fca:	69fb      	ldr	r3, [r7, #28]
34000fcc:	4413      	add	r3, r2
34000fce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
34000fd0:	fb02 f303 	mul.w	r3, r2, r3
34000fd4:	683a      	ldr	r2, [r7, #0]
34000fd6:	4413      	add	r3, r2
34000fd8:	61bb      	str	r3, [r7, #24]
        size_t dest_index = i * sub_cols;
34000fda:	69fb      	ldr	r3, [r7, #28]
34000fdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000fde:	fb02 f303 	mul.w	r3, r2, r3
34000fe2:	617b      	str	r3, [r7, #20]
        memcpy(&dest[dest_index], &src[src_index], sub_cols * sizeof(int8_t));
34000fe4:	68fa      	ldr	r2, [r7, #12]
34000fe6:	697b      	ldr	r3, [r7, #20]
34000fe8:	18d0      	adds	r0, r2, r3
34000fea:	68ba      	ldr	r2, [r7, #8]
34000fec:	69bb      	ldr	r3, [r7, #24]
34000fee:	4413      	add	r3, r2
34000ff0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000ff2:	4619      	mov	r1, r3
34000ff4:	f01b fd79 	bl	3401caea <memcpy>
    for (size_t i = 0; i < sub_rows; i++) {
34000ff8:	69fb      	ldr	r3, [r7, #28]
34000ffa:	3301      	adds	r3, #1
34000ffc:	61fb      	str	r3, [r7, #28]
34000ffe:	69fa      	ldr	r2, [r7, #28]
34001000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34001002:	429a      	cmp	r2, r3
34001004:	d3e0      	bcc.n	34000fc8 <copy_submatrix+0x14>
    }
}
34001006:	bf00      	nop
34001008:	bf00      	nop
3400100a:	3720      	adds	r7, #32
3400100c:	46bd      	mov	sp, r7
3400100e:	bd80      	pop	{r7, pc}

34001010 <printNPUData>:

void printNPUData(int8_t* invec,size_t insize,int8_t* outvec,size_t outsize,int8_t*wightvec){
34001010:	b580      	push	{r7, lr}
34001012:	b088      	sub	sp, #32
34001014:	af00      	add	r7, sp, #0
34001016:	60f8      	str	r0, [r7, #12]
34001018:	60b9      	str	r1, [r7, #8]
3400101a:	607a      	str	r2, [r7, #4]
3400101c:	603b      	str	r3, [r7, #0]
	for(int i = 0; i<insize;i++){
3400101e:	2300      	movs	r3, #0
34001020:	61fb      	str	r3, [r7, #28]
34001022:	e00c      	b.n	3400103e <printNPUData+0x2e>
		printf("Input[%2d]:%4d",i,invec[i]);
34001024:	69fb      	ldr	r3, [r7, #28]
34001026:	68fa      	ldr	r2, [r7, #12]
34001028:	4413      	add	r3, r2
3400102a:	f993 3000 	ldrsb.w	r3, [r3]
3400102e:	461a      	mov	r2, r3
34001030:	69f9      	ldr	r1, [r7, #28]
34001032:	4827      	ldr	r0, [pc, #156]	@ (340010d0 <printNPUData+0xc0>)
34001034:	f01b f982 	bl	3401c33c <iprintf>
	for(int i = 0; i<insize;i++){
34001038:	69fb      	ldr	r3, [r7, #28]
3400103a:	3301      	adds	r3, #1
3400103c:	61fb      	str	r3, [r7, #28]
3400103e:	69fb      	ldr	r3, [r7, #28]
34001040:	68ba      	ldr	r2, [r7, #8]
34001042:	429a      	cmp	r2, r3
34001044:	d8ee      	bhi.n	34001024 <printNPUData+0x14>
	}
	printf("\n\r");
34001046:	4823      	ldr	r0, [pc, #140]	@ (340010d4 <printNPUData+0xc4>)
34001048:	f01b f978 	bl	3401c33c <iprintf>
	printf("Weights:\n\r");
3400104c:	4822      	ldr	r0, [pc, #136]	@ (340010d8 <printNPUData+0xc8>)
3400104e:	f01b f975 	bl	3401c33c <iprintf>
	for(int i = 0; i<outsize;i++){
34001052:	2300      	movs	r3, #0
34001054:	61bb      	str	r3, [r7, #24]
34001056:	e01d      	b.n	34001094 <printNPUData+0x84>
		for(int j = 0; j < insize;j++){
34001058:	2300      	movs	r3, #0
3400105a:	617b      	str	r3, [r7, #20]
3400105c:	e010      	b.n	34001080 <printNPUData+0x70>
			printf("%4d", wightvec[i * insize + j]);
3400105e:	69bb      	ldr	r3, [r7, #24]
34001060:	68ba      	ldr	r2, [r7, #8]
34001062:	fb03 f202 	mul.w	r2, r3, r2
34001066:	697b      	ldr	r3, [r7, #20]
34001068:	4413      	add	r3, r2
3400106a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
3400106c:	4413      	add	r3, r2
3400106e:	f993 3000 	ldrsb.w	r3, [r3]
34001072:	4619      	mov	r1, r3
34001074:	4819      	ldr	r0, [pc, #100]	@ (340010dc <printNPUData+0xcc>)
34001076:	f01b f961 	bl	3401c33c <iprintf>
		for(int j = 0; j < insize;j++){
3400107a:	697b      	ldr	r3, [r7, #20]
3400107c:	3301      	adds	r3, #1
3400107e:	617b      	str	r3, [r7, #20]
34001080:	697b      	ldr	r3, [r7, #20]
34001082:	68ba      	ldr	r2, [r7, #8]
34001084:	429a      	cmp	r2, r3
34001086:	d8ea      	bhi.n	3400105e <printNPUData+0x4e>
		}
		printf("\n\r");
34001088:	4812      	ldr	r0, [pc, #72]	@ (340010d4 <printNPUData+0xc4>)
3400108a:	f01b f957 	bl	3401c33c <iprintf>
	for(int i = 0; i<outsize;i++){
3400108e:	69bb      	ldr	r3, [r7, #24]
34001090:	3301      	adds	r3, #1
34001092:	61bb      	str	r3, [r7, #24]
34001094:	69bb      	ldr	r3, [r7, #24]
34001096:	683a      	ldr	r2, [r7, #0]
34001098:	429a      	cmp	r2, r3
3400109a:	d8dd      	bhi.n	34001058 <printNPUData+0x48>
	}

	for(int i = 0; i<outsize;i++){
3400109c:	2300      	movs	r3, #0
3400109e:	613b      	str	r3, [r7, #16]
340010a0:	e00c      	b.n	340010bc <printNPUData+0xac>
			printf("Output[%2d]:%4d",i,outvec[i]);
340010a2:	693b      	ldr	r3, [r7, #16]
340010a4:	687a      	ldr	r2, [r7, #4]
340010a6:	4413      	add	r3, r2
340010a8:	f993 3000 	ldrsb.w	r3, [r3]
340010ac:	461a      	mov	r2, r3
340010ae:	6939      	ldr	r1, [r7, #16]
340010b0:	480b      	ldr	r0, [pc, #44]	@ (340010e0 <printNPUData+0xd0>)
340010b2:	f01b f943 	bl	3401c33c <iprintf>
	for(int i = 0; i<outsize;i++){
340010b6:	693b      	ldr	r3, [r7, #16]
340010b8:	3301      	adds	r3, #1
340010ba:	613b      	str	r3, [r7, #16]
340010bc:	693b      	ldr	r3, [r7, #16]
340010be:	683a      	ldr	r2, [r7, #0]
340010c0:	429a      	cmp	r2, r3
340010c2:	d8ee      	bhi.n	340010a2 <printNPUData+0x92>
	}
}
340010c4:	bf00      	nop
340010c6:	bf00      	nop
340010c8:	3720      	adds	r7, #32
340010ca:	46bd      	mov	sp, r7
340010cc:	bd80      	pop	{r7, pc}
340010ce:	bf00      	nop
340010d0:	3401e434 	.word	0x3401e434
340010d4:	3401e444 	.word	0x3401e444
340010d8:	3401e448 	.word	0x3401e448
340010dc:	3401e454 	.word	0x3401e454
340010e0:	3401e458 	.word	0x3401e458

340010e4 <LL_ATON_Cache_MCU_Invalidate_Range>:
 */
#if defined(LL_ATON_RT_RELOC) && defined(BUILD_AI_NETWORK_RELOC)
  void LL_ATON_Cache_MCU_Invalidate_Range(uintptr_t virtual_addr, uint32_t size);
#else
  static inline void LL_ATON_Cache_MCU_Invalidate_Range(uintptr_t virtual_addr, uint32_t size)
  {
340010e4:	b580      	push	{r7, lr}
340010e6:	b082      	sub	sp, #8
340010e8:	af00      	add	r7, sp, #0
340010ea:	6078      	str	r0, [r7, #4]
340010ec:	6039      	str	r1, [r7, #0]
    LL_ATON_OSAL_LOCK_MCU_CACHE();
    mcu_cache_invalidate_range(virtual_addr, virtual_addr + size);
340010ee:	687a      	ldr	r2, [r7, #4]
340010f0:	683b      	ldr	r3, [r7, #0]
340010f2:	4413      	add	r3, r2
340010f4:	4619      	mov	r1, r3
340010f6:	6878      	ldr	r0, [r7, #4]
340010f8:	f000 ff88 	bl	3400200c <mcu_cache_invalidate_range>
    LL_ATON_OSAL_UNLOCK_MCU_CACHE();
  }
340010fc:	bf00      	nop
340010fe:	3708      	adds	r7, #8
34001100:	46bd      	mov	sp, r7
34001102:	bd80      	pop	{r7, pc}

34001104 <LL_ATON_Set_User_Input_Buffer_int8>:
/* index=3 file postfix=AXISRAM3 name=npuRAM3 offset=0x34200000  absolute_mode size=458752 READ_WRITE THROUGHPUT=HIGH LATENCY=LOW byte width=8 freq ratio=1.25 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=OFF read_power=18.531 write_power=16.201 use4initializers=NO score=94  */
/* global pool 0 is ? */
/* index=0 file postfix=AXISRAM6 name=npuRAM6 offset=0x34350000  absolute_mode size=458744 READ_WRITE THROUGHPUT=HIGH LATENCY=LOW byte width=8 freq ratio=1.25 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=OFF read_power=19.006 write_power=15.79 use4initializers=NO score=94  */

LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_int8(uint32_t num, void* buffer, uint32_t size)
{
34001104:	b480      	push	{r7}
34001106:	b085      	sub	sp, #20
34001108:	af00      	add	r7, sp, #0
3400110a:	60f8      	str	r0, [r7, #12]
3400110c:	60b9      	str	r1, [r7, #8]
3400110e:	607a      	str	r2, [r7, #4]
  {
    return LL_ATON_User_IO_WRONG_INDEX;
34001110:	2303      	movs	r3, #3
  }
}
34001112:	4618      	mov	r0, r3
34001114:	3714      	adds	r7, #20
34001116:	46bd      	mov	sp, r7
34001118:	f85d 7b04 	ldr.w	r7, [sp], #4
3400111c:	4770      	bx	lr

3400111e <LL_ATON_Get_User_Input_Buffer_int8>:

void *LL_ATON_Get_User_Input_Buffer_int8(uint32_t num)
{
3400111e:	b480      	push	{r7}
34001120:	b083      	sub	sp, #12
34001122:	af00      	add	r7, sp, #0
34001124:	6078      	str	r0, [r7, #4]
  {
    return NULL;
34001126:	2300      	movs	r3, #0
  }
}
34001128:	4618      	mov	r0, r3
3400112a:	370c      	adds	r7, #12
3400112c:	46bd      	mov	sp, r7
3400112e:	f85d 7b04 	ldr.w	r7, [sp], #4
34001132:	4770      	bx	lr

34001134 <LL_ATON_Set_User_Output_Buffer_int8>:

LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_int8(uint32_t num, void* buffer, uint32_t size)
{
34001134:	b480      	push	{r7}
34001136:	b085      	sub	sp, #20
34001138:	af00      	add	r7, sp, #0
3400113a:	60f8      	str	r0, [r7, #12]
3400113c:	60b9      	str	r1, [r7, #8]
3400113e:	607a      	str	r2, [r7, #4]
  {
    return LL_ATON_User_IO_WRONG_INDEX;
34001140:	2303      	movs	r3, #3
  }
}
34001142:	4618      	mov	r0, r3
34001144:	3714      	adds	r7, #20
34001146:	46bd      	mov	sp, r7
34001148:	f85d 7b04 	ldr.w	r7, [sp], #4
3400114c:	4770      	bx	lr

3400114e <LL_ATON_Get_User_Output_Buffer_int8>:

void *LL_ATON_Get_User_Output_Buffer_int8(uint32_t num)
{
3400114e:	b480      	push	{r7}
34001150:	b083      	sub	sp, #12
34001152:	af00      	add	r7, sp, #0
34001154:	6078      	str	r0, [r7, #4]
  {
    return NULL;
34001156:	2300      	movs	r3, #0
  }
}
34001158:	4618      	mov	r0, r3
3400115a:	370c      	adds	r7, #12
3400115c:	46bd      	mov	sp, r7
3400115e:	f85d 7b04 	ldr.w	r7, [sp], #4
34001162:	4770      	bx	lr

34001164 <LL_ATON_EC_Network_Init_int8>:

bool LL_ATON_EC_Network_Init_int8(void)
{
34001164:	b480      	push	{r7}
34001166:	af00      	add	r7, sp, #0
  return true;
34001168:	2301      	movs	r3, #1
}
3400116a:	4618      	mov	r0, r3
3400116c:	46bd      	mov	sp, r7
3400116e:	f85d 7b04 	ldr.w	r7, [sp], #4
34001172:	4770      	bx	lr

34001174 <LL_ATON_EC_Inference_Init_int8>:

bool LL_ATON_EC_Inference_Init_int8(void)
{
34001174:	b480      	push	{r7}
34001176:	af00      	add	r7, sp, #0
  return true;
34001178:	2301      	movs	r3, #1
}
3400117a:	4618      	mov	r0, r3
3400117c:	46bd      	mov	sp, r7
3400117e:	f85d 7b04 	ldr.w	r7, [sp], #4
34001182:	4770      	bx	lr

34001184 <LL_ATON_Start_EpochBlock_int8>:
/* scheduling epoch=0    nodes=5   ------------------------------------------------------------------- */

/* scheduling epoch=1    nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_int8(const void *epoch_block)
{
34001184:	b580      	push	{r7, lr}
34001186:	b0c2      	sub	sp, #264	@ 0x108
34001188:	af00      	add	r7, sp, #0
3400118a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
3400118e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
34001192:	6018      	str	r0, [r3, #0]

  LL_ATON_LIB_UNUSED(epoch_block);
  extern volatile Matmul_info matmulInfo_int;

  /* CONV_ACC_V2 configuration */
  LL_Convacc_InitTypeDef conv_init = {
34001194:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
34001198:	223c      	movs	r2, #60	@ 0x3c
3400119a:	2100      	movs	r1, #0
3400119c:	4618      	mov	r0, r3
3400119e:	f01b fa15 	bl	3401c5cc <memset>
340011a2:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
340011a6:	2201      	movs	r2, #1
340011a8:	f362 1305 	bfi	r3, r2, #4, #2
340011ac:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
340011b0:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
340011b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
340011b8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
340011bc:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
340011c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
340011c4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
340011c8:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
340011cc:	f043 0301 	orr.w	r3, r3, #1
340011d0:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
340011d4:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
340011d8:	2201      	movs	r2, #1
340011da:	f362 0383 	bfi	r3, r2, #2, #2
340011de:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
340011e2:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
340011e6:	2201      	movs	r2, #1
340011e8:	f362 1305 	bfi	r3, r2, #4, #2
340011ec:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
340011f0:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
340011f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
340011f8:	f887 30ce 	strb.w	r3, [r7, #206]	@ 0xce
340011fc:	2301      	movs	r3, #1
340011fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
34001202:	2301      	movs	r3, #1
34001204:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
34001208:	2301      	movs	r3, #1
3400120a:	f887 30dc 	strb.w	r3, [r7, #220]	@ 0xdc
3400120e:	2301      	movs	r3, #1
34001210:	f887 30dd 	strb.w	r3, [r7, #221]	@ 0xdd
    .raw_o = 0,
    .fWidth = 1,
    .fHeight = 1,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = matmulInfo_int.insize,
34001214:	4b5c      	ldr	r3, [pc, #368]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
34001216:	685b      	ldr	r3, [r3, #4]
  LL_Convacc_InitTypeDef conv_init = {
34001218:	b2db      	uxtb	r3, r3
3400121a:	f887 30de 	strb.w	r3, [r7, #222]	@ 0xde
    .batchDepth = matmulInfo_int.outsize,
3400121e:	4b5a      	ldr	r3, [pc, #360]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
34001220:	689b      	ldr	r3, [r3, #8]
  LL_Convacc_InitTypeDef conv_init = {
34001222:	b29b      	uxth	r3, r3
34001224:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
34001228:	2301      	movs	r3, #1
3400122a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
3400122e:	2301      	movs	r3, #1
34001230:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 0,
  };
  LL_Convacc_Init(0, &conv_init);
34001234:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
34001238:	4619      	mov	r1, r3
3400123a:	2000      	movs	r0, #0
3400123c:	f018 fcf2 	bl	34019c24 <LL_Convacc_Init>

  /* Input vector (116 int8) */
  LL_Streng_TensorInitTypeDef input_tensor = {
34001240:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
34001244:	2240      	movs	r2, #64	@ 0x40
34001246:	2100      	movs	r1, #0
34001248:	4618      	mov	r0, r3
3400124a:	f01b f9bf 	bl	3401c5cc <memset>
3400124e:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
34001252:	f043 0302 	orr.w	r3, r3, #2
34001256:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
3400125a:	4b4c      	ldr	r3, [pc, #304]	@ (3400138c <LL_ATON_Start_EpochBlock_int8+0x208>)
3400125c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = { (unsigned char *)(0x34200000UL) },
    .offset_start = matmulInfo_int.input_start,
34001260:	4b49      	ldr	r3, [pc, #292]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
34001262:	699b      	ldr	r3, [r3, #24]
  LL_Streng_TensorInitTypeDef input_tensor = {
34001264:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    .offset_end = matmulInfo_int.input_end,
34001268:	4b47      	ldr	r3, [pc, #284]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
3400126a:	69db      	ldr	r3, [r3, #28]
  LL_Streng_TensorInitTypeDef input_tensor = {
3400126c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    .offset_limit = matmulInfo_int.input_limit,
34001270:	4b45      	ldr	r3, [pc, #276]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
34001272:	6a1b      	ldr	r3, [r3, #32]
  LL_Streng_TensorInitTypeDef input_tensor = {
34001274:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
34001278:	2310      	movs	r3, #16
3400127a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
3400127e:	2301      	movs	r3, #1
34001280:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
34001284:	2308      	movs	r3, #8
34001286:	f887 30c8 	strb.w	r3, [r7, #200]	@ 0xc8
3400128a:	2308      	movs	r3, #8
3400128c:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };
  LL_Streng_TensorInit(1, &input_tensor, 1);
34001290:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
34001294:	2201      	movs	r2, #1
34001296:	4619      	mov	r1, r3
34001298:	2001      	movs	r0, #1
3400129a:	f017 fe55 	bl	34018f48 <LL_Streng_TensorInit>

  /* Weight matrix (1616 int8) */
  LL_Streng_TensorInitTypeDef weight_tensor = {
3400129e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
340012a2:	2240      	movs	r2, #64	@ 0x40
340012a4:	2100      	movs	r1, #0
340012a6:	4618      	mov	r0, r3
340012a8:	f01b f990 	bl	3401c5cc <memset>
340012ac:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
340012b0:	f043 0302 	orr.w	r3, r3, #2
340012b4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
340012b8:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
340012bc:	f043 0308 	orr.w	r3, r3, #8
340012c0:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
340012c4:	4b31      	ldr	r3, [pc, #196]	@ (3400138c <LL_ATON_Start_EpochBlock_int8+0x208>)
340012c6:	653b      	str	r3, [r7, #80]	@ 0x50
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = { (unsigned char *)(0x34200000UL) },
    .offset_start = matmulInfo_int.weight_start,
340012c8:	4b2f      	ldr	r3, [pc, #188]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
340012ca:	68db      	ldr	r3, [r3, #12]
  LL_Streng_TensorInitTypeDef weight_tensor = {
340012cc:	657b      	str	r3, [r7, #84]	@ 0x54
    .offset_end = matmulInfo_int.weight_end,
340012ce:	4b2e      	ldr	r3, [pc, #184]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
340012d0:	691b      	ldr	r3, [r3, #16]
  LL_Streng_TensorInitTypeDef weight_tensor = {
340012d2:	65bb      	str	r3, [r7, #88]	@ 0x58
    .offset_limit = matmulInfo_int.weight_limit,
340012d4:	4b2c      	ldr	r3, [pc, #176]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
340012d6:	695b      	ldr	r3, [r3, #20]
  LL_Streng_TensorInitTypeDef weight_tensor = {
340012d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
340012da:	2301      	movs	r3, #1
340012dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
340012e0:	2308      	movs	r3, #8
340012e2:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
340012e6:	2308      	movs	r3, #8
340012e8:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };
  LL_Streng_TensorInit(9, &weight_tensor, 1);
340012ec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
340012f0:	2201      	movs	r2, #1
340012f2:	4619      	mov	r1, r3
340012f4:	2009      	movs	r0, #9
340012f6:	f017 fe27 	bl	34018f48 <LL_Streng_TensorInit>

  /* Output vector (161 int8) */
  LL_Streng_TensorInitTypeDef output_tensor = {
340012fa:	f107 030c 	add.w	r3, r7, #12
340012fe:	2240      	movs	r2, #64	@ 0x40
34001300:	2100      	movs	r1, #0
34001302:	4618      	mov	r0, r3
34001304:	f01b f962 	bl	3401c5cc <memset>
34001308:	7b3b      	ldrb	r3, [r7, #12]
3400130a:	f043 0301 	orr.w	r3, r3, #1
3400130e:	733b      	strb	r3, [r7, #12]
34001310:	7b3b      	ldrb	r3, [r7, #12]
34001312:	f043 0302 	orr.w	r3, r3, #2
34001316:	733b      	strb	r3, [r7, #12]
34001318:	4b1c      	ldr	r3, [pc, #112]	@ (3400138c <LL_ATON_Start_EpochBlock_int8+0x208>)
3400131a:	613b      	str	r3, [r7, #16]
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = { (unsigned char *)(0x34200000UL) },
    .offset_start = matmulInfo_int.output_start,
3400131c:	4b1a      	ldr	r3, [pc, #104]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
3400131e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  LL_Streng_TensorInitTypeDef output_tensor = {
34001320:	617b      	str	r3, [r7, #20]
    .offset_end = matmulInfo_int.output_end,
34001322:	4b19      	ldr	r3, [pc, #100]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
34001324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_Streng_TensorInitTypeDef output_tensor = {
34001326:	61bb      	str	r3, [r7, #24]
    .offset_limit = matmulInfo_int.output_limit,
34001328:	4b17      	ldr	r3, [pc, #92]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
3400132a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  LL_Streng_TensorInitTypeDef output_tensor = {
3400132c:	61fb      	str	r3, [r7, #28]
3400132e:	2310      	movs	r3, #16
34001330:	637b      	str	r3, [r7, #52]	@ 0x34
34001332:	2301      	movs	r3, #1
34001334:	647b      	str	r3, [r7, #68]	@ 0x44
34001336:	2308      	movs	r3, #8
34001338:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
3400133c:	2308      	movs	r3, #8
3400133e:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };
  LL_Streng_TensorInit(3, &output_tensor, 1);
34001342:	f107 030c 	add.w	r3, r7, #12
34001346:	2201      	movs	r2, #1
34001348:	4619      	mov	r1, r3
3400134a:	2003      	movs	r0, #3
3400134c:	f017 fdfc 	bl	34018f48 <LL_Streng_TensorInit>
    // CONV output  DMA
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0),
      LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0),
      LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0 },
  };
  LL_Switch_Init(switch_init, 3);
34001350:	2103      	movs	r1, #3
34001352:	480f      	ldr	r0, [pc, #60]	@ (34001390 <LL_ATON_Start_EpochBlock_int8+0x20c>)
34001354:	f018 fc10 	bl	34019b78 <LL_Switch_Init>

  LL_ATON_Cache_MCU_Invalidate_Range((uintptr_t)(0x34200000UL + matmulInfo_int.input_start), matmulInfo_int.output_end - matmulInfo_int.input_start); /// Very Important!!
34001358:	4b0b      	ldr	r3, [pc, #44]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
3400135a:	699b      	ldr	r3, [r3, #24]
3400135c:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34001360:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
34001364:	4a08      	ldr	r2, [pc, #32]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
34001366:	6a91      	ldr	r1, [r2, #40]	@ 0x28
34001368:	4a07      	ldr	r2, [pc, #28]	@ (34001388 <LL_ATON_Start_EpochBlock_int8+0x204>)
3400136a:	6992      	ldr	r2, [r2, #24]
3400136c:	1a8a      	subs	r2, r1, r2
3400136e:	4611      	mov	r1, r2
34001370:	4618      	mov	r0, r3
34001372:	f7ff feb7 	bl	340010e4 <LL_ATON_Cache_MCU_Invalidate_Range>
    { {STRENG, 3} },
    { {CONVACC, 0} },
    { {STRENG, 1} },
    { {STRENG, 9} },
  };
  LL_ATON_EnableUnits_Init(enable_units, 4);
34001376:	2104      	movs	r1, #4
34001378:	4806      	ldr	r0, [pc, #24]	@ (34001394 <LL_ATON_Start_EpochBlock_int8+0x210>)
3400137a:	f017 fb5b 	bl	34018a34 <LL_ATON_EnableUnits_Init>
}
3400137e:	bf00      	nop
34001380:	f507 7784 	add.w	r7, r7, #264	@ 0x108
34001384:	46bd      	mov	sp, r7
34001386:	bd80      	pop	{r7, pc}
34001388:	34020c94 	.word	0x34020c94
3400138c:	34200000 	.word	0x34200000
34001390:	3401fcd4 	.word	0x3401fcd4
34001394:	3401fd04 	.word	0x3401fd04

34001398 <LL_ATON_End_EpochBlock_int8>:

static void LL_ATON_End_EpochBlock_int8(const void *epoch_block)
{
34001398:	b580      	push	{r7, lr}
3400139a:	b082      	sub	sp, #8
3400139c:	af00      	add	r7, sp, #0
3400139e:	6078      	str	r0, [r7, #4]

    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0),
      LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0),
      LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0 },
  };
  LL_Switch_Deinit(switch_deinit, 3);
340013a0:	2103      	movs	r1, #3
340013a2:	4805      	ldr	r0, [pc, #20]	@ (340013b8 <LL_ATON_End_EpochBlock_int8+0x20>)
340013a4:	f018 fc1a 	bl	34019bdc <LL_Switch_Deinit>
    { {STRENG, 3} },
    { {CONVACC, 0} },
    { {STRENG, 1} },
    { {STRENG, 9} },
  };
  LL_ATON_DisableUnits_Init(disable_units, 4);
340013a8:	2104      	movs	r1, #4
340013aa:	4804      	ldr	r0, [pc, #16]	@ (340013bc <LL_ATON_End_EpochBlock_int8+0x24>)
340013ac:	f017 fc04 	bl	34018bb8 <LL_ATON_DisableUnits_Init>
}
340013b0:	bf00      	nop
340013b2:	3708      	adds	r7, #8
340013b4:	46bd      	mov	sp, r7
340013b6:	bd80      	pop	{r7, pc}
340013b8:	3401fd14 	.word	0x3401fd14
340013bc:	3401fd44 	.word	0x3401fd44

340013c0 <LL_ATON_EpochBlockItems_int8>:

const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_int8(void) {
340013c0:	b480      	push	{r7}
340013c2:	af00      	add	r7, sp, #0
      .flags = EpochBlock_Flags_last_eb,
    },
  };


  return ll_atonn_rt_epoch_block_array;
340013c4:	4b02      	ldr	r3, [pc, #8]	@ (340013d0 <LL_ATON_EpochBlockItems_int8+0x10>)
}
340013c6:	4618      	mov	r0, r3
340013c8:	46bd      	mov	sp, r7
340013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
340013ce:	4770      	bx	lr
340013d0:	3401fd54 	.word	0x3401fd54

340013d4 <LL_ATON_Input_Buffers_Info_int8>:

LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_int8(void)
{
340013d4:	b580      	push	{r7, lr}
340013d6:	b09c      	sub	sp, #112	@ 0x70
340013d8:	af00      	add	r7, sp, #0
  static const float buff_info_Gemm_2_conv_4_zero_off_8_quant_scale[] = { 0.00392139703035355 };
  static const int16_t buff_info_Gemm_2_conv_4_zero_off_8_quant_offset[] = { 0 };
  static const uint32_t buff_info__shape_16_1_1[] = { 1, 1, 1, 16 };
  static const uint32_t buff_info__mem_shape_F_16_1_1[] = { 16, 1, 1 };
#endif // LL_ATON_DBG_BUFFER_INFO_EXCLUDED == 0
  LL_Buffer_InfoTypeDef buff_info[] = {
340013da:	463b      	mov	r3, r7
340013dc:	2270      	movs	r2, #112	@ 0x70
340013de:	2100      	movs	r1, #0
340013e0:	4618      	mov	r0, r3
340013e2:	f01b f8f3 	bl	3401c5cc <memset>
340013e6:	4b15      	ldr	r3, [pc, #84]	@ (3400143c <LL_ATON_Input_Buffers_Info_int8+0x68>)
340013e8:	603b      	str	r3, [r7, #0]
340013ea:	4b15      	ldr	r3, [pc, #84]	@ (34001440 <LL_ATON_Input_Buffers_Info_int8+0x6c>)
340013ec:	607b      	str	r3, [r7, #4]
    {
      .name = "Input_0_out_0",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.input_start,
340013ee:	4b15      	ldr	r3, [pc, #84]	@ (34001444 <LL_ATON_Input_Buffers_Info_int8+0x70>)
340013f0:	699b      	ldr	r3, [r3, #24]
  LL_Buffer_InfoTypeDef buff_info[] = {
340013f2:	60bb      	str	r3, [r7, #8]
      .offset_end = matmulInfo_int.input_end,
340013f4:	4b13      	ldr	r3, [pc, #76]	@ (34001444 <LL_ATON_Input_Buffers_Info_int8+0x70>)
340013f6:	69db      	ldr	r3, [r3, #28]
  LL_Buffer_InfoTypeDef buff_info[] = {
340013f8:	60fb      	str	r3, [r7, #12]
      .offset_limit = matmulInfo_int.input_limit,
340013fa:	4b12      	ldr	r3, [pc, #72]	@ (34001444 <LL_ATON_Input_Buffers_Info_int8+0x70>)
340013fc:	6a1b      	ldr	r3, [r3, #32]
  LL_Buffer_InfoTypeDef buff_info[] = {
340013fe:	613b      	str	r3, [r7, #16]
34001400:	2301      	movs	r3, #1
34001402:	61bb      	str	r3, [r7, #24]
34001404:	4b10      	ldr	r3, [pc, #64]	@ (34001448 <LL_ATON_Input_Buffers_Info_int8+0x74>)
34001406:	61fb      	str	r3, [r7, #28]
34001408:	2302      	movs	r3, #2
3400140a:	843b      	strh	r3, [r7, #32]
3400140c:	2303      	movs	r3, #3
3400140e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
34001412:	2307      	movs	r3, #7
34001414:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
34001418:	2304      	movs	r3, #4
3400141a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
3400141e:	2308      	movs	r3, #8
34001420:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
34001424:	4b09      	ldr	r3, [pc, #36]	@ (3400144c <LL_ATON_Input_Buffers_Info_int8+0x78>)
34001426:	62fb      	str	r3, [r7, #44]	@ 0x2c
34001428:	4b09      	ldr	r3, [pc, #36]	@ (34001450 <LL_ATON_Input_Buffers_Info_int8+0x7c>)
3400142a:	633b      	str	r3, [r7, #48]	@ 0x30
3400142c:	4b09      	ldr	r3, [pc, #36]	@ (34001454 <LL_ATON_Input_Buffers_Info_int8+0x80>)
3400142e:	637b      	str	r3, [r7, #52]	@ 0x34
    {
      .name = NULL,
    }
  };

  return buff_info;
34001430:	2300      	movs	r3, #0
}
34001432:	4618      	mov	r0, r3
34001434:	3770      	adds	r7, #112	@ 0x70
34001436:	46bd      	mov	sp, r7
34001438:	bd80      	pop	{r7, pc}
3400143a:	bf00      	nop
3400143c:	3401e468 	.word	0x3401e468
34001440:	34200000 	.word	0x34200000
34001444:	34020c94 	.word	0x34020c94
34001448:	3401fd7c 	.word	0x3401fd7c
3400144c:	3401fd84 	.word	0x3401fd84
34001450:	3401fd94 	.word	0x3401fd94
34001454:	3401fd98 	.word	0x3401fd98

34001458 <LL_ATON_Output_Buffers_Info_int8>:

LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_int8(void)
{
34001458:	b580      	push	{r7, lr}
3400145a:	b09c      	sub	sp, #112	@ 0x70
3400145c:	af00      	add	r7, sp, #0
	extern volatile Matmul_info matmulInfo_int;
  static const uint32_t buff_info__shape_1_16[] = { 1, 1, 16, 1 };
  static const uint32_t buff_info__mem_shape_U_1_16[] = { 1, 16 };
  static const float buff_info_Quantize_3_out_0_quant_scale[] = { 0.0269236713647842 };
  static const int16_t buff_info_Quantize_3_out_0_quant_offset[] = { -128 };
  LL_Buffer_InfoTypeDef buff_info[] = {
3400145e:	463b      	mov	r3, r7
34001460:	2270      	movs	r2, #112	@ 0x70
34001462:	2100      	movs	r1, #0
34001464:	4618      	mov	r0, r3
34001466:	f01b f8b1 	bl	3401c5cc <memset>
3400146a:	4b16      	ldr	r3, [pc, #88]	@ (340014c4 <LL_ATON_Output_Buffers_Info_int8+0x6c>)
3400146c:	603b      	str	r3, [r7, #0]
3400146e:	4b16      	ldr	r3, [pc, #88]	@ (340014c8 <LL_ATON_Output_Buffers_Info_int8+0x70>)
34001470:	607b      	str	r3, [r7, #4]
    {
      .name = "Quantize_3_out_0",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.output_start,
34001472:	4b16      	ldr	r3, [pc, #88]	@ (340014cc <LL_ATON_Output_Buffers_Info_int8+0x74>)
34001474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  LL_Buffer_InfoTypeDef buff_info[] = {
34001476:	60bb      	str	r3, [r7, #8]
      .offset_end = matmulInfo_int.output_end,
34001478:	4b14      	ldr	r3, [pc, #80]	@ (340014cc <LL_ATON_Output_Buffers_Info_int8+0x74>)
3400147a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_Buffer_InfoTypeDef buff_info[] = {
3400147c:	60fb      	str	r3, [r7, #12]
      .offset_limit = matmulInfo_int.output_limit,
3400147e:	4b13      	ldr	r3, [pc, #76]	@ (340014cc <LL_ATON_Output_Buffers_Info_int8+0x74>)
34001480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  LL_Buffer_InfoTypeDef buff_info[] = {
34001482:	613b      	str	r3, [r7, #16]
34001484:	2302      	movs	r3, #2
34001486:	82fb      	strh	r3, [r7, #22]
34001488:	2301      	movs	r3, #1
3400148a:	61bb      	str	r3, [r7, #24]
3400148c:	4b10      	ldr	r3, [pc, #64]	@ (340014d0 <LL_ATON_Output_Buffers_Info_int8+0x78>)
3400148e:	61fb      	str	r3, [r7, #28]
34001490:	2302      	movs	r3, #2
34001492:	843b      	strh	r3, [r7, #32]
34001494:	2303      	movs	r3, #3
34001496:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
3400149a:	2307      	movs	r3, #7
3400149c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
340014a0:	2304      	movs	r3, #4
340014a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
340014a6:	2308      	movs	r3, #8
340014a8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
340014ac:	4b09      	ldr	r3, [pc, #36]	@ (340014d4 <LL_ATON_Output_Buffers_Info_int8+0x7c>)
340014ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
340014b0:	4b09      	ldr	r3, [pc, #36]	@ (340014d8 <LL_ATON_Output_Buffers_Info_int8+0x80>)
340014b2:	633b      	str	r3, [r7, #48]	@ 0x30
340014b4:	4b09      	ldr	r3, [pc, #36]	@ (340014dc <LL_ATON_Output_Buffers_Info_int8+0x84>)
340014b6:	637b      	str	r3, [r7, #52]	@ 0x34
    {
      .name = NULL,
    }
  };

  return buff_info;
340014b8:	2300      	movs	r3, #0
}
340014ba:	4618      	mov	r0, r3
340014bc:	3770      	adds	r7, #112	@ 0x70
340014be:	46bd      	mov	sp, r7
340014c0:	bd80      	pop	{r7, pc}
340014c2:	bf00      	nop
340014c4:	3401e478 	.word	0x3401e478
340014c8:	34200000 	.word	0x34200000
340014cc:	34020c94 	.word	0x34020c94
340014d0:	3401fd9c 	.word	0x3401fd9c
340014d4:	3401fda4 	.word	0x3401fda4
340014d8:	3401fdb4 	.word	0x3401fdb4
340014dc:	3401fdb8 	.word	0x3401fdb8

340014e0 <LL_ATON_Internal_Buffers_Info_int8>:

LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_int8(void)
{
340014e0:	b580      	push	{r7, lr}
340014e2:	b0aa      	sub	sp, #168	@ 0xa8
340014e4:	af00      	add	r7, sp, #0
  static const uint32_t buff_info__mem_shape_F_1_16_1_1[] = { 1, 16, 1, 1 };
  static const float buff_info_Gemm_2_reshape_x_2_quant_scale[] = { 0.00392139703035355 };
  static const int16_t buff_info_Gemm_2_reshape_x_2_quant_offset[] = { -128 };
  static const float buff_info_Gemm_2_conv_4_off_bias_out_13_quant_scale[] = { 0.0269236713647842 };
  static const int16_t buff_info_Gemm_2_conv_4_off_bias_out_13_quant_offset[] = { -128 };
  LL_Buffer_InfoTypeDef buff_info[] = {
340014e6:	463b      	mov	r3, r7
340014e8:	22a8      	movs	r2, #168	@ 0xa8
340014ea:	2100      	movs	r1, #0
340014ec:	4618      	mov	r0, r3
340014ee:	f01b f86d 	bl	3401c5cc <memset>
340014f2:	4b2d      	ldr	r3, [pc, #180]	@ (340015a8 <LL_ATON_Internal_Buffers_Info_int8+0xc8>)
340014f4:	603b      	str	r3, [r7, #0]
340014f6:	4b2d      	ldr	r3, [pc, #180]	@ (340015ac <LL_ATON_Internal_Buffers_Info_int8+0xcc>)
340014f8:	607b      	str	r3, [r7, #4]
    {
      .name = "Gemm_2_reshape_x_2",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.input_start,
340014fa:	4b2d      	ldr	r3, [pc, #180]	@ (340015b0 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
340014fc:	699b      	ldr	r3, [r3, #24]
  LL_Buffer_InfoTypeDef buff_info[] = {
340014fe:	60bb      	str	r3, [r7, #8]
      .offset_end = matmulInfo_int.input_end,
34001500:	4b2b      	ldr	r3, [pc, #172]	@ (340015b0 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
34001502:	69db      	ldr	r3, [r3, #28]
  LL_Buffer_InfoTypeDef buff_info[] = {
34001504:	60fb      	str	r3, [r7, #12]
      .offset_limit = matmulInfo_int.input_limit,
34001506:	4b2a      	ldr	r3, [pc, #168]	@ (340015b0 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
34001508:	6a1b      	ldr	r3, [r3, #32]
  LL_Buffer_InfoTypeDef buff_info[] = {
3400150a:	613b      	str	r3, [r7, #16]
3400150c:	2301      	movs	r3, #1
3400150e:	82fb      	strh	r3, [r7, #22]
34001510:	2310      	movs	r3, #16
34001512:	61bb      	str	r3, [r7, #24]
34001514:	4b27      	ldr	r3, [pc, #156]	@ (340015b4 <LL_ATON_Internal_Buffers_Info_int8+0xd4>)
34001516:	61fb      	str	r3, [r7, #28]
34001518:	2304      	movs	r3, #4
3400151a:	843b      	strh	r3, [r7, #32]
3400151c:	2301      	movs	r3, #1
3400151e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
34001522:	2303      	movs	r3, #3
34001524:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
34001528:	2307      	movs	r3, #7
3400152a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
3400152e:	2304      	movs	r3, #4
34001530:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
34001534:	2308      	movs	r3, #8
34001536:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
3400153a:	4b1f      	ldr	r3, [pc, #124]	@ (340015b8 <LL_ATON_Internal_Buffers_Info_int8+0xd8>)
3400153c:	62fb      	str	r3, [r7, #44]	@ 0x2c
3400153e:	4b1f      	ldr	r3, [pc, #124]	@ (340015bc <LL_ATON_Internal_Buffers_Info_int8+0xdc>)
34001540:	633b      	str	r3, [r7, #48]	@ 0x30
34001542:	4b1f      	ldr	r3, [pc, #124]	@ (340015c0 <LL_ATON_Internal_Buffers_Info_int8+0xe0>)
34001544:	637b      	str	r3, [r7, #52]	@ 0x34
34001546:	4b1f      	ldr	r3, [pc, #124]	@ (340015c4 <LL_ATON_Internal_Buffers_Info_int8+0xe4>)
34001548:	63bb      	str	r3, [r7, #56]	@ 0x38
3400154a:	4b18      	ldr	r3, [pc, #96]	@ (340015ac <LL_ATON_Internal_Buffers_Info_int8+0xcc>)
3400154c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      .offset = buff_info_Gemm_2_reshape_x_2_quant_offset,
    },
    {
      .name = "Gemm_2_conv_4_off_bias_out_13",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.output_start,
3400154e:	4b18      	ldr	r3, [pc, #96]	@ (340015b0 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
34001550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  LL_Buffer_InfoTypeDef buff_info[] = {
34001552:	643b      	str	r3, [r7, #64]	@ 0x40
      .offset_end = matmulInfo_int.output_end,
34001554:	4b16      	ldr	r3, [pc, #88]	@ (340015b0 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
34001556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_Buffer_InfoTypeDef buff_info[] = {
34001558:	647b      	str	r3, [r7, #68]	@ 0x44
      .offset_limit = matmulInfo_int.output_limit,
3400155a:	4b15      	ldr	r3, [pc, #84]	@ (340015b0 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
3400155c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  LL_Buffer_InfoTypeDef buff_info[] = {
3400155e:	64bb      	str	r3, [r7, #72]	@ 0x48
34001560:	2302      	movs	r3, #2
34001562:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
34001566:	2310      	movs	r3, #16
34001568:	653b      	str	r3, [r7, #80]	@ 0x50
3400156a:	4b12      	ldr	r3, [pc, #72]	@ (340015b4 <LL_ATON_Internal_Buffers_Info_int8+0xd4>)
3400156c:	657b      	str	r3, [r7, #84]	@ 0x54
3400156e:	2304      	movs	r3, #4
34001570:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
34001574:	2301      	movs	r3, #1
34001576:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
3400157a:	2303      	movs	r3, #3
3400157c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
34001580:	2307      	movs	r3, #7
34001582:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
34001586:	2304      	movs	r3, #4
34001588:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
3400158c:	2308      	movs	r3, #8
3400158e:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
34001592:	4b09      	ldr	r3, [pc, #36]	@ (340015b8 <LL_ATON_Internal_Buffers_Info_int8+0xd8>)
34001594:	667b      	str	r3, [r7, #100]	@ 0x64
34001596:	4b0c      	ldr	r3, [pc, #48]	@ (340015c8 <LL_ATON_Internal_Buffers_Info_int8+0xe8>)
34001598:	66bb      	str	r3, [r7, #104]	@ 0x68
3400159a:	4b0c      	ldr	r3, [pc, #48]	@ (340015cc <LL_ATON_Internal_Buffers_Info_int8+0xec>)
3400159c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    {
      .name = NULL,
    }
  };

  return buff_info;
3400159e:	2300      	movs	r3, #0
}
340015a0:	4618      	mov	r0, r3
340015a2:	37a8      	adds	r7, #168	@ 0xa8
340015a4:	46bd      	mov	sp, r7
340015a6:	bd80      	pop	{r7, pc}
340015a8:	3401e48c 	.word	0x3401e48c
340015ac:	34200000 	.word	0x34200000
340015b0:	34020c94 	.word	0x34020c94
340015b4:	3401fdbc 	.word	0x3401fdbc
340015b8:	3401fdcc 	.word	0x3401fdcc
340015bc:	3401fddc 	.word	0x3401fddc
340015c0:	3401fde0 	.word	0x3401fde0
340015c4:	3401e4a0 	.word	0x3401e4a0
340015c8:	3401fde4 	.word	0x3401fde4
340015cc:	3401fde8 	.word	0x3401fde8

340015d0 <Fuse_Programming>:
/**
  * @brief  Check specific fuse configuration and update it if needed.
  * @retval None
  */
void Fuse_Programming(void)
{
340015d0:	b580      	push	{r7, lr}
340015d2:	b086      	sub	sp, #24
340015d4:	af00      	add	r7, sp, #0
  uint32_t fuse_id, bit_mask, data;

  BSEC_HandleTypeDef sBsecHandler;

  sBsecHandler.Instance = BSEC;
340015d6:	4b21      	ldr	r3, [pc, #132]	@ (3400165c <Fuse_Programming+0x8c>)
340015d8:	607b      	str	r3, [r7, #4]

  /* Read current value of fuse */
  fuse_id = BSEC_FUSE_ADDRESS;
340015da:	237c      	movs	r3, #124	@ 0x7c
340015dc:	617b      	str	r3, [r7, #20]
  if (HAL_BSEC_OTP_Read(&sBsecHandler, fuse_id, &data) == HAL_OK)
340015de:	f107 020c 	add.w	r2, r7, #12
340015e2:	1d3b      	adds	r3, r7, #4
340015e4:	6979      	ldr	r1, [r7, #20]
340015e6:	4618      	mov	r0, r3
340015e8:	f002 fd5a 	bl	340040a0 <HAL_BSEC_OTP_Read>
340015ec:	4603      	mov	r3, r0
340015ee:	2b00      	cmp	r3, #0
340015f0:	d12e      	bne.n	34001650 <Fuse_Programming+0x80>
  {
    /* Check if bit has already been set */
    bit_mask = BSEC_FUSE_MASK;
340015f2:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
340015f6:	613b      	str	r3, [r7, #16]
    if ((data & bit_mask) != bit_mask)
340015f8:	68fa      	ldr	r2, [r7, #12]
340015fa:	693b      	ldr	r3, [r7, #16]
340015fc:	4013      	ands	r3, r2
340015fe:	693a      	ldr	r2, [r7, #16]
34001600:	429a      	cmp	r2, r3
34001602:	d027      	beq.n	34001654 <Fuse_Programming+0x84>
    {
      data |= bit_mask;
34001604:	68fa      	ldr	r2, [r7, #12]
34001606:	693b      	ldr	r3, [r7, #16]
34001608:	4313      	orrs	r3, r2
3400160a:	60fb      	str	r3, [r7, #12]
      /* Bitwise programming of lower bits */
      if (HAL_BSEC_OTP_Program(&sBsecHandler, fuse_id, data, HAL_BSEC_NORMAL_PROG) == HAL_OK)
3400160c:	68fa      	ldr	r2, [r7, #12]
3400160e:	1d38      	adds	r0, r7, #4
34001610:	2300      	movs	r3, #0
34001612:	6979      	ldr	r1, [r7, #20]
34001614:	f002 fd7c 	bl	34004110 <HAL_BSEC_OTP_Program>
34001618:	4603      	mov	r3, r0
3400161a:	2b00      	cmp	r3, #0
3400161c:	d115      	bne.n	3400164a <Fuse_Programming+0x7a>
      {
        /* Read lower bits to verify the correct programming */
        if (HAL_BSEC_OTP_Read(&sBsecHandler, fuse_id, &data) == HAL_OK)
3400161e:	f107 020c 	add.w	r2, r7, #12
34001622:	1d3b      	adds	r3, r7, #4
34001624:	6979      	ldr	r1, [r7, #20]
34001626:	4618      	mov	r0, r3
34001628:	f002 fd3a 	bl	340040a0 <HAL_BSEC_OTP_Read>
3400162c:	4603      	mov	r3, r0
3400162e:	2b00      	cmp	r3, #0
34001630:	d108      	bne.n	34001644 <Fuse_Programming+0x74>
        {
          if ((data & bit_mask) != bit_mask)
34001632:	68fa      	ldr	r2, [r7, #12]
34001634:	693b      	ldr	r3, [r7, #16]
34001636:	4013      	ands	r3, r2
34001638:	693a      	ldr	r2, [r7, #16]
3400163a:	429a      	cmp	r2, r3
3400163c:	d00a      	beq.n	34001654 <Fuse_Programming+0x84>
          {
            /* Error : Fuse programming not taken in account */
            ErrorHandler();
3400163e:	f000 f80f 	bl	34001660 <ErrorHandler>
  else
  {
    /* Error  : Fuse read unsuccessful */
    ErrorHandler();
  }
}
34001642:	e007      	b.n	34001654 <Fuse_Programming+0x84>
          ErrorHandler();
34001644:	f000 f80c 	bl	34001660 <ErrorHandler>
}
34001648:	e004      	b.n	34001654 <Fuse_Programming+0x84>
        ErrorHandler();
3400164a:	f000 f809 	bl	34001660 <ErrorHandler>
}
3400164e:	e001      	b.n	34001654 <Fuse_Programming+0x84>
    ErrorHandler();
34001650:	f000 f806 	bl	34001660 <ErrorHandler>
}
34001654:	bf00      	nop
34001656:	3718      	adds	r7, #24
34001658:	46bd      	mov	sp, r7
3400165a:	bd80      	pop	{r7, pc}
3400165c:	56009000 	.word	0x56009000

34001660 <ErrorHandler>:
/**
  * @brief  Handle error which occurs when calling HAL API
  * @retval None
  */
static void ErrorHandler(void)
{
34001660:	b480      	push	{r7}
34001662:	af00      	add	r7, sp, #0
  while(1);
34001664:	bf00      	nop
34001666:	e7fd      	b.n	34001664 <ErrorHandler+0x4>

34001668 <LL_MEM_EnableClock>:
  *         @arg @ref LL_MEM_CACHEAXIRAM
  *         @arg @ref LL_MEM_VENCRAM
  * @retval None
  */
__STATIC_INLINE void LL_MEM_EnableClock(uint32_t Memories)
{
34001668:	b480      	push	{r7}
3400166a:	b085      	sub	sp, #20
3400166c:	af00      	add	r7, sp, #0
3400166e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->MEMENSR, Memories);
34001670:	4a07      	ldr	r2, [pc, #28]	@ (34001690 <LL_MEM_EnableClock+0x28>)
34001672:	687b      	ldr	r3, [r7, #4]
34001674:	f8c2 3a4c 	str.w	r3, [r2, #2636]	@ 0xa4c
  /* Delay after an RCC memories clock enabling */
  tmpreg = READ_REG(RCC->MEMENR);
34001678:	4b05      	ldr	r3, [pc, #20]	@ (34001690 <LL_MEM_EnableClock+0x28>)
3400167a:	f8d3 324c 	ldr.w	r3, [r3, #588]	@ 0x24c
3400167e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34001680:	68fb      	ldr	r3, [r7, #12]
}
34001682:	bf00      	nop
34001684:	3714      	adds	r7, #20
34001686:	46bd      	mov	sp, r7
34001688:	f85d 7b04 	ldr.w	r7, [sp], #4
3400168c:	4770      	bx	lr
3400168e:	bf00      	nop
34001690:	56028000 	.word	0x56028000

34001694 <LL_MEM_EnableClockLowPower>:
  *         @arg @ref LL_MEM_CACHEAXIRAM
  *         @arg @ref LL_MEM_VENCRAM
  * @retval None
  */
__STATIC_INLINE void LL_MEM_EnableClockLowPower(uint32_t Memories)
{
34001694:	b480      	push	{r7}
34001696:	b085      	sub	sp, #20
34001698:	af00      	add	r7, sp, #0
3400169a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->MEMLPENSR, Memories);
3400169c:	4a07      	ldr	r2, [pc, #28]	@ (340016bc <LL_MEM_EnableClockLowPower+0x28>)
3400169e:	687b      	ldr	r3, [r7, #4]
340016a0:	f8c2 3a8c 	str.w	r3, [r2, #2700]	@ 0xa8c
  /* Delay after an RCC memories clock enabling */
  tmpreg = READ_REG(RCC->MEMLPENR);
340016a4:	4b05      	ldr	r3, [pc, #20]	@ (340016bc <LL_MEM_EnableClockLowPower+0x28>)
340016a6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
340016aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
340016ac:	68fb      	ldr	r3, [r7, #12]
}
340016ae:	bf00      	nop
340016b0:	3714      	adds	r7, #20
340016b2:	46bd      	mov	sp, r7
340016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
340016b8:	4770      	bx	lr
340016ba:	bf00      	nop
340016bc:	56028000 	.word	0x56028000

340016c0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
  *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
340016c0:	b480      	push	{r7}
340016c2:	b085      	sub	sp, #20
340016c4:	af00      	add	r7, sp, #0
340016c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB2ENSR, Periphs);
340016c8:	4a07      	ldr	r2, [pc, #28]	@ (340016e8 <LL_AHB2_GRP1_EnableClock+0x28>)
340016ca:	687b      	ldr	r3, [r7, #4]
340016cc:	f8c2 3a54 	str.w	r3, [r2, #2644]	@ 0xa54
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB2ENR);
340016d0:	4b05      	ldr	r3, [pc, #20]	@ (340016e8 <LL_AHB2_GRP1_EnableClock+0x28>)
340016d2:	f8d3 3254 	ldr.w	r3, [r3, #596]	@ 0x254
340016d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
340016d8:	68fb      	ldr	r3, [r7, #12]
}
340016da:	bf00      	nop
340016dc:	3714      	adds	r7, #20
340016de:	46bd      	mov	sp, r7
340016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
340016e4:	4770      	bx	lr
340016e6:	bf00      	nop
340016e8:	56028000 	.word	0x56028000

340016ec <LL_AHB3_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
340016ec:	b480      	push	{r7}
340016ee:	b085      	sub	sp, #20
340016f0:	af00      	add	r7, sp, #0
340016f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB3ENSR, Periphs);
340016f4:	4a07      	ldr	r2, [pc, #28]	@ (34001714 <LL_AHB3_GRP1_EnableClock+0x28>)
340016f6:	687b      	ldr	r3, [r7, #4]
340016f8:	f8c2 3a58 	str.w	r3, [r2, #2648]	@ 0xa58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB3ENR);
340016fc:	4b05      	ldr	r3, [pc, #20]	@ (34001714 <LL_AHB3_GRP1_EnableClock+0x28>)
340016fe:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
34001702:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34001704:	68fb      	ldr	r3, [r7, #12]
}
34001706:	bf00      	nop
34001708:	3714      	adds	r7, #20
3400170a:	46bd      	mov	sp, r7
3400170c:	f85d 7b04 	ldr.w	r7, [sp], #4
34001710:	4770      	bx	lr
34001712:	bf00      	nop
34001714:	56028000 	.word	0x56028000

34001718 <LL_AHB3_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
{
34001718:	b480      	push	{r7}
3400171a:	b083      	sub	sp, #12
3400171c:	af00      	add	r7, sp, #0
3400171e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB3RSTSR, Periphs);
34001720:	4a04      	ldr	r2, [pc, #16]	@ (34001734 <LL_AHB3_GRP1_ForceReset+0x1c>)
34001722:	687b      	ldr	r3, [r7, #4]
34001724:	f8c2 3a18 	str.w	r3, [r2, #2584]	@ 0xa18
}
34001728:	bf00      	nop
3400172a:	370c      	adds	r7, #12
3400172c:	46bd      	mov	sp, r7
3400172e:	f85d 7b04 	ldr.w	r7, [sp], #4
34001732:	4770      	bx	lr
34001734:	56028000 	.word	0x56028000

34001738 <LL_AHB3_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
{
34001738:	b480      	push	{r7}
3400173a:	b083      	sub	sp, #12
3400173c:	af00      	add	r7, sp, #0
3400173e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB3RSTCR, Periphs);
34001740:	4b06      	ldr	r3, [pc, #24]	@ (3400175c <LL_AHB3_GRP1_ReleaseReset+0x24>)
34001742:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34001746:	461a      	mov	r2, r3
34001748:	687b      	ldr	r3, [r7, #4]
3400174a:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218
}
3400174e:	bf00      	nop
34001750:	370c      	adds	r7, #12
34001752:	46bd      	mov	sp, r7
34001754:	f85d 7b04 	ldr.w	r7, [sp], #4
34001758:	4770      	bx	lr
3400175a:	bf00      	nop
3400175c:	56028000 	.word	0x56028000

34001760 <LL_AHB5_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_EnableClock(uint32_t Periphs)
{
34001760:	b480      	push	{r7}
34001762:	b085      	sub	sp, #20
34001764:	af00      	add	r7, sp, #0
34001766:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB5ENSR, Periphs);
34001768:	4a07      	ldr	r2, [pc, #28]	@ (34001788 <LL_AHB5_GRP1_EnableClock+0x28>)
3400176a:	687b      	ldr	r3, [r7, #4]
3400176c:	f8c2 3a60 	str.w	r3, [r2, #2656]	@ 0xa60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB5ENR);
34001770:	4b05      	ldr	r3, [pc, #20]	@ (34001788 <LL_AHB5_GRP1_EnableClock+0x28>)
34001772:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
34001776:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34001778:	68fb      	ldr	r3, [r7, #12]
}
3400177a:	bf00      	nop
3400177c:	3714      	adds	r7, #20
3400177e:	46bd      	mov	sp, r7
34001780:	f85d 7b04 	ldr.w	r7, [sp], #4
34001784:	4770      	bx	lr
34001786:	bf00      	nop
34001788:	56028000 	.word	0x56028000

3400178c <LL_AHB5_GRP1_ForceReset>:
  *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
  *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_ForceReset(uint32_t Periphs)
{
3400178c:	b480      	push	{r7}
3400178e:	b083      	sub	sp, #12
34001790:	af00      	add	r7, sp, #0
34001792:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5RSTSR, Periphs);
34001794:	4a04      	ldr	r2, [pc, #16]	@ (340017a8 <LL_AHB5_GRP1_ForceReset+0x1c>)
34001796:	687b      	ldr	r3, [r7, #4]
34001798:	f8c2 3a20 	str.w	r3, [r2, #2592]	@ 0xa20
}
3400179c:	bf00      	nop
3400179e:	370c      	adds	r7, #12
340017a0:	46bd      	mov	sp, r7
340017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
340017a6:	4770      	bx	lr
340017a8:	56028000 	.word	0x56028000

340017ac <LL_AHB5_GRP1_ReleaseReset>:
  *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
  *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_ReleaseReset(uint32_t Periphs)
{
340017ac:	b480      	push	{r7}
340017ae:	b083      	sub	sp, #12
340017b0:	af00      	add	r7, sp, #0
340017b2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5RSTCR, Periphs);
340017b4:	4b06      	ldr	r3, [pc, #24]	@ (340017d0 <LL_AHB5_GRP1_ReleaseReset+0x24>)
340017b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
340017ba:	461a      	mov	r2, r3
340017bc:	687b      	ldr	r3, [r7, #4]
340017be:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220
}
340017c2:	bf00      	nop
340017c4:	370c      	adds	r7, #12
340017c6:	46bd      	mov	sp, r7
340017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
340017cc:	4770      	bx	lr
340017ce:	bf00      	nop
340017d0:	56028000 	.word	0x56028000

340017d4 <LL_AHB5_GRP1_EnableClockLowPower>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_EnableClockLowPower(uint32_t Periphs)
{
340017d4:	b480      	push	{r7}
340017d6:	b085      	sub	sp, #20
340017d8:	af00      	add	r7, sp, #0
340017da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB5LPENSR, Periphs);
340017dc:	4a07      	ldr	r2, [pc, #28]	@ (340017fc <LL_AHB5_GRP1_EnableClockLowPower+0x28>)
340017de:	687b      	ldr	r3, [r7, #4]
340017e0:	f8c2 3aa0 	str.w	r3, [r2, #2720]	@ 0xaa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB5LPENR);
340017e4:	4b05      	ldr	r3, [pc, #20]	@ (340017fc <LL_AHB5_GRP1_EnableClockLowPower+0x28>)
340017e6:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
340017ea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
340017ec:	68fb      	ldr	r3, [r7, #12]
}
340017ee:	bf00      	nop
340017f0:	3714      	adds	r7, #20
340017f2:	46bd      	mov	sp, r7
340017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
340017f8:	4770      	bx	lr
340017fa:	bf00      	nop
340017fc:	56028000 	.word	0x56028000

34001800 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
  *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
34001800:	b480      	push	{r7}
34001802:	b085      	sub	sp, #20
34001804:	af00      	add	r7, sp, #0
34001806:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB2ENSR, Periphs);
34001808:	4a07      	ldr	r2, [pc, #28]	@ (34001828 <LL_APB2_GRP1_EnableClock+0x28>)
3400180a:	687b      	ldr	r3, [r7, #4]
3400180c:	f8c2 3a6c 	str.w	r3, [r2, #2668]	@ 0xa6c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB2ENR);
34001810:	4b05      	ldr	r3, [pc, #20]	@ (34001828 <LL_APB2_GRP1_EnableClock+0x28>)
34001812:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
34001816:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34001818:	68fb      	ldr	r3, [r7, #12]
}
3400181a:	bf00      	nop
3400181c:	3714      	adds	r7, #20
3400181e:	46bd      	mov	sp, r7
34001820:	f85d 7b04 	ldr.w	r7, [sp], #4
34001824:	4770      	bx	lr
34001826:	bf00      	nop
34001828:	56028000 	.word	0x56028000

3400182c <LL_APB5_GRP1_EnableClockLowPower>:
  *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
  *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
  * @retval None
  */
__STATIC_INLINE void LL_APB5_GRP1_EnableClockLowPower(uint32_t Periphs)
{
3400182c:	b480      	push	{r7}
3400182e:	b085      	sub	sp, #20
34001830:	af00      	add	r7, sp, #0
34001832:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB5LPENSR, Periphs);
34001834:	4a07      	ldr	r2, [pc, #28]	@ (34001854 <LL_APB5_GRP1_EnableClockLowPower+0x28>)
34001836:	687b      	ldr	r3, [r7, #4]
34001838:	f8c2 3abc 	str.w	r3, [r2, #2748]	@ 0xabc
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB5LPENR);
3400183c:	4b05      	ldr	r3, [pc, #20]	@ (34001854 <LL_APB5_GRP1_EnableClockLowPower+0x28>)
3400183e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
34001842:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34001844:	68fb      	ldr	r3, [r7, #12]
}
34001846:	bf00      	nop
34001848:	3714      	adds	r7, #20
3400184a:	46bd      	mov	sp, r7
3400184c:	f85d 7b04 	ldr.w	r7, [sp], #4
34001850:	4770      	bx	lr
34001852:	bf00      	nop
34001854:	56028000 	.word	0x56028000

34001858 <LL_RCC_SetCpuClkSource>:
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_IC1
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetCpuClkSource(uint32_t Source)
{
34001858:	b480      	push	{r7}
3400185a:	b083      	sub	sp, #12
3400185c:	af00      	add	r7, sp, #0
3400185e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, Source);
34001860:	4b06      	ldr	r3, [pc, #24]	@ (3400187c <LL_RCC_SetCpuClkSource+0x24>)
34001862:	6a1b      	ldr	r3, [r3, #32]
34001864:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
34001868:	4904      	ldr	r1, [pc, #16]	@ (3400187c <LL_RCC_SetCpuClkSource+0x24>)
3400186a:	687b      	ldr	r3, [r7, #4]
3400186c:	4313      	orrs	r3, r2
3400186e:	620b      	str	r3, [r1, #32]
}
34001870:	bf00      	nop
34001872:	370c      	adds	r7, #12
34001874:	46bd      	mov	sp, r7
34001876:	f85d 7b04 	ldr.w	r7, [sp], #4
3400187a:	4770      	bx	lr
3400187c:	56028000 	.word	0x56028000

34001880 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_IC2_IC6_IC11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
34001880:	b480      	push	{r7}
34001882:	b083      	sub	sp, #12
34001884:	af00      	add	r7, sp, #0
34001886:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, Source);
34001888:	4b06      	ldr	r3, [pc, #24]	@ (340018a4 <LL_RCC_SetSysClkSource+0x24>)
3400188a:	6a1b      	ldr	r3, [r3, #32]
3400188c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34001890:	4904      	ldr	r1, [pc, #16]	@ (340018a4 <LL_RCC_SetSysClkSource+0x24>)
34001892:	687b      	ldr	r3, [r7, #4]
34001894:	4313      	orrs	r3, r2
34001896:	620b      	str	r3, [r1, #32]
}
34001898:	bf00      	nop
3400189a:	370c      	adds	r7, #12
3400189c:	46bd      	mov	sp, r7
3400189e:	f85d 7b04 	ldr.w	r7, [sp], #4
340018a2:	4770      	bx	lr
340018a4:	56028000 	.word	0x56028000

340018a8 <enableTiming_Cyc>:
int NPU_MatMul_int8(size_t insize,size_t outsize);
int NPU_MatMul_float(size_t insize,size_t outsize);
int ARM_MatMul_int8(size_t insize,size_t outsize);
int ARM_MatMul_float(size_t insize,size_t outsize);

void enableTiming_Cyc(void){
340018a8:	b480      	push	{r7}
340018aa:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
340018ac:	4b08      	ldr	r3, [pc, #32]	@ (340018d0 <enableTiming_Cyc+0x28>)
340018ae:	68db      	ldr	r3, [r3, #12]
340018b0:	4a07      	ldr	r2, [pc, #28]	@ (340018d0 <enableTiming_Cyc+0x28>)
340018b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
340018b6:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;  // Enable cycle counter
340018b8:	4b06      	ldr	r3, [pc, #24]	@ (340018d4 <enableTiming_Cyc+0x2c>)
340018ba:	681b      	ldr	r3, [r3, #0]
340018bc:	4a05      	ldr	r2, [pc, #20]	@ (340018d4 <enableTiming_Cyc+0x2c>)
340018be:	f043 0301 	orr.w	r3, r3, #1
340018c2:	6013      	str	r3, [r2, #0]
}
340018c4:	bf00      	nop
340018c6:	46bd      	mov	sp, r7
340018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
340018cc:	4770      	bx	lr
340018ce:	bf00      	nop
340018d0:	e000edf0 	.word	0xe000edf0
340018d4:	e0001000 	.word	0xe0001000

340018d8 <startTiming_Cyc>:

void startTiming_Cyc(void){
340018d8:	b480      	push	{r7}
340018da:	af00      	add	r7, sp, #0
	DWT->CYCCNT = 0; // Reset counter
340018dc:	4b03      	ldr	r3, [pc, #12]	@ (340018ec <startTiming_Cyc+0x14>)
340018de:	2200      	movs	r2, #0
340018e0:	605a      	str	r2, [r3, #4]
}
340018e2:	bf00      	nop
340018e4:	46bd      	mov	sp, r7
340018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
340018ea:	4770      	bx	lr
340018ec:	e0001000 	.word	0xe0001000

340018f0 <getTiming_Cyc>:

uint32_t getTiming_Cyc(){
340018f0:	b480      	push	{r7}
340018f2:	b083      	sub	sp, #12
340018f4:	af00      	add	r7, sp, #0
	uint32_t cycles = DWT->CYCCNT;
340018f6:	4b05      	ldr	r3, [pc, #20]	@ (3400190c <getTiming_Cyc+0x1c>)
340018f8:	685b      	ldr	r3, [r3, #4]
340018fa:	607b      	str	r3, [r7, #4]
	return cycles;
340018fc:	687b      	ldr	r3, [r7, #4]
}
340018fe:	4618      	mov	r0, r3
34001900:	370c      	adds	r7, #12
34001902:	46bd      	mov	sp, r7
34001904:	f85d 7b04 	ldr.w	r7, [sp], #4
34001908:	4770      	bx	lr
3400190a:	bf00      	nop
3400190c:	e0001000 	.word	0xe0001000

34001910 <main>:

int main(void)
{
34001910:	b580      	push	{r7, lr}
34001912:	af00      	add	r7, sp, #0
	Hardware_init();
34001914:	f000 f8d2 	bl	34001abc <Hardware_init>
	enableTiming_Cyc();
34001918:	f7ff ffc6 	bl	340018a8 <enableTiming_Cyc>
//	preformanceMeasurment_int8();
	tiledMatVec();
3400191c:	f000 f804 	bl	34001928 <tiledMatVec>
34001920:	2300      	movs	r3, #0

}
34001922:	4618      	mov	r0, r3
34001924:	bd80      	pop	{r7, pc}
	...

34001928 <tiledMatVec>:
	printVector_int8("DFT Real:",outReal,N);
	printVector_int8("DFT Imag:",outImag,N);
}


int tiledMatVec(void){
34001928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
3400192c:	b08e      	sub	sp, #56	@ 0x38
3400192e:	af02      	add	r7, sp, #8
//	int npu_tiledmatvec_int8(int8_t* invec,size_t insize,int8_t* outvec, size_t outsize, int8_t* inMat)
	size_t insize = 7;
34001930:	2307      	movs	r3, #7
34001932:	627b      	str	r3, [r7, #36]	@ 0x24
	size_t outsize = 7;
34001934:	2307      	movs	r3, #7
34001936:	623b      	str	r3, [r7, #32]
    int8_t inVec[insize];
34001938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3400193a:	461a      	mov	r2, r3
3400193c:	3a01      	subs	r2, #1
3400193e:	61fa      	str	r2, [r7, #28]
34001940:	2200      	movs	r2, #0
34001942:	469a      	mov	sl, r3
34001944:	4693      	mov	fp, r2
34001946:	2200      	movs	r2, #0
34001948:	4698      	mov	r8, r3
3400194a:	4691      	mov	r9, r2
3400194c:	3307      	adds	r3, #7
3400194e:	08db      	lsrs	r3, r3, #3
34001950:	00db      	lsls	r3, r3, #3
34001952:	ebad 0d03 	sub.w	sp, sp, r3
34001956:	ab02      	add	r3, sp, #8
34001958:	3300      	adds	r3, #0
3400195a:	61bb      	str	r3, [r7, #24]
    int8_t outVec[outsize];
3400195c:	6a3b      	ldr	r3, [r7, #32]
3400195e:	461a      	mov	r2, r3
34001960:	3a01      	subs	r2, #1
34001962:	617a      	str	r2, [r7, #20]
34001964:	2200      	movs	r2, #0
34001966:	461c      	mov	r4, r3
34001968:	4615      	mov	r5, r2
3400196a:	2200      	movs	r2, #0
3400196c:	4618      	mov	r0, r3
3400196e:	4611      	mov	r1, r2
34001970:	3307      	adds	r3, #7
34001972:	08db      	lsrs	r3, r3, #3
34001974:	00db      	lsls	r3, r3, #3
34001976:	ebad 0d03 	sub.w	sp, sp, r3
3400197a:	ab02      	add	r3, sp, #8
3400197c:	3300      	adds	r3, #0
3400197e:	613b      	str	r3, [r7, #16]

    printf("Tiled MatVec Size: %4d\n\r",insize);
34001980:	6a79      	ldr	r1, [r7, #36]	@ 0x24
34001982:	482a      	ldr	r0, [pc, #168]	@ (34001a2c <tiledMatVec+0x104>)
34001984:	f01a fcda 	bl	3401c33c <iprintf>
    for (int i = 0; i < insize; i++) {
34001988:	2300      	movs	r3, #0
3400198a:	62fb      	str	r3, [r7, #44]	@ 0x2c
3400198c:	e00e      	b.n	340019ac <tiledMatVec+0x84>
    	inVec[i] = (int8_t)((i) % 256);  // Example input: cycles through -128 to 127
3400198e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34001990:	425a      	negs	r2, r3
34001992:	b2db      	uxtb	r3, r3
34001994:	b2d2      	uxtb	r2, r2
34001996:	ea53 b342 			@ <UNDEFINED> instruction: 0xea53b342
3400199a:	b259      	sxtb	r1, r3
3400199c:	69ba      	ldr	r2, [r7, #24]
3400199e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
340019a0:	4413      	add	r3, r2
340019a2:	460a      	mov	r2, r1
340019a4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < insize; i++) {
340019a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
340019a8:	3301      	adds	r3, #1
340019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
340019ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
340019ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
340019b0:	429a      	cmp	r2, r3
340019b2:	d8ec      	bhi.n	3400198e <tiledMatVec+0x66>
    }

    int8_t* identityWeights = getIdentityWeights_int8(insize,outsize);
340019b4:	6a39      	ldr	r1, [r7, #32]
340019b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
340019b8:	f7ff f902 	bl	34000bc0 <getIdentityWeights_int8>
340019bc:	60f8      	str	r0, [r7, #12]
    printMatrix_int8(identityWeights,outsize,insize);
340019be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
340019c0:	6a39      	ldr	r1, [r7, #32]
340019c2:	68f8      	ldr	r0, [r7, #12]
340019c4:	f000 f838 	bl	34001a38 <printMatrix_int8>
    while(1){
    	startTiming_Cyc();
340019c8:	f7ff ff86 	bl	340018d8 <startTiming_Cyc>
    	npu_tiledmatvec_int8(inVec,insize,outVec,outsize,identityWeights);
340019cc:	68fb      	ldr	r3, [r7, #12]
340019ce:	9300      	str	r3, [sp, #0]
340019d0:	6a3b      	ldr	r3, [r7, #32]
340019d2:	693a      	ldr	r2, [r7, #16]
340019d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
340019d6:	69b8      	ldr	r0, [r7, #24]
340019d8:	f7ff f92c 	bl	34000c34 <npu_tiledmatvec_int8>
    	uint32_t cycles = getTiming_Cyc();
340019dc:	f7ff ff88 	bl	340018f0 <getTiming_Cyc>
340019e0:	60b8      	str	r0, [r7, #8]
    	printf("Cycles: %4d\n\r", cycles);
340019e2:	68b9      	ldr	r1, [r7, #8]
340019e4:	4812      	ldr	r0, [pc, #72]	@ (34001a30 <tiledMatVec+0x108>)
340019e6:	f01a fca9 	bl	3401c33c <iprintf>
    	for(size_t i = 0;i < outsize;i++){
340019ea:	2300      	movs	r3, #0
340019ec:	62bb      	str	r3, [r7, #40]	@ 0x28
340019ee:	e017      	b.n	34001a20 <tiledMatVec+0xf8>
    		float output = outVec[i];
340019f0:	693a      	ldr	r2, [r7, #16]
340019f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340019f4:	4413      	add	r3, r2
340019f6:	f993 3000 	ldrsb.w	r3, [r3]
340019fa:	ee07 3a90 	vmov	s15, r3
340019fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
34001a02:	edc7 7a01 	vstr	s15, [r7, #4]
    		printf("Output %2d: %4.0f\n\r",i,output);
34001a06:	edd7 7a01 	vldr	s15, [r7, #4]
34001a0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
34001a0e:	ec53 2b17 	vmov	r2, r3, d7
34001a12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
34001a14:	4807      	ldr	r0, [pc, #28]	@ (34001a34 <tiledMatVec+0x10c>)
34001a16:	f01a fc91 	bl	3401c33c <iprintf>
    	for(size_t i = 0;i < outsize;i++){
34001a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34001a1c:	3301      	adds	r3, #1
34001a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
34001a20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
34001a22:	6a3b      	ldr	r3, [r7, #32]
34001a24:	429a      	cmp	r2, r3
34001a26:	d3e3      	bcc.n	340019f0 <tiledMatVec+0xc8>
    while(1){
34001a28:	e7ce      	b.n	340019c8 <tiledMatVec+0xa0>
34001a2a:	bf00      	nop
34001a2c:	3401e4d8 	.word	0x3401e4d8
34001a30:	3401e4f4 	.word	0x3401e4f4
34001a34:	3401e504 	.word	0x3401e504

34001a38 <printMatrix_int8>:
	for(size_t i = 0;i < size;i++){
		outp[i] = 0;
	}
}

void printMatrix_int8(const int8_t* mat, size_t rows, size_t cols) {
34001a38:	b580      	push	{r7, lr}
34001a3a:	b086      	sub	sp, #24
34001a3c:	af00      	add	r7, sp, #0
34001a3e:	60f8      	str	r0, [r7, #12]
34001a40:	60b9      	str	r1, [r7, #8]
34001a42:	607a      	str	r2, [r7, #4]
    printf("Matrix [%d x %d]:\n\r", rows, cols);
34001a44:	687a      	ldr	r2, [r7, #4]
34001a46:	68b9      	ldr	r1, [r7, #8]
34001a48:	4818      	ldr	r0, [pc, #96]	@ (34001aac <printMatrix_int8+0x74>)
34001a4a:	f01a fc77 	bl	3401c33c <iprintf>
    for (size_t i = 0; i < rows; i++) {
34001a4e:	2300      	movs	r3, #0
34001a50:	617b      	str	r3, [r7, #20]
34001a52:	e021      	b.n	34001a98 <printMatrix_int8+0x60>
        printf("Row %2d: ", i);
34001a54:	6979      	ldr	r1, [r7, #20]
34001a56:	4816      	ldr	r0, [pc, #88]	@ (34001ab0 <printMatrix_int8+0x78>)
34001a58:	f01a fc70 	bl	3401c33c <iprintf>
        for (size_t j = 0; j < cols; j++) {
34001a5c:	2300      	movs	r3, #0
34001a5e:	613b      	str	r3, [r7, #16]
34001a60:	e010      	b.n	34001a84 <printMatrix_int8+0x4c>
            printf("%4d ", mat[i * cols + j]);
34001a62:	697b      	ldr	r3, [r7, #20]
34001a64:	687a      	ldr	r2, [r7, #4]
34001a66:	fb03 f202 	mul.w	r2, r3, r2
34001a6a:	693b      	ldr	r3, [r7, #16]
34001a6c:	4413      	add	r3, r2
34001a6e:	68fa      	ldr	r2, [r7, #12]
34001a70:	4413      	add	r3, r2
34001a72:	f993 3000 	ldrsb.w	r3, [r3]
34001a76:	4619      	mov	r1, r3
34001a78:	480e      	ldr	r0, [pc, #56]	@ (34001ab4 <printMatrix_int8+0x7c>)
34001a7a:	f01a fc5f 	bl	3401c33c <iprintf>
        for (size_t j = 0; j < cols; j++) {
34001a7e:	693b      	ldr	r3, [r7, #16]
34001a80:	3301      	adds	r3, #1
34001a82:	613b      	str	r3, [r7, #16]
34001a84:	693a      	ldr	r2, [r7, #16]
34001a86:	687b      	ldr	r3, [r7, #4]
34001a88:	429a      	cmp	r2, r3
34001a8a:	d3ea      	bcc.n	34001a62 <printMatrix_int8+0x2a>
        }
        printf("\n\r");
34001a8c:	480a      	ldr	r0, [pc, #40]	@ (34001ab8 <printMatrix_int8+0x80>)
34001a8e:	f01a fc55 	bl	3401c33c <iprintf>
    for (size_t i = 0; i < rows; i++) {
34001a92:	697b      	ldr	r3, [r7, #20]
34001a94:	3301      	adds	r3, #1
34001a96:	617b      	str	r3, [r7, #20]
34001a98:	697a      	ldr	r2, [r7, #20]
34001a9a:	68bb      	ldr	r3, [r7, #8]
34001a9c:	429a      	cmp	r2, r3
34001a9e:	d3d9      	bcc.n	34001a54 <printMatrix_int8+0x1c>
    }
}
34001aa0:	bf00      	nop
34001aa2:	bf00      	nop
34001aa4:	3718      	adds	r7, #24
34001aa6:	46bd      	mov	sp, r7
34001aa8:	bd80      	pop	{r7, pc}
34001aaa:	bf00      	nop
34001aac:	3401e6f8 	.word	0x3401e6f8
34001ab0:	3401e70c 	.word	0x3401e70c
34001ab4:	3401e718 	.word	0x3401e718
34001ab8:	3401e6cc 	.word	0x3401e6cc

34001abc <Hardware_init>:
        printf("%3d: %4d\n\r",i, vec[i]);
    }
}

static void Hardware_init(void)
{
34001abc:	b580      	push	{r7, lr}
34001abe:	b086      	sub	sp, #24
34001ac0:	af00      	add	r7, sp, #0
  /* Power on ICACHE */
  MEMSYSCTL->MSCR |= MEMSYSCTL_MSCR_ICACTIVE_Msk;
34001ac2:	4b31      	ldr	r3, [pc, #196]	@ (34001b88 <Hardware_init+0xcc>)
34001ac4:	681b      	ldr	r3, [r3, #0]
34001ac6:	4a30      	ldr	r2, [pc, #192]	@ (34001b88 <Hardware_init+0xcc>)
34001ac8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
34001acc:	6013      	str	r3, [r2, #0]

  /* Set back system and CPU clock source to HSI */
  __HAL_RCC_CPUCLK_CONFIG(RCC_CPUCLKSOURCE_HSI);
34001ace:	2000      	movs	r0, #0
34001ad0:	f7ff fec2 	bl	34001858 <LL_RCC_SetCpuClkSource>
  __HAL_RCC_SYSCLK_CONFIG(RCC_SYSCLKSOURCE_HSI);
34001ad4:	2000      	movs	r0, #0
34001ad6:	f7ff fed3 	bl	34001880 <LL_RCC_SetSysClkSource>
  __HAL_RCC_USART1_CLK_ENABLE();
34001ada:	2010      	movs	r0, #16
34001adc:	f7ff fe90 	bl	34001800 <LL_APB2_GRP1_EnableClock>

  HAL_Init();
34001ae0:	f002 fa48 	bl	34003f74 <HAL_Init>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
34001ae4:	4b29      	ldr	r3, [pc, #164]	@ (34001b8c <Hardware_init+0xd0>)
34001ae6:	695b      	ldr	r3, [r3, #20]
34001ae8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34001aec:	2b00      	cmp	r3, #0
34001aee:	d11b      	bne.n	34001b28 <Hardware_init+0x6c>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
34001af0:	f3bf 8f4f 	dsb	sy
}
34001af4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34001af6:	f3bf 8f6f 	isb	sy
}
34001afa:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
34001afc:	4b23      	ldr	r3, [pc, #140]	@ (34001b8c <Hardware_init+0xd0>)
34001afe:	2200      	movs	r2, #0
34001b00:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
34001b04:	f3bf 8f4f 	dsb	sy
}
34001b08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34001b0a:	f3bf 8f6f 	isb	sy
}
34001b0e:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
34001b10:	4b1e      	ldr	r3, [pc, #120]	@ (34001b8c <Hardware_init+0xd0>)
34001b12:	695b      	ldr	r3, [r3, #20]
34001b14:	4a1d      	ldr	r2, [pc, #116]	@ (34001b8c <Hardware_init+0xd0>)
34001b16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
34001b1a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
34001b1c:	f3bf 8f4f 	dsb	sy
}
34001b20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34001b22:	f3bf 8f6f 	isb	sy
}
34001b26:	e000      	b.n	34001b2a <Hardware_init+0x6e>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
34001b28:	bf00      	nop
#if defined(USE_DCACHE)
  MEMSYSCTL->MSCR |= MEMSYSCTL_MSCR_DCACTIVE_Msk;
  SCB_EnableDCache();
#endif

  SystemClock_Config();
34001b2a:	f000 f945 	bl	34001db8 <SystemClock_Config>

  NPURam_enable();
34001b2e:	f000 f845 	bl	34001bbc <NPURam_enable>
  Fuse_Programming();
34001b32:	f7ff fd4d 	bl	340015d0 <Fuse_Programming>
  NPUCache_config();
34001b36:	f000 f8bc 	bl	34001cb2 <NPUCache_config>

  BSP_XSPI_NOR_Init_t NOR_Init;
  NOR_Init.InterfaceMode = BSP_XSPI_NOR_OPI_MODE;
34001b3a:	2301      	movs	r3, #1
34001b3c:	753b      	strb	r3, [r7, #20]
  NOR_Init.TransferRate = BSP_XSPI_NOR_DTR_TRANSFER;
34001b3e:	2301      	movs	r3, #1
34001b40:	757b      	strb	r3, [r7, #21]
  BSP_XSPI_NOR_Init(0, &NOR_Init);
34001b42:	f107 0314 	add.w	r3, r7, #20
34001b46:	4619      	mov	r1, r3
34001b48:	2000      	movs	r0, #0
34001b4a:	f001 f9b7 	bl	34002ebc <BSP_XSPI_NOR_Init>
  BSP_XSPI_NOR_EnableMemoryMappedMode(0);
34001b4e:	2000      	movs	r0, #0
34001b50:	f001 fa9a 	bl	34003088 <BSP_XSPI_NOR_EnableMemoryMappedMode>

  Security_Config();
34001b54:	f000 f8b6 	bl	34001cc4 <Security_Config>
  IAC_Config();
34001b58:	f000 f91a 	bl	34001d90 <IAC_Config>
  set_clk_sleep_mode();
34001b5c:	f000 f876 	bl	34001c4c <set_clk_sleep_mode>

  /*** Now initialize UART ***/
  COM_InitTypeDef com_config = {
34001b60:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
34001b64:	607b      	str	r3, [r7, #4]
34001b66:	2300      	movs	r3, #0
34001b68:	60bb      	str	r3, [r7, #8]
34001b6a:	2300      	movs	r3, #0
34001b6c:	81bb      	strh	r3, [r7, #12]
34001b6e:	2300      	movs	r3, #0
34001b70:	81fb      	strh	r3, [r7, #14]
34001b72:	2300      	movs	r3, #0
34001b74:	823b      	strh	r3, [r7, #16]
    .WordLength = UART_WORDLENGTH_8B,
    .StopBits = UART_STOPBITS_1,
    .Parity = UART_PARITY_NONE,
    .HwFlowCtl = UART_HWCONTROL_NONE
  };
  BSP_COM_Init(COM1, &com_config);
34001b76:	1d3b      	adds	r3, r7, #4
34001b78:	4619      	mov	r1, r3
34001b7a:	2000      	movs	r0, #0
34001b7c:	f001 f860 	bl	34002c40 <BSP_COM_Init>
}
34001b80:	bf00      	nop
34001b82:	3718      	adds	r7, #24
34001b84:	46bd      	mov	sp, r7
34001b86:	bd80      	pop	{r7, pc}
34001b88:	e001e000 	.word	0xe001e000
34001b8c:	e000ed00 	.word	0xe000ed00

34001b90 <_write>:

int _write(int file, char *ptr, int len)
{
34001b90:	b580      	push	{r7, lr}
34001b92:	b084      	sub	sp, #16
34001b94:	af00      	add	r7, sp, #0
34001b96:	60f8      	str	r0, [r7, #12]
34001b98:	60b9      	str	r1, [r7, #8]
34001b9a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hcom_uart[COM1], (uint8_t *)ptr, len, HAL_MAX_DELAY);
34001b9c:	687b      	ldr	r3, [r7, #4]
34001b9e:	b29a      	uxth	r2, r3
34001ba0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34001ba4:	68b9      	ldr	r1, [r7, #8]
34001ba6:	4804      	ldr	r0, [pc, #16]	@ (34001bb8 <_write+0x28>)
34001ba8:	f014 f97c 	bl	34015ea4 <HAL_UART_Transmit>
    return len;
34001bac:	687b      	ldr	r3, [r7, #4]
}
34001bae:	4618      	mov	r0, r3
34001bb0:	3710      	adds	r7, #16
34001bb2:	46bd      	mov	sp, r7
34001bb4:	bd80      	pop	{r7, pc}
34001bb6:	bf00      	nop
34001bb8:	34020cd0 	.word	0x34020cd0

34001bbc <NPURam_enable>:

static void NPURam_enable(void)
{
34001bbc:	b580      	push	{r7, lr}
34001bbe:	b084      	sub	sp, #16
34001bc0:	af00      	add	r7, sp, #0
  __HAL_RCC_NPU_CLK_ENABLE();
34001bc2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
34001bc6:	f7ff fdcb 	bl	34001760 <LL_AHB5_GRP1_EnableClock>
  __HAL_RCC_NPU_FORCE_RESET();
34001bca:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
34001bce:	f7ff fddd 	bl	3400178c <LL_AHB5_GRP1_ForceReset>
  __HAL_RCC_NPU_RELEASE_RESET();
34001bd2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
34001bd6:	f7ff fde9 	bl	340017ac <LL_AHB5_GRP1_ReleaseReset>

  /* Enable NPU RAMs (4x448KB) */
  __HAL_RCC_AXISRAM3_MEM_CLK_ENABLE();
34001bda:	2001      	movs	r0, #1
34001bdc:	f7ff fd44 	bl	34001668 <LL_MEM_EnableClock>
  __HAL_RCC_AXISRAM4_MEM_CLK_ENABLE();
34001be0:	2002      	movs	r0, #2
34001be2:	f7ff fd41 	bl	34001668 <LL_MEM_EnableClock>
  __HAL_RCC_AXISRAM5_MEM_CLK_ENABLE();
34001be6:	2004      	movs	r0, #4
34001be8:	f7ff fd3e 	bl	34001668 <LL_MEM_EnableClock>
  __HAL_RCC_AXISRAM6_MEM_CLK_ENABLE();
34001bec:	2008      	movs	r0, #8
34001bee:	f7ff fd3b 	bl	34001668 <LL_MEM_EnableClock>
  __HAL_RCC_RAMCFG_CLK_ENABLE();
34001bf2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34001bf6:	f7ff fd63 	bl	340016c0 <LL_AHB2_GRP1_EnableClock>
  RAMCFG_HandleTypeDef hramcfg = {0};
34001bfa:	1d3b      	adds	r3, r7, #4
34001bfc:	2200      	movs	r2, #0
34001bfe:	601a      	str	r2, [r3, #0]
34001c00:	605a      	str	r2, [r3, #4]
34001c02:	609a      	str	r2, [r3, #8]
  hramcfg.Instance =  RAMCFG_SRAM3_AXI;
34001c04:	4b0d      	ldr	r3, [pc, #52]	@ (34001c3c <NPURam_enable+0x80>)
34001c06:	607b      	str	r3, [r7, #4]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001c08:	1d3b      	adds	r3, r7, #4
34001c0a:	4618      	mov	r0, r3
34001c0c:	f004 fcb0 	bl	34006570 <HAL_RAMCFG_EnableAXISRAM>
  hramcfg.Instance =  RAMCFG_SRAM4_AXI;
34001c10:	4b0b      	ldr	r3, [pc, #44]	@ (34001c40 <NPURam_enable+0x84>)
34001c12:	607b      	str	r3, [r7, #4]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001c14:	1d3b      	adds	r3, r7, #4
34001c16:	4618      	mov	r0, r3
34001c18:	f004 fcaa 	bl	34006570 <HAL_RAMCFG_EnableAXISRAM>
  hramcfg.Instance =  RAMCFG_SRAM5_AXI;
34001c1c:	4b09      	ldr	r3, [pc, #36]	@ (34001c44 <NPURam_enable+0x88>)
34001c1e:	607b      	str	r3, [r7, #4]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001c20:	1d3b      	adds	r3, r7, #4
34001c22:	4618      	mov	r0, r3
34001c24:	f004 fca4 	bl	34006570 <HAL_RAMCFG_EnableAXISRAM>
  hramcfg.Instance =  RAMCFG_SRAM6_AXI;
34001c28:	4b07      	ldr	r3, [pc, #28]	@ (34001c48 <NPURam_enable+0x8c>)
34001c2a:	607b      	str	r3, [r7, #4]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001c2c:	1d3b      	adds	r3, r7, #4
34001c2e:	4618      	mov	r0, r3
34001c30:	f004 fc9e 	bl	34006570 <HAL_RAMCFG_EnableAXISRAM>
}
34001c34:	bf00      	nop
34001c36:	3710      	adds	r7, #16
34001c38:	46bd      	mov	sp, r7
34001c3a:	bd80      	pop	{r7, pc}
34001c3c:	52023100 	.word	0x52023100
34001c40:	52023180 	.word	0x52023180
34001c44:	52023200 	.word	0x52023200
34001c48:	52023280 	.word	0x52023280

34001c4c <set_clk_sleep_mode>:

static void set_clk_sleep_mode(void)
{
34001c4c:	b580      	push	{r7, lr}
34001c4e:	af00      	add	r7, sp, #0
  /*** Enable sleep mode support during NPU inference *************************/
  /* Configure peripheral clocks to remain active during sleep mode */
  /* Keep all IP's enabled during WFE so they can wake up CPU. Fine tune
   * this if you want to save maximum power
   */
  __HAL_RCC_XSPI1_CLK_SLEEP_ENABLE();    /* For display frame buffer */
34001c50:	2020      	movs	r0, #32
34001c52:	f7ff fdbf 	bl	340017d4 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_XSPI2_CLK_SLEEP_ENABLE();    /* For NN weights */
34001c56:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34001c5a:	f7ff fdbb 	bl	340017d4 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_NPU_CLK_SLEEP_ENABLE();      /* For NN inference */
34001c5e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
34001c62:	f7ff fdb7 	bl	340017d4 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_CACHEAXI_CLK_SLEEP_ENABLE(); /* For NN inference */
34001c66:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
34001c6a:	f7ff fdb3 	bl	340017d4 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE();    /* For display */
34001c6e:	2002      	movs	r0, #2
34001c70:	f7ff fdb0 	bl	340017d4 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_DCMIPP_CLK_SLEEP_ENABLE();   /* For camera configuration retention */
34001c74:	2004      	movs	r0, #4
34001c76:	f7ff fdd9 	bl	3400182c <LL_APB5_GRP1_EnableClockLowPower>
  __HAL_RCC_CSI_CLK_SLEEP_ENABLE();      /* For camera configuration retention */
34001c7a:	2040      	movs	r0, #64	@ 0x40
34001c7c:	f7ff fdd6 	bl	3400182c <LL_APB5_GRP1_EnableClockLowPower>

  __HAL_RCC_FLEXRAM_MEM_CLK_SLEEP_ENABLE();
34001c80:	f44f 7000 	mov.w	r0, #512	@ 0x200
34001c84:	f7ff fd06 	bl	34001694 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM1_MEM_CLK_SLEEP_ENABLE();
34001c88:	2080      	movs	r0, #128	@ 0x80
34001c8a:	f7ff fd03 	bl	34001694 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM2_MEM_CLK_SLEEP_ENABLE();
34001c8e:	f44f 7080 	mov.w	r0, #256	@ 0x100
34001c92:	f7ff fcff 	bl	34001694 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM3_MEM_CLK_SLEEP_ENABLE();
34001c96:	2001      	movs	r0, #1
34001c98:	f7ff fcfc 	bl	34001694 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM4_MEM_CLK_SLEEP_ENABLE();
34001c9c:	2002      	movs	r0, #2
34001c9e:	f7ff fcf9 	bl	34001694 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM5_MEM_CLK_SLEEP_ENABLE();
34001ca2:	2004      	movs	r0, #4
34001ca4:	f7ff fcf6 	bl	34001694 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM6_MEM_CLK_SLEEP_ENABLE();
34001ca8:	2008      	movs	r0, #8
34001caa:	f7ff fcf3 	bl	34001694 <LL_MEM_EnableClockLowPower>
}
34001cae:	bf00      	nop
34001cb0:	bd80      	pop	{r7, pc}

34001cb2 <NPUCache_config>:

static void NPUCache_config(void)
{
34001cb2:	b580      	push	{r7, lr}
34001cb4:	af00      	add	r7, sp, #0
  npu_cache_init();
34001cb6:	f000 f9eb 	bl	34002090 <npu_cache_init>
  npu_cache_enable();
34001cba:	f000 f9f7 	bl	340020ac <npu_cache_enable>
}
34001cbe:	bf00      	nop
34001cc0:	bd80      	pop	{r7, pc}
	...

34001cc4 <Security_Config>:

static void Security_Config(void)
{
34001cc4:	b580      	push	{r7, lr}
34001cc6:	b082      	sub	sp, #8
34001cc8:	af00      	add	r7, sp, #0
  __HAL_RCC_RIFSC_CLK_ENABLE();
34001cca:	f44f 7000 	mov.w	r0, #512	@ 0x200
34001cce:	f7ff fd0d 	bl	340016ec <LL_AHB3_GRP1_EnableClock>
  RIMC_MasterConfig_t RIMC_master = {0};
34001cd2:	463b      	mov	r3, r7
34001cd4:	2200      	movs	r2, #0
34001cd6:	601a      	str	r2, [r3, #0]
34001cd8:	605a      	str	r2, [r3, #4]
  RIMC_master.MasterCID = RIF_CID_1;
34001cda:	2302      	movs	r3, #2
34001cdc:	603b      	str	r3, [r7, #0]
  RIMC_master.SecPriv = RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV;
34001cde:	2303      	movs	r3, #3
34001ce0:	607b      	str	r3, [r7, #4]
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_NPU, &RIMC_master);
34001ce2:	463b      	mov	r3, r7
34001ce4:	4619      	mov	r1, r3
34001ce6:	2001      	movs	r0, #1
34001ce8:	f012 fe46 	bl	34014978 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_DMA2D, &RIMC_master);
34001cec:	463b      	mov	r3, r7
34001cee:	4619      	mov	r1, r3
34001cf0:	2008      	movs	r0, #8
34001cf2:	f012 fe41 	bl	34014978 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_DCMIPP, &RIMC_master);
34001cf6:	463b      	mov	r3, r7
34001cf8:	4619      	mov	r1, r3
34001cfa:	2009      	movs	r0, #9
34001cfc:	f012 fe3c 	bl	34014978 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_LTDC1 , &RIMC_master);
34001d00:	463b      	mov	r3, r7
34001d02:	4619      	mov	r1, r3
34001d04:	200a      	movs	r0, #10
34001d06:	f012 fe37 	bl	34014978 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_LTDC2 , &RIMC_master);
34001d0a:	463b      	mov	r3, r7
34001d0c:	4619      	mov	r1, r3
34001d0e:	200b      	movs	r0, #11
34001d10:	f012 fe32 	bl	34014978 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_OTG1 , &RIMC_master);
34001d14:	463b      	mov	r3, r7
34001d16:	4619      	mov	r1, r3
34001d18:	2004      	movs	r0, #4
34001d1a:	f012 fe2d 	bl	34014978 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_NPU , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001d1e:	2103      	movs	r1, #3
34001d20:	4813      	ldr	r0, [pc, #76]	@ (34001d70 <Security_Config+0xac>)
34001d22:	f012 fed3 	bl	34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_DMA2D , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001d26:	2103      	movs	r1, #3
34001d28:	4812      	ldr	r0, [pc, #72]	@ (34001d74 <Security_Config+0xb0>)
34001d2a:	f012 fecf 	bl	34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_CSI    , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001d2e:	2103      	movs	r1, #3
34001d30:	4811      	ldr	r0, [pc, #68]	@ (34001d78 <Security_Config+0xb4>)
34001d32:	f012 fecb 	bl	34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_DCMIPP , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001d36:	2103      	movs	r1, #3
34001d38:	4810      	ldr	r0, [pc, #64]	@ (34001d7c <Security_Config+0xb8>)
34001d3a:	f012 fec7 	bl	34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDC   , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001d3e:	2103      	movs	r1, #3
34001d40:	480f      	ldr	r0, [pc, #60]	@ (34001d80 <Security_Config+0xbc>)
34001d42:	f012 fec3 	bl	34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDCL1 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001d46:	2103      	movs	r1, #3
34001d48:	480e      	ldr	r0, [pc, #56]	@ (34001d84 <Security_Config+0xc0>)
34001d4a:	f012 febf 	bl	34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDCL2 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001d4e:	2103      	movs	r1, #3
34001d50:	480d      	ldr	r0, [pc, #52]	@ (34001d88 <Security_Config+0xc4>)
34001d52:	f012 febb 	bl	34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_OTG1HS , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001d56:	2103      	movs	r1, #3
34001d58:	480c      	ldr	r0, [pc, #48]	@ (34001d8c <Security_Config+0xc8>)
34001d5a:	f012 feb7 	bl	34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_SPI5 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001d5e:	2103      	movs	r1, #3
34001d60:	2004      	movs	r0, #4
34001d62:	f012 feb3 	bl	34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>
}
34001d66:	bf00      	nop
34001d68:	3708      	adds	r7, #8
34001d6a:	46bd      	mov	sp, r7
34001d6c:	bd80      	pop	{r7, pc}
34001d6e:	bf00      	nop
34001d70:	3000000a 	.word	0x3000000a
34001d74:	30000005 	.word	0x30000005
34001d78:	2000001c 	.word	0x2000001c
34001d7c:	2000001d 	.word	0x2000001d
34001d80:	30000006 	.word	0x30000006
34001d84:	30000007 	.word	0x30000007
34001d88:	30000008 	.word	0x30000008
34001d8c:	10000018 	.word	0x10000018

34001d90 <IAC_Config>:

static void IAC_Config(void)
{
34001d90:	b580      	push	{r7, lr}
34001d92:	af00      	add	r7, sp, #0
/* Configure IAC to trap illegal access events */
  __HAL_RCC_IAC_CLK_ENABLE();
34001d94:	f44f 6080 	mov.w	r0, #1024	@ 0x400
34001d98:	f7ff fca8 	bl	340016ec <LL_AHB3_GRP1_EnableClock>
  __HAL_RCC_IAC_FORCE_RESET();
34001d9c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
34001da0:	f7ff fcba 	bl	34001718 <LL_AHB3_GRP1_ForceReset>
  __HAL_RCC_IAC_RELEASE_RESET();
34001da4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
34001da8:	f7ff fcc6 	bl	34001738 <LL_AHB3_GRP1_ReleaseReset>
}
34001dac:	bf00      	nop
34001dae:	bd80      	pop	{r7, pc}

34001db0 <IAC_IRQHandler>:

void IAC_IRQHandler(void)
{
34001db0:	b480      	push	{r7}
34001db2:	af00      	add	r7, sp, #0
  while (1)
34001db4:	bf00      	nop
34001db6:	e7fd      	b.n	34001db4 <IAC_IRQHandler+0x4>

34001db8 <SystemClock_Config>:

  return ret;
}

static void SystemClock_Config(void)
{
34001db8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
34001dbc:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
34001dc0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
34001dc2:	f507 730a 	add.w	r3, r7, #552	@ 0x228
34001dc6:	2240      	movs	r2, #64	@ 0x40
34001dc8:	2100      	movs	r1, #0
34001dca:	4618      	mov	r0, r3
34001dcc:	f01a fbfe 	bl	3401c5cc <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
34001dd0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
34001dd4:	2298      	movs	r2, #152	@ 0x98
34001dd6:	2100      	movs	r1, #0
34001dd8:	4618      	mov	r0, r3
34001dda:	f01a fbf7 	bl	3401c5cc <memset>
  RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct = {0};
34001dde:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001de2:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001de6:	4618      	mov	r0, r3
34001de8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34001dec:	461a      	mov	r2, r3
34001dee:	2100      	movs	r1, #0
34001df0:	f01a fbec 	bl	3401c5cc <memset>

  /* Ensure VDDCORE=0.9V before increasing the system frequency */
  BSP_SMPS_Init(SMPS_VOLTAGE_OVERDRIVE);
34001df4:	2001      	movs	r0, #1
34001df6:	f000 fef7 	bl	34002be8 <BSP_SMPS_Init>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
34001dfa:	2300      	movs	r3, #0
34001dfc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190

  /* PLL1 = 64 x 25 / 2 = 800MHz */
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
34001e00:	2302      	movs	r3, #2
34001e02:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
34001e06:	2300      	movs	r3, #0
34001e08:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
  RCC_OscInitStruct.PLL1.PLLM = 2;
34001e0c:	2302      	movs	r3, #2
34001e0e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
  RCC_OscInitStruct.PLL1.PLLN = 25;
34001e12:	2319      	movs	r3, #25
34001e14:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
34001e18:	2300      	movs	r3, #0
34001e1a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
  RCC_OscInitStruct.PLL1.PLLP1 = 1;
34001e1e:	2301      	movs	r3, #1
34001e20:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  RCC_OscInitStruct.PLL1.PLLP2 = 1;
34001e24:	2301      	movs	r3, #1
34001e26:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0

  /* PLL2 = 64 x 125 / 8 = 1000MHz */
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
34001e2a:	2302      	movs	r3, #2
34001e2c:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
34001e30:	2300      	movs	r3, #0
34001e32:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
  RCC_OscInitStruct.PLL2.PLLM = 8;
34001e36:	2308      	movs	r3, #8
34001e38:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
34001e3c:	2300      	movs	r3, #0
34001e3e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
  RCC_OscInitStruct.PLL2.PLLN = 125;
34001e42:	237d      	movs	r3, #125	@ 0x7d
34001e44:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
  RCC_OscInitStruct.PLL2.PLLP1 = 1;
34001e48:	2301      	movs	r3, #1
34001e4a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
  RCC_OscInitStruct.PLL2.PLLP2 = 1;
34001e4e:	2301      	movs	r3, #1
34001e50:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec

  /* PLL3 = (64 x 225 / 8) / (1 * 2) = 900MHz */
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
34001e54:	2302      	movs	r3, #2
34001e56:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLLSOURCE_HSI;
34001e5a:	2300      	movs	r3, #0
34001e5c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  RCC_OscInitStruct.PLL3.PLLM = 8;
34001e60:	2308      	movs	r3, #8
34001e62:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
  RCC_OscInitStruct.PLL3.PLLN = 225;
34001e66:	23e1      	movs	r3, #225	@ 0xe1
34001e68:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
  RCC_OscInitStruct.PLL3.PLLFractional = 0;
34001e6c:	2300      	movs	r3, #0
34001e6e:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  RCC_OscInitStruct.PLL3.PLLP1 = 1;
34001e72:	2301      	movs	r3, #1
34001e74:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
  RCC_OscInitStruct.PLL3.PLLP2 = 2;
34001e78:	2302      	movs	r3, #2
34001e7a:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208

  /* PLL4 = (64 x 225 / 8) / (6 * 6) = 50 MHz */
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
34001e7e:	2302      	movs	r3, #2
34001e80:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
  RCC_OscInitStruct.PLL4.PLLSource = RCC_PLLSOURCE_HSI;
34001e84:	2300      	movs	r3, #0
34001e86:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
  RCC_OscInitStruct.PLL4.PLLM = 8;
34001e8a:	2308      	movs	r3, #8
34001e8c:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
  RCC_OscInitStruct.PLL4.PLLFractional = 0;
34001e90:	2300      	movs	r3, #0
34001e92:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
  RCC_OscInitStruct.PLL4.PLLN = 225;
34001e96:	23e1      	movs	r3, #225	@ 0xe1
34001e98:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
  RCC_OscInitStruct.PLL4.PLLP1 = 6;
34001e9c:	2306      	movs	r3, #6
34001e9e:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
  RCC_OscInitStruct.PLL4.PLLP2 = 6;
34001ea2:	2306      	movs	r3, #6
34001ea4:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34001ea8:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
34001eac:	4618      	mov	r0, r3
34001eae:	f004 fe37 	bl	34006b20 <HAL_RCC_OscConfig>
34001eb2:	4603      	mov	r3, r0
34001eb4:	2b00      	cmp	r3, #0
34001eb6:	d001      	beq.n	34001ebc <SystemClock_Config+0x104>
  {
    while(1);
34001eb8:	bf00      	nop
34001eba:	e7fd      	b.n	34001eb8 <SystemClock_Config+0x100>
  }

  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK |
34001ebc:	237f      	movs	r3, #127	@ 0x7f
34001ebe:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
                                 RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
                                 RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK4 |
                                 RCC_CLOCKTYPE_PCLK5);

  /* CPU CLock (sysa_ck) = ic1_ck = PLL1 output/ic1_divider = 800 MHz */
  RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
34001ec2:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
34001ec6:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
34001eca:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
34001ece:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
  RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34001ed2:	2300      	movs	r3, #0
34001ed4:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
  RCC_ClkInitStruct.IC1Selection.ClockDivider = 1;
34001ed8:	2301      	movs	r3, #1
34001eda:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c

  /* AXI Clock (sysb_ck) = ic2_ck = PLL1 output/ic2_divider = 400 MHz */
  RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34001ede:	2300      	movs	r3, #0
34001ee0:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
  RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;
34001ee4:	2302      	movs	r3, #2
34001ee6:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254

  /* NPU Clock (sysc_ck) = ic6_ck = PLL2 output/ic6_divider = 1000 MHz */
  RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL2;
34001eea:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
34001eee:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
  RCC_ClkInitStruct.IC6Selection.ClockDivider = 1;
34001ef2:	2301      	movs	r3, #1
34001ef4:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c

  /* AXISRAM3/4/5/6 Clock (sysd_ck) = ic11_ck = PLL3 output/ic11_divider = 900 MHz */
  RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL3;
34001ef8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
34001efc:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
  RCC_ClkInitStruct.IC11Selection.ClockDivider = 1;
34001f00:	2301      	movs	r3, #1
34001f02:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264

  /* HCLK = sysb_ck / HCLK divider = 200 MHz */
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
34001f06:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
34001f0a:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234

  /* PCLKx = HCLK / PCLKx divider = 200 MHz */
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
34001f0e:	2300      	movs	r3, #0
34001f10:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
34001f14:	2300      	movs	r3, #0
34001f16:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
34001f1a:	2300      	movs	r3, #0
34001f1c:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
34001f20:	2300      	movs	r3, #0
34001f22:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34001f26:	f507 730a 	add.w	r3, r7, #552	@ 0x228
34001f2a:	4618      	mov	r0, r3
34001f2c:	f005 fb18 	bl	34007560 <HAL_RCC_ClockConfig>
34001f30:	4603      	mov	r3, r0
34001f32:	2b00      	cmp	r3, #0
34001f34:	d001      	beq.n	34001f3a <SystemClock_Config+0x182>
  {
    while(1);
34001f36:	bf00      	nop
34001f38:	e7fd      	b.n	34001f36 <SystemClock_Config+0x17e>
  }

  RCC_PeriphCLKInitStruct.PeriphClockSelection = 0;
34001f3a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001f3e:	f5a3 711a 	sub.w	r1, r3, #616	@ 0x268
34001f42:	f04f 0200 	mov.w	r2, #0
34001f46:	f04f 0300 	mov.w	r3, #0
34001f4a:	e9c1 2300 	strd	r2, r3, [r1]

  /* XSPI1 kernel clock (ck_ker_xspi1) = HCLK = 200MHz */
  RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI1;
34001f4e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001f52:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001f56:	e9d3 2300 	ldrd	r2, r3, [r3]
34001f5a:	4690      	mov	r8, r2
34001f5c:	f443 0980 	orr.w	r9, r3, #4194304	@ 0x400000
34001f60:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001f64:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001f68:	e9c3 8900 	strd	r8, r9, [r3]
  RCC_PeriphCLKInitStruct.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_HCLK;
34001f6c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001f70:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001f74:	4a13      	ldr	r2, [pc, #76]	@ (34001fc4 <SystemClock_Config+0x20c>)
34001f76:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  /* XSPI2 kernel clock (ck_ker_xspi1) = HCLK =  200MHz */
  RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI2;
34001f7a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001f7e:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001f82:	e9d3 2300 	ldrd	r2, r3, [r3]
34001f86:	4614      	mov	r4, r2
34001f88:	f443 0500 	orr.w	r5, r3, #8388608	@ 0x800000
34001f8c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001f90:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001f94:	e9c3 4500 	strd	r4, r5, [r3]
  RCC_PeriphCLKInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_HCLK;
34001f98:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001f9c:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001fa0:	4a09      	ldr	r2, [pc, #36]	@ (34001fc8 <SystemClock_Config+0x210>)
34001fa2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct) != HAL_OK)
34001fa6:	463b      	mov	r3, r7
34001fa8:	4618      	mov	r0, r3
34001faa:	f007 fecf 	bl	34009d4c <HAL_RCCEx_PeriphCLKConfig>
34001fae:	4603      	mov	r3, r0
34001fb0:	2b00      	cmp	r3, #0
34001fb2:	d001      	beq.n	34001fb8 <SystemClock_Config+0x200>
  {
    while (1);
34001fb4:	bf00      	nop
34001fb6:	e7fd      	b.n	34001fb4 <SystemClock_Config+0x1fc>
  }
}
34001fb8:	bf00      	nop
34001fba:	f507 771a 	add.w	r7, r7, #616	@ 0x268
34001fbe:	46bd      	mov	sp, r7
34001fc0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
34001fc4:	03000014 	.word	0x03000014
34001fc8:	03000414 	.word	0x03000414

34001fcc <HAL_CACHEAXI_MspInit>:

void HAL_CACHEAXI_MspInit(CACHEAXI_HandleTypeDef *hcacheaxi)
{
34001fcc:	b580      	push	{r7, lr}
34001fce:	b082      	sub	sp, #8
34001fd0:	af00      	add	r7, sp, #0
34001fd2:	6078      	str	r0, [r7, #4]
  __HAL_RCC_CACHEAXIRAM_MEM_CLK_ENABLE();
34001fd4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
34001fd8:	f7ff fb46 	bl	34001668 <LL_MEM_EnableClock>
  __HAL_RCC_CACHEAXI_CLK_ENABLE();
34001fdc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
34001fe0:	f7ff fbbe 	bl	34001760 <LL_AHB5_GRP1_EnableClock>
  __HAL_RCC_CACHEAXI_FORCE_RESET();
34001fe4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
34001fe8:	f7ff fbd0 	bl	3400178c <LL_AHB5_GRP1_ForceReset>
  __HAL_RCC_CACHEAXI_RELEASE_RESET();
34001fec:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
34001ff0:	f7ff fbdc 	bl	340017ac <LL_AHB5_GRP1_ReleaseReset>
}
34001ff4:	bf00      	nop
34001ff6:	3708      	adds	r7, #8
34001ff8:	46bd      	mov	sp, r7
34001ffa:	bd80      	pop	{r7, pc}

34001ffc <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t* file, uint32_t line)
{
34001ffc:	b480      	push	{r7}
34001ffe:	b083      	sub	sp, #12
34002000:	af00      	add	r7, sp, #0
34002002:	6078      	str	r0, [r7, #4]
34002004:	6039      	str	r1, [r7, #0]
  UNUSED(file);
  UNUSED(line);
  __BKPT(0);
34002006:	be00      	bkpt	0x0000
  while (1)
34002008:	bf00      	nop
3400200a:	e7fd      	b.n	34002008 <assert_failed+0xc>

3400200c <mcu_cache_invalidate_range>:
  }  
  return 0;
}

int mcu_cache_invalidate_range(uint32_t start_addr, uint32_t end_addr) 
{
3400200c:	b480      	push	{r7}
3400200e:	b087      	sub	sp, #28
34002010:	af00      	add	r7, sp, #0
34002012:	6078      	str	r0, [r7, #4]
34002014:	6039      	str	r1, [r7, #0]

#include "stm32n6xx_hal.h"

__STATIC_FORCEINLINE int mcu_cache_enabled(void) {
#if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
   if (SCB->CCR & SCB_CCR_DC_Msk) return 1;  /* return `1` if DCache is enabled */
34002016:	4b1d      	ldr	r3, [pc, #116]	@ (3400208c <mcu_cache_invalidate_range+0x80>)
34002018:	695b      	ldr	r3, [r3, #20]
3400201a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400201e:	2b00      	cmp	r3, #0
34002020:	d001      	beq.n	34002026 <mcu_cache_invalidate_range+0x1a>
34002022:	2301      	movs	r3, #1
34002024:	e000      	b.n	34002028 <mcu_cache_invalidate_range+0x1c>
#endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)

  return 0;
34002026:	2300      	movs	r3, #0
  if(mcu_cache_enabled()) {
34002028:	2b00      	cmp	r3, #0
3400202a:	d027      	beq.n	3400207c <mcu_cache_invalidate_range+0x70>
    SCB_InvalidateDCache_by_Addr((volatile void *)start_addr, (int32_t)(end_addr - start_addr));
3400202c:	687b      	ldr	r3, [r7, #4]
3400202e:	6839      	ldr	r1, [r7, #0]
34002030:	687a      	ldr	r2, [r7, #4]
34002032:	1a8a      	subs	r2, r1, r2
34002034:	617b      	str	r3, [r7, #20]
34002036:	613a      	str	r2, [r7, #16]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) {
34002038:	693b      	ldr	r3, [r7, #16]
3400203a:	2b00      	cmp	r3, #0
3400203c:	dd1d      	ble.n	3400207a <mcu_cache_invalidate_range+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
3400203e:	697b      	ldr	r3, [r7, #20]
34002040:	f003 021f 	and.w	r2, r3, #31
34002044:	693b      	ldr	r3, [r7, #16]
34002046:	4413      	add	r3, r2
34002048:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
3400204a:	697b      	ldr	r3, [r7, #20]
3400204c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
3400204e:	f3bf 8f4f 	dsb	sy
}
34002052:	bf00      	nop

      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
34002054:	4a0d      	ldr	r2, [pc, #52]	@ (3400208c <mcu_cache_invalidate_range+0x80>)
34002056:	68bb      	ldr	r3, [r7, #8]
34002058:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
3400205c:	68bb      	ldr	r3, [r7, #8]
3400205e:	3320      	adds	r3, #32
34002060:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
34002062:	68fb      	ldr	r3, [r7, #12]
34002064:	3b20      	subs	r3, #32
34002066:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
34002068:	68fb      	ldr	r3, [r7, #12]
3400206a:	2b00      	cmp	r3, #0
3400206c:	dcf2      	bgt.n	34002054 <mcu_cache_invalidate_range+0x48>
  __ASM volatile ("dsb 0xF":::"memory");
3400206e:	f3bf 8f4f 	dsb	sy
}
34002072:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34002074:	f3bf 8f6f 	isb	sy
}
34002078:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
3400207a:	bf00      	nop
  }
  return 0;
3400207c:	2300      	movs	r3, #0
}
3400207e:	4618      	mov	r0, r3
34002080:	371c      	adds	r7, #28
34002082:	46bd      	mov	sp, r7
34002084:	f85d 7b04 	ldr.w	r7, [sp], #4
34002088:	4770      	bx	lr
3400208a:	bf00      	nop
3400208c:	e000ed00 	.word	0xe000ed00

34002090 <npu_cache_init>:
#include "stm32n6xx_hal_cacheaxi.h"

static CACHEAXI_HandleTypeDef hcacheaxi_s;

void npu_cache_init(void)
{
34002090:	b580      	push	{r7, lr}
34002092:	af00      	add	r7, sp, #0
  hcacheaxi_s.Instance = CACHEAXI;
34002094:	4b03      	ldr	r3, [pc, #12]	@ (340020a4 <npu_cache_init+0x14>)
34002096:	4a04      	ldr	r2, [pc, #16]	@ (340020a8 <npu_cache_init+0x18>)
34002098:	601a      	str	r2, [r3, #0]
  HAL_CACHEAXI_Init(&hcacheaxi_s);      // Side effect: cacheaxi should be enabled (but one should call npu_enable_cache to be sure)
3400209a:	4802      	ldr	r0, [pc, #8]	@ (340020a4 <npu_cache_init+0x14>)
3400209c:	f002 f952 	bl	34004344 <HAL_CACHEAXI_Init>
}
340020a0:	bf00      	nop
340020a2:	bd80      	pop	{r7, pc}
340020a4:	34020cc4 	.word	0x34020cc4
340020a8:	580dfc00 	.word	0x580dfc00

340020ac <npu_cache_enable>:

void npu_cache_enable(void)
{
340020ac:	b580      	push	{r7, lr}
340020ae:	b082      	sub	sp, #8
340020b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  // Enable is wrapped in a loop because most of times, the first call returns
  //    HAL_BUSY, resulting in a cache not enabled.
  do
  {
    status = HAL_CACHEAXI_Enable(&hcacheaxi_s);
340020b2:	4806      	ldr	r0, [pc, #24]	@ (340020cc <npu_cache_enable+0x20>)
340020b4:	f002 f97c 	bl	340043b0 <HAL_CACHEAXI_Enable>
340020b8:	4603      	mov	r3, r0
340020ba:	71fb      	strb	r3, [r7, #7]
  } while (status == HAL_BUSY);
340020bc:	79fb      	ldrb	r3, [r7, #7]
340020be:	2b02      	cmp	r3, #2
340020c0:	d0f7      	beq.n	340020b2 <npu_cache_enable+0x6>
}
340020c2:	bf00      	nop
340020c4:	bf00      	nop
340020c6:	3708      	adds	r7, #8
340020c8:	46bd      	mov	sp, r7
340020ca:	bd80      	pop	{r7, pc}
340020cc:	34020cc4 	.word	0x34020cc4

340020d0 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
340020d0:	b480      	push	{r7}
340020d2:	af00      	add	r7, sp, #0
}
340020d4:	bf00      	nop
340020d6:	46bd      	mov	sp, r7
340020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
340020dc:	4770      	bx	lr

340020de <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
340020de:	b480      	push	{r7}
340020e0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
340020e2:	bf00      	nop
340020e4:	e7fd      	b.n	340020e2 <HardFault_Handler+0x4>

340020e6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
340020e6:	b480      	push	{r7}
340020e8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
340020ea:	bf00      	nop
340020ec:	e7fd      	b.n	340020ea <MemManage_Handler+0x4>

340020ee <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
340020ee:	b480      	push	{r7}
340020f0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
340020f2:	bf00      	nop
340020f4:	e7fd      	b.n	340020f2 <BusFault_Handler+0x4>

340020f6 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
340020f6:	b480      	push	{r7}
340020f8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
340020fa:	bf00      	nop
340020fc:	e7fd      	b.n	340020fa <UsageFault_Handler+0x4>

340020fe <SecureFault_Handler>:
  * @brief  This function handles Secure Fault exception.
  * @param  None
  * @retval None
  */
void SecureFault_Handler(void)
{
340020fe:	b480      	push	{r7}
34002100:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Secure Fault exception occurs */
  while (1)
34002102:	bf00      	nop
34002104:	e7fd      	b.n	34002102 <SecureFault_Handler+0x4>

34002106 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
34002106:	b480      	push	{r7}
34002108:	af00      	add	r7, sp, #0
}
3400210a:	bf00      	nop
3400210c:	46bd      	mov	sp, r7
3400210e:	f85d 7b04 	ldr.w	r7, [sp], #4
34002112:	4770      	bx	lr

34002114 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
34002114:	b480      	push	{r7}
34002116:	af00      	add	r7, sp, #0
  while (1)
34002118:	bf00      	nop
3400211a:	e7fd      	b.n	34002118 <DebugMon_Handler+0x4>

3400211c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
3400211c:	b480      	push	{r7}
3400211e:	af00      	add	r7, sp, #0
  while (1)
34002120:	bf00      	nop
34002122:	e7fd      	b.n	34002120 <PendSV_Handler+0x4>

34002124 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
34002124:	b580      	push	{r7, lr}
34002126:	af00      	add	r7, sp, #0
  HAL_IncTick();
34002128:	f001 ff76 	bl	34004018 <HAL_IncTick>
}
3400212c:	bf00      	nop
3400212e:	bd80      	pop	{r7, pc}

34002130 <CSI_IRQHandler>:
/*  Add here the Interrupt Handler for the used peripheral(s) (PPP), for the  */
/*  available peripheral interrupt handler's name please refer to the startup */
/*  file (startup_stm32n6xx.s).                                               */
/******************************************************************************/
void CSI_IRQHandler(void)
{
34002130:	b580      	push	{r7, lr}
34002132:	b082      	sub	sp, #8
34002134:	af00      	add	r7, sp, #0
  DCMIPP_HandleTypeDef *hcamera_dcmipp = CMW_CAMERA_GetDCMIPPHandle();
34002136:	f015 ff15 	bl	34017f64 <CMW_CAMERA_GetDCMIPPHandle>
3400213a:	6078      	str	r0, [r7, #4]
  HAL_DCMIPP_CSI_IRQHandler(hcamera_dcmipp);
3400213c:	6878      	ldr	r0, [r7, #4]
3400213e:	f002 fce5 	bl	34004b0c <HAL_DCMIPP_CSI_IRQHandler>
}
34002142:	bf00      	nop
34002144:	3708      	adds	r7, #8
34002146:	46bd      	mov	sp, r7
34002148:	bd80      	pop	{r7, pc}

3400214a <DCMIPP_IRQHandler>:

void DCMIPP_IRQHandler(void)
{
3400214a:	b580      	push	{r7, lr}
3400214c:	b082      	sub	sp, #8
3400214e:	af00      	add	r7, sp, #0
  DCMIPP_HandleTypeDef *hcamera_dcmipp = CMW_CAMERA_GetDCMIPPHandle();
34002150:	f015 ff08 	bl	34017f64 <CMW_CAMERA_GetDCMIPPHandle>
34002154:	6078      	str	r0, [r7, #4]
  HAL_DCMIPP_IRQHandler(hcamera_dcmipp);
34002156:	6878      	ldr	r0, [r7, #4]
34002158:	f002 faf4 	bl	34004744 <HAL_DCMIPP_IRQHandler>
3400215c:	bf00      	nop
3400215e:	3708      	adds	r7, #8
34002160:	46bd      	mov	sp, r7
34002162:	bd80      	pop	{r7, pc}

34002164 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
34002164:	b480      	push	{r7}
34002166:	af00      	add	r7, sp, #0
  return 1;
34002168:	2301      	movs	r3, #1
}
3400216a:	4618      	mov	r0, r3
3400216c:	46bd      	mov	sp, r7
3400216e:	f85d 7b04 	ldr.w	r7, [sp], #4
34002172:	4770      	bx	lr

34002174 <_kill>:

int _kill(int pid, int sig)
{
34002174:	b580      	push	{r7, lr}
34002176:	b082      	sub	sp, #8
34002178:	af00      	add	r7, sp, #0
3400217a:	6078      	str	r0, [r7, #4]
3400217c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
3400217e:	f01a fc79 	bl	3401ca74 <__errno>
34002182:	4603      	mov	r3, r0
34002184:	2216      	movs	r2, #22
34002186:	601a      	str	r2, [r3, #0]
  return -1;
34002188:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
3400218c:	4618      	mov	r0, r3
3400218e:	3708      	adds	r7, #8
34002190:	46bd      	mov	sp, r7
34002192:	bd80      	pop	{r7, pc}

34002194 <_exit>:

void _exit (int status)
{
34002194:	b580      	push	{r7, lr}
34002196:	b082      	sub	sp, #8
34002198:	af00      	add	r7, sp, #0
3400219a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
3400219c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
340021a0:	6878      	ldr	r0, [r7, #4]
340021a2:	f7ff ffe7 	bl	34002174 <_kill>
  while (1) {}    /* Make sure we hang here */
340021a6:	bf00      	nop
340021a8:	e7fd      	b.n	340021a6 <_exit+0x12>

340021aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
340021aa:	b580      	push	{r7, lr}
340021ac:	b086      	sub	sp, #24
340021ae:	af00      	add	r7, sp, #0
340021b0:	60f8      	str	r0, [r7, #12]
340021b2:	60b9      	str	r1, [r7, #8]
340021b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
340021b6:	2300      	movs	r3, #0
340021b8:	617b      	str	r3, [r7, #20]
340021ba:	e00a      	b.n	340021d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
340021bc:	f3af 8000 	nop.w
340021c0:	4601      	mov	r1, r0
340021c2:	68bb      	ldr	r3, [r7, #8]
340021c4:	1c5a      	adds	r2, r3, #1
340021c6:	60ba      	str	r2, [r7, #8]
340021c8:	b2ca      	uxtb	r2, r1
340021ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
340021cc:	697b      	ldr	r3, [r7, #20]
340021ce:	3301      	adds	r3, #1
340021d0:	617b      	str	r3, [r7, #20]
340021d2:	697a      	ldr	r2, [r7, #20]
340021d4:	687b      	ldr	r3, [r7, #4]
340021d6:	429a      	cmp	r2, r3
340021d8:	dbf0      	blt.n	340021bc <_read+0x12>
  }

  return len;
340021da:	687b      	ldr	r3, [r7, #4]
}
340021dc:	4618      	mov	r0, r3
340021de:	3718      	adds	r7, #24
340021e0:	46bd      	mov	sp, r7
340021e2:	bd80      	pop	{r7, pc}

340021e4 <_close>:
  }
  return len;
}

int _close(int file)
{
340021e4:	b480      	push	{r7}
340021e6:	b083      	sub	sp, #12
340021e8:	af00      	add	r7, sp, #0
340021ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
340021ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
340021f0:	4618      	mov	r0, r3
340021f2:	370c      	adds	r7, #12
340021f4:	46bd      	mov	sp, r7
340021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
340021fa:	4770      	bx	lr

340021fc <_fstat>:


int _fstat(int file, struct stat *st)
{
340021fc:	b480      	push	{r7}
340021fe:	b083      	sub	sp, #12
34002200:	af00      	add	r7, sp, #0
34002202:	6078      	str	r0, [r7, #4]
34002204:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
34002206:	683b      	ldr	r3, [r7, #0]
34002208:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
3400220c:	605a      	str	r2, [r3, #4]
  return 0;
3400220e:	2300      	movs	r3, #0
}
34002210:	4618      	mov	r0, r3
34002212:	370c      	adds	r7, #12
34002214:	46bd      	mov	sp, r7
34002216:	f85d 7b04 	ldr.w	r7, [sp], #4
3400221a:	4770      	bx	lr

3400221c <_isatty>:

int _isatty(int file)
{
3400221c:	b480      	push	{r7}
3400221e:	b083      	sub	sp, #12
34002220:	af00      	add	r7, sp, #0
34002222:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
34002224:	2301      	movs	r3, #1
}
34002226:	4618      	mov	r0, r3
34002228:	370c      	adds	r7, #12
3400222a:	46bd      	mov	sp, r7
3400222c:	f85d 7b04 	ldr.w	r7, [sp], #4
34002230:	4770      	bx	lr

34002232 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
34002232:	b480      	push	{r7}
34002234:	b085      	sub	sp, #20
34002236:	af00      	add	r7, sp, #0
34002238:	60f8      	str	r0, [r7, #12]
3400223a:	60b9      	str	r1, [r7, #8]
3400223c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
3400223e:	2300      	movs	r3, #0
}
34002240:	4618      	mov	r0, r3
34002242:	3714      	adds	r7, #20
34002244:	46bd      	mov	sp, r7
34002246:	f85d 7b04 	ldr.w	r7, [sp], #4
3400224a:	4770      	bx	lr

3400224c <MX25UM51245G_GetFlashInfo>:
  * @brief  Get Flash information
  * @param  pInfo pointer to information structure
  * @retval error status
  */
int32_t MX25UM51245G_GetFlashInfo(MX25UM51245G_Info_t *pInfo)
{
3400224c:	b480      	push	{r7}
3400224e:	b083      	sub	sp, #12
34002250:	af00      	add	r7, sp, #0
34002252:	6078      	str	r0, [r7, #4]
  /* Configure the structure with the memory configuration */
  pInfo->FlashSize              = MX25UM51245G_FLASH_SIZE;
34002254:	687b      	ldr	r3, [r7, #4]
34002256:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
3400225a:	601a      	str	r2, [r3, #0]
  pInfo->EraseSectorSize        = MX25UM51245G_SECTOR_64K;
3400225c:	687b      	ldr	r3, [r7, #4]
3400225e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34002262:	605a      	str	r2, [r3, #4]
  pInfo->EraseSectorsNumber     = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SECTOR_64K);
34002264:	687b      	ldr	r3, [r7, #4]
34002266:	f44f 6280 	mov.w	r2, #1024	@ 0x400
3400226a:	609a      	str	r2, [r3, #8]
  pInfo->EraseSubSectorSize     = MX25UM51245G_SUBSECTOR_4K;
3400226c:	687b      	ldr	r3, [r7, #4]
3400226e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34002272:	60da      	str	r2, [r3, #12]
  pInfo->EraseSubSectorNumber   = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SUBSECTOR_4K);
34002274:	687b      	ldr	r3, [r7, #4]
34002276:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
3400227a:	611a      	str	r2, [r3, #16]
  pInfo->EraseSubSector1Size    = MX25UM51245G_SUBSECTOR_4K;
3400227c:	687b      	ldr	r3, [r7, #4]
3400227e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34002282:	615a      	str	r2, [r3, #20]
  pInfo->EraseSubSector1Number  = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SUBSECTOR_4K);
34002284:	687b      	ldr	r3, [r7, #4]
34002286:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
3400228a:	619a      	str	r2, [r3, #24]
  pInfo->ProgPageSize           = MX25UM51245G_PAGE_SIZE;
3400228c:	687b      	ldr	r3, [r7, #4]
3400228e:	f44f 7280 	mov.w	r2, #256	@ 0x100
34002292:	61da      	str	r2, [r3, #28]
  pInfo->ProgPagesNumber        = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_PAGE_SIZE);
34002294:	687b      	ldr	r3, [r7, #4]
34002296:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
3400229a:	621a      	str	r2, [r3, #32]

  return MX25UM51245G_OK;
3400229c:	2300      	movs	r3, #0
};
3400229e:	4618      	mov	r0, r3
340022a0:	370c      	adds	r7, #12
340022a2:	46bd      	mov	sp, r7
340022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
340022a8:	4770      	bx	lr

340022aa <MX25UM51245G_AutoPollingMemReady>:
  * @param  Rate Transfer rate
  * @retval error status
  */
int32_t MX25UM51245G_AutoPollingMemReady(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                         MX25UM51245G_Transfer_t Rate)
{
340022aa:	b580      	push	{r7, lr}
340022ac:	b09a      	sub	sp, #104	@ 0x68
340022ae:	af00      	add	r7, sp, #0
340022b0:	6078      	str	r0, [r7, #4]
340022b2:	460b      	mov	r3, r1
340022b4:	70fb      	strb	r3, [r7, #3]
340022b6:	4613      	mov	r3, r2
340022b8:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef  s_command = {0};
340022ba:	f107 031c 	add.w	r3, r7, #28
340022be:	224c      	movs	r2, #76	@ 0x4c
340022c0:	2100      	movs	r1, #0
340022c2:	4618      	mov	r0, r3
340022c4:	f01a f982 	bl	3401c5cc <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
340022c8:	f107 0308 	add.w	r3, r7, #8
340022cc:	2200      	movs	r2, #0
340022ce:	601a      	str	r2, [r3, #0]
340022d0:	605a      	str	r2, [r3, #4]
340022d2:	609a      	str	r2, [r3, #8]
340022d4:	60da      	str	r2, [r3, #12]
340022d6:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
340022d8:	78fb      	ldrb	r3, [r7, #3]
340022da:	2b00      	cmp	r3, #0
340022dc:	d105      	bne.n	340022ea <MX25UM51245G_AutoPollingMemReady+0x40>
340022de:	78bb      	ldrb	r3, [r7, #2]
340022e0:	2b01      	cmp	r3, #1
340022e2:	d102      	bne.n	340022ea <MX25UM51245G_AutoPollingMemReady+0x40>
  {
    return MX25UM51245G_ERROR;
340022e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340022e8:	e08b      	b.n	34002402 <MX25UM51245G_AutoPollingMemReady+0x158>
  }

  /* Configure automatic polling mode to wait for memory ready */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
340022ea:	2300      	movs	r3, #0
340022ec:	61fb      	str	r3, [r7, #28]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
340022ee:	2300      	movs	r3, #0
340022f0:	623b      	str	r3, [r7, #32]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
340022f2:	78fb      	ldrb	r3, [r7, #3]
340022f4:	2b00      	cmp	r3, #0
340022f6:	d101      	bne.n	340022fc <MX25UM51245G_AutoPollingMemReady+0x52>
340022f8:	2301      	movs	r3, #1
340022fa:	e000      	b.n	340022fe <MX25UM51245G_AutoPollingMemReady+0x54>
340022fc:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
340022fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34002300:	78bb      	ldrb	r3, [r7, #2]
34002302:	2b01      	cmp	r3, #1
34002304:	d101      	bne.n	3400230a <MX25UM51245G_AutoPollingMemReady+0x60>
34002306:	2308      	movs	r3, #8
34002308:	e000      	b.n	3400230c <MX25UM51245G_AutoPollingMemReady+0x62>
3400230a:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
3400230c:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
3400230e:	78fb      	ldrb	r3, [r7, #3]
34002310:	2b00      	cmp	r3, #0
34002312:	d101      	bne.n	34002318 <MX25UM51245G_AutoPollingMemReady+0x6e>
34002314:	2300      	movs	r3, #0
34002316:	e000      	b.n	3400231a <MX25UM51245G_AutoPollingMemReady+0x70>
34002318:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
3400231a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_READ_STATUS_REG_CMD
                                 : MX25UM51245G_OCTA_READ_STATUS_REG_CMD;
3400231c:	78fb      	ldrb	r3, [r7, #3]
3400231e:	2b00      	cmp	r3, #0
34002320:	d101      	bne.n	34002326 <MX25UM51245G_AutoPollingMemReady+0x7c>
34002322:	2305      	movs	r3, #5
34002324:	e001      	b.n	3400232a <MX25UM51245G_AutoPollingMemReady+0x80>
34002326:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
3400232a:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
3400232c:	78fb      	ldrb	r3, [r7, #3]
3400232e:	2b00      	cmp	r3, #0
34002330:	d101      	bne.n	34002336 <MX25UM51245G_AutoPollingMemReady+0x8c>
34002332:	2300      	movs	r3, #0
34002334:	e001      	b.n	3400233a <MX25UM51245G_AutoPollingMemReady+0x90>
34002336:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3400233a:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
3400233c:	78bb      	ldrb	r3, [r7, #2]
3400233e:	2b01      	cmp	r3, #1
34002340:	d102      	bne.n	34002348 <MX25UM51245G_AutoPollingMemReady+0x9e>
34002342:	f44f 6300 	mov.w	r3, #2048	@ 0x800
34002346:	e000      	b.n	3400234a <MX25UM51245G_AutoPollingMemReady+0xa0>
34002348:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
3400234a:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
3400234c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34002350:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.Address            = 0U;
34002352:	2300      	movs	r3, #0
34002354:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
34002356:	2300      	movs	r3, #0
34002358:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
3400235a:	78fb      	ldrb	r3, [r7, #3]
3400235c:	2b00      	cmp	r3, #0
3400235e:	d102      	bne.n	34002366 <MX25UM51245G_AutoPollingMemReady+0xbc>
34002360:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
34002364:	e001      	b.n	3400236a <MX25UM51245G_AutoPollingMemReady+0xc0>
34002366:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3400236a:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
3400236c:	78bb      	ldrb	r3, [r7, #2]
3400236e:	2b01      	cmp	r3, #1
34002370:	d102      	bne.n	34002378 <MX25UM51245G_AutoPollingMemReady+0xce>
34002372:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
34002376:	e000      	b.n	3400237a <MX25UM51245G_AutoPollingMemReady+0xd0>
34002378:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
3400237a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25UM51245G_DTR_TRANSFER)
3400237c:	78fb      	ldrb	r3, [r7, #3]
3400237e:	2b00      	cmp	r3, #0
34002380:	d006      	beq.n	34002390 <MX25UM51245G_AutoPollingMemReady+0xe6>
34002382:	78bb      	ldrb	r3, [r7, #2]
34002384:	2b01      	cmp	r3, #1
34002386:	d101      	bne.n	3400238c <MX25UM51245G_AutoPollingMemReady+0xe2>
34002388:	2305      	movs	r3, #5
3400238a:	e002      	b.n	34002392 <MX25UM51245G_AutoPollingMemReady+0xe8>
3400238c:	2304      	movs	r3, #4
3400238e:	e000      	b.n	34002392 <MX25UM51245G_AutoPollingMemReady+0xe8>
34002390:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
34002392:	663b      	str	r3, [r7, #96]	@ 0x60
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34002394:	78bb      	ldrb	r3, [r7, #2]
34002396:	2b01      	cmp	r3, #1
34002398:	d101      	bne.n	3400239e <MX25UM51245G_AutoPollingMemReady+0xf4>
3400239a:	2302      	movs	r3, #2
3400239c:	e000      	b.n	340023a0 <MX25UM51245G_AutoPollingMemReady+0xf6>
3400239e:	2301      	movs	r3, #1
340023a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DQSMode            = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
340023a2:	78bb      	ldrb	r3, [r7, #2]
340023a4:	2b01      	cmp	r3, #1
340023a6:	d102      	bne.n	340023ae <MX25UM51245G_AutoPollingMemReady+0x104>
340023a8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
340023ac:	e000      	b.n	340023b0 <MX25UM51245G_AutoPollingMemReady+0x106>
340023ae:	2300      	movs	r3, #0
340023b0:	667b      	str	r3, [r7, #100]	@ 0x64
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  s_config.MatchValue    = 0U;
340023b2:	2300      	movs	r3, #0
340023b4:	60bb      	str	r3, [r7, #8]
  s_config.MatchMask     = MX25UM51245G_SR_WIP;
340023b6:	2301      	movs	r3, #1
340023b8:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode     = HAL_XSPI_MATCH_MODE_AND;
340023ba:	2300      	movs	r3, #0
340023bc:	613b      	str	r3, [r7, #16]
  s_config.IntervalTime  = MX25UM51245G_AUTOPOLLING_INTERVAL_TIME;
340023be:	2310      	movs	r3, #16
340023c0:	61bb      	str	r3, [r7, #24]
  s_config.AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
340023c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
340023c6:	617b      	str	r3, [r7, #20]

  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340023c8:	f107 031c 	add.w	r3, r7, #28
340023cc:	f241 3288 	movw	r2, #5000	@ 0x1388
340023d0:	4619      	mov	r1, r3
340023d2:	6878      	ldr	r0, [r7, #4]
340023d4:	f014 ff00 	bl	340171d8 <HAL_XSPI_Command>
340023d8:	4603      	mov	r3, r0
340023da:	2b00      	cmp	r3, #0
340023dc:	d002      	beq.n	340023e4 <MX25UM51245G_AutoPollingMemReady+0x13a>
  {
    return MX25UM51245G_ERROR;
340023de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340023e2:	e00e      	b.n	34002402 <MX25UM51245G_AutoPollingMemReady+0x158>
  }

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340023e4:	f107 0308 	add.w	r3, r7, #8
340023e8:	f241 3288 	movw	r2, #5000	@ 0x1388
340023ec:	4619      	mov	r1, r3
340023ee:	6878      	ldr	r0, [r7, #4]
340023f0:	f015 fa1a 	bl	34017828 <HAL_XSPI_AutoPolling>
340023f4:	4603      	mov	r3, r0
340023f6:	2b00      	cmp	r3, #0
340023f8:	d002      	beq.n	34002400 <MX25UM51245G_AutoPollingMemReady+0x156>
  {
    return MX25UM51245G_ERROR;
340023fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340023fe:	e000      	b.n	34002402 <MX25UM51245G_AutoPollingMemReady+0x158>
  }

  return MX25UM51245G_OK;
34002400:	2300      	movs	r3, #0
}
34002402:	4618      	mov	r0, r3
34002404:	3768      	adds	r7, #104	@ 0x68
34002406:	46bd      	mov	sp, r7
34002408:	bd80      	pop	{r7, pc}

3400240a <MX25UM51245G_EnableSTRMemoryMappedMode>:
  * @param  AddressSize Address size
  * @retval Memory status
  */
int32_t MX25UM51245G_EnableSTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                               MX25UM51245G_AddressSize_t AddressSize)
{
3400240a:	b580      	push	{r7, lr}
3400240c:	b09a      	sub	sp, #104	@ 0x68
3400240e:	af00      	add	r7, sp, #0
34002410:	6078      	str	r0, [r7, #4]
34002412:	460b      	mov	r3, r1
34002414:	70fb      	strb	r3, [r7, #3]
34002416:	4613      	mov	r3, r2
34002418:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef      s_command = {0};
3400241a:	f107 031c 	add.w	r3, r7, #28
3400241e:	224c      	movs	r2, #76	@ 0x4c
34002420:	2100      	movs	r1, #0
34002422:	4618      	mov	r0, r3
34002424:	f01a f8d2 	bl	3401c5cc <memset>
  XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
34002428:	f107 030c 	add.w	r3, r7, #12
3400242c:	2200      	movs	r2, #0
3400242e:	601a      	str	r2, [r3, #0]
34002430:	605a      	str	r2, [r3, #4]
34002432:	609a      	str	r2, [r3, #8]
34002434:	60da      	str	r2, [r3, #12]

  /* OPI mode and 3-bytes address size not supported by memory */
  if ((Mode == MX25UM51245G_OPI_MODE) && (AddressSize == MX25UM51245G_3BYTES_SIZE))
34002436:	78fb      	ldrb	r3, [r7, #3]
34002438:	2b01      	cmp	r3, #1
3400243a:	d105      	bne.n	34002448 <MX25UM51245G_EnableSTRMemoryMappedMode+0x3e>
3400243c:	78bb      	ldrb	r3, [r7, #2]
3400243e:	2b00      	cmp	r3, #0
34002440:	d102      	bne.n	34002448 <MX25UM51245G_EnableSTRMemoryMappedMode+0x3e>
  {
    return MX25UM51245G_ERROR;
34002442:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002446:	e086      	b.n	34002556 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  /* Initialize the read command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
34002448:	2301      	movs	r3, #1
3400244a:	61fb      	str	r3, [r7, #28]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
3400244c:	2300      	movs	r3, #0
3400244e:	623b      	str	r3, [r7, #32]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34002450:	78fb      	ldrb	r3, [r7, #3]
34002452:	2b00      	cmp	r3, #0
34002454:	d101      	bne.n	3400245a <MX25UM51245G_EnableSTRMemoryMappedMode+0x50>
34002456:	2301      	movs	r3, #1
34002458:	e000      	b.n	3400245c <MX25UM51245G_EnableSTRMemoryMappedMode+0x52>
3400245a:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
3400245c:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3400245e:	2300      	movs	r3, #0
34002460:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34002462:	78fb      	ldrb	r3, [r7, #3]
34002464:	2b00      	cmp	r3, #0
34002466:	d101      	bne.n	3400246c <MX25UM51245G_EnableSTRMemoryMappedMode+0x62>
34002468:	2300      	movs	r3, #0
3400246a:	e000      	b.n	3400246e <MX25UM51245G_EnableSTRMemoryMappedMode+0x64>
3400246c:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
3400246e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? ((AddressSize == MX25UM51245G_3BYTES_SIZE)
                                    ? MX25UM51245G_FAST_READ_CMD
                                    : MX25UM51245G_4_BYTE_ADDR_FAST_READ_CMD)
                                 : MX25UM51245G_OCTA_READ_CMD;
34002470:	78fb      	ldrb	r3, [r7, #3]
34002472:	2b00      	cmp	r3, #0
34002474:	d106      	bne.n	34002484 <MX25UM51245G_EnableSTRMemoryMappedMode+0x7a>
34002476:	78bb      	ldrb	r3, [r7, #2]
34002478:	2b00      	cmp	r3, #0
3400247a:	d101      	bne.n	34002480 <MX25UM51245G_EnableSTRMemoryMappedMode+0x76>
3400247c:	230b      	movs	r3, #11
3400247e:	e003      	b.n	34002488 <MX25UM51245G_EnableSTRMemoryMappedMode+0x7e>
34002480:	230c      	movs	r3, #12
34002482:	e001      	b.n	34002488 <MX25UM51245G_EnableSTRMemoryMappedMode+0x7e>
34002484:	f64e 4313 	movw	r3, #60435	@ 0xec13
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34002488:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
3400248a:	78fb      	ldrb	r3, [r7, #3]
3400248c:	2b00      	cmp	r3, #0
3400248e:	d102      	bne.n	34002496 <MX25UM51245G_EnableSTRMemoryMappedMode+0x8c>
34002490:	f44f 7380 	mov.w	r3, #256	@ 0x100
34002494:	e001      	b.n	3400249a <MX25UM51245G_EnableSTRMemoryMappedMode+0x90>
34002496:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3400249a:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
3400249c:	2300      	movs	r3, #0
3400249e:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.AddressWidth       = (AddressSize == MX25UM51245G_3BYTES_SIZE)
                                 ? HAL_XSPI_ADDRESS_24_BITS
                                 : HAL_XSPI_ADDRESS_32_BITS;
340024a0:	78bb      	ldrb	r3, [r7, #2]
340024a2:	2b00      	cmp	r3, #0
340024a4:	d102      	bne.n	340024ac <MX25UM51245G_EnableSTRMemoryMappedMode+0xa2>
340024a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
340024aa:	e001      	b.n	340024b0 <MX25UM51245G_EnableSTRMemoryMappedMode+0xa6>
340024ac:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
  s_command.AddressWidth       = (AddressSize == MX25UM51245G_3BYTES_SIZE)
340024b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
340024b2:	2300      	movs	r3, #0
340024b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
340024b6:	78fb      	ldrb	r3, [r7, #3]
340024b8:	2b00      	cmp	r3, #0
340024ba:	d102      	bne.n	340024c2 <MX25UM51245G_EnableSTRMemoryMappedMode+0xb8>
340024bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
340024c0:	e001      	b.n	340024c6 <MX25UM51245G_EnableSTRMemoryMappedMode+0xbc>
340024c2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
340024c6:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
340024c8:	2300      	movs	r3, #0
340024ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE) ? DUMMY_CYCLES_READ : DUMMY_CYCLES_READ_OCTAL;
340024cc:	78fb      	ldrb	r3, [r7, #3]
340024ce:	2b00      	cmp	r3, #0
340024d0:	d101      	bne.n	340024d6 <MX25UM51245G_EnableSTRMemoryMappedMode+0xcc>
340024d2:	2308      	movs	r3, #8
340024d4:	e000      	b.n	340024d8 <MX25UM51245G_EnableSTRMemoryMappedMode+0xce>
340024d6:	2306      	movs	r3, #6
340024d8:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
340024da:	2300      	movs	r3, #0
340024dc:	667b      	str	r3, [r7, #100]	@ 0x64
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the read command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340024de:	f107 031c 	add.w	r3, r7, #28
340024e2:	f241 3288 	movw	r2, #5000	@ 0x1388
340024e6:	4619      	mov	r1, r3
340024e8:	6878      	ldr	r0, [r7, #4]
340024ea:	f014 fe75 	bl	340171d8 <HAL_XSPI_Command>
340024ee:	4603      	mov	r3, r0
340024f0:	2b00      	cmp	r3, #0
340024f2:	d002      	beq.n	340024fa <MX25UM51245G_EnableSTRMemoryMappedMode+0xf0>
  {
    return MX25UM51245G_ERROR;
340024f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340024f8:	e02d      	b.n	34002556 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  /* Initialize the program command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_WRITE_CFG;
340024fa:	2302      	movs	r3, #2
340024fc:	61fb      	str	r3, [r7, #28]
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? ((AddressSize == MX25UM51245G_3BYTES_SIZE)
                                    ? MX25UM51245G_PAGE_PROG_CMD
                                    : MX25UM51245G_4_BYTE_PAGE_PROG_CMD)
                                 : MX25UM51245G_OCTA_PAGE_PROG_CMD;
340024fe:	78fb      	ldrb	r3, [r7, #3]
34002500:	2b00      	cmp	r3, #0
34002502:	d106      	bne.n	34002512 <MX25UM51245G_EnableSTRMemoryMappedMode+0x108>
34002504:	78bb      	ldrb	r3, [r7, #2]
34002506:	2b00      	cmp	r3, #0
34002508:	d101      	bne.n	3400250e <MX25UM51245G_EnableSTRMemoryMappedMode+0x104>
3400250a:	2302      	movs	r3, #2
3400250c:	e003      	b.n	34002516 <MX25UM51245G_EnableSTRMemoryMappedMode+0x10c>
3400250e:	2312      	movs	r3, #18
34002510:	e001      	b.n	34002516 <MX25UM51245G_EnableSTRMemoryMappedMode+0x10c>
34002512:	f241 23ed 	movw	r3, #4845	@ 0x12ed
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34002516:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.DummyCycles        = 0U;
34002518:	2300      	movs	r3, #0
3400251a:	663b      	str	r3, [r7, #96]	@ 0x60

  /* Send the write command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3400251c:	f107 031c 	add.w	r3, r7, #28
34002520:	f241 3288 	movw	r2, #5000	@ 0x1388
34002524:	4619      	mov	r1, r3
34002526:	6878      	ldr	r0, [r7, #4]
34002528:	f014 fe56 	bl	340171d8 <HAL_XSPI_Command>
3400252c:	4603      	mov	r3, r0
3400252e:	2b00      	cmp	r3, #0
34002530:	d002      	beq.n	34002538 <MX25UM51245G_EnableSTRMemoryMappedMode+0x12e>
  {
    return MX25UM51245G_ERROR;
34002532:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002536:	e00e      	b.n	34002556 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
34002538:	2300      	movs	r3, #0
3400253a:	60fb      	str	r3, [r7, #12]

  if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
3400253c:	f107 030c 	add.w	r3, r7, #12
34002540:	4619      	mov	r1, r3
34002542:	6878      	ldr	r0, [r7, #4]
34002544:	f015 fa3a 	bl	340179bc <HAL_XSPI_MemoryMapped>
34002548:	4603      	mov	r3, r0
3400254a:	2b00      	cmp	r3, #0
3400254c:	d002      	beq.n	34002554 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14a>
  {
    return MX25UM51245G_ERROR;
3400254e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002552:	e000      	b.n	34002556 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  return MX25UM51245G_OK;
34002554:	2300      	movs	r3, #0
}
34002556:	4618      	mov	r0, r3
34002558:	3768      	adds	r7, #104	@ 0x68
3400255a:	46bd      	mov	sp, r7
3400255c:	bd80      	pop	{r7, pc}

3400255e <MX25UM51245G_EnableDTRMemoryMappedMode>:
  * @param  AddressSize Address size
  * @note   Only OPI mode support DTR transfer rate
  * @retval Memory status
  */
int32_t MX25UM51245G_EnableDTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode)
{
3400255e:	b580      	push	{r7, lr}
34002560:	b09a      	sub	sp, #104	@ 0x68
34002562:	af00      	add	r7, sp, #0
34002564:	6078      	str	r0, [r7, #4]
34002566:	460b      	mov	r3, r1
34002568:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Mode);

  XSPI_RegularCmdTypeDef      s_command = {0};
3400256a:	f107 031c 	add.w	r3, r7, #28
3400256e:	224c      	movs	r2, #76	@ 0x4c
34002570:	2100      	movs	r1, #0
34002572:	4618      	mov	r0, r3
34002574:	f01a f82a 	bl	3401c5cc <memset>
  XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
34002578:	f107 030c 	add.w	r3, r7, #12
3400257c:	2200      	movs	r2, #0
3400257e:	601a      	str	r2, [r3, #0]
34002580:	605a      	str	r2, [r3, #4]
34002582:	609a      	str	r2, [r3, #8]
34002584:	60da      	str	r2, [r3, #12]

  /* Initialize the read command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
34002586:	2301      	movs	r3, #1
34002588:	61fb      	str	r3, [r7, #28]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
3400258a:	2300      	movs	r3, #0
3400258c:	623b      	str	r3, [r7, #32]
  s_command.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
3400258e:	2304      	movs	r3, #4
34002590:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
34002592:	2308      	movs	r3, #8
34002594:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.InstructionWidth   = HAL_XSPI_INSTRUCTION_16_BITS;
34002596:	2310      	movs	r3, #16
34002598:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.Instruction        = MX25UM51245G_OCTA_READ_DTR_CMD;
3400259a:	f64e 6311 	movw	r3, #60945	@ 0xee11
3400259e:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
340025a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
340025a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
340025a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
340025aa:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
340025ac:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
340025b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
340025b2:	2300      	movs	r3, #0
340025b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode           = HAL_XSPI_DATA_8_LINES;
340025b6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
340025ba:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
340025bc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
340025c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DummyCycles        = DUMMY_CYCLES_READ_OCTAL_DTR;
340025c2:	2306      	movs	r3, #6
340025c4:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DQSMode            = HAL_XSPI_DQS_ENABLE;
340025c6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
340025ca:	667b      	str	r3, [r7, #100]	@ 0x64
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340025cc:	f107 031c 	add.w	r3, r7, #28
340025d0:	f241 3288 	movw	r2, #5000	@ 0x1388
340025d4:	4619      	mov	r1, r3
340025d6:	6878      	ldr	r0, [r7, #4]
340025d8:	f014 fdfe 	bl	340171d8 <HAL_XSPI_Command>
340025dc:	4603      	mov	r3, r0
340025de:	2b00      	cmp	r3, #0
340025e0:	d002      	beq.n	340025e8 <MX25UM51245G_EnableDTRMemoryMappedMode+0x8a>
  {
    return MX25UM51245G_ERROR;
340025e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340025e6:	e025      	b.n	34002634 <MX25UM51245G_EnableDTRMemoryMappedMode+0xd6>
  }

  /* Initialize the program command */
  s_command.OperationType = HAL_XSPI_OPTYPE_WRITE_CFG;
340025e8:	2302      	movs	r3, #2
340025ea:	61fb      	str	r3, [r7, #28]
  s_command.Instruction   = MX25UM51245G_OCTA_PAGE_PROG_CMD;
340025ec:	f241 23ed 	movw	r3, #4845	@ 0x12ed
340025f0:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.DummyCycles   = 0U;
340025f2:	2300      	movs	r3, #0
340025f4:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DQSMode       = HAL_XSPI_DQS_DISABLE;
340025f6:	2300      	movs	r3, #0
340025f8:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340025fa:	f107 031c 	add.w	r3, r7, #28
340025fe:	f241 3288 	movw	r2, #5000	@ 0x1388
34002602:	4619      	mov	r1, r3
34002604:	6878      	ldr	r0, [r7, #4]
34002606:	f014 fde7 	bl	340171d8 <HAL_XSPI_Command>
3400260a:	4603      	mov	r3, r0
3400260c:	2b00      	cmp	r3, #0
3400260e:	d002      	beq.n	34002616 <MX25UM51245G_EnableDTRMemoryMappedMode+0xb8>
  {
    return MX25UM51245G_ERROR;
34002610:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002614:	e00e      	b.n	34002634 <MX25UM51245G_EnableDTRMemoryMappedMode+0xd6>
  }
  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
34002616:	2300      	movs	r3, #0
34002618:	60fb      	str	r3, [r7, #12]

  if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
3400261a:	f107 030c 	add.w	r3, r7, #12
3400261e:	4619      	mov	r1, r3
34002620:	6878      	ldr	r0, [r7, #4]
34002622:	f015 f9cb 	bl	340179bc <HAL_XSPI_MemoryMapped>
34002626:	4603      	mov	r3, r0
34002628:	2b00      	cmp	r3, #0
3400262a:	d002      	beq.n	34002632 <MX25UM51245G_EnableDTRMemoryMappedMode+0xd4>
  {
    return MX25UM51245G_ERROR;
3400262c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002630:	e000      	b.n	34002634 <MX25UM51245G_EnableDTRMemoryMappedMode+0xd6>
  }

  return MX25UM51245G_OK;
34002632:	2300      	movs	r3, #0
}
34002634:	4618      	mov	r0, r3
34002636:	3768      	adds	r7, #104	@ 0x68
34002638:	46bd      	mov	sp, r7
3400263a:	bd80      	pop	{r7, pc}

3400263c <MX25UM51245G_WriteEnable>:
  * @param  Mode Interface mode
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25UM51245G_WriteEnable(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode, MX25UM51245G_Transfer_t Rate)
{
3400263c:	b580      	push	{r7, lr}
3400263e:	b09a      	sub	sp, #104	@ 0x68
34002640:	af00      	add	r7, sp, #0
34002642:	6078      	str	r0, [r7, #4]
34002644:	460b      	mov	r3, r1
34002646:	70fb      	strb	r3, [r7, #3]
34002648:	4613      	mov	r3, r2
3400264a:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef     s_command = {0};
3400264c:	f107 031c 	add.w	r3, r7, #28
34002650:	224c      	movs	r2, #76	@ 0x4c
34002652:	2100      	movs	r1, #0
34002654:	4618      	mov	r0, r3
34002656:	f019 ffb9 	bl	3401c5cc <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
3400265a:	f107 0308 	add.w	r3, r7, #8
3400265e:	2200      	movs	r2, #0
34002660:	601a      	str	r2, [r3, #0]
34002662:	605a      	str	r2, [r3, #4]
34002664:	609a      	str	r2, [r3, #8]
34002666:	60da      	str	r2, [r3, #12]
34002668:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
3400266a:	78fb      	ldrb	r3, [r7, #3]
3400266c:	2b00      	cmp	r3, #0
3400266e:	d105      	bne.n	3400267c <MX25UM51245G_WriteEnable+0x40>
34002670:	78bb      	ldrb	r3, [r7, #2]
34002672:	2b01      	cmp	r3, #1
34002674:	d102      	bne.n	3400267c <MX25UM51245G_WriteEnable+0x40>
  {
    return MX25UM51245G_ERROR;
34002676:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400267a:	e0a9      	b.n	340027d0 <MX25UM51245G_WriteEnable+0x194>
  }

  /* Initialize the write enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
3400267c:	2300      	movs	r3, #0
3400267e:	61fb      	str	r3, [r7, #28]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
34002680:	2300      	movs	r3, #0
34002682:	623b      	str	r3, [r7, #32]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34002684:	78fb      	ldrb	r3, [r7, #3]
34002686:	2b00      	cmp	r3, #0
34002688:	d101      	bne.n	3400268e <MX25UM51245G_WriteEnable+0x52>
3400268a:	2301      	movs	r3, #1
3400268c:	e000      	b.n	34002690 <MX25UM51245G_WriteEnable+0x54>
3400268e:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34002690:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34002692:	78bb      	ldrb	r3, [r7, #2]
34002694:	2b01      	cmp	r3, #1
34002696:	d101      	bne.n	3400269c <MX25UM51245G_WriteEnable+0x60>
34002698:	2308      	movs	r3, #8
3400269a:	e000      	b.n	3400269e <MX25UM51245G_WriteEnable+0x62>
3400269c:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
3400269e:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
340026a0:	78fb      	ldrb	r3, [r7, #3]
340026a2:	2b00      	cmp	r3, #0
340026a4:	d101      	bne.n	340026aa <MX25UM51245G_WriteEnable+0x6e>
340026a6:	2300      	movs	r3, #0
340026a8:	e000      	b.n	340026ac <MX25UM51245G_WriteEnable+0x70>
340026aa:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
340026ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_WRITE_ENABLE_CMD
                                 : MX25UM51245G_OCTA_WRITE_ENABLE_CMD;
340026ae:	78fb      	ldrb	r3, [r7, #3]
340026b0:	2b00      	cmp	r3, #0
340026b2:	d101      	bne.n	340026b8 <MX25UM51245G_WriteEnable+0x7c>
340026b4:	2306      	movs	r3, #6
340026b6:	e001      	b.n	340026bc <MX25UM51245G_WriteEnable+0x80>
340026b8:	f240 63f9 	movw	r3, #1785	@ 0x6f9
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
340026bc:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
340026be:	2300      	movs	r3, #0
340026c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
340026c2:	2300      	movs	r3, #0
340026c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
340026c6:	2300      	movs	r3, #0
340026c8:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DummyCycles        = 0U;
340026ca:	2300      	movs	r3, #0
340026cc:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
340026ce:	2300      	movs	r3, #0
340026d0:	667b      	str	r3, [r7, #100]	@ 0x64
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340026d2:	f107 031c 	add.w	r3, r7, #28
340026d6:	f241 3288 	movw	r2, #5000	@ 0x1388
340026da:	4619      	mov	r1, r3
340026dc:	6878      	ldr	r0, [r7, #4]
340026de:	f014 fd7b 	bl	340171d8 <HAL_XSPI_Command>
340026e2:	4603      	mov	r3, r0
340026e4:	2b00      	cmp	r3, #0
340026e6:	d002      	beq.n	340026ee <MX25UM51245G_WriteEnable+0xb2>
  {
    return MX25UM51245G_ERROR;
340026e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340026ec:	e070      	b.n	340027d0 <MX25UM51245G_WriteEnable+0x194>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_command.Instruction    = (Mode == MX25UM51245G_SPI_MODE)
                             ? MX25UM51245G_READ_STATUS_REG_CMD
                             : MX25UM51245G_OCTA_READ_STATUS_REG_CMD;
340026ee:	78fb      	ldrb	r3, [r7, #3]
340026f0:	2b00      	cmp	r3, #0
340026f2:	d101      	bne.n	340026f8 <MX25UM51245G_WriteEnable+0xbc>
340026f4:	2305      	movs	r3, #5
340026f6:	e001      	b.n	340026fc <MX25UM51245G_WriteEnable+0xc0>
340026f8:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction    = (Mode == MX25UM51245G_SPI_MODE)
340026fc:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode    = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
340026fe:	78fb      	ldrb	r3, [r7, #3]
34002700:	2b00      	cmp	r3, #0
34002702:	d101      	bne.n	34002708 <MX25UM51245G_WriteEnable+0xcc>
34002704:	2300      	movs	r3, #0
34002706:	e001      	b.n	3400270c <MX25UM51245G_WriteEnable+0xd0>
34002708:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3400270c:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                             ? HAL_XSPI_ADDRESS_DTR_ENABLE
                             : HAL_XSPI_ADDRESS_DTR_DISABLE;
3400270e:	78bb      	ldrb	r3, [r7, #2]
34002710:	2b01      	cmp	r3, #1
34002712:	d102      	bne.n	3400271a <MX25UM51245G_WriteEnable+0xde>
34002714:	f44f 6300 	mov.w	r3, #2048	@ 0x800
34002718:	e000      	b.n	3400271c <MX25UM51245G_WriteEnable+0xe0>
3400271a:	2300      	movs	r3, #0
  s_command.AddressDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
3400271c:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
3400271e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34002722:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.Address        = 0U;
34002724:	2300      	movs	r3, #0
34002726:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode       = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34002728:	78fb      	ldrb	r3, [r7, #3]
3400272a:	2b00      	cmp	r3, #0
3400272c:	d102      	bne.n	34002734 <MX25UM51245G_WriteEnable+0xf8>
3400272e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
34002732:	e001      	b.n	34002738 <MX25UM51245G_WriteEnable+0xfc>
34002734:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
34002738:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataDTRMode    = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DATA_DTR_ENABLE : HAL_XSPI_DATA_DTR_DISABLE;
3400273a:	78bb      	ldrb	r3, [r7, #2]
3400273c:	2b01      	cmp	r3, #1
3400273e:	d102      	bne.n	34002746 <MX25UM51245G_WriteEnable+0x10a>
34002740:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
34002744:	e000      	b.n	34002748 <MX25UM51245G_WriteEnable+0x10c>
34002746:	2300      	movs	r3, #0
34002748:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DummyCycles    = (Mode == MX25UM51245G_SPI_MODE)
                             ? 0U
                             : ((Rate == MX25UM51245G_DTR_TRANSFER)
3400274a:	78fb      	ldrb	r3, [r7, #3]
3400274c:	2b00      	cmp	r3, #0
3400274e:	d006      	beq.n	3400275e <MX25UM51245G_WriteEnable+0x122>
34002750:	78bb      	ldrb	r3, [r7, #2]
34002752:	2b01      	cmp	r3, #1
34002754:	d101      	bne.n	3400275a <MX25UM51245G_WriteEnable+0x11e>
34002756:	2305      	movs	r3, #5
34002758:	e002      	b.n	34002760 <MX25UM51245G_WriteEnable+0x124>
3400275a:	2304      	movs	r3, #4
3400275c:	e000      	b.n	34002760 <MX25UM51245G_WriteEnable+0x124>
3400275e:	2300      	movs	r3, #0
  s_command.DummyCycles    = (Mode == MX25UM51245G_SPI_MODE)
34002760:	663b      	str	r3, [r7, #96]	@ 0x60
                                ? DUMMY_CYCLES_REG_OCTAL_DTR
                                : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34002762:	78bb      	ldrb	r3, [r7, #2]
34002764:	2b01      	cmp	r3, #1
34002766:	d101      	bne.n	3400276c <MX25UM51245G_WriteEnable+0x130>
34002768:	2302      	movs	r3, #2
3400276a:	e000      	b.n	3400276e <MX25UM51245G_WriteEnable+0x132>
3400276c:	2301      	movs	r3, #1
3400276e:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DQSMode        = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
34002770:	78bb      	ldrb	r3, [r7, #2]
34002772:	2b01      	cmp	r3, #1
34002774:	d102      	bne.n	3400277c <MX25UM51245G_WriteEnable+0x140>
34002776:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3400277a:	e000      	b.n	3400277e <MX25UM51245G_WriteEnable+0x142>
3400277c:	2300      	movs	r3, #0
3400277e:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002780:	f107 031c 	add.w	r3, r7, #28
34002784:	f241 3288 	movw	r2, #5000	@ 0x1388
34002788:	4619      	mov	r1, r3
3400278a:	6878      	ldr	r0, [r7, #4]
3400278c:	f014 fd24 	bl	340171d8 <HAL_XSPI_Command>
34002790:	4603      	mov	r3, r0
34002792:	2b00      	cmp	r3, #0
34002794:	d002      	beq.n	3400279c <MX25UM51245G_WriteEnable+0x160>
  {
    return MX25UM51245G_ERROR;
34002796:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400279a:	e019      	b.n	340027d0 <MX25UM51245G_WriteEnable+0x194>
  }

  s_config.MatchValue      = 2U;
3400279c:	2302      	movs	r3, #2
3400279e:	60bb      	str	r3, [r7, #8]
  s_config.MatchMask       = 2U;
340027a0:	2302      	movs	r3, #2
340027a2:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = HAL_XSPI_MATCH_MODE_AND;
340027a4:	2300      	movs	r3, #0
340027a6:	613b      	str	r3, [r7, #16]
  s_config.IntervalTime    = MX25UM51245G_AUTOPOLLING_INTERVAL_TIME;
340027a8:	2310      	movs	r3, #16
340027aa:	61bb      	str	r3, [r7, #24]
  s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
340027ac:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
340027b0:	617b      	str	r3, [r7, #20]

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340027b2:	f107 0308 	add.w	r3, r7, #8
340027b6:	f241 3288 	movw	r2, #5000	@ 0x1388
340027ba:	4619      	mov	r1, r3
340027bc:	6878      	ldr	r0, [r7, #4]
340027be:	f015 f833 	bl	34017828 <HAL_XSPI_AutoPolling>
340027c2:	4603      	mov	r3, r0
340027c4:	2b00      	cmp	r3, #0
340027c6:	d002      	beq.n	340027ce <MX25UM51245G_WriteEnable+0x192>
  {
    return MX25UM51245G_ERROR;
340027c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340027cc:	e000      	b.n	340027d0 <MX25UM51245G_WriteEnable+0x194>
  }

  return MX25UM51245G_OK;
340027ce:	2300      	movs	r3, #0
}
340027d0:	4618      	mov	r0, r3
340027d2:	3768      	adds	r7, #104	@ 0x68
340027d4:	46bd      	mov	sp, r7
340027d6:	bd80      	pop	{r7, pc}

340027d8 <MX25UM51245G_WriteCfg2Register>:
  * @param  Value Value to write to configuration register
  * @retval error status
  */
int32_t MX25UM51245G_WriteCfg2Register(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                       MX25UM51245G_Transfer_t Rate, uint32_t WriteAddr, uint8_t Value)
{
340027d8:	b580      	push	{r7, lr}
340027da:	b098      	sub	sp, #96	@ 0x60
340027dc:	af00      	add	r7, sp, #0
340027de:	60f8      	str	r0, [r7, #12]
340027e0:	607b      	str	r3, [r7, #4]
340027e2:	460b      	mov	r3, r1
340027e4:	72fb      	strb	r3, [r7, #11]
340027e6:	4613      	mov	r3, r2
340027e8:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
340027ea:	f107 0314 	add.w	r3, r7, #20
340027ee:	224c      	movs	r2, #76	@ 0x4c
340027f0:	2100      	movs	r1, #0
340027f2:	4618      	mov	r0, r3
340027f4:	f019 feea 	bl	3401c5cc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
340027f8:	7afb      	ldrb	r3, [r7, #11]
340027fa:	2b00      	cmp	r3, #0
340027fc:	d105      	bne.n	3400280a <MX25UM51245G_WriteCfg2Register+0x32>
340027fe:	7abb      	ldrb	r3, [r7, #10]
34002800:	2b01      	cmp	r3, #1
34002802:	d102      	bne.n	3400280a <MX25UM51245G_WriteCfg2Register+0x32>
  {
    return MX25UM51245G_ERROR;
34002804:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002808:	e075      	b.n	340028f6 <MX25UM51245G_WriteCfg2Register+0x11e>
  }

  /* Initialize the writing of configuration register 2 */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
3400280a:	2300      	movs	r3, #0
3400280c:	617b      	str	r3, [r7, #20]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
3400280e:	2300      	movs	r3, #0
34002810:	61bb      	str	r3, [r7, #24]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34002812:	7afb      	ldrb	r3, [r7, #11]
34002814:	2b00      	cmp	r3, #0
34002816:	d101      	bne.n	3400281c <MX25UM51245G_WriteCfg2Register+0x44>
34002818:	2301      	movs	r3, #1
3400281a:	e000      	b.n	3400281e <MX25UM51245G_WriteCfg2Register+0x46>
3400281c:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
3400281e:	623b      	str	r3, [r7, #32]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34002820:	7abb      	ldrb	r3, [r7, #10]
34002822:	2b01      	cmp	r3, #1
34002824:	d101      	bne.n	3400282a <MX25UM51245G_WriteCfg2Register+0x52>
34002826:	2308      	movs	r3, #8
34002828:	e000      	b.n	3400282c <MX25UM51245G_WriteCfg2Register+0x54>
3400282a:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
3400282c:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
3400282e:	7afb      	ldrb	r3, [r7, #11]
34002830:	2b00      	cmp	r3, #0
34002832:	d101      	bne.n	34002838 <MX25UM51245G_WriteCfg2Register+0x60>
34002834:	2300      	movs	r3, #0
34002836:	e000      	b.n	3400283a <MX25UM51245G_WriteCfg2Register+0x62>
34002838:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
3400283a:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_WRITE_CFG_REG2_CMD
                                 : MX25UM51245G_OCTA_WRITE_CFG_REG2_CMD;
3400283c:	7afb      	ldrb	r3, [r7, #11]
3400283e:	2b00      	cmp	r3, #0
34002840:	d101      	bne.n	34002846 <MX25UM51245G_WriteCfg2Register+0x6e>
34002842:	2372      	movs	r3, #114	@ 0x72
34002844:	e001      	b.n	3400284a <MX25UM51245G_WriteCfg2Register+0x72>
34002846:	f247 238d 	movw	r3, #29325	@ 0x728d
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
3400284a:	61fb      	str	r3, [r7, #28]
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
3400284c:	7afb      	ldrb	r3, [r7, #11]
3400284e:	2b00      	cmp	r3, #0
34002850:	d102      	bne.n	34002858 <MX25UM51245G_WriteCfg2Register+0x80>
34002852:	f44f 7380 	mov.w	r3, #256	@ 0x100
34002856:	e001      	b.n	3400285c <MX25UM51245G_WriteCfg2Register+0x84>
34002858:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3400285c:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
3400285e:	7abb      	ldrb	r3, [r7, #10]
34002860:	2b01      	cmp	r3, #1
34002862:	d102      	bne.n	3400286a <MX25UM51245G_WriteCfg2Register+0x92>
34002864:	f44f 6300 	mov.w	r3, #2048	@ 0x800
34002868:	e000      	b.n	3400286c <MX25UM51245G_WriteCfg2Register+0x94>
3400286a:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
3400286c:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
3400286e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34002872:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.Address            = WriteAddr;
34002874:	687b      	ldr	r3, [r7, #4]
34002876:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
34002878:	2300      	movs	r3, #0
3400287a:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
3400287c:	7afb      	ldrb	r3, [r7, #11]
3400287e:	2b00      	cmp	r3, #0
34002880:	d102      	bne.n	34002888 <MX25UM51245G_WriteCfg2Register+0xb0>
34002882:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
34002886:	e001      	b.n	3400288c <MX25UM51245G_WriteCfg2Register+0xb4>
34002888:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3400288c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
3400288e:	7abb      	ldrb	r3, [r7, #10]
34002890:	2b01      	cmp	r3, #1
34002892:	d102      	bne.n	3400289a <MX25UM51245G_WriteCfg2Register+0xc2>
34002894:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
34002898:	e000      	b.n	3400289c <MX25UM51245G_WriteCfg2Register+0xc4>
3400289a:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
3400289c:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DummyCycles        = 0U;
3400289e:	2300      	movs	r3, #0
340028a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataLength             = (Mode == MX25UM51245G_SPI_MODE) ? 1U : ((Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U);
340028a2:	7afb      	ldrb	r3, [r7, #11]
340028a4:	2b00      	cmp	r3, #0
340028a6:	d006      	beq.n	340028b6 <MX25UM51245G_WriteCfg2Register+0xde>
340028a8:	7abb      	ldrb	r3, [r7, #10]
340028aa:	2b01      	cmp	r3, #1
340028ac:	d101      	bne.n	340028b2 <MX25UM51245G_WriteCfg2Register+0xda>
340028ae:	2302      	movs	r3, #2
340028b0:	e002      	b.n	340028b8 <MX25UM51245G_WriteCfg2Register+0xe0>
340028b2:	2301      	movs	r3, #1
340028b4:	e000      	b.n	340028b8 <MX25UM51245G_WriteCfg2Register+0xe0>
340028b6:	2301      	movs	r3, #1
340028b8:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
340028ba:	2300      	movs	r3, #0
340028bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340028be:	f107 0314 	add.w	r3, r7, #20
340028c2:	f241 3288 	movw	r2, #5000	@ 0x1388
340028c6:	4619      	mov	r1, r3
340028c8:	68f8      	ldr	r0, [r7, #12]
340028ca:	f014 fc85 	bl	340171d8 <HAL_XSPI_Command>
340028ce:	4603      	mov	r3, r0
340028d0:	2b00      	cmp	r3, #0
340028d2:	d002      	beq.n	340028da <MX25UM51245G_WriteCfg2Register+0x102>
  {
    return MX25UM51245G_ERROR;
340028d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340028d8:	e00d      	b.n	340028f6 <MX25UM51245G_WriteCfg2Register+0x11e>
  }

  if (HAL_XSPI_Transmit(Ctx, &Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340028da:	f241 3288 	movw	r2, #5000	@ 0x1388
340028de:	f107 0168 	add.w	r1, r7, #104	@ 0x68
340028e2:	68f8      	ldr	r0, [r7, #12]
340028e4:	f014 fe8a 	bl	340175fc <HAL_XSPI_Transmit>
340028e8:	4603      	mov	r3, r0
340028ea:	2b00      	cmp	r3, #0
340028ec:	d002      	beq.n	340028f4 <MX25UM51245G_WriteCfg2Register+0x11c>
  {
    return MX25UM51245G_ERROR;
340028ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340028f2:	e000      	b.n	340028f6 <MX25UM51245G_WriteCfg2Register+0x11e>
  }

  return MX25UM51245G_OK;
340028f4:	2300      	movs	r3, #0
}
340028f6:	4618      	mov	r0, r3
340028f8:	3760      	adds	r7, #96	@ 0x60
340028fa:	46bd      	mov	sp, r7
340028fc:	bd80      	pop	{r7, pc}

340028fe <MX25UM51245G_ReadCfg2Register>:
  * @param  Value configuration register 2 value pointer
  * @retval error status
  */
int32_t MX25UM51245G_ReadCfg2Register(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                      MX25UM51245G_Transfer_t Rate, uint32_t ReadAddr, uint8_t *Value)
{
340028fe:	b580      	push	{r7, lr}
34002900:	b098      	sub	sp, #96	@ 0x60
34002902:	af00      	add	r7, sp, #0
34002904:	60f8      	str	r0, [r7, #12]
34002906:	607b      	str	r3, [r7, #4]
34002908:	460b      	mov	r3, r1
3400290a:	72fb      	strb	r3, [r7, #11]
3400290c:	4613      	mov	r3, r2
3400290e:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
34002910:	f107 0314 	add.w	r3, r7, #20
34002914:	224c      	movs	r2, #76	@ 0x4c
34002916:	2100      	movs	r1, #0
34002918:	4618      	mov	r0, r3
3400291a:	f019 fe57 	bl	3401c5cc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
3400291e:	7afb      	ldrb	r3, [r7, #11]
34002920:	2b00      	cmp	r3, #0
34002922:	d105      	bne.n	34002930 <MX25UM51245G_ReadCfg2Register+0x32>
34002924:	7abb      	ldrb	r3, [r7, #10]
34002926:	2b01      	cmp	r3, #1
34002928:	d102      	bne.n	34002930 <MX25UM51245G_ReadCfg2Register+0x32>
  {
    return MX25UM51245G_ERROR;
3400292a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400292e:	e07f      	b.n	34002a30 <MX25UM51245G_ReadCfg2Register+0x132>
  }

  /* Initialize the reading of status register */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
34002930:	2300      	movs	r3, #0
34002932:	617b      	str	r3, [r7, #20]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
34002934:	2300      	movs	r3, #0
34002936:	61bb      	str	r3, [r7, #24]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34002938:	7afb      	ldrb	r3, [r7, #11]
3400293a:	2b00      	cmp	r3, #0
3400293c:	d101      	bne.n	34002942 <MX25UM51245G_ReadCfg2Register+0x44>
3400293e:	2301      	movs	r3, #1
34002940:	e000      	b.n	34002944 <MX25UM51245G_ReadCfg2Register+0x46>
34002942:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34002944:	623b      	str	r3, [r7, #32]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34002946:	7abb      	ldrb	r3, [r7, #10]
34002948:	2b01      	cmp	r3, #1
3400294a:	d101      	bne.n	34002950 <MX25UM51245G_ReadCfg2Register+0x52>
3400294c:	2308      	movs	r3, #8
3400294e:	e000      	b.n	34002952 <MX25UM51245G_ReadCfg2Register+0x54>
34002950:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34002952:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34002954:	7afb      	ldrb	r3, [r7, #11]
34002956:	2b00      	cmp	r3, #0
34002958:	d101      	bne.n	3400295e <MX25UM51245G_ReadCfg2Register+0x60>
3400295a:	2300      	movs	r3, #0
3400295c:	e000      	b.n	34002960 <MX25UM51245G_ReadCfg2Register+0x62>
3400295e:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34002960:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_READ_CFG_REG2_CMD
                                 : MX25UM51245G_OCTA_READ_CFG_REG2_CMD;
34002962:	7afb      	ldrb	r3, [r7, #11]
34002964:	2b00      	cmp	r3, #0
34002966:	d101      	bne.n	3400296c <MX25UM51245G_ReadCfg2Register+0x6e>
34002968:	2371      	movs	r3, #113	@ 0x71
3400296a:	e001      	b.n	34002970 <MX25UM51245G_ReadCfg2Register+0x72>
3400296c:	f247 138e 	movw	r3, #29070	@ 0x718e
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34002970:	61fb      	str	r3, [r7, #28]
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
34002972:	7afb      	ldrb	r3, [r7, #11]
34002974:	2b00      	cmp	r3, #0
34002976:	d102      	bne.n	3400297e <MX25UM51245G_ReadCfg2Register+0x80>
34002978:	f44f 7380 	mov.w	r3, #256	@ 0x100
3400297c:	e001      	b.n	34002982 <MX25UM51245G_ReadCfg2Register+0x84>
3400297e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34002982:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
34002984:	7abb      	ldrb	r3, [r7, #10]
34002986:	2b01      	cmp	r3, #1
34002988:	d102      	bne.n	34002990 <MX25UM51245G_ReadCfg2Register+0x92>
3400298a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3400298e:	e000      	b.n	34002992 <MX25UM51245G_ReadCfg2Register+0x94>
34002990:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
34002992:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
34002994:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34002998:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.Address            = ReadAddr;
3400299a:	687b      	ldr	r3, [r7, #4]
3400299c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
3400299e:	2300      	movs	r3, #0
340029a0:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
340029a2:	7afb      	ldrb	r3, [r7, #11]
340029a4:	2b00      	cmp	r3, #0
340029a6:	d102      	bne.n	340029ae <MX25UM51245G_ReadCfg2Register+0xb0>
340029a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
340029ac:	e001      	b.n	340029b2 <MX25UM51245G_ReadCfg2Register+0xb4>
340029ae:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
340029b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
340029b4:	7abb      	ldrb	r3, [r7, #10]
340029b6:	2b01      	cmp	r3, #1
340029b8:	d102      	bne.n	340029c0 <MX25UM51245G_ReadCfg2Register+0xc2>
340029ba:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
340029be:	e000      	b.n	340029c2 <MX25UM51245G_ReadCfg2Register+0xc4>
340029c0:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
340029c2:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25UM51245G_DTR_TRANSFER)
340029c4:	7afb      	ldrb	r3, [r7, #11]
340029c6:	2b00      	cmp	r3, #0
340029c8:	d006      	beq.n	340029d8 <MX25UM51245G_ReadCfg2Register+0xda>
340029ca:	7abb      	ldrb	r3, [r7, #10]
340029cc:	2b01      	cmp	r3, #1
340029ce:	d101      	bne.n	340029d4 <MX25UM51245G_ReadCfg2Register+0xd6>
340029d0:	2305      	movs	r3, #5
340029d2:	e002      	b.n	340029da <MX25UM51245G_ReadCfg2Register+0xdc>
340029d4:	2304      	movs	r3, #4
340029d6:	e000      	b.n	340029da <MX25UM51245G_ReadCfg2Register+0xdc>
340029d8:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
340029da:	65bb      	str	r3, [r7, #88]	@ 0x58
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
340029dc:	7abb      	ldrb	r3, [r7, #10]
340029de:	2b01      	cmp	r3, #1
340029e0:	d101      	bne.n	340029e6 <MX25UM51245G_ReadCfg2Register+0xe8>
340029e2:	2302      	movs	r3, #2
340029e4:	e000      	b.n	340029e8 <MX25UM51245G_ReadCfg2Register+0xea>
340029e6:	2301      	movs	r3, #1
340029e8:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
340029ea:	7abb      	ldrb	r3, [r7, #10]
340029ec:	2b01      	cmp	r3, #1
340029ee:	d102      	bne.n	340029f6 <MX25UM51245G_ReadCfg2Register+0xf8>
340029f0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
340029f4:	e000      	b.n	340029f8 <MX25UM51245G_ReadCfg2Register+0xfa>
340029f6:	2300      	movs	r3, #0
340029f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340029fa:	f107 0314 	add.w	r3, r7, #20
340029fe:	f241 3288 	movw	r2, #5000	@ 0x1388
34002a02:	4619      	mov	r1, r3
34002a04:	68f8      	ldr	r0, [r7, #12]
34002a06:	f014 fbe7 	bl	340171d8 <HAL_XSPI_Command>
34002a0a:	4603      	mov	r3, r0
34002a0c:	2b00      	cmp	r3, #0
34002a0e:	d002      	beq.n	34002a16 <MX25UM51245G_ReadCfg2Register+0x118>
  {
    return MX25UM51245G_ERROR;
34002a10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002a14:	e00c      	b.n	34002a30 <MX25UM51245G_ReadCfg2Register+0x132>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002a16:	f241 3288 	movw	r2, #5000	@ 0x1388
34002a1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
34002a1c:	68f8      	ldr	r0, [r7, #12]
34002a1e:	f014 fe60 	bl	340176e2 <HAL_XSPI_Receive>
34002a22:	4603      	mov	r3, r0
34002a24:	2b00      	cmp	r3, #0
34002a26:	d002      	beq.n	34002a2e <MX25UM51245G_ReadCfg2Register+0x130>
  {
    return MX25UM51245G_ERROR;
34002a28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002a2c:	e000      	b.n	34002a30 <MX25UM51245G_ReadCfg2Register+0x132>
  }

  return MX25UM51245G_OK;
34002a2e:	2300      	movs	r3, #0
}
34002a30:	4618      	mov	r0, r3
34002a32:	3760      	adds	r7, #96	@ 0x60
34002a34:	46bd      	mov	sp, r7
34002a36:	bd80      	pop	{r7, pc}

34002a38 <MX25UM51245G_ResetEnable>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25UM51245G_ResetEnable(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode, MX25UM51245G_Transfer_t Rate)
{
34002a38:	b580      	push	{r7, lr}
34002a3a:	b096      	sub	sp, #88	@ 0x58
34002a3c:	af00      	add	r7, sp, #0
34002a3e:	6078      	str	r0, [r7, #4]
34002a40:	460b      	mov	r3, r1
34002a42:	70fb      	strb	r3, [r7, #3]
34002a44:	4613      	mov	r3, r2
34002a46:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
34002a48:	f107 030c 	add.w	r3, r7, #12
34002a4c:	224c      	movs	r2, #76	@ 0x4c
34002a4e:	2100      	movs	r1, #0
34002a50:	4618      	mov	r0, r3
34002a52:	f019 fdbb 	bl	3401c5cc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34002a56:	78fb      	ldrb	r3, [r7, #3]
34002a58:	2b00      	cmp	r3, #0
34002a5a:	d105      	bne.n	34002a68 <MX25UM51245G_ResetEnable+0x30>
34002a5c:	78bb      	ldrb	r3, [r7, #2]
34002a5e:	2b01      	cmp	r3, #1
34002a60:	d102      	bne.n	34002a68 <MX25UM51245G_ResetEnable+0x30>
  {
    return MX25UM51245G_ERROR;
34002a62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002a66:	e039      	b.n	34002adc <MX25UM51245G_ResetEnable+0xa4>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
34002a68:	2300      	movs	r3, #0
34002a6a:	60fb      	str	r3, [r7, #12]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
34002a6c:	2300      	movs	r3, #0
34002a6e:	613b      	str	r3, [r7, #16]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34002a70:	78fb      	ldrb	r3, [r7, #3]
34002a72:	2b00      	cmp	r3, #0
34002a74:	d101      	bne.n	34002a7a <MX25UM51245G_ResetEnable+0x42>
34002a76:	2301      	movs	r3, #1
34002a78:	e000      	b.n	34002a7c <MX25UM51245G_ResetEnable+0x44>
34002a7a:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34002a7c:	61bb      	str	r3, [r7, #24]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34002a7e:	78bb      	ldrb	r3, [r7, #2]
34002a80:	2b01      	cmp	r3, #1
34002a82:	d101      	bne.n	34002a88 <MX25UM51245G_ResetEnable+0x50>
34002a84:	2308      	movs	r3, #8
34002a86:	e000      	b.n	34002a8a <MX25UM51245G_ResetEnable+0x52>
34002a88:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34002a8a:	623b      	str	r3, [r7, #32]
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34002a8c:	78fb      	ldrb	r3, [r7, #3]
34002a8e:	2b00      	cmp	r3, #0
34002a90:	d101      	bne.n	34002a96 <MX25UM51245G_ResetEnable+0x5e>
34002a92:	2300      	movs	r3, #0
34002a94:	e000      	b.n	34002a98 <MX25UM51245G_ResetEnable+0x60>
34002a96:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34002a98:	61fb      	str	r3, [r7, #28]
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_RESET_ENABLE_CMD
                                 : MX25UM51245G_OCTA_RESET_ENABLE_CMD;
34002a9a:	78fb      	ldrb	r3, [r7, #3]
34002a9c:	2b00      	cmp	r3, #0
34002a9e:	d101      	bne.n	34002aa4 <MX25UM51245G_ResetEnable+0x6c>
34002aa0:	2366      	movs	r3, #102	@ 0x66
34002aa2:	e001      	b.n	34002aa8 <MX25UM51245G_ResetEnable+0x70>
34002aa4:	f246 6399 	movw	r3, #26265	@ 0x6699
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34002aa8:	617b      	str	r3, [r7, #20]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
34002aaa:	2300      	movs	r3, #0
34002aac:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
34002aae:	2300      	movs	r3, #0
34002ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
34002ab2:	2300      	movs	r3, #0
34002ab4:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.DummyCycles        = 0U;
34002ab6:	2300      	movs	r3, #0
34002ab8:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
34002aba:	2300      	movs	r3, #0
34002abc:	657b      	str	r3, [r7, #84]	@ 0x54
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002abe:	f107 030c 	add.w	r3, r7, #12
34002ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
34002ac6:	4619      	mov	r1, r3
34002ac8:	6878      	ldr	r0, [r7, #4]
34002aca:	f014 fb85 	bl	340171d8 <HAL_XSPI_Command>
34002ace:	4603      	mov	r3, r0
34002ad0:	2b00      	cmp	r3, #0
34002ad2:	d002      	beq.n	34002ada <MX25UM51245G_ResetEnable+0xa2>
  {
    return MX25UM51245G_ERROR;
34002ad4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002ad8:	e000      	b.n	34002adc <MX25UM51245G_ResetEnable+0xa4>
  }

  return MX25UM51245G_OK;
34002ada:	2300      	movs	r3, #0
}
34002adc:	4618      	mov	r0, r3
34002ade:	3758      	adds	r7, #88	@ 0x58
34002ae0:	46bd      	mov	sp, r7
34002ae2:	bd80      	pop	{r7, pc}

34002ae4 <MX25UM51245G_ResetMemory>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25UM51245G_ResetMemory(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode, MX25UM51245G_Transfer_t Rate)
{
34002ae4:	b580      	push	{r7, lr}
34002ae6:	b096      	sub	sp, #88	@ 0x58
34002ae8:	af00      	add	r7, sp, #0
34002aea:	6078      	str	r0, [r7, #4]
34002aec:	460b      	mov	r3, r1
34002aee:	70fb      	strb	r3, [r7, #3]
34002af0:	4613      	mov	r3, r2
34002af2:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
34002af4:	f107 030c 	add.w	r3, r7, #12
34002af8:	224c      	movs	r2, #76	@ 0x4c
34002afa:	2100      	movs	r1, #0
34002afc:	4618      	mov	r0, r3
34002afe:	f019 fd65 	bl	3401c5cc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34002b02:	78fb      	ldrb	r3, [r7, #3]
34002b04:	2b00      	cmp	r3, #0
34002b06:	d105      	bne.n	34002b14 <MX25UM51245G_ResetMemory+0x30>
34002b08:	78bb      	ldrb	r3, [r7, #2]
34002b0a:	2b01      	cmp	r3, #1
34002b0c:	d102      	bne.n	34002b14 <MX25UM51245G_ResetMemory+0x30>
  {
    return MX25UM51245G_ERROR;
34002b0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002b12:	e039      	b.n	34002b88 <MX25UM51245G_ResetMemory+0xa4>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
34002b14:	2300      	movs	r3, #0
34002b16:	60fb      	str	r3, [r7, #12]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
34002b18:	2300      	movs	r3, #0
34002b1a:	613b      	str	r3, [r7, #16]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34002b1c:	78fb      	ldrb	r3, [r7, #3]
34002b1e:	2b00      	cmp	r3, #0
34002b20:	d101      	bne.n	34002b26 <MX25UM51245G_ResetMemory+0x42>
34002b22:	2301      	movs	r3, #1
34002b24:	e000      	b.n	34002b28 <MX25UM51245G_ResetMemory+0x44>
34002b26:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34002b28:	61bb      	str	r3, [r7, #24]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34002b2a:	78bb      	ldrb	r3, [r7, #2]
34002b2c:	2b01      	cmp	r3, #1
34002b2e:	d101      	bne.n	34002b34 <MX25UM51245G_ResetMemory+0x50>
34002b30:	2308      	movs	r3, #8
34002b32:	e000      	b.n	34002b36 <MX25UM51245G_ResetMemory+0x52>
34002b34:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34002b36:	623b      	str	r3, [r7, #32]
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34002b38:	78fb      	ldrb	r3, [r7, #3]
34002b3a:	2b00      	cmp	r3, #0
34002b3c:	d101      	bne.n	34002b42 <MX25UM51245G_ResetMemory+0x5e>
34002b3e:	2300      	movs	r3, #0
34002b40:	e000      	b.n	34002b44 <MX25UM51245G_ResetMemory+0x60>
34002b42:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34002b44:	61fb      	str	r3, [r7, #28]
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_RESET_MEMORY_CMD
                                 : MX25UM51245G_OCTA_RESET_MEMORY_CMD;
34002b46:	78fb      	ldrb	r3, [r7, #3]
34002b48:	2b00      	cmp	r3, #0
34002b4a:	d101      	bne.n	34002b50 <MX25UM51245G_ResetMemory+0x6c>
34002b4c:	2399      	movs	r3, #153	@ 0x99
34002b4e:	e001      	b.n	34002b54 <MX25UM51245G_ResetMemory+0x70>
34002b50:	f649 1366 	movw	r3, #39270	@ 0x9966
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34002b54:	617b      	str	r3, [r7, #20]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
34002b56:	2300      	movs	r3, #0
34002b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
34002b5a:	2300      	movs	r3, #0
34002b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
34002b5e:	2300      	movs	r3, #0
34002b60:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.DummyCycles        = 0U;
34002b62:	2300      	movs	r3, #0
34002b64:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
34002b66:	2300      	movs	r3, #0
34002b68:	657b      	str	r3, [r7, #84]	@ 0x54
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002b6a:	f107 030c 	add.w	r3, r7, #12
34002b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
34002b72:	4619      	mov	r1, r3
34002b74:	6878      	ldr	r0, [r7, #4]
34002b76:	f014 fb2f 	bl	340171d8 <HAL_XSPI_Command>
34002b7a:	4603      	mov	r3, r0
34002b7c:	2b00      	cmp	r3, #0
34002b7e:	d002      	beq.n	34002b86 <MX25UM51245G_ResetMemory+0xa2>
  {
    return MX25UM51245G_ERROR;
34002b80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002b84:	e000      	b.n	34002b88 <MX25UM51245G_ResetMemory+0xa4>
  }

  return MX25UM51245G_OK;
34002b86:	2300      	movs	r3, #0
}
34002b88:	4618      	mov	r0, r3
34002b8a:	3758      	adds	r7, #88	@ 0x58
34002b8c:	46bd      	mov	sp, r7
34002b8e:	bd80      	pop	{r7, pc}

34002b90 <LL_AHB4_GRP1_EnableClock>:
{
34002b90:	b480      	push	{r7}
34002b92:	b085      	sub	sp, #20
34002b94:	af00      	add	r7, sp, #0
34002b96:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34002b98:	4a07      	ldr	r2, [pc, #28]	@ (34002bb8 <LL_AHB4_GRP1_EnableClock+0x28>)
34002b9a:	687b      	ldr	r3, [r7, #4]
34002b9c:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34002ba0:	4b05      	ldr	r3, [pc, #20]	@ (34002bb8 <LL_AHB4_GRP1_EnableClock+0x28>)
34002ba2:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34002ba6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34002ba8:	68fb      	ldr	r3, [r7, #12]
}
34002baa:	bf00      	nop
34002bac:	3714      	adds	r7, #20
34002bae:	46bd      	mov	sp, r7
34002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
34002bb4:	4770      	bx	lr
34002bb6:	bf00      	nop
34002bb8:	56028000 	.word	0x56028000

34002bbc <LL_APB2_GRP1_EnableClock>:
{
34002bbc:	b480      	push	{r7}
34002bbe:	b085      	sub	sp, #20
34002bc0:	af00      	add	r7, sp, #0
34002bc2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->APB2ENSR, Periphs);
34002bc4:	4a07      	ldr	r2, [pc, #28]	@ (34002be4 <LL_APB2_GRP1_EnableClock+0x28>)
34002bc6:	687b      	ldr	r3, [r7, #4]
34002bc8:	f8c2 3a6c 	str.w	r3, [r2, #2668]	@ 0xa6c
  tmpreg = READ_REG(RCC->APB2ENR);
34002bcc:	4b05      	ldr	r3, [pc, #20]	@ (34002be4 <LL_APB2_GRP1_EnableClock+0x28>)
34002bce:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
34002bd2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34002bd4:	68fb      	ldr	r3, [r7, #12]
}
34002bd6:	bf00      	nop
34002bd8:	3714      	adds	r7, #20
34002bda:	46bd      	mov	sp, r7
34002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
34002be0:	4770      	bx	lr
34002be2:	bf00      	nop
34002be4:	56028000 	.word	0x56028000

34002be8 <BSP_SMPS_Init>:
  * @param Voltage configuration
  *          This parameter can be one of the following values:
  *            @arg  SMPS_VOLTAGE_NOMINAL
  *            @arg  SMPS_VOLTAGE_OVERDRIVE
  */
void BSP_SMPS_Init(SMPSVoltage_TypeDef Voltage){
34002be8:	b580      	push	{r7, lr}
34002bea:	b088      	sub	sp, #32
34002bec:	af00      	add	r7, sp, #0
34002bee:	4603      	mov	r3, r0
34002bf0:	71fb      	strb	r3, [r7, #7]
  SMPS_GPIO_CLK_ENABLE();
34002bf2:	2002      	movs	r0, #2
34002bf4:	f7ff ffcc 	bl	34002b90 <LL_AHB4_GRP1_EnableClock>
  GPIO_InitTypeDef  gpio_init_structure = {0};
34002bf8:	f107 030c 	add.w	r3, r7, #12
34002bfc:	2200      	movs	r2, #0
34002bfe:	601a      	str	r2, [r3, #0]
34002c00:	605a      	str	r2, [r3, #4]
34002c02:	609a      	str	r2, [r3, #8]
34002c04:	60da      	str	r2, [r3, #12]
34002c06:	611a      	str	r2, [r3, #16]
  /* configure the external SMPS control pin */
  gpio_init_structure.Pin = SMPS_GPIO_PIN;
34002c08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34002c0c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
34002c0e:	2301      	movs	r3, #1
34002c10:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
34002c12:	2300      	movs	r3, #0
34002c14:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34002c16:	2303      	movs	r3, #3
34002c18:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SMPS_GPIO_PORT, &gpio_init_structure);
34002c1a:	f107 030c 	add.w	r3, r7, #12
34002c1e:	4619      	mov	r1, r3
34002c20:	4806      	ldr	r0, [pc, #24]	@ (34002c3c <BSP_SMPS_Init+0x54>)
34002c22:	f003 f899 	bl	34005d58 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(SMPS_GPIO_PORT, SMPS_GPIO_PIN, (GPIO_PinState) Voltage);
34002c26:	79fb      	ldrb	r3, [r7, #7]
34002c28:	461a      	mov	r2, r3
34002c2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
34002c2e:	4803      	ldr	r0, [pc, #12]	@ (34002c3c <BSP_SMPS_Init+0x54>)
34002c30:	f003 fbf2 	bl	34006418 <HAL_GPIO_WritePin>
}
34002c34:	bf00      	nop
34002c36:	3720      	adds	r7, #32
34002c38:	46bd      	mov	sp, r7
34002c3a:	bd80      	pop	{r7, pc}
34002c3c:	56020400 	.word	0x56020400

34002c40 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                  configuration information for the specified COM peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
34002c40:	b580      	push	{r7, lr}
34002c42:	b084      	sub	sp, #16
34002c44:	af00      	add	r7, sp, #0
34002c46:	4603      	mov	r3, r0
34002c48:	6039      	str	r1, [r7, #0]
34002c4a:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
34002c4c:	2300      	movs	r3, #0
34002c4e:	60fb      	str	r3, [r7, #12]

  if (COM_Init == NULL)
34002c50:	683b      	ldr	r3, [r7, #0]
34002c52:	2b00      	cmp	r3, #0
34002c54:	d103      	bne.n	34002c5e <BSP_COM_Init+0x1e>
  {
    status = BSP_ERROR_WRONG_PARAM;
34002c56:	f06f 0301 	mvn.w	r3, #1
34002c5a:	60fb      	str	r3, [r7, #12]
34002c5c:	e029      	b.n	34002cb2 <BSP_COM_Init+0x72>
  }
  else
  {
    /* Initialize COM instance */
    hcom_uart[COM].Instance = COM_UART[COM];
34002c5e:	79fa      	ldrb	r2, [r7, #7]
34002c60:	79fb      	ldrb	r3, [r7, #7]
34002c62:	4916      	ldr	r1, [pc, #88]	@ (34002cbc <BSP_COM_Init+0x7c>)
34002c64:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
34002c68:	4915      	ldr	r1, [pc, #84]	@ (34002cc0 <BSP_COM_Init+0x80>)
34002c6a:	2094      	movs	r0, #148	@ 0x94
34002c6c:	fb00 f303 	mul.w	r3, r0, r3
34002c70:	440b      	add	r3, r1
34002c72:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    UART_MspInit(&hcom_uart[COM]);
34002c74:	79fb      	ldrb	r3, [r7, #7]
34002c76:	2294      	movs	r2, #148	@ 0x94
34002c78:	fb02 f303 	mul.w	r3, r2, r3
34002c7c:	4a10      	ldr	r2, [pc, #64]	@ (34002cc0 <BSP_COM_Init+0x80>)
34002c7e:	4413      	add	r3, r2
34002c80:	4618      	mov	r0, r3
34002c82:	f000 f853 	bl	34002d2c <UART_MspInit>
        status = BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

    if (status == BSP_ERROR_NONE)
34002c86:	68fb      	ldr	r3, [r7, #12]
34002c88:	2b00      	cmp	r3, #0
34002c8a:	d112      	bne.n	34002cb2 <BSP_COM_Init+0x72>
    {
      if (COM == COM1)
34002c8c:	79fb      	ldrb	r3, [r7, #7]
34002c8e:	2b00      	cmp	r3, #0
34002c90:	d10f      	bne.n	34002cb2 <BSP_COM_Init+0x72>
      {
        if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
34002c92:	79fb      	ldrb	r3, [r7, #7]
34002c94:	2294      	movs	r2, #148	@ 0x94
34002c96:	fb02 f303 	mul.w	r3, r2, r3
34002c9a:	4a09      	ldr	r2, [pc, #36]	@ (34002cc0 <BSP_COM_Init+0x80>)
34002c9c:	4413      	add	r3, r2
34002c9e:	6839      	ldr	r1, [r7, #0]
34002ca0:	4618      	mov	r0, r3
34002ca2:	f000 f80f 	bl	34002cc4 <MX_USART1_Init>
34002ca6:	4603      	mov	r3, r0
34002ca8:	2b00      	cmp	r3, #0
34002caa:	d002      	beq.n	34002cb2 <BSP_COM_Init+0x72>
        {
          status = BSP_ERROR_PERIPH_FAILURE;
34002cac:	f06f 0303 	mvn.w	r3, #3
34002cb0:	60fb      	str	r3, [r7, #12]
//        }
      }
    }
  }

  return status;
34002cb2:	68fb      	ldr	r3, [r7, #12]
}
34002cb4:	4618      	mov	r0, r3
34002cb6:	3710      	adds	r7, #16
34002cb8:	46bd      	mov	sp, r7
34002cba:	bd80      	pop	{r7, pc}
34002cbc:	34020a9c 	.word	0x34020a9c
34002cc0:	34020cd0 	.word	0x34020cd0

34002cc4 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
34002cc4:	b580      	push	{r7, lr}
34002cc6:	b082      	sub	sp, #8
34002cc8:	af00      	add	r7, sp, #0
34002cca:	6078      	str	r0, [r7, #4]
34002ccc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance            = COM_UART[COM1];
34002cce:	4b16      	ldr	r3, [pc, #88]	@ (34002d28 <MX_USART1_Init+0x64>)
34002cd0:	681a      	ldr	r2, [r3, #0]
34002cd2:	687b      	ldr	r3, [r7, #4]
34002cd4:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate       = COM_Init->BaudRate;
34002cd6:	683b      	ldr	r3, [r7, #0]
34002cd8:	681a      	ldr	r2, [r3, #0]
34002cda:	687b      	ldr	r3, [r7, #4]
34002cdc:	605a      	str	r2, [r3, #4]
  huart->Init.Mode           = UART_MODE_TX_RX;
34002cde:	687b      	ldr	r3, [r7, #4]
34002ce0:	220c      	movs	r2, #12
34002ce2:	615a      	str	r2, [r3, #20]
  huart->Init.Parity         = (uint32_t)COM_Init->Parity;
34002ce4:	683b      	ldr	r3, [r7, #0]
34002ce6:	895b      	ldrh	r3, [r3, #10]
34002ce8:	461a      	mov	r2, r3
34002cea:	687b      	ldr	r3, [r7, #4]
34002cec:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength     = (uint32_t)COM_Init->WordLength;
34002cee:	683b      	ldr	r3, [r7, #0]
34002cf0:	685a      	ldr	r2, [r3, #4]
34002cf2:	687b      	ldr	r3, [r7, #4]
34002cf4:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t)COM_Init->StopBits;
34002cf6:	683b      	ldr	r3, [r7, #0]
34002cf8:	891b      	ldrh	r3, [r3, #8]
34002cfa:	461a      	mov	r2, r3
34002cfc:	687b      	ldr	r3, [r7, #4]
34002cfe:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl      = (uint32_t)COM_Init->HwFlowCtl;
34002d00:	683b      	ldr	r3, [r7, #0]
34002d02:	899b      	ldrh	r3, [r3, #12]
34002d04:	461a      	mov	r2, r3
34002d06:	687b      	ldr	r3, [r7, #4]
34002d08:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
34002d0a:	687b      	ldr	r3, [r7, #4]
34002d0c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34002d10:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
34002d12:	687b      	ldr	r3, [r7, #4]
34002d14:	2200      	movs	r2, #0
34002d16:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
34002d18:	6878      	ldr	r0, [r7, #4]
34002d1a:	f012 ff3d 	bl	34015b98 <HAL_UART_Init>
34002d1e:	4603      	mov	r3, r0
}
34002d20:	4618      	mov	r0, r3
34002d22:	3708      	adds	r7, #8
34002d24:	46bd      	mov	sp, r7
34002d26:	bd80      	pop	{r7, pc}
34002d28:	34020a9c 	.word	0x34020a9c

34002d2c <UART_MspInit>:
  * @brief  Initialize UART MSP.
  * @param  huart UART handle.
  * @retval None.
  */
static void UART_MspInit(UART_HandleTypeDef *huart)
{
34002d2c:	b580      	push	{r7, lr}
34002d2e:	b090      	sub	sp, #64	@ 0x40
34002d30:	af00      	add	r7, sp, #0
34002d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_Init;
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT};
34002d34:	f107 0320 	add.w	r3, r7, #32
34002d38:	2200      	movs	r2, #0
34002d3a:	601a      	str	r2, [r3, #0]
34002d3c:	605a      	str	r2, [r3, #4]
34002d3e:	4b34      	ldr	r3, [pc, #208]	@ (34002e10 <UART_MspInit+0xe4>)
34002d40:	623b      	str	r3, [r7, #32]
  GPIO_TypeDef    *COM_RX_PORT[COMn] = {COM1_RX_GPIO_PORT};
34002d42:	f107 0318 	add.w	r3, r7, #24
34002d46:	2200      	movs	r2, #0
34002d48:	601a      	str	r2, [r3, #0]
34002d4a:	605a      	str	r2, [r3, #4]
34002d4c:	4b31      	ldr	r3, [pc, #196]	@ (34002e14 <UART_MspInit+0xe8>)
34002d4e:	61bb      	str	r3, [r7, #24]
  uint16_t         COM_TX_PIN[COMn]  = {COM1_TX_PIN};
34002d50:	2300      	movs	r3, #0
34002d52:	617b      	str	r3, [r7, #20]
34002d54:	2320      	movs	r3, #32
34002d56:	82bb      	strh	r3, [r7, #20]
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN};
34002d58:	2300      	movs	r3, #0
34002d5a:	613b      	str	r3, [r7, #16]
34002d5c:	2340      	movs	r3, #64	@ 0x40
34002d5e:	823b      	strh	r3, [r7, #16]
  uint8_t          COM_TX_AF[COMn]   = {COM1_TX_AF};
34002d60:	2307      	movs	r3, #7
34002d62:	81bb      	strh	r3, [r7, #12]
  uint8_t          COM_RX_AF[COMn]   = {COM1_RX_AF};
34002d64:	2307      	movs	r3, #7
34002d66:	813b      	strh	r3, [r7, #8]
  COM_TypeDef      COM;

  /* Get COM according instance */
  if (huart->Instance == COM1_UART)
34002d68:	687b      	ldr	r3, [r7, #4]
34002d6a:	681b      	ldr	r3, [r3, #0]
34002d6c:	4a2a      	ldr	r2, [pc, #168]	@ (34002e18 <UART_MspInit+0xec>)
34002d6e:	4293      	cmp	r3, r2
34002d70:	d14a      	bne.n	34002e08 <UART_MspInit+0xdc>
  {
    COM = COM1;
34002d72:	2300      	movs	r3, #0
34002d74:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    /* Enable COM and GPIO clocks */
    COM1_TX_GPIO_CLK_ENABLE();
34002d78:	2010      	movs	r0, #16
34002d7a:	f7ff ff09 	bl	34002b90 <LL_AHB4_GRP1_EnableClock>
    COM1_RX_GPIO_CLK_ENABLE();
34002d7e:	2008      	movs	r0, #8
34002d80:	f7ff ff06 	bl	34002b90 <LL_AHB4_GRP1_EnableClock>
    COM1_CLK_ENABLE();
34002d84:	2010      	movs	r0, #16
34002d86:	f7ff ff19 	bl	34002bbc <LL_APB2_GRP1_EnableClock>
  {
      return;
  }

  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM_TX_PIN[COM];
34002d8a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002d8e:	005b      	lsls	r3, r3, #1
34002d90:	3340      	adds	r3, #64	@ 0x40
34002d92:	443b      	add	r3, r7
34002d94:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
34002d98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
34002d9a:	2302      	movs	r3, #2
34002d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
34002d9e:	2302      	movs	r3, #2
34002da0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_Init.Pull      = GPIO_PULLUP;
34002da2:	2301      	movs	r3, #1
34002da4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_Init.Alternate = COM_TX_AF[COM];
34002da6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002daa:	3340      	adds	r3, #64	@ 0x40
34002dac:	443b      	add	r3, r7
34002dae:	f813 3c34 	ldrb.w	r3, [r3, #-52]
34002db2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
34002db4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002db8:	009b      	lsls	r3, r3, #2
34002dba:	3340      	adds	r3, #64	@ 0x40
34002dbc:	443b      	add	r3, r7
34002dbe:	f853 3c20 	ldr.w	r3, [r3, #-32]
34002dc2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
34002dc6:	4611      	mov	r1, r2
34002dc8:	4618      	mov	r0, r3
34002dca:	f002 ffc5 	bl	34005d58 <HAL_GPIO_Init>

  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM_RX_PIN[COM];
34002dce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002dd2:	005b      	lsls	r3, r3, #1
34002dd4:	3340      	adds	r3, #64	@ 0x40
34002dd6:	443b      	add	r3, r7
34002dd8:	f833 3c30 	ldrh.w	r3, [r3, #-48]
34002ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = COM_RX_AF[COM];
34002dde:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002de2:	3340      	adds	r3, #64	@ 0x40
34002de4:	443b      	add	r3, r7
34002de6:	f813 3c38 	ldrb.w	r3, [r3, #-56]
34002dea:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
34002dec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002df0:	009b      	lsls	r3, r3, #2
34002df2:	3340      	adds	r3, #64	@ 0x40
34002df4:	443b      	add	r3, r7
34002df6:	f853 3c28 	ldr.w	r3, [r3, #-40]
34002dfa:	f107 0228 	add.w	r2, r7, #40	@ 0x28
34002dfe:	4611      	mov	r1, r2
34002e00:	4618      	mov	r0, r3
34002e02:	f002 ffa9 	bl	34005d58 <HAL_GPIO_Init>
34002e06:	e000      	b.n	34002e0a <UART_MspInit+0xde>
      return;
34002e08:	bf00      	nop
}
34002e0a:	3740      	adds	r7, #64	@ 0x40
34002e0c:	46bd      	mov	sp, r7
34002e0e:	bd80      	pop	{r7, pc}
34002e10:	56021000 	.word	0x56021000
34002e14:	56020c00 	.word	0x56020c00
34002e18:	52001000 	.word	0x52001000

34002e1c <LL_AHB4_GRP1_EnableClock>:
{
34002e1c:	b480      	push	{r7}
34002e1e:	b085      	sub	sp, #20
34002e20:	af00      	add	r7, sp, #0
34002e22:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34002e24:	4a07      	ldr	r2, [pc, #28]	@ (34002e44 <LL_AHB4_GRP1_EnableClock+0x28>)
34002e26:	687b      	ldr	r3, [r7, #4]
34002e28:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34002e2c:	4b05      	ldr	r3, [pc, #20]	@ (34002e44 <LL_AHB4_GRP1_EnableClock+0x28>)
34002e2e:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34002e32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34002e34:	68fb      	ldr	r3, [r7, #12]
}
34002e36:	bf00      	nop
34002e38:	3714      	adds	r7, #20
34002e3a:	46bd      	mov	sp, r7
34002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
34002e40:	4770      	bx	lr
34002e42:	bf00      	nop
34002e44:	56028000 	.word	0x56028000

34002e48 <LL_AHB5_GRP1_EnableClock>:
{
34002e48:	b480      	push	{r7}
34002e4a:	b085      	sub	sp, #20
34002e4c:	af00      	add	r7, sp, #0
34002e4e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5ENSR, Periphs);
34002e50:	4a07      	ldr	r2, [pc, #28]	@ (34002e70 <LL_AHB5_GRP1_EnableClock+0x28>)
34002e52:	687b      	ldr	r3, [r7, #4]
34002e54:	f8c2 3a60 	str.w	r3, [r2, #2656]	@ 0xa60
  tmpreg = READ_REG(RCC->AHB5ENR);
34002e58:	4b05      	ldr	r3, [pc, #20]	@ (34002e70 <LL_AHB5_GRP1_EnableClock+0x28>)
34002e5a:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
34002e5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34002e60:	68fb      	ldr	r3, [r7, #12]
}
34002e62:	bf00      	nop
34002e64:	3714      	adds	r7, #20
34002e66:	46bd      	mov	sp, r7
34002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
34002e6c:	4770      	bx	lr
34002e6e:	bf00      	nop
34002e70:	56028000 	.word	0x56028000

34002e74 <LL_AHB5_GRP1_ForceReset>:
{
34002e74:	b480      	push	{r7}
34002e76:	b083      	sub	sp, #12
34002e78:	af00      	add	r7, sp, #0
34002e7a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5RSTSR, Periphs);
34002e7c:	4a04      	ldr	r2, [pc, #16]	@ (34002e90 <LL_AHB5_GRP1_ForceReset+0x1c>)
34002e7e:	687b      	ldr	r3, [r7, #4]
34002e80:	f8c2 3a20 	str.w	r3, [r2, #2592]	@ 0xa20
}
34002e84:	bf00      	nop
34002e86:	370c      	adds	r7, #12
34002e88:	46bd      	mov	sp, r7
34002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
34002e8e:	4770      	bx	lr
34002e90:	56028000 	.word	0x56028000

34002e94 <LL_AHB5_GRP1_ReleaseReset>:
{
34002e94:	b480      	push	{r7}
34002e96:	b083      	sub	sp, #12
34002e98:	af00      	add	r7, sp, #0
34002e9a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5RSTCR, Periphs);
34002e9c:	4b06      	ldr	r3, [pc, #24]	@ (34002eb8 <LL_AHB5_GRP1_ReleaseReset+0x24>)
34002e9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34002ea2:	461a      	mov	r2, r3
34002ea4:	687b      	ldr	r3, [r7, #4]
34002ea6:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220
}
34002eaa:	bf00      	nop
34002eac:	370c      	adds	r7, #12
34002eae:	46bd      	mov	sp, r7
34002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
34002eb4:	4770      	bx	lr
34002eb6:	bf00      	nop
34002eb8:	56028000 	.word	0x56028000

34002ebc <BSP_XSPI_NOR_Init>:
  * @param  Instance   XSPI Instance
  * @param  Init       XSPI Init structure
  * @retval BSP status
  */
int32_t BSP_XSPI_NOR_Init(uint32_t Instance, BSP_XSPI_NOR_Init_t *Init)
{
34002ebc:	b590      	push	{r4, r7, lr}
34002ebe:	b095      	sub	sp, #84	@ 0x54
34002ec0:	af00      	add	r7, sp, #0
34002ec2:	6078      	str	r0, [r7, #4]
34002ec4:	6039      	str	r1, [r7, #0]
  int32_t ret;
  BSP_XSPI_NOR_Info_t pInfo;
  MX_XSPI_InitTypeDef xspi_init;

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34002ec6:	687b      	ldr	r3, [r7, #4]
34002ec8:	2b00      	cmp	r3, #0
34002eca:	d003      	beq.n	34002ed4 <BSP_XSPI_NOR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
34002ecc:	f06f 0301 	mvn.w	r3, #1
34002ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002ed2:	e080      	b.n	34002fd6 <BSP_XSPI_NOR_Init+0x11a>
  }
  else
  {
    /* Check if the instance is already initialized */
    if (Xspi_Nor_Ctx[Instance].IsInitialized == XSPI_ACCESS_NONE)
34002ed4:	4947      	ldr	r1, [pc, #284]	@ (34002ff4 <BSP_XSPI_NOR_Init+0x138>)
34002ed6:	687a      	ldr	r2, [r7, #4]
34002ed8:	4613      	mov	r3, r2
34002eda:	005b      	lsls	r3, r3, #1
34002edc:	4413      	add	r3, r2
34002ede:	440b      	add	r3, r1
34002ee0:	781b      	ldrb	r3, [r3, #0]
34002ee2:	2b00      	cmp	r3, #0
34002ee4:	d175      	bne.n	34002fd2 <BSP_XSPI_NOR_Init+0x116>
    {
#if (USE_HAL_XSPI_REGISTER_CALLBACKS == 0)
      /* Msp XSPI initialization */
      XSPI_NOR_MspInit(&hxspi_nor[Instance]);
34002ee6:	687b      	ldr	r3, [r7, #4]
34002ee8:	2264      	movs	r2, #100	@ 0x64
34002eea:	fb02 f303 	mul.w	r3, r2, r3
34002eee:	4a42      	ldr	r2, [pc, #264]	@ (34002ff8 <BSP_XSPI_NOR_Init+0x13c>)
34002ef0:	4413      	add	r3, r2
34002ef2:	4618      	mov	r0, r3
34002ef4:	f000 f9b6 	bl	34003264 <XSPI_NOR_MspInit>
        }
      }
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

      /* Get Flash information of one memory */
      (void)MX25UM51245G_GetFlashInfo(&pInfo);
34002ef8:	f107 031c 	add.w	r3, r7, #28
34002efc:	4618      	mov	r0, r3
34002efe:	f7ff f9a5 	bl	3400224c <MX25UM51245G_GetFlashInfo>

      /* Fill config structure */
      xspi_init.ClockPrescaler = 3;
34002f02:	2303      	movs	r3, #3
34002f04:	613b      	str	r3, [r7, #16]
      xspi_init.MemorySize     = (uint32_t)POSITION_VAL((uint32_t)pInfo.FlashSize);
34002f06:	69fb      	ldr	r3, [r7, #28]
34002f08:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
34002f0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34002f0c:	fa93 f3a3 	rbit	r3, r3
34002f10:	643b      	str	r3, [r7, #64]	@ 0x40
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
34002f12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34002f14:	64bb      	str	r3, [r7, #72]	@ 0x48
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
34002f16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34002f18:	2b00      	cmp	r3, #0
34002f1a:	d101      	bne.n	34002f20 <BSP_XSPI_NOR_Init+0x64>
  {
    return 32U;
34002f1c:	2320      	movs	r3, #32
34002f1e:	e003      	b.n	34002f28 <BSP_XSPI_NOR_Init+0x6c>
  }
  return __builtin_clz(value);
34002f20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34002f22:	fab3 f383 	clz	r3, r3
34002f26:	b2db      	uxtb	r3, r3
34002f28:	60fb      	str	r3, [r7, #12]
      xspi_init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
34002f2a:	2300      	movs	r3, #0
34002f2c:	617b      	str	r3, [r7, #20]
      xspi_init.TransferRate   = (uint32_t) Init->TransferRate;
34002f2e:	683b      	ldr	r3, [r7, #0]
34002f30:	785b      	ldrb	r3, [r3, #1]
34002f32:	61bb      	str	r3, [r7, #24]

      /* STM32 XSPI interface initialization */
      if (MX_XSPI_NOR_Init(&hxspi_nor[Instance], &xspi_init) != HAL_OK)
34002f34:	687b      	ldr	r3, [r7, #4]
34002f36:	2264      	movs	r2, #100	@ 0x64
34002f38:	fb02 f303 	mul.w	r3, r2, r3
34002f3c:	4a2e      	ldr	r2, [pc, #184]	@ (34002ff8 <BSP_XSPI_NOR_Init+0x13c>)
34002f3e:	4413      	add	r3, r2
34002f40:	f107 020c 	add.w	r2, r7, #12
34002f44:	4611      	mov	r1, r2
34002f46:	4618      	mov	r0, r3
34002f48:	f000 f858 	bl	34002ffc <MX_XSPI_NOR_Init>
34002f4c:	4603      	mov	r3, r0
34002f4e:	2b00      	cmp	r3, #0
34002f50:	d003      	beq.n	34002f5a <BSP_XSPI_NOR_Init+0x9e>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
34002f52:	f06f 0303 	mvn.w	r3, #3
34002f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002f58:	e03d      	b.n	34002fd6 <BSP_XSPI_NOR_Init+0x11a>
      }
      /* XSPI memory reset */
      else if (XSPI_NOR_ResetMemory(Instance) != BSP_ERROR_NONE)
34002f5a:	6878      	ldr	r0, [r7, #4]
34002f5c:	f000 fa50 	bl	34003400 <XSPI_NOR_ResetMemory>
34002f60:	4603      	mov	r3, r0
34002f62:	2b00      	cmp	r3, #0
34002f64:	d003      	beq.n	34002f6e <BSP_XSPI_NOR_Init+0xb2>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
34002f66:	f06f 0304 	mvn.w	r3, #4
34002f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002f6c:	e033      	b.n	34002fd6 <BSP_XSPI_NOR_Init+0x11a>
      }
      /* Check if memory is ready */
      else if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34002f6e:	687b      	ldr	r3, [r7, #4]
34002f70:	2264      	movs	r2, #100	@ 0x64
34002f72:	fb02 f303 	mul.w	r3, r2, r3
34002f76:	4a20      	ldr	r2, [pc, #128]	@ (34002ff8 <BSP_XSPI_NOR_Init+0x13c>)
34002f78:	1898      	adds	r0, r3, r2
34002f7a:	491e      	ldr	r1, [pc, #120]	@ (34002ff4 <BSP_XSPI_NOR_Init+0x138>)
34002f7c:	687a      	ldr	r2, [r7, #4]
34002f7e:	4613      	mov	r3, r2
34002f80:	005b      	lsls	r3, r3, #1
34002f82:	4413      	add	r3, r2
34002f84:	440b      	add	r3, r1
34002f86:	3301      	adds	r3, #1
34002f88:	7819      	ldrb	r1, [r3, #0]
34002f8a:	4c1a      	ldr	r4, [pc, #104]	@ (34002ff4 <BSP_XSPI_NOR_Init+0x138>)
34002f8c:	687a      	ldr	r2, [r7, #4]
34002f8e:	4613      	mov	r3, r2
34002f90:	005b      	lsls	r3, r3, #1
34002f92:	4413      	add	r3, r2
34002f94:	4423      	add	r3, r4
34002f96:	3302      	adds	r3, #2
34002f98:	781b      	ldrb	r3, [r3, #0]
34002f9a:	461a      	mov	r2, r3
34002f9c:	f7ff f985 	bl	340022aa <MX25UM51245G_AutoPollingMemReady>
34002fa0:	4603      	mov	r3, r0
34002fa2:	2b00      	cmp	r3, #0
34002fa4:	d003      	beq.n	34002fae <BSP_XSPI_NOR_Init+0xf2>
                                                Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
34002fa6:	f06f 0304 	mvn.w	r3, #4
34002faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002fac:	e013      	b.n	34002fd6 <BSP_XSPI_NOR_Init+0x11a>
      }
      /* Configure the memory */
      else if (BSP_XSPI_NOR_ConfigFlash(Instance, Init->InterfaceMode, Init->TransferRate) != BSP_ERROR_NONE)
34002fae:	683b      	ldr	r3, [r7, #0]
34002fb0:	7819      	ldrb	r1, [r3, #0]
34002fb2:	683b      	ldr	r3, [r7, #0]
34002fb4:	785b      	ldrb	r3, [r3, #1]
34002fb6:	461a      	mov	r2, r3
34002fb8:	6878      	ldr	r0, [r7, #4]
34002fba:	f000 f8c7 	bl	3400314c <BSP_XSPI_NOR_ConfigFlash>
34002fbe:	4603      	mov	r3, r0
34002fc0:	2b00      	cmp	r3, #0
34002fc2:	d003      	beq.n	34002fcc <BSP_XSPI_NOR_Init+0x110>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
34002fc4:	f06f 0304 	mvn.w	r3, #4
34002fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002fca:	e004      	b.n	34002fd6 <BSP_XSPI_NOR_Init+0x11a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
34002fcc:	2300      	movs	r3, #0
34002fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002fd0:	e001      	b.n	34002fd6 <BSP_XSPI_NOR_Init+0x11a>
      }
    }
    else
    {
      ret = BSP_ERROR_NONE;
34002fd2:	2300      	movs	r3, #0
34002fd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  HAL_XSPI_SetClockPrescaler(&hxspi_nor[Instance], 0);
34002fd6:	687b      	ldr	r3, [r7, #4]
34002fd8:	2264      	movs	r2, #100	@ 0x64
34002fda:	fb02 f303 	mul.w	r3, r2, r3
34002fde:	4a06      	ldr	r2, [pc, #24]	@ (34002ff8 <BSP_XSPI_NOR_Init+0x13c>)
34002fe0:	4413      	add	r3, r2
34002fe2:	2100      	movs	r1, #0
34002fe4:	4618      	mov	r0, r3
34002fe6:	f014 fd8b 	bl	34017b00 <HAL_XSPI_SetClockPrescaler>
  /* Return BSP status */
  return ret;
34002fea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
34002fec:	4618      	mov	r0, r3
34002fee:	3754      	adds	r7, #84	@ 0x54
34002ff0:	46bd      	mov	sp, r7
34002ff2:	bd90      	pop	{r4, r7, pc}
34002ff4:	34020e5c 	.word	0x34020e5c
34002ff8:	34020df8 	.word	0x34020df8

34002ffc <MX_XSPI_NOR_Init>:
  * @param  hxspi          XSPI handle
  * @param  Init           XSPI config structure
  * @retval BSP status
  */
__weak HAL_StatusTypeDef MX_XSPI_NOR_Init(XSPI_HandleTypeDef *hxspi, MX_XSPI_InitTypeDef *Init)
{
34002ffc:	b580      	push	{r7, lr}
34002ffe:	b082      	sub	sp, #8
34003000:	af00      	add	r7, sp, #0
34003002:	6078      	str	r0, [r7, #4]
34003004:	6039      	str	r1, [r7, #0]
  /* XSPI initialization */
  hxspi->Instance = XSPI2;
34003006:	687b      	ldr	r3, [r7, #4]
34003008:	4a1e      	ldr	r2, [pc, #120]	@ (34003084 <MX_XSPI_NOR_Init+0x88>)
3400300a:	601a      	str	r2, [r3, #0]

  hxspi->Init.FifoThresholdByte       = 4;
3400300c:	687b      	ldr	r3, [r7, #4]
3400300e:	2204      	movs	r2, #4
34003010:	605a      	str	r2, [r3, #4]
  hxspi->Init.MemoryMode              = HAL_XSPI_SINGLE_MEM;
34003012:	687b      	ldr	r3, [r7, #4]
34003014:	2200      	movs	r2, #0
34003016:	609a      	str	r2, [r3, #8]
  hxspi->Init.MemorySize              = Init->MemorySize; /* 512 MBits */
34003018:	683b      	ldr	r3, [r7, #0]
3400301a:	681a      	ldr	r2, [r3, #0]
3400301c:	687b      	ldr	r3, [r7, #4]
3400301e:	611a      	str	r2, [r3, #16]
  hxspi->Init.ChipSelectHighTimeCycle = 2;
34003020:	687b      	ldr	r3, [r7, #4]
34003022:	2202      	movs	r2, #2
34003024:	615a      	str	r2, [r3, #20]
  hxspi->Init.FreeRunningClock        = HAL_XSPI_FREERUNCLK_DISABLE;
34003026:	687b      	ldr	r3, [r7, #4]
34003028:	2200      	movs	r2, #0
3400302a:	619a      	str	r2, [r3, #24]
  hxspi->Init.ClockMode               = HAL_XSPI_CLOCK_MODE_0;
3400302c:	687b      	ldr	r3, [r7, #4]
3400302e:	2200      	movs	r2, #0
34003030:	61da      	str	r2, [r3, #28]
  hxspi->Init.WrapSize                = HAL_XSPI_WRAP_NOT_SUPPORTED;
34003032:	687b      	ldr	r3, [r7, #4]
34003034:	2200      	movs	r2, #0
34003036:	621a      	str	r2, [r3, #32]
  hxspi->Init.ClockPrescaler          = Init->ClockPrescaler;
34003038:	683b      	ldr	r3, [r7, #0]
3400303a:	685a      	ldr	r2, [r3, #4]
3400303c:	687b      	ldr	r3, [r7, #4]
3400303e:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi->Init.SampleShifting          = Init->SampleShifting;
34003040:	683b      	ldr	r3, [r7, #0]
34003042:	689a      	ldr	r2, [r3, #8]
34003044:	687b      	ldr	r3, [r7, #4]
34003046:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi->Init.ChipSelectBoundary      = 0;
34003048:	687b      	ldr	r3, [r7, #4]
3400304a:	2200      	movs	r2, #0
3400304c:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined (OCTOSPI_DCR1_DLYBYP)
  hxspi->Init.DelayBlockBypass           = HAL_XSPI_DELAY_BLOCK_BYPASS;
#endif /* OCTOSPI_DCR1_DLYBYP */

  if (Init->TransferRate == (uint32_t) BSP_XSPI_NOR_DTR_TRANSFER)
3400304e:	683b      	ldr	r3, [r7, #0]
34003050:	68db      	ldr	r3, [r3, #12]
34003052:	2b01      	cmp	r3, #1
34003054:	d108      	bne.n	34003068 <MX_XSPI_NOR_Init+0x6c>
  {
    hxspi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
34003056:	687b      	ldr	r3, [r7, #4]
34003058:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
3400305c:	60da      	str	r2, [r3, #12]
    hxspi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
3400305e:	687b      	ldr	r3, [r7, #4]
34003060:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
34003064:	62da      	str	r2, [r3, #44]	@ 0x2c
34003066:	e005      	b.n	34003074 <MX_XSPI_NOR_Init+0x78>
  }
  else
  {
    hxspi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
34003068:	687b      	ldr	r3, [r7, #4]
3400306a:	2200      	movs	r2, #0
3400306c:	60da      	str	r2, [r3, #12]
    hxspi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
3400306e:	687b      	ldr	r3, [r7, #4]
34003070:	2200      	movs	r2, #0
34003072:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  return HAL_XSPI_Init(hxspi);
34003074:	6878      	ldr	r0, [r7, #4]
34003076:	f013 fdb7 	bl	34016be8 <HAL_XSPI_Init>
3400307a:	4603      	mov	r3, r0
}
3400307c:	4618      	mov	r0, r3
3400307e:	3708      	adds	r7, #8
34003080:	46bd      	mov	sp, r7
34003082:	bd80      	pop	{r7, pc}
34003084:	5802a000 	.word	0x5802a000

34003088 <BSP_XSPI_NOR_EnableMemoryMappedMode>:
  * @brief  Configure the XSPI in memory-mapped mode
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
int32_t BSP_XSPI_NOR_EnableMemoryMappedMode(uint32_t Instance)
{
34003088:	b580      	push	{r7, lr}
3400308a:	b084      	sub	sp, #16
3400308c:	af00      	add	r7, sp, #0
3400308e:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
34003090:	2300      	movs	r3, #0
34003092:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34003094:	687b      	ldr	r3, [r7, #4]
34003096:	2b00      	cmp	r3, #0
34003098:	d003      	beq.n	340030a2 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
3400309a:	f06f 0301 	mvn.w	r3, #1
3400309e:	60fb      	str	r3, [r7, #12]
340030a0:	e04b      	b.n	3400313a <BSP_XSPI_NOR_EnableMemoryMappedMode+0xb2>
  }
  else
  {
    if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_STR_TRANSFER)
340030a2:	4928      	ldr	r1, [pc, #160]	@ (34003144 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
340030a4:	687a      	ldr	r2, [r7, #4]
340030a6:	4613      	mov	r3, r2
340030a8:	005b      	lsls	r3, r3, #1
340030aa:	4413      	add	r3, r2
340030ac:	440b      	add	r3, r1
340030ae:	3302      	adds	r3, #2
340030b0:	781b      	ldrb	r3, [r3, #0]
340030b2:	2b00      	cmp	r3, #0
340030b4:	d121      	bne.n	340030fa <BSP_XSPI_NOR_EnableMemoryMappedMode+0x72>
    {
      if (MX25UM51245G_EnableMemoryMappedModeSTR(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340030b6:	687b      	ldr	r3, [r7, #4]
340030b8:	2264      	movs	r2, #100	@ 0x64
340030ba:	fb02 f303 	mul.w	r3, r2, r3
340030be:	4a22      	ldr	r2, [pc, #136]	@ (34003148 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xc0>)
340030c0:	1898      	adds	r0, r3, r2
340030c2:	4920      	ldr	r1, [pc, #128]	@ (34003144 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
340030c4:	687a      	ldr	r2, [r7, #4]
340030c6:	4613      	mov	r3, r2
340030c8:	005b      	lsls	r3, r3, #1
340030ca:	4413      	add	r3, r2
340030cc:	440b      	add	r3, r1
340030ce:	3301      	adds	r3, #1
340030d0:	781b      	ldrb	r3, [r3, #0]
340030d2:	2201      	movs	r2, #1
340030d4:	4619      	mov	r1, r3
340030d6:	f7ff f998 	bl	3400240a <MX25UM51245G_EnableSTRMemoryMappedMode>
340030da:	4603      	mov	r3, r0
340030dc:	2b00      	cmp	r3, #0
340030de:	d003      	beq.n	340030e8 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x60>
                                                 MX25UM51245G_4BYTES_SIZE) != MX25UM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
340030e0:	f06f 0304 	mvn.w	r3, #4
340030e4:	60fb      	str	r3, [r7, #12]
340030e6:	e028      	b.n	3400313a <BSP_XSPI_NOR_EnableMemoryMappedMode+0xb2>
      }
      else /* Update XSPI context if all operations are well done */
      {
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_MMP;
340030e8:	4916      	ldr	r1, [pc, #88]	@ (34003144 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
340030ea:	687a      	ldr	r2, [r7, #4]
340030ec:	4613      	mov	r3, r2
340030ee:	005b      	lsls	r3, r3, #1
340030f0:	4413      	add	r3, r2
340030f2:	440b      	add	r3, r1
340030f4:	2202      	movs	r2, #2
340030f6:	701a      	strb	r2, [r3, #0]
340030f8:	e01f      	b.n	3400313a <BSP_XSPI_NOR_EnableMemoryMappedMode+0xb2>
      }
    }
    else
    {
      if (MX25UM51245G_EnableMemoryMappedModeDTR(&hxspi_nor[Instance],
340030fa:	687b      	ldr	r3, [r7, #4]
340030fc:	2264      	movs	r2, #100	@ 0x64
340030fe:	fb02 f303 	mul.w	r3, r2, r3
34003102:	4a11      	ldr	r2, [pc, #68]	@ (34003148 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xc0>)
34003104:	1898      	adds	r0, r3, r2
34003106:	490f      	ldr	r1, [pc, #60]	@ (34003144 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
34003108:	687a      	ldr	r2, [r7, #4]
3400310a:	4613      	mov	r3, r2
3400310c:	005b      	lsls	r3, r3, #1
3400310e:	4413      	add	r3, r2
34003110:	440b      	add	r3, r1
34003112:	3301      	adds	r3, #1
34003114:	781b      	ldrb	r3, [r3, #0]
34003116:	4619      	mov	r1, r3
34003118:	f7ff fa21 	bl	3400255e <MX25UM51245G_EnableDTRMemoryMappedMode>
3400311c:	4603      	mov	r3, r0
3400311e:	2b00      	cmp	r3, #0
34003120:	d003      	beq.n	3400312a <BSP_XSPI_NOR_EnableMemoryMappedMode+0xa2>
                                                 Xspi_Nor_Ctx[Instance].InterfaceMode) != MX25UM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
34003122:	f06f 0304 	mvn.w	r3, #4
34003126:	60fb      	str	r3, [r7, #12]
34003128:	e007      	b.n	3400313a <BSP_XSPI_NOR_EnableMemoryMappedMode+0xb2>
      }
      else /* Update XSPI context if all operations are well done */
      {
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_MMP;
3400312a:	4906      	ldr	r1, [pc, #24]	@ (34003144 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
3400312c:	687a      	ldr	r2, [r7, #4]
3400312e:	4613      	mov	r3, r2
34003130:	005b      	lsls	r3, r3, #1
34003132:	4413      	add	r3, r2
34003134:	440b      	add	r3, r1
34003136:	2202      	movs	r2, #2
34003138:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Return BSP status */
  return ret;
3400313a:	68fb      	ldr	r3, [r7, #12]
}
3400313c:	4618      	mov	r0, r3
3400313e:	3710      	adds	r7, #16
34003140:	46bd      	mov	sp, r7
34003142:	bd80      	pop	{r7, pc}
34003144:	34020e5c 	.word	0x34020e5c
34003148:	34020df8 	.word	0x34020df8

3400314c <BSP_XSPI_NOR_ConfigFlash>:
  * @param  Mode      XSPI mode
  * @param  Rate      XSPI transfer rate
  * @retval BSP status
  */
int32_t BSP_XSPI_NOR_ConfigFlash(uint32_t Instance, BSP_XSPI_NOR_Interface_t Mode, BSP_XSPI_NOR_Transfer_t Rate)
{
3400314c:	b580      	push	{r7, lr}
3400314e:	b084      	sub	sp, #16
34003150:	af00      	add	r7, sp, #0
34003152:	6078      	str	r0, [r7, #4]
34003154:	460b      	mov	r3, r1
34003156:	70fb      	strb	r3, [r7, #3]
34003158:	4613      	mov	r3, r2
3400315a:	70bb      	strb	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
3400315c:	2300      	movs	r3, #0
3400315e:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34003160:	687b      	ldr	r3, [r7, #4]
34003162:	2b00      	cmp	r3, #0
34003164:	d003      	beq.n	3400316e <BSP_XSPI_NOR_ConfigFlash+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
34003166:	f06f 0301 	mvn.w	r3, #1
3400316a:	60fb      	str	r3, [r7, #12]
3400316c:	e072      	b.n	34003254 <BSP_XSPI_NOR_ConfigFlash+0x108>
  }
  else
  {
    /* Check if MMP mode locked ************************************************/
    if (Xspi_Nor_Ctx[Instance].IsInitialized == XSPI_ACCESS_MMP)
3400316e:	493c      	ldr	r1, [pc, #240]	@ (34003260 <BSP_XSPI_NOR_ConfigFlash+0x114>)
34003170:	687a      	ldr	r2, [r7, #4]
34003172:	4613      	mov	r3, r2
34003174:	005b      	lsls	r3, r3, #1
34003176:	4413      	add	r3, r2
34003178:	440b      	add	r3, r1
3400317a:	781b      	ldrb	r3, [r3, #0]
3400317c:	2b02      	cmp	r3, #2
3400317e:	d103      	bne.n	34003188 <BSP_XSPI_NOR_ConfigFlash+0x3c>
    {
      ret = BSP_ERROR_XSPI_MMP_LOCK_FAILURE;
34003180:	f06f 0319 	mvn.w	r3, #25
34003184:	60fb      	str	r3, [r7, #12]
34003186:	e065      	b.n	34003254 <BSP_XSPI_NOR_ConfigFlash+0x108>
    }
    else
    {
      /* Setup Flash interface ***************************************************/
      switch (Xspi_Nor_Ctx[Instance].InterfaceMode)
34003188:	4935      	ldr	r1, [pc, #212]	@ (34003260 <BSP_XSPI_NOR_ConfigFlash+0x114>)
3400318a:	687a      	ldr	r2, [r7, #4]
3400318c:	4613      	mov	r3, r2
3400318e:	005b      	lsls	r3, r3, #1
34003190:	4413      	add	r3, r2
34003192:	440b      	add	r3, r1
34003194:	3301      	adds	r3, #1
34003196:	781b      	ldrb	r3, [r3, #0]
34003198:	2b01      	cmp	r3, #1
3400319a:	d12b      	bne.n	340031f4 <BSP_XSPI_NOR_ConfigFlash+0xa8>
      {
        case BSP_XSPI_NOR_OPI_MODE :  /* 8-8-8 commands */
          if ((Mode != BSP_XSPI_NOR_OPI_MODE) || (Rate != Xspi_Nor_Ctx[Instance].TransferRate))
3400319c:	78fb      	ldrb	r3, [r7, #3]
3400319e:	2b01      	cmp	r3, #1
340031a0:	d10a      	bne.n	340031b8 <BSP_XSPI_NOR_ConfigFlash+0x6c>
340031a2:	492f      	ldr	r1, [pc, #188]	@ (34003260 <BSP_XSPI_NOR_ConfigFlash+0x114>)
340031a4:	687a      	ldr	r2, [r7, #4]
340031a6:	4613      	mov	r3, r2
340031a8:	005b      	lsls	r3, r3, #1
340031aa:	4413      	add	r3, r2
340031ac:	440b      	add	r3, r1
340031ae:	3302      	adds	r3, #2
340031b0:	781b      	ldrb	r3, [r3, #0]
340031b2:	78ba      	ldrb	r2, [r7, #2]
340031b4:	429a      	cmp	r2, r3
340031b6:	d02d      	beq.n	34003214 <BSP_XSPI_NOR_ConfigFlash+0xc8>
          {
            /* Exit OPI mode */
            ret = XSPI_NOR_ExitOPIMode(Instance);
340031b8:	6878      	ldr	r0, [r7, #4]
340031ba:	f000 fb7d 	bl	340038b8 <XSPI_NOR_ExitOPIMode>
340031be:	60f8      	str	r0, [r7, #12]

            if ((ret == BSP_ERROR_NONE) && (Mode == BSP_XSPI_NOR_OPI_MODE))
340031c0:	68fb      	ldr	r3, [r7, #12]
340031c2:	2b00      	cmp	r3, #0
340031c4:	d126      	bne.n	34003214 <BSP_XSPI_NOR_ConfigFlash+0xc8>
340031c6:	78fb      	ldrb	r3, [r7, #3]
340031c8:	2b01      	cmp	r3, #1
340031ca:	d123      	bne.n	34003214 <BSP_XSPI_NOR_ConfigFlash+0xc8>
            {

              if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_STR_TRANSFER)
340031cc:	4924      	ldr	r1, [pc, #144]	@ (34003260 <BSP_XSPI_NOR_ConfigFlash+0x114>)
340031ce:	687a      	ldr	r2, [r7, #4]
340031d0:	4613      	mov	r3, r2
340031d2:	005b      	lsls	r3, r3, #1
340031d4:	4413      	add	r3, r2
340031d6:	440b      	add	r3, r1
340031d8:	3302      	adds	r3, #2
340031da:	781b      	ldrb	r3, [r3, #0]
340031dc:	2b00      	cmp	r3, #0
340031de:	d104      	bne.n	340031ea <BSP_XSPI_NOR_ConfigFlash+0x9e>
              {
                /* Enter DTR OPI mode */
                ret = XSPI_NOR_EnterDOPIMode(Instance);
340031e0:	6878      	ldr	r0, [r7, #4]
340031e2:	f000 f9ad 	bl	34003540 <XSPI_NOR_EnterDOPIMode>
340031e6:	60f8      	str	r0, [r7, #12]
                /* Enter STR OPI mode */
                ret = XSPI_NOR_EnterSOPIMode(Instance);
              }
            }
          }
          break;
340031e8:	e014      	b.n	34003214 <BSP_XSPI_NOR_ConfigFlash+0xc8>
                ret = XSPI_NOR_EnterSOPIMode(Instance);
340031ea:	6878      	ldr	r0, [r7, #4]
340031ec:	f000 fa98 	bl	34003720 <XSPI_NOR_EnterSOPIMode>
340031f0:	60f8      	str	r0, [r7, #12]
          break;
340031f2:	e00f      	b.n	34003214 <BSP_XSPI_NOR_ConfigFlash+0xc8>

        case BSP_XSPI_NOR_SPI_MODE :  /* 1-1-1 commands, Power on H/W default setting */
        default :
          if (Mode == BSP_XSPI_NOR_OPI_MODE)
340031f4:	78fb      	ldrb	r3, [r7, #3]
340031f6:	2b01      	cmp	r3, #1
340031f8:	d10e      	bne.n	34003218 <BSP_XSPI_NOR_ConfigFlash+0xcc>
          {
            if (Rate == BSP_XSPI_NOR_STR_TRANSFER)
340031fa:	78bb      	ldrb	r3, [r7, #2]
340031fc:	2b00      	cmp	r3, #0
340031fe:	d104      	bne.n	3400320a <BSP_XSPI_NOR_ConfigFlash+0xbe>
            {
              /* Enter STR OPI mode */
              ret = XSPI_NOR_EnterSOPIMode(Instance);
34003200:	6878      	ldr	r0, [r7, #4]
34003202:	f000 fa8d 	bl	34003720 <XSPI_NOR_EnterSOPIMode>
34003206:	60f8      	str	r0, [r7, #12]
            {
              /* Enter DTR OPI mode */
              ret = XSPI_NOR_EnterDOPIMode(Instance);
            }
          }
          break;
34003208:	e006      	b.n	34003218 <BSP_XSPI_NOR_ConfigFlash+0xcc>
              ret = XSPI_NOR_EnterDOPIMode(Instance);
3400320a:	6878      	ldr	r0, [r7, #4]
3400320c:	f000 f998 	bl	34003540 <XSPI_NOR_EnterDOPIMode>
34003210:	60f8      	str	r0, [r7, #12]
          break;
34003212:	e001      	b.n	34003218 <BSP_XSPI_NOR_ConfigFlash+0xcc>
          break;
34003214:	bf00      	nop
34003216:	e000      	b.n	3400321a <BSP_XSPI_NOR_ConfigFlash+0xce>
          break;
34003218:	bf00      	nop
      }

      /* Update XSPI context if all operations are well done */
      if (ret == BSP_ERROR_NONE)
3400321a:	68fb      	ldr	r3, [r7, #12]
3400321c:	2b00      	cmp	r3, #0
3400321e:	d119      	bne.n	34003254 <BSP_XSPI_NOR_ConfigFlash+0x108>
      {
        /* Update current status parameter *****************************************/
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_INDIRECT;
34003220:	490f      	ldr	r1, [pc, #60]	@ (34003260 <BSP_XSPI_NOR_ConfigFlash+0x114>)
34003222:	687a      	ldr	r2, [r7, #4]
34003224:	4613      	mov	r3, r2
34003226:	005b      	lsls	r3, r3, #1
34003228:	4413      	add	r3, r2
3400322a:	440b      	add	r3, r1
3400322c:	2201      	movs	r2, #1
3400322e:	701a      	strb	r2, [r3, #0]
        Xspi_Nor_Ctx[Instance].InterfaceMode = Mode;
34003230:	490b      	ldr	r1, [pc, #44]	@ (34003260 <BSP_XSPI_NOR_ConfigFlash+0x114>)
34003232:	687a      	ldr	r2, [r7, #4]
34003234:	4613      	mov	r3, r2
34003236:	005b      	lsls	r3, r3, #1
34003238:	4413      	add	r3, r2
3400323a:	440b      	add	r3, r1
3400323c:	3301      	adds	r3, #1
3400323e:	78fa      	ldrb	r2, [r7, #3]
34003240:	701a      	strb	r2, [r3, #0]
        Xspi_Nor_Ctx[Instance].TransferRate  = Rate;
34003242:	4907      	ldr	r1, [pc, #28]	@ (34003260 <BSP_XSPI_NOR_ConfigFlash+0x114>)
34003244:	687a      	ldr	r2, [r7, #4]
34003246:	4613      	mov	r3, r2
34003248:	005b      	lsls	r3, r3, #1
3400324a:	4413      	add	r3, r2
3400324c:	440b      	add	r3, r1
3400324e:	3302      	adds	r3, #2
34003250:	78ba      	ldrb	r2, [r7, #2]
34003252:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Return BSP status */
  return ret;
34003254:	68fb      	ldr	r3, [r7, #12]
}
34003256:	4618      	mov	r0, r3
34003258:	3710      	adds	r7, #16
3400325a:	46bd      	mov	sp, r7
3400325c:	bd80      	pop	{r7, pc}
3400325e:	bf00      	nop
34003260:	34020e5c 	.word	0x34020e5c

34003264 <XSPI_NOR_MspInit>:
  * @brief  Initializes the XSPI MSP.
  * @param  hxspi XSPI handle
  * @retval None
  */
static void XSPI_NOR_MspInit(XSPI_HandleTypeDef *hxspi)
{
34003264:	b580      	push	{r7, lr}
34003266:	b088      	sub	sp, #32
34003268:	af00      	add	r7, sp, #0
3400326a:	6078      	str	r0, [r7, #4]

  /* hxspi unused argument(s) compilation warning */
  UNUSED(hxspi);

  /* Enable the XSPI memory interface clock */
  XSPI_CLK_ENABLE();
3400326c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34003270:	f7ff fdea 	bl	34002e48 <LL_AHB5_GRP1_EnableClock>

  /* XSPI power enable */
  __HAL_RCC_PWR_CLK_ENABLE();
34003274:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
34003278:	f7ff fdd0 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  HAL_PWREx_EnableVddIO3();
3400327c:	f003 f968 	bl	34006550 <HAL_PWREx_EnableVddIO3>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO3, PWR_VDDIO_RANGE_1V8);
34003280:	2101      	movs	r1, #1
34003282:	2002      	movs	r0, #2
34003284:	f003 f8f4 	bl	34006470 <HAL_PWREx_ConfigVddIORange>

  /* Reset the XSPI memory interface */
  XSPI_FORCE_RESET();
34003288:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
3400328c:	f7ff fdf2 	bl	34002e74 <LL_AHB5_GRP1_ForceReset>
  XSPI_RELEASE_RESET();
34003290:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34003294:	f7ff fdfe 	bl	34002e94 <LL_AHB5_GRP1_ReleaseReset>

  /* Enable GPIO clocks */
  XSPI_CLK_GPIO_CLK_ENABLE();
34003298:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
3400329c:	f7ff fdbe 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_DQS_GPIO_CLK_ENABLE();
340032a0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032a4:	f7ff fdba 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_CS_GPIO_CLK_ENABLE();
340032a8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032ac:	f7ff fdb6 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_D0_GPIO_CLK_ENABLE();
340032b0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032b4:	f7ff fdb2 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_D1_GPIO_CLK_ENABLE();
340032b8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032bc:	f7ff fdae 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_D2_GPIO_CLK_ENABLE();
340032c0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032c4:	f7ff fdaa 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_D3_GPIO_CLK_ENABLE();
340032c8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032cc:	f7ff fda6 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_D4_GPIO_CLK_ENABLE();
340032d0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032d4:	f7ff fda2 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_D5_GPIO_CLK_ENABLE();
340032d8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032dc:	f7ff fd9e 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_D6_GPIO_CLK_ENABLE();
340032e0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032e4:	f7ff fd9a 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>
  XSPI_D7_GPIO_CLK_ENABLE();
340032e8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
340032ec:	f7ff fd96 	bl	34002e1c <LL_AHB4_GRP1_EnableClock>

  /* XSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_CS_PIN;
340032f0:	2302      	movs	r3, #2
340032f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
340032f4:	2302      	movs	r3, #2
340032f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
340032f8:	2301      	movs	r3, #1
340032fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
340032fc:	2303      	movs	r3, #3
340032fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = XSPI_CS_PIN_AF;
34003300:	2309      	movs	r3, #9
34003302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_CS_GPIO_PORT, &GPIO_InitStruct);
34003304:	f107 030c 	add.w	r3, r7, #12
34003308:	4619      	mov	r1, r3
3400330a:	483c      	ldr	r0, [pc, #240]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
3400330c:	f002 fd24 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI CLK GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_CLK_PIN;
34003310:	2340      	movs	r3, #64	@ 0x40
34003312:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
34003314:	2300      	movs	r3, #0
34003316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = XSPI_CLK_PIN_AF;
34003318:	2309      	movs	r3, #9
3400331a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_CLK_GPIO_PORT, &GPIO_InitStruct);
3400331c:	f107 030c 	add.w	r3, r7, #12
34003320:	4619      	mov	r1, r3
34003322:	4836      	ldr	r0, [pc, #216]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
34003324:	f002 fd18 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI D0 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D0_PIN;
34003328:	2304      	movs	r3, #4
3400332a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D0_PIN_AF;
3400332c:	2309      	movs	r3, #9
3400332e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D0_GPIO_PORT, &GPIO_InitStruct);
34003330:	f107 030c 	add.w	r3, r7, #12
34003334:	4619      	mov	r1, r3
34003336:	4831      	ldr	r0, [pc, #196]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
34003338:	f002 fd0e 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI D1 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D1_PIN;
3400333c:	2308      	movs	r3, #8
3400333e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D1_PIN_AF;
34003340:	2309      	movs	r3, #9
34003342:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D1_GPIO_PORT, &GPIO_InitStruct);
34003344:	f107 030c 	add.w	r3, r7, #12
34003348:	4619      	mov	r1, r3
3400334a:	482c      	ldr	r0, [pc, #176]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
3400334c:	f002 fd04 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI D2 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D2_PIN;
34003350:	2310      	movs	r3, #16
34003352:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D2_PIN_AF;
34003354:	2309      	movs	r3, #9
34003356:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D2_GPIO_PORT, &GPIO_InitStruct);
34003358:	f107 030c 	add.w	r3, r7, #12
3400335c:	4619      	mov	r1, r3
3400335e:	4827      	ldr	r0, [pc, #156]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
34003360:	f002 fcfa 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI D3 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D3_PIN;
34003364:	2320      	movs	r3, #32
34003366:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D3_PIN_AF;
34003368:	2309      	movs	r3, #9
3400336a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D3_GPIO_PORT, &GPIO_InitStruct);
3400336c:	f107 030c 	add.w	r3, r7, #12
34003370:	4619      	mov	r1, r3
34003372:	4822      	ldr	r0, [pc, #136]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
34003374:	f002 fcf0 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI D4 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D4_PIN;
34003378:	f44f 7380 	mov.w	r3, #256	@ 0x100
3400337c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D4_PIN_AF;
3400337e:	2309      	movs	r3, #9
34003380:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D4_GPIO_PORT, &GPIO_InitStruct);
34003382:	f107 030c 	add.w	r3, r7, #12
34003386:	4619      	mov	r1, r3
34003388:	481c      	ldr	r0, [pc, #112]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
3400338a:	f002 fce5 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI D5 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D5_PIN;
3400338e:	f44f 7300 	mov.w	r3, #512	@ 0x200
34003392:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D5_PIN_AF;
34003394:	2309      	movs	r3, #9
34003396:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D5_GPIO_PORT, &GPIO_InitStruct);
34003398:	f107 030c 	add.w	r3, r7, #12
3400339c:	4619      	mov	r1, r3
3400339e:	4817      	ldr	r0, [pc, #92]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
340033a0:	f002 fcda 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI D6 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D6_PIN;
340033a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
340033a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D6_PIN_AF;
340033aa:	2309      	movs	r3, #9
340033ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D6_GPIO_PORT, &GPIO_InitStruct);
340033ae:	f107 030c 	add.w	r3, r7, #12
340033b2:	4619      	mov	r1, r3
340033b4:	4811      	ldr	r0, [pc, #68]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
340033b6:	f002 fccf 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI D7 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D7_PIN;
340033ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
340033be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D7_PIN_AF;
340033c0:	2309      	movs	r3, #9
340033c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D7_GPIO_PORT, &GPIO_InitStruct);
340033c4:	f107 030c 	add.w	r3, r7, #12
340033c8:	4619      	mov	r1, r3
340033ca:	480c      	ldr	r0, [pc, #48]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
340033cc:	f002 fcc4 	bl	34005d58 <HAL_GPIO_Init>

  /* XSPI DQS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_DQS_PIN;
340033d0:	2301      	movs	r3, #1
340033d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_DQS_PIN_AF;
340033d4:	2309      	movs	r3, #9
340033d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_DQS_GPIO_PORT, &GPIO_InitStruct);
340033d8:	f107 030c 	add.w	r3, r7, #12
340033dc:	4619      	mov	r1, r3
340033de:	4807      	ldr	r0, [pc, #28]	@ (340033fc <XSPI_NOR_MspInit+0x198>)
340033e0:	f002 fcba 	bl	34005d58 <HAL_GPIO_Init>

  /* Configure the NVIC for XSPI */
  /* NVIC configuration for XSPI interrupt */
  HAL_NVIC_SetPriority(XSPI1_IRQn, 0x0F, 0);
340033e4:	2200      	movs	r2, #0
340033e6:	210f      	movs	r1, #15
340033e8:	20aa      	movs	r0, #170	@ 0xaa
340033ea:	f001 f92b 	bl	34004644 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(XSPI1_IRQn);
340033ee:	20aa      	movs	r0, #170	@ 0xaa
340033f0:	f001 f982 	bl	340046f8 <HAL_NVIC_EnableIRQ>
}
340033f4:	bf00      	nop
340033f6:	3720      	adds	r7, #32
340033f8:	46bd      	mov	sp, r7
340033fa:	bd80      	pop	{r7, pc}
340033fc:	56023400 	.word	0x56023400

34003400 <XSPI_NOR_ResetMemory>:
  * @brief  This function reset the XSPI memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
static int32_t XSPI_NOR_ResetMemory(uint32_t Instance)
{
34003400:	b580      	push	{r7, lr}
34003402:	b084      	sub	sp, #16
34003404:	af00      	add	r7, sp, #0
34003406:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
34003408:	2300      	movs	r3, #0
3400340a:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
3400340c:	687b      	ldr	r3, [r7, #4]
3400340e:	2b00      	cmp	r3, #0
34003410:	d003      	beq.n	3400341a <XSPI_NOR_ResetMemory+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
34003412:	f06f 0301 	mvn.w	r3, #1
34003416:	60fb      	str	r3, [r7, #12]
34003418:	e088      	b.n	3400352c <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetEnable(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE,
3400341a:	687b      	ldr	r3, [r7, #4]
3400341c:	2264      	movs	r2, #100	@ 0x64
3400341e:	fb02 f303 	mul.w	r3, r2, r3
34003422:	4a45      	ldr	r2, [pc, #276]	@ (34003538 <XSPI_NOR_ResetMemory+0x138>)
34003424:	4413      	add	r3, r2
34003426:	2200      	movs	r2, #0
34003428:	2100      	movs	r1, #0
3400342a:	4618      	mov	r0, r3
3400342c:	f7ff fb04 	bl	34002a38 <MX25UM51245G_ResetEnable>
34003430:	4603      	mov	r3, r0
34003432:	2b00      	cmp	r3, #0
34003434:	d003      	beq.n	3400343e <XSPI_NOR_ResetMemory+0x3e>
                                    BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003436:	f06f 0304 	mvn.w	r3, #4
3400343a:	60fb      	str	r3, [r7, #12]
3400343c:	e076      	b.n	3400352c <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetMemory(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE,
3400343e:	687b      	ldr	r3, [r7, #4]
34003440:	2264      	movs	r2, #100	@ 0x64
34003442:	fb02 f303 	mul.w	r3, r2, r3
34003446:	4a3c      	ldr	r2, [pc, #240]	@ (34003538 <XSPI_NOR_ResetMemory+0x138>)
34003448:	4413      	add	r3, r2
3400344a:	2200      	movs	r2, #0
3400344c:	2100      	movs	r1, #0
3400344e:	4618      	mov	r0, r3
34003450:	f7ff fb48 	bl	34002ae4 <MX25UM51245G_ResetMemory>
34003454:	4603      	mov	r3, r0
34003456:	2b00      	cmp	r3, #0
34003458:	d003      	beq.n	34003462 <XSPI_NOR_ResetMemory+0x62>
                                    BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
3400345a:	f06f 0304 	mvn.w	r3, #4
3400345e:	60fb      	str	r3, [r7, #12]
34003460:	e064      	b.n	3400352c <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetEnable(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
34003462:	687b      	ldr	r3, [r7, #4]
34003464:	2264      	movs	r2, #100	@ 0x64
34003466:	fb02 f303 	mul.w	r3, r2, r3
3400346a:	4a33      	ldr	r2, [pc, #204]	@ (34003538 <XSPI_NOR_ResetMemory+0x138>)
3400346c:	4413      	add	r3, r2
3400346e:	2200      	movs	r2, #0
34003470:	2101      	movs	r1, #1
34003472:	4618      	mov	r0, r3
34003474:	f7ff fae0 	bl	34002a38 <MX25UM51245G_ResetEnable>
34003478:	4603      	mov	r3, r0
3400347a:	2b00      	cmp	r3, #0
3400347c:	d003      	beq.n	34003486 <XSPI_NOR_ResetMemory+0x86>
                                    BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
3400347e:	f06f 0304 	mvn.w	r3, #4
34003482:	60fb      	str	r3, [r7, #12]
34003484:	e052      	b.n	3400352c <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetMemory(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
34003486:	687b      	ldr	r3, [r7, #4]
34003488:	2264      	movs	r2, #100	@ 0x64
3400348a:	fb02 f303 	mul.w	r3, r2, r3
3400348e:	4a2a      	ldr	r2, [pc, #168]	@ (34003538 <XSPI_NOR_ResetMemory+0x138>)
34003490:	4413      	add	r3, r2
34003492:	2200      	movs	r2, #0
34003494:	2101      	movs	r1, #1
34003496:	4618      	mov	r0, r3
34003498:	f7ff fb24 	bl	34002ae4 <MX25UM51245G_ResetMemory>
3400349c:	4603      	mov	r3, r0
3400349e:	2b00      	cmp	r3, #0
340034a0:	d003      	beq.n	340034aa <XSPI_NOR_ResetMemory+0xaa>
                                    BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340034a2:	f06f 0304 	mvn.w	r3, #4
340034a6:	60fb      	str	r3, [r7, #12]
340034a8:	e040      	b.n	3400352c <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetEnable(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
340034aa:	687b      	ldr	r3, [r7, #4]
340034ac:	2264      	movs	r2, #100	@ 0x64
340034ae:	fb02 f303 	mul.w	r3, r2, r3
340034b2:	4a21      	ldr	r2, [pc, #132]	@ (34003538 <XSPI_NOR_ResetMemory+0x138>)
340034b4:	4413      	add	r3, r2
340034b6:	2201      	movs	r2, #1
340034b8:	2101      	movs	r1, #1
340034ba:	4618      	mov	r0, r3
340034bc:	f7ff fabc 	bl	34002a38 <MX25UM51245G_ResetEnable>
340034c0:	4603      	mov	r3, r0
340034c2:	2b00      	cmp	r3, #0
340034c4:	d003      	beq.n	340034ce <XSPI_NOR_ResetMemory+0xce>
                                    BSP_XSPI_NOR_DTR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340034c6:	f06f 0304 	mvn.w	r3, #4
340034ca:	60fb      	str	r3, [r7, #12]
340034cc:	e02e      	b.n	3400352c <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetMemory(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
340034ce:	687b      	ldr	r3, [r7, #4]
340034d0:	2264      	movs	r2, #100	@ 0x64
340034d2:	fb02 f303 	mul.w	r3, r2, r3
340034d6:	4a18      	ldr	r2, [pc, #96]	@ (34003538 <XSPI_NOR_ResetMemory+0x138>)
340034d8:	4413      	add	r3, r2
340034da:	2201      	movs	r2, #1
340034dc:	2101      	movs	r1, #1
340034de:	4618      	mov	r0, r3
340034e0:	f7ff fb00 	bl	34002ae4 <MX25UM51245G_ResetMemory>
340034e4:	4603      	mov	r3, r0
340034e6:	2b00      	cmp	r3, #0
340034e8:	d003      	beq.n	340034f2 <XSPI_NOR_ResetMemory+0xf2>
                                    BSP_XSPI_NOR_DTR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340034ea:	f06f 0304 	mvn.w	r3, #4
340034ee:	60fb      	str	r3, [r7, #12]
340034f0:	e01c      	b.n	3400352c <XSPI_NOR_ResetMemory+0x12c>
  }
  else
  {
    Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_INDIRECT;      /* After reset S/W setting to indirect access  */
340034f2:	4912      	ldr	r1, [pc, #72]	@ (3400353c <XSPI_NOR_ResetMemory+0x13c>)
340034f4:	687a      	ldr	r2, [r7, #4]
340034f6:	4613      	mov	r3, r2
340034f8:	005b      	lsls	r3, r3, #1
340034fa:	4413      	add	r3, r2
340034fc:	440b      	add	r3, r1
340034fe:	2201      	movs	r2, #1
34003500:	701a      	strb	r2, [r3, #0]
    Xspi_Nor_Ctx[Instance].InterfaceMode = BSP_XSPI_NOR_SPI_MODE;     /* After reset H/W back to SPI mode by default */
34003502:	490e      	ldr	r1, [pc, #56]	@ (3400353c <XSPI_NOR_ResetMemory+0x13c>)
34003504:	687a      	ldr	r2, [r7, #4]
34003506:	4613      	mov	r3, r2
34003508:	005b      	lsls	r3, r3, #1
3400350a:	4413      	add	r3, r2
3400350c:	440b      	add	r3, r1
3400350e:	3301      	adds	r3, #1
34003510:	2200      	movs	r2, #0
34003512:	701a      	strb	r2, [r3, #0]
    Xspi_Nor_Ctx[Instance].TransferRate  = BSP_XSPI_NOR_STR_TRANSFER; /* After reset S/W setting to STR mode         */
34003514:	4909      	ldr	r1, [pc, #36]	@ (3400353c <XSPI_NOR_ResetMemory+0x13c>)
34003516:	687a      	ldr	r2, [r7, #4]
34003518:	4613      	mov	r3, r2
3400351a:	005b      	lsls	r3, r3, #1
3400351c:	4413      	add	r3, r2
3400351e:	440b      	add	r3, r1
34003520:	3302      	adds	r3, #2
34003522:	2200      	movs	r2, #0
34003524:	701a      	strb	r2, [r3, #0]

    /* After SWreset CMD, wait in case SWReset occurred during erase operation */
    HAL_Delay(MX25UM51245G_RESET_MAX_TIME);
34003526:	2064      	movs	r0, #100	@ 0x64
34003528:	f000 fd96 	bl	34004058 <HAL_Delay>
  }

  /* Return BSP status */
  return ret;
3400352c:	68fb      	ldr	r3, [r7, #12]
}
3400352e:	4618      	mov	r0, r3
34003530:	3710      	adds	r7, #16
34003532:	46bd      	mov	sp, r7
34003534:	bd80      	pop	{r7, pc}
34003536:	bf00      	nop
34003538:	34020df8 	.word	0x34020df8
3400353c:	34020e5c 	.word	0x34020e5c

34003540 <XSPI_NOR_EnterDOPIMode>:
  * @brief  This function enables the octal DTR mode of the memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
static int32_t XSPI_NOR_EnterDOPIMode(uint32_t Instance)
{
34003540:	b590      	push	{r4, r7, lr}
34003542:	b087      	sub	sp, #28
34003544:	af02      	add	r7, sp, #8
34003546:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34003548:	687b      	ldr	r3, [r7, #4]
3400354a:	2b00      	cmp	r3, #0
3400354c:	d003      	beq.n	34003556 <XSPI_NOR_EnterDOPIMode+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
3400354e:	f06f 0301 	mvn.w	r3, #1
34003552:	60fb      	str	r3, [r7, #12]
34003554:	e0db      	b.n	3400370e <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003556:	687b      	ldr	r3, [r7, #4]
34003558:	2264      	movs	r2, #100	@ 0x64
3400355a:	fb02 f303 	mul.w	r3, r2, r3
3400355e:	4a6e      	ldr	r2, [pc, #440]	@ (34003718 <XSPI_NOR_EnterDOPIMode+0x1d8>)
34003560:	1898      	adds	r0, r3, r2
34003562:	496e      	ldr	r1, [pc, #440]	@ (3400371c <XSPI_NOR_EnterDOPIMode+0x1dc>)
34003564:	687a      	ldr	r2, [r7, #4]
34003566:	4613      	mov	r3, r2
34003568:	005b      	lsls	r3, r3, #1
3400356a:	4413      	add	r3, r2
3400356c:	440b      	add	r3, r1
3400356e:	3301      	adds	r3, #1
34003570:	7819      	ldrb	r1, [r3, #0]
34003572:	4c6a      	ldr	r4, [pc, #424]	@ (3400371c <XSPI_NOR_EnterDOPIMode+0x1dc>)
34003574:	687a      	ldr	r2, [r7, #4]
34003576:	4613      	mov	r3, r2
34003578:	005b      	lsls	r3, r3, #1
3400357a:	4413      	add	r3, r2
3400357c:	4423      	add	r3, r4
3400357e:	3302      	adds	r3, #2
34003580:	781b      	ldrb	r3, [r3, #0]
34003582:	461a      	mov	r2, r3
34003584:	f7ff f85a 	bl	3400263c <MX25UM51245G_WriteEnable>
34003588:	4603      	mov	r3, r0
3400358a:	2b00      	cmp	r3, #0
3400358c:	d003      	beq.n	34003596 <XSPI_NOR_EnterDOPIMode+0x56>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
3400358e:	f06f 0304 	mvn.w	r3, #4
34003592:	60fb      	str	r3, [r7, #12]
34003594:	e0bb      	b.n	3400370e <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003596:	687b      	ldr	r3, [r7, #4]
34003598:	2264      	movs	r2, #100	@ 0x64
3400359a:	fb02 f303 	mul.w	r3, r2, r3
3400359e:	4a5e      	ldr	r2, [pc, #376]	@ (34003718 <XSPI_NOR_EnterDOPIMode+0x1d8>)
340035a0:	1898      	adds	r0, r3, r2
340035a2:	495e      	ldr	r1, [pc, #376]	@ (3400371c <XSPI_NOR_EnterDOPIMode+0x1dc>)
340035a4:	687a      	ldr	r2, [r7, #4]
340035a6:	4613      	mov	r3, r2
340035a8:	005b      	lsls	r3, r3, #1
340035aa:	4413      	add	r3, r2
340035ac:	440b      	add	r3, r1
340035ae:	3301      	adds	r3, #1
340035b0:	7819      	ldrb	r1, [r3, #0]
340035b2:	4c5a      	ldr	r4, [pc, #360]	@ (3400371c <XSPI_NOR_EnterDOPIMode+0x1dc>)
340035b4:	687a      	ldr	r2, [r7, #4]
340035b6:	4613      	mov	r3, r2
340035b8:	005b      	lsls	r3, r3, #1
340035ba:	4413      	add	r3, r2
340035bc:	4423      	add	r3, r4
340035be:	3302      	adds	r3, #2
340035c0:	781a      	ldrb	r2, [r3, #0]
340035c2:	2300      	movs	r3, #0
340035c4:	9300      	str	r3, [sp, #0]
340035c6:	f44f 7340 	mov.w	r3, #768	@ 0x300
340035ca:	f7ff f905 	bl	340027d8 <MX25UM51245G_WriteCfg2Register>
340035ce:	4603      	mov	r3, r0
340035d0:	2b00      	cmp	r3, #0
340035d2:	d003      	beq.n	340035dc <XSPI_NOR_EnterDOPIMode+0x9c>
                                          Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG3_ADDR,
                                          MX25UM51245G_CR2_DC_20_CYCLES) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340035d4:	f06f 0304 	mvn.w	r3, #4
340035d8:	60fb      	str	r3, [r7, #12]
340035da:	e098      	b.n	3400370e <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340035dc:	687b      	ldr	r3, [r7, #4]
340035de:	2264      	movs	r2, #100	@ 0x64
340035e0:	fb02 f303 	mul.w	r3, r2, r3
340035e4:	4a4c      	ldr	r2, [pc, #304]	@ (34003718 <XSPI_NOR_EnterDOPIMode+0x1d8>)
340035e6:	1898      	adds	r0, r3, r2
340035e8:	494c      	ldr	r1, [pc, #304]	@ (3400371c <XSPI_NOR_EnterDOPIMode+0x1dc>)
340035ea:	687a      	ldr	r2, [r7, #4]
340035ec:	4613      	mov	r3, r2
340035ee:	005b      	lsls	r3, r3, #1
340035f0:	4413      	add	r3, r2
340035f2:	440b      	add	r3, r1
340035f4:	3301      	adds	r3, #1
340035f6:	7819      	ldrb	r1, [r3, #0]
340035f8:	4c48      	ldr	r4, [pc, #288]	@ (3400371c <XSPI_NOR_EnterDOPIMode+0x1dc>)
340035fa:	687a      	ldr	r2, [r7, #4]
340035fc:	4613      	mov	r3, r2
340035fe:	005b      	lsls	r3, r3, #1
34003600:	4413      	add	r3, r2
34003602:	4423      	add	r3, r4
34003604:	3302      	adds	r3, #2
34003606:	781b      	ldrb	r3, [r3, #0]
34003608:	461a      	mov	r2, r3
3400360a:	f7ff f817 	bl	3400263c <MX25UM51245G_WriteEnable>
3400360e:	4603      	mov	r3, r0
34003610:	2b00      	cmp	r3, #0
34003612:	d003      	beq.n	3400361c <XSPI_NOR_EnterDOPIMode+0xdc>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003614:	f06f 0304 	mvn.w	r3, #4
34003618:	60fb      	str	r3, [r7, #12]
3400361a:	e078      	b.n	3400370e <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
3400361c:	687b      	ldr	r3, [r7, #4]
3400361e:	2264      	movs	r2, #100	@ 0x64
34003620:	fb02 f303 	mul.w	r3, r2, r3
34003624:	4a3c      	ldr	r2, [pc, #240]	@ (34003718 <XSPI_NOR_EnterDOPIMode+0x1d8>)
34003626:	1898      	adds	r0, r3, r2
34003628:	493c      	ldr	r1, [pc, #240]	@ (3400371c <XSPI_NOR_EnterDOPIMode+0x1dc>)
3400362a:	687a      	ldr	r2, [r7, #4]
3400362c:	4613      	mov	r3, r2
3400362e:	005b      	lsls	r3, r3, #1
34003630:	4413      	add	r3, r2
34003632:	440b      	add	r3, r1
34003634:	3301      	adds	r3, #1
34003636:	7819      	ldrb	r1, [r3, #0]
34003638:	4c38      	ldr	r4, [pc, #224]	@ (3400371c <XSPI_NOR_EnterDOPIMode+0x1dc>)
3400363a:	687a      	ldr	r2, [r7, #4]
3400363c:	4613      	mov	r3, r2
3400363e:	005b      	lsls	r3, r3, #1
34003640:	4413      	add	r3, r2
34003642:	4423      	add	r3, r4
34003644:	3302      	adds	r3, #2
34003646:	781a      	ldrb	r2, [r3, #0]
34003648:	2302      	movs	r3, #2
3400364a:	9300      	str	r3, [sp, #0]
3400364c:	2300      	movs	r3, #0
3400364e:	f7ff f8c3 	bl	340027d8 <MX25UM51245G_WriteCfg2Register>
34003652:	4603      	mov	r3, r0
34003654:	2b00      	cmp	r3, #0
34003656:	d003      	beq.n	34003660 <XSPI_NOR_EnterDOPIMode+0x120>
                                          Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG1_ADDR,
                                          MX25UM51245G_CR2_DOPI) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003658:	f06f 0304 	mvn.w	r3, #4
3400365c:	60fb      	str	r3, [r7, #12]
3400365e:	e056      	b.n	3400370e <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  else
  {
    /* Wait that the configuration is effective and check that memory is ready */
    HAL_Delay(MX25UM51245G_WRITE_REG_MAX_TIME);
34003660:	2028      	movs	r0, #40	@ 0x28
34003662:	f000 fcf9 	bl	34004058 <HAL_Delay>

    /* Reconfigure the memory type of the peripheral */
    hxspi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
34003666:	4a2c      	ldr	r2, [pc, #176]	@ (34003718 <XSPI_NOR_EnterDOPIMode+0x1d8>)
34003668:	687b      	ldr	r3, [r7, #4]
3400366a:	2164      	movs	r1, #100	@ 0x64
3400366c:	fb01 f303 	mul.w	r3, r1, r3
34003670:	4413      	add	r3, r2
34003672:	330c      	adds	r3, #12
34003674:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34003678:	601a      	str	r2, [r3, #0]
    hxspi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
3400367a:	4a27      	ldr	r2, [pc, #156]	@ (34003718 <XSPI_NOR_EnterDOPIMode+0x1d8>)
3400367c:	687b      	ldr	r3, [r7, #4]
3400367e:	2164      	movs	r1, #100	@ 0x64
34003680:	fb01 f303 	mul.w	r3, r1, r3
34003684:	4413      	add	r3, r2
34003686:	332c      	adds	r3, #44	@ 0x2c
34003688:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
3400368c:	601a      	str	r2, [r3, #0]
    if (HAL_XSPI_Init(&hxspi_nor[Instance]) != HAL_OK)
3400368e:	687b      	ldr	r3, [r7, #4]
34003690:	2264      	movs	r2, #100	@ 0x64
34003692:	fb02 f303 	mul.w	r3, r2, r3
34003696:	4a20      	ldr	r2, [pc, #128]	@ (34003718 <XSPI_NOR_EnterDOPIMode+0x1d8>)
34003698:	4413      	add	r3, r2
3400369a:	4618      	mov	r0, r3
3400369c:	f013 faa4 	bl	34016be8 <HAL_XSPI_Init>
340036a0:	4603      	mov	r3, r0
340036a2:	2b00      	cmp	r3, #0
340036a4:	d003      	beq.n	340036ae <XSPI_NOR_EnterDOPIMode+0x16e>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
340036a6:	f06f 0303 	mvn.w	r3, #3
340036aa:	60fb      	str	r3, [r7, #12]
340036ac:	e02f      	b.n	3400370e <XSPI_NOR_EnterDOPIMode+0x1ce>
    }
    /* Check Flash busy ? */
    else if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
340036ae:	687b      	ldr	r3, [r7, #4]
340036b0:	2264      	movs	r2, #100	@ 0x64
340036b2:	fb02 f303 	mul.w	r3, r2, r3
340036b6:	4a18      	ldr	r2, [pc, #96]	@ (34003718 <XSPI_NOR_EnterDOPIMode+0x1d8>)
340036b8:	4413      	add	r3, r2
340036ba:	2201      	movs	r2, #1
340036bc:	2101      	movs	r1, #1
340036be:	4618      	mov	r0, r3
340036c0:	f7fe fdf3 	bl	340022aa <MX25UM51245G_AutoPollingMemReady>
340036c4:	4603      	mov	r3, r0
340036c6:	2b00      	cmp	r3, #0
340036c8:	d003      	beq.n	340036d2 <XSPI_NOR_EnterDOPIMode+0x192>
                                              BSP_XSPI_NOR_DTR_TRANSFER) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
340036ca:	f06f 0304 	mvn.w	r3, #4
340036ce:	60fb      	str	r3, [r7, #12]
340036d0:	e01d      	b.n	3400370e <XSPI_NOR_EnterDOPIMode+0x1ce>
    }
    /* Check the configuration has been correctly done */
    else if (MX25UM51245G_ReadCfg2Register(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE, BSP_XSPI_NOR_DTR_TRANSFER,
340036d2:	687b      	ldr	r3, [r7, #4]
340036d4:	2264      	movs	r2, #100	@ 0x64
340036d6:	fb02 f303 	mul.w	r3, r2, r3
340036da:	4a0f      	ldr	r2, [pc, #60]	@ (34003718 <XSPI_NOR_EnterDOPIMode+0x1d8>)
340036dc:	1898      	adds	r0, r3, r2
340036de:	f107 0308 	add.w	r3, r7, #8
340036e2:	9300      	str	r3, [sp, #0]
340036e4:	2300      	movs	r3, #0
340036e6:	2201      	movs	r2, #1
340036e8:	2101      	movs	r1, #1
340036ea:	f7ff f908 	bl	340028fe <MX25UM51245G_ReadCfg2Register>
340036ee:	4603      	mov	r3, r0
340036f0:	2b00      	cmp	r3, #0
340036f2:	d003      	beq.n	340036fc <XSPI_NOR_EnterDOPIMode+0x1bc>
                                           MX25UM51245G_CR2_REG1_ADDR, reg) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
340036f4:	f06f 0304 	mvn.w	r3, #4
340036f8:	60fb      	str	r3, [r7, #12]
340036fa:	e008      	b.n	3400370e <XSPI_NOR_EnterDOPIMode+0x1ce>
    }
    else if (reg[0] != MX25UM51245G_CR2_DOPI)
340036fc:	7a3b      	ldrb	r3, [r7, #8]
340036fe:	2b02      	cmp	r3, #2
34003700:	d003      	beq.n	3400370a <XSPI_NOR_EnterDOPIMode+0x1ca>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
34003702:	f06f 0304 	mvn.w	r3, #4
34003706:	60fb      	str	r3, [r7, #12]
34003708:	e001      	b.n	3400370e <XSPI_NOR_EnterDOPIMode+0x1ce>
    }
    else
    {
      ret = BSP_ERROR_NONE;
3400370a:	2300      	movs	r3, #0
3400370c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
3400370e:	68fb      	ldr	r3, [r7, #12]
}
34003710:	4618      	mov	r0, r3
34003712:	3714      	adds	r7, #20
34003714:	46bd      	mov	sp, r7
34003716:	bd90      	pop	{r4, r7, pc}
34003718:	34020df8 	.word	0x34020df8
3400371c:	34020e5c 	.word	0x34020e5c

34003720 <XSPI_NOR_EnterSOPIMode>:
  * @brief  This function enables the octal STR mode of the memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
static int32_t XSPI_NOR_EnterSOPIMode(uint32_t Instance)
{
34003720:	b590      	push	{r4, r7, lr}
34003722:	b087      	sub	sp, #28
34003724:	af02      	add	r7, sp, #8
34003726:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34003728:	687b      	ldr	r3, [r7, #4]
3400372a:	2b00      	cmp	r3, #0
3400372c:	d003      	beq.n	34003736 <XSPI_NOR_EnterSOPIMode+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
3400372e:	f06f 0301 	mvn.w	r3, #1
34003732:	60fb      	str	r3, [r7, #12]
34003734:	e0b7      	b.n	340038a6 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003736:	687b      	ldr	r3, [r7, #4]
34003738:	2264      	movs	r2, #100	@ 0x64
3400373a:	fb02 f303 	mul.w	r3, r2, r3
3400373e:	4a5c      	ldr	r2, [pc, #368]	@ (340038b0 <XSPI_NOR_EnterSOPIMode+0x190>)
34003740:	1898      	adds	r0, r3, r2
34003742:	495c      	ldr	r1, [pc, #368]	@ (340038b4 <XSPI_NOR_EnterSOPIMode+0x194>)
34003744:	687a      	ldr	r2, [r7, #4]
34003746:	4613      	mov	r3, r2
34003748:	005b      	lsls	r3, r3, #1
3400374a:	4413      	add	r3, r2
3400374c:	440b      	add	r3, r1
3400374e:	3301      	adds	r3, #1
34003750:	7819      	ldrb	r1, [r3, #0]
34003752:	4c58      	ldr	r4, [pc, #352]	@ (340038b4 <XSPI_NOR_EnterSOPIMode+0x194>)
34003754:	687a      	ldr	r2, [r7, #4]
34003756:	4613      	mov	r3, r2
34003758:	005b      	lsls	r3, r3, #1
3400375a:	4413      	add	r3, r2
3400375c:	4423      	add	r3, r4
3400375e:	3302      	adds	r3, #2
34003760:	781b      	ldrb	r3, [r3, #0]
34003762:	461a      	mov	r2, r3
34003764:	f7fe ff6a 	bl	3400263c <MX25UM51245G_WriteEnable>
34003768:	4603      	mov	r3, r0
3400376a:	2b00      	cmp	r3, #0
3400376c:	d003      	beq.n	34003776 <XSPI_NOR_EnterSOPIMode+0x56>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
3400376e:	f06f 0304 	mvn.w	r3, #4
34003772:	60fb      	str	r3, [r7, #12]
34003774:	e097      	b.n	340038a6 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003776:	687b      	ldr	r3, [r7, #4]
34003778:	2264      	movs	r2, #100	@ 0x64
3400377a:	fb02 f303 	mul.w	r3, r2, r3
3400377e:	4a4c      	ldr	r2, [pc, #304]	@ (340038b0 <XSPI_NOR_EnterSOPIMode+0x190>)
34003780:	1898      	adds	r0, r3, r2
34003782:	494c      	ldr	r1, [pc, #304]	@ (340038b4 <XSPI_NOR_EnterSOPIMode+0x194>)
34003784:	687a      	ldr	r2, [r7, #4]
34003786:	4613      	mov	r3, r2
34003788:	005b      	lsls	r3, r3, #1
3400378a:	4413      	add	r3, r2
3400378c:	440b      	add	r3, r1
3400378e:	3301      	adds	r3, #1
34003790:	7819      	ldrb	r1, [r3, #0]
34003792:	4c48      	ldr	r4, [pc, #288]	@ (340038b4 <XSPI_NOR_EnterSOPIMode+0x194>)
34003794:	687a      	ldr	r2, [r7, #4]
34003796:	4613      	mov	r3, r2
34003798:	005b      	lsls	r3, r3, #1
3400379a:	4413      	add	r3, r2
3400379c:	4423      	add	r3, r4
3400379e:	3302      	adds	r3, #2
340037a0:	781a      	ldrb	r2, [r3, #0]
340037a2:	2300      	movs	r3, #0
340037a4:	9300      	str	r3, [sp, #0]
340037a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
340037aa:	f7ff f815 	bl	340027d8 <MX25UM51245G_WriteCfg2Register>
340037ae:	4603      	mov	r3, r0
340037b0:	2b00      	cmp	r3, #0
340037b2:	d003      	beq.n	340037bc <XSPI_NOR_EnterSOPIMode+0x9c>
                                          Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG3_ADDR,
                                          MX25UM51245G_CR2_DC_20_CYCLES) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340037b4:	f06f 0304 	mvn.w	r3, #4
340037b8:	60fb      	str	r3, [r7, #12]
340037ba:	e074      	b.n	340038a6 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340037bc:	687b      	ldr	r3, [r7, #4]
340037be:	2264      	movs	r2, #100	@ 0x64
340037c0:	fb02 f303 	mul.w	r3, r2, r3
340037c4:	4a3a      	ldr	r2, [pc, #232]	@ (340038b0 <XSPI_NOR_EnterSOPIMode+0x190>)
340037c6:	1898      	adds	r0, r3, r2
340037c8:	493a      	ldr	r1, [pc, #232]	@ (340038b4 <XSPI_NOR_EnterSOPIMode+0x194>)
340037ca:	687a      	ldr	r2, [r7, #4]
340037cc:	4613      	mov	r3, r2
340037ce:	005b      	lsls	r3, r3, #1
340037d0:	4413      	add	r3, r2
340037d2:	440b      	add	r3, r1
340037d4:	3301      	adds	r3, #1
340037d6:	7819      	ldrb	r1, [r3, #0]
340037d8:	4c36      	ldr	r4, [pc, #216]	@ (340038b4 <XSPI_NOR_EnterSOPIMode+0x194>)
340037da:	687a      	ldr	r2, [r7, #4]
340037dc:	4613      	mov	r3, r2
340037de:	005b      	lsls	r3, r3, #1
340037e0:	4413      	add	r3, r2
340037e2:	4423      	add	r3, r4
340037e4:	3302      	adds	r3, #2
340037e6:	781b      	ldrb	r3, [r3, #0]
340037e8:	461a      	mov	r2, r3
340037ea:	f7fe ff27 	bl	3400263c <MX25UM51245G_WriteEnable>
340037ee:	4603      	mov	r3, r0
340037f0:	2b00      	cmp	r3, #0
340037f2:	d003      	beq.n	340037fc <XSPI_NOR_EnterSOPIMode+0xdc>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340037f4:	f06f 0304 	mvn.w	r3, #4
340037f8:	60fb      	str	r3, [r7, #12]
340037fa:	e054      	b.n	340038a6 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340037fc:	687b      	ldr	r3, [r7, #4]
340037fe:	2264      	movs	r2, #100	@ 0x64
34003800:	fb02 f303 	mul.w	r3, r2, r3
34003804:	4a2a      	ldr	r2, [pc, #168]	@ (340038b0 <XSPI_NOR_EnterSOPIMode+0x190>)
34003806:	1898      	adds	r0, r3, r2
34003808:	492a      	ldr	r1, [pc, #168]	@ (340038b4 <XSPI_NOR_EnterSOPIMode+0x194>)
3400380a:	687a      	ldr	r2, [r7, #4]
3400380c:	4613      	mov	r3, r2
3400380e:	005b      	lsls	r3, r3, #1
34003810:	4413      	add	r3, r2
34003812:	440b      	add	r3, r1
34003814:	3301      	adds	r3, #1
34003816:	7819      	ldrb	r1, [r3, #0]
34003818:	4c26      	ldr	r4, [pc, #152]	@ (340038b4 <XSPI_NOR_EnterSOPIMode+0x194>)
3400381a:	687a      	ldr	r2, [r7, #4]
3400381c:	4613      	mov	r3, r2
3400381e:	005b      	lsls	r3, r3, #1
34003820:	4413      	add	r3, r2
34003822:	4423      	add	r3, r4
34003824:	3302      	adds	r3, #2
34003826:	781a      	ldrb	r2, [r3, #0]
34003828:	2301      	movs	r3, #1
3400382a:	9300      	str	r3, [sp, #0]
3400382c:	2300      	movs	r3, #0
3400382e:	f7fe ffd3 	bl	340027d8 <MX25UM51245G_WriteCfg2Register>
34003832:	4603      	mov	r3, r0
34003834:	2b00      	cmp	r3, #0
34003836:	d003      	beq.n	34003840 <XSPI_NOR_EnterSOPIMode+0x120>
                                          Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG1_ADDR,
                                          MX25UM51245G_CR2_SOPI) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003838:	f06f 0304 	mvn.w	r3, #4
3400383c:	60fb      	str	r3, [r7, #12]
3400383e:	e032      	b.n	340038a6 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  else
  {
    /* Wait that the configuration is effective and check that memory is ready */
    HAL_Delay(MX25UM51245G_WRITE_REG_MAX_TIME);
34003840:	2028      	movs	r0, #40	@ 0x28
34003842:	f000 fc09 	bl	34004058 <HAL_Delay>

    /* Check Flash busy ? */
    if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
34003846:	687b      	ldr	r3, [r7, #4]
34003848:	2264      	movs	r2, #100	@ 0x64
3400384a:	fb02 f303 	mul.w	r3, r2, r3
3400384e:	4a18      	ldr	r2, [pc, #96]	@ (340038b0 <XSPI_NOR_EnterSOPIMode+0x190>)
34003850:	4413      	add	r3, r2
34003852:	2200      	movs	r2, #0
34003854:	2101      	movs	r1, #1
34003856:	4618      	mov	r0, r3
34003858:	f7fe fd27 	bl	340022aa <MX25UM51245G_AutoPollingMemReady>
3400385c:	4603      	mov	r3, r0
3400385e:	2b00      	cmp	r3, #0
34003860:	d003      	beq.n	3400386a <XSPI_NOR_EnterSOPIMode+0x14a>
                                         BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
34003862:	f06f 0304 	mvn.w	r3, #4
34003866:	60fb      	str	r3, [r7, #12]
34003868:	e01d      	b.n	340038a6 <XSPI_NOR_EnterSOPIMode+0x186>
    }
    /* Check the configuration has been correctly done */
    else if (MX25UM51245G_ReadCfg2Register(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE, BSP_XSPI_NOR_STR_TRANSFER,
3400386a:	687b      	ldr	r3, [r7, #4]
3400386c:	2264      	movs	r2, #100	@ 0x64
3400386e:	fb02 f303 	mul.w	r3, r2, r3
34003872:	4a0f      	ldr	r2, [pc, #60]	@ (340038b0 <XSPI_NOR_EnterSOPIMode+0x190>)
34003874:	1898      	adds	r0, r3, r2
34003876:	f107 0308 	add.w	r3, r7, #8
3400387a:	9300      	str	r3, [sp, #0]
3400387c:	2300      	movs	r3, #0
3400387e:	2200      	movs	r2, #0
34003880:	2101      	movs	r1, #1
34003882:	f7ff f83c 	bl	340028fe <MX25UM51245G_ReadCfg2Register>
34003886:	4603      	mov	r3, r0
34003888:	2b00      	cmp	r3, #0
3400388a:	d003      	beq.n	34003894 <XSPI_NOR_EnterSOPIMode+0x174>
                                           MX25UM51245G_CR2_REG1_ADDR, reg) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
3400388c:	f06f 0304 	mvn.w	r3, #4
34003890:	60fb      	str	r3, [r7, #12]
34003892:	e008      	b.n	340038a6 <XSPI_NOR_EnterSOPIMode+0x186>
    }
    else if (reg[0] != MX25UM51245G_CR2_SOPI)
34003894:	7a3b      	ldrb	r3, [r7, #8]
34003896:	2b01      	cmp	r3, #1
34003898:	d003      	beq.n	340038a2 <XSPI_NOR_EnterSOPIMode+0x182>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
3400389a:	f06f 0304 	mvn.w	r3, #4
3400389e:	60fb      	str	r3, [r7, #12]
340038a0:	e001      	b.n	340038a6 <XSPI_NOR_EnterSOPIMode+0x186>
    }
    else
    {
      ret = BSP_ERROR_NONE;
340038a2:	2300      	movs	r3, #0
340038a4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
340038a6:	68fb      	ldr	r3, [r7, #12]
}
340038a8:	4618      	mov	r0, r3
340038aa:	3714      	adds	r7, #20
340038ac:	46bd      	mov	sp, r7
340038ae:	bd90      	pop	{r4, r7, pc}
340038b0:	34020df8 	.word	0x34020df8
340038b4:	34020e5c 	.word	0x34020e5c

340038b8 <XSPI_NOR_ExitOPIMode>:
  * @brief  This function disables the octal DTR or STR mode of the memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
static int32_t XSPI_NOR_ExitOPIMode(uint32_t Instance)
{
340038b8:	b590      	push	{r4, r7, lr}
340038ba:	b087      	sub	sp, #28
340038bc:	af02      	add	r7, sp, #8
340038be:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
340038c0:	2300      	movs	r3, #0
340038c2:	60fb      	str	r3, [r7, #12]
  uint8_t reg[2];

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
340038c4:	687b      	ldr	r3, [r7, #4]
340038c6:	2b00      	cmp	r3, #0
340038c8:	d003      	beq.n	340038d2 <XSPI_NOR_ExitOPIMode+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
340038ca:	f06f 0301 	mvn.w	r3, #1
340038ce:	60fb      	str	r3, [r7, #12]
340038d0:	e0a3      	b.n	34003a1a <XSPI_NOR_ExitOPIMode+0x162>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340038d2:	687b      	ldr	r3, [r7, #4]
340038d4:	2264      	movs	r2, #100	@ 0x64
340038d6:	fb02 f303 	mul.w	r3, r2, r3
340038da:	4a52      	ldr	r2, [pc, #328]	@ (34003a24 <XSPI_NOR_ExitOPIMode+0x16c>)
340038dc:	1898      	adds	r0, r3, r2
340038de:	4952      	ldr	r1, [pc, #328]	@ (34003a28 <XSPI_NOR_ExitOPIMode+0x170>)
340038e0:	687a      	ldr	r2, [r7, #4]
340038e2:	4613      	mov	r3, r2
340038e4:	005b      	lsls	r3, r3, #1
340038e6:	4413      	add	r3, r2
340038e8:	440b      	add	r3, r1
340038ea:	3301      	adds	r3, #1
340038ec:	7819      	ldrb	r1, [r3, #0]
340038ee:	4c4e      	ldr	r4, [pc, #312]	@ (34003a28 <XSPI_NOR_ExitOPIMode+0x170>)
340038f0:	687a      	ldr	r2, [r7, #4]
340038f2:	4613      	mov	r3, r2
340038f4:	005b      	lsls	r3, r3, #1
340038f6:	4413      	add	r3, r2
340038f8:	4423      	add	r3, r4
340038fa:	3302      	adds	r3, #2
340038fc:	781b      	ldrb	r3, [r3, #0]
340038fe:	461a      	mov	r2, r3
34003900:	f7fe fe9c 	bl	3400263c <MX25UM51245G_WriteEnable>
34003904:	4603      	mov	r3, r0
34003906:	2b00      	cmp	r3, #0
34003908:	d003      	beq.n	34003912 <XSPI_NOR_ExitOPIMode+0x5a>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
3400390a:	f06f 0304 	mvn.w	r3, #4
3400390e:	60fb      	str	r3, [r7, #12]
34003910:	e083      	b.n	34003a1a <XSPI_NOR_ExitOPIMode+0x162>
  }
  else
  {
    /* Write Configuration register 2 (with SPI protocol) */
    reg[0] = 0;
34003912:	2300      	movs	r3, #0
34003914:	723b      	strb	r3, [r7, #8]
    reg[1] = 0;
34003916:	2300      	movs	r3, #0
34003918:	727b      	strb	r3, [r7, #9]
    if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
3400391a:	687b      	ldr	r3, [r7, #4]
3400391c:	2264      	movs	r2, #100	@ 0x64
3400391e:	fb02 f303 	mul.w	r3, r2, r3
34003922:	4a40      	ldr	r2, [pc, #256]	@ (34003a24 <XSPI_NOR_ExitOPIMode+0x16c>)
34003924:	1898      	adds	r0, r3, r2
34003926:	4940      	ldr	r1, [pc, #256]	@ (34003a28 <XSPI_NOR_ExitOPIMode+0x170>)
34003928:	687a      	ldr	r2, [r7, #4]
3400392a:	4613      	mov	r3, r2
3400392c:	005b      	lsls	r3, r3, #1
3400392e:	4413      	add	r3, r2
34003930:	440b      	add	r3, r1
34003932:	3301      	adds	r3, #1
34003934:	7819      	ldrb	r1, [r3, #0]
34003936:	4c3c      	ldr	r4, [pc, #240]	@ (34003a28 <XSPI_NOR_ExitOPIMode+0x170>)
34003938:	687a      	ldr	r2, [r7, #4]
3400393a:	4613      	mov	r3, r2
3400393c:	005b      	lsls	r3, r3, #1
3400393e:	4413      	add	r3, r2
34003940:	4423      	add	r3, r4
34003942:	3302      	adds	r3, #2
34003944:	781a      	ldrb	r2, [r3, #0]
34003946:	7a3b      	ldrb	r3, [r7, #8]
34003948:	9300      	str	r3, [sp, #0]
3400394a:	2300      	movs	r3, #0
3400394c:	f7fe ff44 	bl	340027d8 <MX25UM51245G_WriteCfg2Register>
34003950:	4603      	mov	r3, r0
34003952:	2b00      	cmp	r3, #0
34003954:	d003      	beq.n	3400395e <XSPI_NOR_ExitOPIMode+0xa6>
                                       Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG1_ADDR,
                                       reg[0]) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
34003956:	f06f 0304 	mvn.w	r3, #4
3400395a:	60fb      	str	r3, [r7, #12]
3400395c:	e05d      	b.n	34003a1a <XSPI_NOR_ExitOPIMode+0x162>
    }
    else
    {
      /* Wait that the configuration is effective and check that memory is ready */
      HAL_Delay(MX25UM51245G_WRITE_REG_MAX_TIME);
3400395e:	2028      	movs	r0, #40	@ 0x28
34003960:	f000 fb7a 	bl	34004058 <HAL_Delay>

      if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_DTR_TRANSFER)
34003964:	4930      	ldr	r1, [pc, #192]	@ (34003a28 <XSPI_NOR_ExitOPIMode+0x170>)
34003966:	687a      	ldr	r2, [r7, #4]
34003968:	4613      	mov	r3, r2
3400396a:	005b      	lsls	r3, r3, #1
3400396c:	4413      	add	r3, r2
3400396e:	440b      	add	r3, r1
34003970:	3302      	adds	r3, #2
34003972:	781b      	ldrb	r3, [r3, #0]
34003974:	2b01      	cmp	r3, #1
34003976:	d120      	bne.n	340039ba <XSPI_NOR_ExitOPIMode+0x102>
      {
        /* Reconfigure the memory type of the peripheral */
        hxspi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
34003978:	4a2a      	ldr	r2, [pc, #168]	@ (34003a24 <XSPI_NOR_ExitOPIMode+0x16c>)
3400397a:	687b      	ldr	r3, [r7, #4]
3400397c:	2164      	movs	r1, #100	@ 0x64
3400397e:	fb01 f303 	mul.w	r3, r1, r3
34003982:	4413      	add	r3, r2
34003984:	330c      	adds	r3, #12
34003986:	2200      	movs	r2, #0
34003988:	601a      	str	r2, [r3, #0]
        hxspi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
3400398a:	4a26      	ldr	r2, [pc, #152]	@ (34003a24 <XSPI_NOR_ExitOPIMode+0x16c>)
3400398c:	687b      	ldr	r3, [r7, #4]
3400398e:	2164      	movs	r1, #100	@ 0x64
34003990:	fb01 f303 	mul.w	r3, r1, r3
34003994:	4413      	add	r3, r2
34003996:	332c      	adds	r3, #44	@ 0x2c
34003998:	2200      	movs	r2, #0
3400399a:	601a      	str	r2, [r3, #0]
        if (HAL_XSPI_Init(&hxspi_nor[Instance]) != HAL_OK)
3400399c:	687b      	ldr	r3, [r7, #4]
3400399e:	2264      	movs	r2, #100	@ 0x64
340039a0:	fb02 f303 	mul.w	r3, r2, r3
340039a4:	4a1f      	ldr	r2, [pc, #124]	@ (34003a24 <XSPI_NOR_ExitOPIMode+0x16c>)
340039a6:	4413      	add	r3, r2
340039a8:	4618      	mov	r0, r3
340039aa:	f013 f91d 	bl	34016be8 <HAL_XSPI_Init>
340039ae:	4603      	mov	r3, r0
340039b0:	2b00      	cmp	r3, #0
340039b2:	d002      	beq.n	340039ba <XSPI_NOR_ExitOPIMode+0x102>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
340039b4:	f06f 0303 	mvn.w	r3, #3
340039b8:	60fb      	str	r3, [r7, #12]
        }
      }

      if (ret == BSP_ERROR_NONE)
340039ba:	68fb      	ldr	r3, [r7, #12]
340039bc:	2b00      	cmp	r3, #0
340039be:	d12c      	bne.n	34003a1a <XSPI_NOR_ExitOPIMode+0x162>
      {
        /* Check Flash busy ? */
        if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE,
340039c0:	687b      	ldr	r3, [r7, #4]
340039c2:	2264      	movs	r2, #100	@ 0x64
340039c4:	fb02 f303 	mul.w	r3, r2, r3
340039c8:	4a16      	ldr	r2, [pc, #88]	@ (34003a24 <XSPI_NOR_ExitOPIMode+0x16c>)
340039ca:	4413      	add	r3, r2
340039cc:	2200      	movs	r2, #0
340039ce:	2100      	movs	r1, #0
340039d0:	4618      	mov	r0, r3
340039d2:	f7fe fc6a 	bl	340022aa <MX25UM51245G_AutoPollingMemReady>
340039d6:	4603      	mov	r3, r0
340039d8:	2b00      	cmp	r3, #0
340039da:	d003      	beq.n	340039e4 <XSPI_NOR_ExitOPIMode+0x12c>
                                             BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
340039dc:	f06f 0304 	mvn.w	r3, #4
340039e0:	60fb      	str	r3, [r7, #12]
340039e2:	e01a      	b.n	34003a1a <XSPI_NOR_ExitOPIMode+0x162>
        }
        /* Check the configuration has been correctly done */
        else if (MX25UM51245G_ReadCfg2Register(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE, BSP_XSPI_NOR_STR_TRANSFER,
340039e4:	687b      	ldr	r3, [r7, #4]
340039e6:	2264      	movs	r2, #100	@ 0x64
340039e8:	fb02 f303 	mul.w	r3, r2, r3
340039ec:	4a0d      	ldr	r2, [pc, #52]	@ (34003a24 <XSPI_NOR_ExitOPIMode+0x16c>)
340039ee:	1898      	adds	r0, r3, r2
340039f0:	f107 0308 	add.w	r3, r7, #8
340039f4:	9300      	str	r3, [sp, #0]
340039f6:	2300      	movs	r3, #0
340039f8:	2200      	movs	r2, #0
340039fa:	2100      	movs	r1, #0
340039fc:	f7fe ff7f 	bl	340028fe <MX25UM51245G_ReadCfg2Register>
34003a00:	4603      	mov	r3, r0
34003a02:	2b00      	cmp	r3, #0
34003a04:	d003      	beq.n	34003a0e <XSPI_NOR_ExitOPIMode+0x156>
                                               MX25UM51245G_CR2_REG1_ADDR, reg) != MX25UM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
34003a06:	f06f 0304 	mvn.w	r3, #4
34003a0a:	60fb      	str	r3, [r7, #12]
34003a0c:	e005      	b.n	34003a1a <XSPI_NOR_ExitOPIMode+0x162>
        }
        else if (reg[0] != 0U)
34003a0e:	7a3b      	ldrb	r3, [r7, #8]
34003a10:	2b00      	cmp	r3, #0
34003a12:	d002      	beq.n	34003a1a <XSPI_NOR_ExitOPIMode+0x162>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
34003a14:	f06f 0304 	mvn.w	r3, #4
34003a18:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Return BSP status */
  return ret;
34003a1a:	68fb      	ldr	r3, [r7, #12]
}
34003a1c:	4618      	mov	r0, r3
34003a1e:	3714      	adds	r7, #20
34003a20:	46bd      	mov	sp, r7
34003a22:	bd90      	pop	{r4, r7, pc}
34003a24:	34020df8 	.word	0x34020df8
34003a28:	34020e5c 	.word	0x34020e5c

34003a2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
34003a2c:	b480      	push	{r7}
34003a2e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#else
  SCB->VTOR = INTVECT_START;
34003a30:	4b6a      	ldr	r3, [pc, #424]	@ (34003bdc <SystemInit+0x1b0>)
34003a32:	4a6b      	ldr	r2, [pc, #428]	@ (34003be0 <SystemInit+0x1b4>)
34003a34:	609a      	str	r2, [r3, #8]
#endif  /* USER_VECT_TAB_ADDRESS */

  /* RNG reset */
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
34003a36:	4b6b      	ldr	r3, [pc, #428]	@ (34003be4 <SystemInit+0x1b8>)
34003a38:	2201      	movs	r2, #1
34003a3a:	f8c3 2a18 	str.w	r2, [r3, #2584]	@ 0xa18
  RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
34003a3e:	4b69      	ldr	r3, [pc, #420]	@ (34003be4 <SystemInit+0x1b8>)
34003a40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34003a44:	461a      	mov	r2, r3
34003a46:	2301      	movs	r3, #1
34003a48:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218
  /* Deactivate RNG clock */
  RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
34003a4c:	4b65      	ldr	r3, [pc, #404]	@ (34003be4 <SystemInit+0x1b8>)
34003a4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34003a52:	461a      	mov	r2, r3
34003a54:	2301      	movs	r3, #1
34003a56:	f8c2 3258 	str.w	r3, [r2, #600]	@ 0x258

  /* Clear SAU regions */
  SAU->RNR = 0;
34003a5a:	4b63      	ldr	r3, [pc, #396]	@ (34003be8 <SystemInit+0x1bc>)
34003a5c:	2200      	movs	r2, #0
34003a5e:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34003a60:	4b61      	ldr	r3, [pc, #388]	@ (34003be8 <SystemInit+0x1bc>)
34003a62:	2200      	movs	r2, #0
34003a64:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34003a66:	4b60      	ldr	r3, [pc, #384]	@ (34003be8 <SystemInit+0x1bc>)
34003a68:	2200      	movs	r2, #0
34003a6a:	611a      	str	r2, [r3, #16]
  SAU->RNR = 1;
34003a6c:	4b5e      	ldr	r3, [pc, #376]	@ (34003be8 <SystemInit+0x1bc>)
34003a6e:	2201      	movs	r2, #1
34003a70:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34003a72:	4b5d      	ldr	r3, [pc, #372]	@ (34003be8 <SystemInit+0x1bc>)
34003a74:	2200      	movs	r2, #0
34003a76:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34003a78:	4b5b      	ldr	r3, [pc, #364]	@ (34003be8 <SystemInit+0x1bc>)
34003a7a:	2200      	movs	r2, #0
34003a7c:	611a      	str	r2, [r3, #16]
  SAU->RNR = 2;
34003a7e:	4b5a      	ldr	r3, [pc, #360]	@ (34003be8 <SystemInit+0x1bc>)
34003a80:	2202      	movs	r2, #2
34003a82:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34003a84:	4b58      	ldr	r3, [pc, #352]	@ (34003be8 <SystemInit+0x1bc>)
34003a86:	2200      	movs	r2, #0
34003a88:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34003a8a:	4b57      	ldr	r3, [pc, #348]	@ (34003be8 <SystemInit+0x1bc>)
34003a8c:	2200      	movs	r2, #0
34003a8e:	611a      	str	r2, [r3, #16]
  SAU->RNR = 3;
34003a90:	4b55      	ldr	r3, [pc, #340]	@ (34003be8 <SystemInit+0x1bc>)
34003a92:	2203      	movs	r2, #3
34003a94:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34003a96:	4b54      	ldr	r3, [pc, #336]	@ (34003be8 <SystemInit+0x1bc>)
34003a98:	2200      	movs	r2, #0
34003a9a:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34003a9c:	4b52      	ldr	r3, [pc, #328]	@ (34003be8 <SystemInit+0x1bc>)
34003a9e:	2200      	movs	r2, #0
34003aa0:	611a      	str	r2, [r3, #16]
  SAU->RNR = 4;
34003aa2:	4b51      	ldr	r3, [pc, #324]	@ (34003be8 <SystemInit+0x1bc>)
34003aa4:	2204      	movs	r2, #4
34003aa6:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34003aa8:	4b4f      	ldr	r3, [pc, #316]	@ (34003be8 <SystemInit+0x1bc>)
34003aaa:	2200      	movs	r2, #0
34003aac:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34003aae:	4b4e      	ldr	r3, [pc, #312]	@ (34003be8 <SystemInit+0x1bc>)
34003ab0:	2200      	movs	r2, #0
34003ab2:	611a      	str	r2, [r3, #16]
  SAU->RNR = 5;
34003ab4:	4b4c      	ldr	r3, [pc, #304]	@ (34003be8 <SystemInit+0x1bc>)
34003ab6:	2205      	movs	r2, #5
34003ab8:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34003aba:	4b4b      	ldr	r3, [pc, #300]	@ (34003be8 <SystemInit+0x1bc>)
34003abc:	2200      	movs	r2, #0
34003abe:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34003ac0:	4b49      	ldr	r3, [pc, #292]	@ (34003be8 <SystemInit+0x1bc>)
34003ac2:	2200      	movs	r2, #0
34003ac4:	611a      	str	r2, [r3, #16]
  SAU->RNR = 6;
34003ac6:	4b48      	ldr	r3, [pc, #288]	@ (34003be8 <SystemInit+0x1bc>)
34003ac8:	2206      	movs	r2, #6
34003aca:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34003acc:	4b46      	ldr	r3, [pc, #280]	@ (34003be8 <SystemInit+0x1bc>)
34003ace:	2200      	movs	r2, #0
34003ad0:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34003ad2:	4b45      	ldr	r3, [pc, #276]	@ (34003be8 <SystemInit+0x1bc>)
34003ad4:	2200      	movs	r2, #0
34003ad6:	611a      	str	r2, [r3, #16]
  SAU->RNR = 7;
34003ad8:	4b43      	ldr	r3, [pc, #268]	@ (34003be8 <SystemInit+0x1bc>)
34003ada:	2207      	movs	r2, #7
34003adc:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34003ade:	4b42      	ldr	r3, [pc, #264]	@ (34003be8 <SystemInit+0x1bc>)
34003ae0:	2200      	movs	r2, #0
34003ae2:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34003ae4:	4b40      	ldr	r3, [pc, #256]	@ (34003be8 <SystemInit+0x1bc>)
34003ae6:	2200      	movs	r2, #0
34003ae8:	611a      	str	r2, [r3, #16]

  /* System configuration setup */
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
34003aea:	4b3e      	ldr	r3, [pc, #248]	@ (34003be4 <SystemInit+0x1b8>)
34003aec:	2201      	movs	r2, #1
34003aee:	f8c3 2a78 	str.w	r2, [r3, #2680]	@ 0xa78
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;
34003af2:	4b3c      	ldr	r3, [pc, #240]	@ (34003be4 <SystemInit+0x1b8>)
34003af4:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
34003af8:	4b38      	ldr	r3, [pc, #224]	@ (34003bdc <SystemInit+0x1b0>)
34003afa:	4a3c      	ldr	r2, [pc, #240]	@ (34003bec <SystemInit+0x1c0>)
34003afc:	689b      	ldr	r3, [r3, #8]
34003afe:	6113      	str	r3, [r2, #16]

  /* Enable VDDADC CLAMP */
  PWR->SVMCR3 |= PWR_SVMCR3_ASV;
34003b00:	4b3b      	ldr	r3, [pc, #236]	@ (34003bf0 <SystemInit+0x1c4>)
34003b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34003b04:	4a3a      	ldr	r2, [pc, #232]	@ (34003bf0 <SystemInit+0x1c4>)
34003b06:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
34003b0a:	63d3      	str	r3, [r2, #60]	@ 0x3c
  PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
34003b0c:	4b38      	ldr	r3, [pc, #224]	@ (34003bf0 <SystemInit+0x1c4>)
34003b0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34003b10:	4a37      	ldr	r2, [pc, #220]	@ (34003bf0 <SystemInit+0x1c4>)
34003b12:	f043 0310 	orr.w	r3, r3, #16
34003b16:	63d3      	str	r3, [r2, #60]	@ 0x3c
  /* read back the register to make sure that the transaction has taken place */
  (void) PWR->SVMCR3;
34003b18:	4b35      	ldr	r3, [pc, #212]	@ (34003bf0 <SystemInit+0x1c4>)
34003b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  /* enable VREF */
  RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
34003b1c:	4b31      	ldr	r3, [pc, #196]	@ (34003be4 <SystemInit+0x1b8>)
34003b1e:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
34003b22:	4a30      	ldr	r2, [pc, #192]	@ (34003be4 <SystemInit+0x1b8>)
34003b24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34003b28:	f8c2 3274 	str.w	r3, [r2, #628]	@ 0x274

  /* RCC Fix to lower power consumption */
  RCC->APB4ENR2 |= 0x00000010UL;
34003b2c:	4b2d      	ldr	r3, [pc, #180]	@ (34003be4 <SystemInit+0x1b8>)
34003b2e:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
34003b32:	4a2c      	ldr	r2, [pc, #176]	@ (34003be4 <SystemInit+0x1b8>)
34003b34:	f043 0310 	orr.w	r3, r3, #16
34003b38:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  (void) RCC->APB4ENR2;
34003b3c:	4b29      	ldr	r3, [pc, #164]	@ (34003be4 <SystemInit+0x1b8>)
34003b3e:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
  RCC->APB4ENR2 &= ~(0x00000010UL);
34003b42:	4b28      	ldr	r3, [pc, #160]	@ (34003be4 <SystemInit+0x1b8>)
34003b44:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
34003b48:	4a26      	ldr	r2, [pc, #152]	@ (34003be4 <SystemInit+0x1b8>)
34003b4a:	f023 0310 	bic.w	r3, r3, #16
34003b4e:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278

  /* XSPI2 & XSPIM reset                                  */
  RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
34003b52:	4b24      	ldr	r3, [pc, #144]	@ (34003be4 <SystemInit+0x1b8>)
34003b54:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
34003b58:	f8c3 2a20 	str.w	r2, [r3, #2592]	@ 0xa20
  RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
34003b5c:	4b21      	ldr	r3, [pc, #132]	@ (34003be4 <SystemInit+0x1b8>)
34003b5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34003b62:	461a      	mov	r2, r3
34003b64:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34003b68:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220

  /* TIM2 reset */
  RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
34003b6c:	4b1d      	ldr	r3, [pc, #116]	@ (34003be4 <SystemInit+0x1b8>)
34003b6e:	2201      	movs	r2, #1
34003b70:	f8c3 2a24 	str.w	r2, [r3, #2596]	@ 0xa24
  RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
34003b74:	4b1b      	ldr	r3, [pc, #108]	@ (34003be4 <SystemInit+0x1b8>)
34003b76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34003b7a:	461a      	mov	r2, r3
34003b7c:	2301      	movs	r3, #1
34003b7e:	f8c2 3224 	str.w	r3, [r2, #548]	@ 0x224
  /* Deactivate TIM2 clock */
  RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
34003b82:	4b18      	ldr	r3, [pc, #96]	@ (34003be4 <SystemInit+0x1b8>)
34003b84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34003b88:	461a      	mov	r2, r3
34003b8a:	2301      	movs	r3, #1
34003b8c:	f8c2 3264 	str.w	r3, [r2, #612]	@ 0x264

  /* Deactivate GPIOG clock */
  RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
34003b90:	4b14      	ldr	r3, [pc, #80]	@ (34003be4 <SystemInit+0x1b8>)
34003b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34003b96:	461a      	mov	r2, r3
34003b98:	2340      	movs	r3, #64	@ 0x40
34003b9a:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c

  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
34003b9e:	4b13      	ldr	r3, [pc, #76]	@ (34003bec <SystemInit+0x1c0>)
34003ba0:	691b      	ldr	r3, [r3, #16]
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
34003ba2:	4b10      	ldr	r3, [pc, #64]	@ (34003be4 <SystemInit+0x1b8>)
34003ba4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34003ba8:	461a      	mov	r2, r3
34003baa:	2301      	movs	r3, #1
34003bac:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  TZ_SAU_Setup();
#endif /* USER_TZ_SAU_SETUP */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34003bb0:	4b0a      	ldr	r3, [pc, #40]	@ (34003bdc <SystemInit+0x1b0>)
34003bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34003bb6:	4a09      	ldr	r2, [pc, #36]	@ (34003bdc <SystemInit+0x1b0>)
34003bb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34003bbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34003bc0:	4b0c      	ldr	r3, [pc, #48]	@ (34003bf4 <SystemInit+0x1c8>)
34003bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34003bc6:	4a0b      	ldr	r2, [pc, #44]	@ (34003bf4 <SystemInit+0x1c8>)
34003bc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34003bcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
34003bd0:	bf00      	nop
34003bd2:	46bd      	mov	sp, r7
34003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
34003bd8:	4770      	bx	lr
34003bda:	bf00      	nop
34003bdc:	e000ed00 	.word	0xe000ed00
34003be0:	34000400 	.word	0x34000400
34003be4:	56028000 	.word	0x56028000
34003be8:	e000edd0 	.word	0xe000edd0
34003bec:	56008000 	.word	0x56008000
34003bf0:	56024800 	.word	0x56024800
34003bf4:	e002ed00 	.word	0xe002ed00

34003bf8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
34003bf8:	b480      	push	{r7}
34003bfa:	b08d      	sub	sp, #52	@ 0x34
34003bfc:	af00      	add	r7, sp, #0
  uint32_t sysclk = 0;
34003bfe:	2300      	movs	r3, #0
34003c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllm = 0;
34003c02:	2300      	movs	r3, #0
34003c04:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t plln = 0;
34003c06:	2300      	movs	r3, #0
34003c08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllfracn = 0;
34003c0a:	2300      	movs	r3, #0
34003c0c:	623b      	str	r3, [r7, #32]
  uint32_t pllp1 = 0;
34003c0e:	2300      	movs	r3, #0
34003c10:	61fb      	str	r3, [r7, #28]
  uint32_t pllp2 = 0;
34003c12:	2300      	movs	r3, #0
34003c14:	61bb      	str	r3, [r7, #24]
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
34003c16:	4b9b      	ldr	r3, [pc, #620]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003c18:	6a1b      	ldr	r3, [r3, #32]
34003c1a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
34003c1e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34003c22:	d029      	beq.n	34003c78 <SystemCoreClockUpdate+0x80>
34003c24:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34003c28:	f200 8180 	bhi.w	34003f2c <SystemCoreClockUpdate+0x334>
34003c2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34003c30:	d01f      	beq.n	34003c72 <SystemCoreClockUpdate+0x7a>
34003c32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34003c36:	f200 8179 	bhi.w	34003f2c <SystemCoreClockUpdate+0x334>
34003c3a:	2b00      	cmp	r3, #0
34003c3c:	d003      	beq.n	34003c46 <SystemCoreClockUpdate+0x4e>
34003c3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34003c42:	d00a      	beq.n	34003c5a <SystemCoreClockUpdate+0x62>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
    sysclk = sysclk / ic_divider;
    break;
  default:
    /* Nothing to do, should not occur */
    break;
34003c44:	e172      	b.n	34003f2c <SystemCoreClockUpdate+0x334>
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34003c46:	4b8f      	ldr	r3, [pc, #572]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003c48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34003c4a:	09db      	lsrs	r3, r3, #7
34003c4c:	f003 0303 	and.w	r3, r3, #3
34003c50:	4a8d      	ldr	r2, [pc, #564]	@ (34003e88 <SystemCoreClockUpdate+0x290>)
34003c52:	fa22 f303 	lsr.w	r3, r2, r3
34003c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34003c58:	e169      	b.n	34003f2e <SystemCoreClockUpdate+0x336>
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34003c5a:	4b8a      	ldr	r3, [pc, #552]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34003c5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34003c62:	2b00      	cmp	r3, #0
34003c64:	d102      	bne.n	34003c6c <SystemCoreClockUpdate+0x74>
      sysclk = MSI_VALUE;
34003c66:	4b89      	ldr	r3, [pc, #548]	@ (34003e8c <SystemCoreClockUpdate+0x294>)
34003c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34003c6a:	e160      	b.n	34003f2e <SystemCoreClockUpdate+0x336>
      sysclk = 16000000UL;
34003c6c:	4b88      	ldr	r3, [pc, #544]	@ (34003e90 <SystemCoreClockUpdate+0x298>)
34003c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34003c70:	e15d      	b.n	34003f2e <SystemCoreClockUpdate+0x336>
    sysclk = HSE_VALUE;
34003c72:	4b88      	ldr	r3, [pc, #544]	@ (34003e94 <SystemCoreClockUpdate+0x29c>)
34003c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34003c76:	e15a      	b.n	34003f2e <SystemCoreClockUpdate+0x336>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
34003c78:	4b82      	ldr	r3, [pc, #520]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003c7a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34003c7e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
34003c82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34003c86:	d066      	beq.n	34003d56 <SystemCoreClockUpdate+0x15e>
34003c88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34003c8c:	f200 8091 	bhi.w	34003db2 <SystemCoreClockUpdate+0x1ba>
34003c90:	2b00      	cmp	r3, #0
34003c92:	d003      	beq.n	34003c9c <SystemCoreClockUpdate+0xa4>
34003c94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34003c98:	d02f      	beq.n	34003cfa <SystemCoreClockUpdate+0x102>
34003c9a:	e08a      	b.n	34003db2 <SystemCoreClockUpdate+0x1ba>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
34003c9c:	4b79      	ldr	r3, [pc, #484]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34003ca2:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
34003ca4:	68fb      	ldr	r3, [r7, #12]
34003ca6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34003caa:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
34003cac:	68fb      	ldr	r3, [r7, #12]
34003cae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34003cb2:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34003cb4:	693b      	ldr	r3, [r7, #16]
34003cb6:	2b00      	cmp	r3, #0
34003cb8:	f040 80a9 	bne.w	34003e0e <SystemCoreClockUpdate+0x216>
        pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
34003cbc:	68fb      	ldr	r3, [r7, #12]
34003cbe:	0d1b      	lsrs	r3, r3, #20
34003cc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34003cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
34003cc6:	68fb      	ldr	r3, [r7, #12]
34003cc8:	0a1b      	lsrs	r3, r3, #8
34003cca:	f3c3 030b 	ubfx	r3, r3, #0, #12
34003cce:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
34003cd0:	4b6c      	ldr	r3, [pc, #432]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003cd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34003cd6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34003cda:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
34003cdc:	4b69      	ldr	r3, [pc, #420]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34003ce2:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
34003ce4:	68fb      	ldr	r3, [r7, #12]
34003ce6:	0edb      	lsrs	r3, r3, #27
34003ce8:	f003 0307 	and.w	r3, r3, #7
34003cec:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
34003cee:	68fb      	ldr	r3, [r7, #12]
34003cf0:	0e1b      	lsrs	r3, r3, #24
34003cf2:	f003 0307 	and.w	r3, r3, #7
34003cf6:	61bb      	str	r3, [r7, #24]
      break;
34003cf8:	e089      	b.n	34003e0e <SystemCoreClockUpdate+0x216>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
34003cfa:	4b62      	ldr	r3, [pc, #392]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34003d00:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
34003d02:	68fb      	ldr	r3, [r7, #12]
34003d04:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34003d08:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
34003d0a:	68fb      	ldr	r3, [r7, #12]
34003d0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34003d10:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34003d12:	693b      	ldr	r3, [r7, #16]
34003d14:	2b00      	cmp	r3, #0
34003d16:	d17c      	bne.n	34003e12 <SystemCoreClockUpdate+0x21a>
        pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
34003d18:	68fb      	ldr	r3, [r7, #12]
34003d1a:	0d1b      	lsrs	r3, r3, #20
34003d1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34003d20:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
34003d22:	68fb      	ldr	r3, [r7, #12]
34003d24:	0a1b      	lsrs	r3, r3, #8
34003d26:	f3c3 030b 	ubfx	r3, r3, #0, #12
34003d2a:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
34003d2c:	4b55      	ldr	r3, [pc, #340]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003d2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34003d32:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34003d36:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
34003d38:	4b52      	ldr	r3, [pc, #328]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34003d3e:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
34003d40:	68fb      	ldr	r3, [r7, #12]
34003d42:	0edb      	lsrs	r3, r3, #27
34003d44:	f003 0307 	and.w	r3, r3, #7
34003d48:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
34003d4a:	68fb      	ldr	r3, [r7, #12]
34003d4c:	0e1b      	lsrs	r3, r3, #24
34003d4e:	f003 0307 	and.w	r3, r3, #7
34003d52:	61bb      	str	r3, [r7, #24]
      break;
34003d54:	e05d      	b.n	34003e12 <SystemCoreClockUpdate+0x21a>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
34003d56:	4b4b      	ldr	r3, [pc, #300]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003d58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34003d5c:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
34003d5e:	68fb      	ldr	r3, [r7, #12]
34003d60:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34003d64:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
34003d66:	68fb      	ldr	r3, [r7, #12]
34003d68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34003d6c:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34003d6e:	693b      	ldr	r3, [r7, #16]
34003d70:	2b00      	cmp	r3, #0
34003d72:	d150      	bne.n	34003e16 <SystemCoreClockUpdate+0x21e>
        pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
34003d74:	68fb      	ldr	r3, [r7, #12]
34003d76:	0d1b      	lsrs	r3, r3, #20
34003d78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34003d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
34003d7e:	68fb      	ldr	r3, [r7, #12]
34003d80:	0a1b      	lsrs	r3, r3, #8
34003d82:	f3c3 030b 	ubfx	r3, r3, #0, #12
34003d86:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34003d88:	4b3e      	ldr	r3, [pc, #248]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003d8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34003d8e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34003d92:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
34003d94:	4b3b      	ldr	r3, [pc, #236]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003d96:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34003d9a:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
34003d9c:	68fb      	ldr	r3, [r7, #12]
34003d9e:	0edb      	lsrs	r3, r3, #27
34003da0:	f003 0307 	and.w	r3, r3, #7
34003da4:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
34003da6:	68fb      	ldr	r3, [r7, #12]
34003da8:	0e1b      	lsrs	r3, r3, #24
34003daa:	f003 0307 	and.w	r3, r3, #7
34003dae:	61bb      	str	r3, [r7, #24]
      break;
34003db0:	e031      	b.n	34003e16 <SystemCoreClockUpdate+0x21e>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
34003db2:	4b34      	ldr	r3, [pc, #208]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003db4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34003db8:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
34003dba:	68fb      	ldr	r3, [r7, #12]
34003dbc:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34003dc0:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
34003dc2:	68fb      	ldr	r3, [r7, #12]
34003dc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34003dc8:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34003dca:	693b      	ldr	r3, [r7, #16]
34003dcc:	2b00      	cmp	r3, #0
34003dce:	d124      	bne.n	34003e1a <SystemCoreClockUpdate+0x222>
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
34003dd0:	68fb      	ldr	r3, [r7, #12]
34003dd2:	0d1b      	lsrs	r3, r3, #20
34003dd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34003dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
34003dda:	68fb      	ldr	r3, [r7, #12]
34003ddc:	0a1b      	lsrs	r3, r3, #8
34003dde:	f3c3 030b 	ubfx	r3, r3, #0, #12
34003de2:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
34003de4:	4b27      	ldr	r3, [pc, #156]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003de6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34003dea:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34003dee:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
34003df0:	4b24      	ldr	r3, [pc, #144]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003df2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34003df6:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
34003df8:	68fb      	ldr	r3, [r7, #12]
34003dfa:	0edb      	lsrs	r3, r3, #27
34003dfc:	f003 0307 	and.w	r3, r3, #7
34003e00:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
34003e02:	68fb      	ldr	r3, [r7, #12]
34003e04:	0e1b      	lsrs	r3, r3, #24
34003e06:	f003 0307 	and.w	r3, r3, #7
34003e0a:	61bb      	str	r3, [r7, #24]
      break;
34003e0c:	e005      	b.n	34003e1a <SystemCoreClockUpdate+0x222>
      break;
34003e0e:	bf00      	nop
34003e10:	e004      	b.n	34003e1c <SystemCoreClockUpdate+0x224>
      break;
34003e12:	bf00      	nop
34003e14:	e002      	b.n	34003e1c <SystemCoreClockUpdate+0x224>
      break;
34003e16:	bf00      	nop
34003e18:	e000      	b.n	34003e1c <SystemCoreClockUpdate+0x224>
      break;
34003e1a:	bf00      	nop
    switch (pllsource)
34003e1c:	697b      	ldr	r3, [r7, #20]
34003e1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34003e22:	d02c      	beq.n	34003e7e <SystemCoreClockUpdate+0x286>
34003e24:	697b      	ldr	r3, [r7, #20]
34003e26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34003e2a:	d839      	bhi.n	34003ea0 <SystemCoreClockUpdate+0x2a8>
34003e2c:	697b      	ldr	r3, [r7, #20]
34003e2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34003e32:	d021      	beq.n	34003e78 <SystemCoreClockUpdate+0x280>
34003e34:	697b      	ldr	r3, [r7, #20]
34003e36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34003e3a:	d831      	bhi.n	34003ea0 <SystemCoreClockUpdate+0x2a8>
34003e3c:	697b      	ldr	r3, [r7, #20]
34003e3e:	2b00      	cmp	r3, #0
34003e40:	d004      	beq.n	34003e4c <SystemCoreClockUpdate+0x254>
34003e42:	697b      	ldr	r3, [r7, #20]
34003e44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34003e48:	d00a      	beq.n	34003e60 <SystemCoreClockUpdate+0x268>
      break;
34003e4a:	e029      	b.n	34003ea0 <SystemCoreClockUpdate+0x2a8>
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34003e4c:	4b0d      	ldr	r3, [pc, #52]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003e4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34003e50:	09db      	lsrs	r3, r3, #7
34003e52:	f003 0303 	and.w	r3, r3, #3
34003e56:	4a0c      	ldr	r2, [pc, #48]	@ (34003e88 <SystemCoreClockUpdate+0x290>)
34003e58:	fa22 f303 	lsr.w	r3, r2, r3
34003e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003e5e:	e020      	b.n	34003ea2 <SystemCoreClockUpdate+0x2aa>
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34003e60:	4b08      	ldr	r3, [pc, #32]	@ (34003e84 <SystemCoreClockUpdate+0x28c>)
34003e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34003e64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34003e68:	2b00      	cmp	r3, #0
34003e6a:	d102      	bne.n	34003e72 <SystemCoreClockUpdate+0x27a>
        sysclk = MSI_VALUE;
34003e6c:	4b07      	ldr	r3, [pc, #28]	@ (34003e8c <SystemCoreClockUpdate+0x294>)
34003e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003e70:	e017      	b.n	34003ea2 <SystemCoreClockUpdate+0x2aa>
        sysclk = 16000000UL;
34003e72:	4b07      	ldr	r3, [pc, #28]	@ (34003e90 <SystemCoreClockUpdate+0x298>)
34003e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003e76:	e014      	b.n	34003ea2 <SystemCoreClockUpdate+0x2aa>
      sysclk = HSE_VALUE;
34003e78:	4b06      	ldr	r3, [pc, #24]	@ (34003e94 <SystemCoreClockUpdate+0x29c>)
34003e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003e7c:	e011      	b.n	34003ea2 <SystemCoreClockUpdate+0x2aa>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
34003e7e:	4b06      	ldr	r3, [pc, #24]	@ (34003e98 <SystemCoreClockUpdate+0x2a0>)
34003e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003e82:	e00e      	b.n	34003ea2 <SystemCoreClockUpdate+0x2aa>
34003e84:	56028000 	.word	0x56028000
34003e88:	03d09000 	.word	0x03d09000
34003e8c:	003d0900 	.word	0x003d0900
34003e90:	00f42400 	.word	0x00f42400
34003e94:	02dc6c00 	.word	0x02dc6c00
34003e98:	00bb8000 	.word	0x00bb8000
34003e9c:	4b800000 	.word	0x4b800000
      break;
34003ea0:	bf00      	nop
    if (pllbypass == 0U)
34003ea2:	693b      	ldr	r3, [r7, #16]
34003ea4:	2b00      	cmp	r3, #0
34003ea6:	d134      	bne.n	34003f12 <SystemCoreClockUpdate+0x31a>
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
34003ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34003eaa:	ee07 3a90 	vmov	s15, r3
34003eae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34003eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34003eb4:	ee07 3a90 	vmov	s15, r3
34003eb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
34003ebc:	6a3b      	ldr	r3, [r7, #32]
34003ebe:	ee07 3a90 	vmov	s15, r3
34003ec2:	eeb8 6a67 	vcvt.f32.u32	s12, s15
34003ec6:	ed5f 5a0b 	vldr	s11, [pc, #-44]	@ 34003e9c <SystemCoreClockUpdate+0x2a4>
34003eca:	eec6 7a25 	vdiv.f32	s15, s12, s11
34003ece:	ee76 7aa7 	vadd.f32	s15, s13, s15
34003ed2:	ee67 6a27 	vmul.f32	s13, s14, s15
34003ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34003ed8:	ee07 3a90 	vmov	s15, r3
34003edc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34003ee0:	eec6 7a87 	vdiv.f32	s15, s13, s14
34003ee4:	edc7 7a02 	vstr	s15, [r7, #8]
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
34003ee8:	69fb      	ldr	r3, [r7, #28]
34003eea:	ee07 3a90 	vmov	s15, r3
34003eee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34003ef2:	69bb      	ldr	r3, [r7, #24]
34003ef4:	ee07 3a90 	vmov	s15, r3
34003ef8:	eef8 7a67 	vcvt.f32.u32	s15, s15
34003efc:	ee27 7a27 	vmul.f32	s14, s14, s15
34003f00:	edd7 6a02 	vldr	s13, [r7, #8]
34003f04:	eec6 7a87 	vdiv.f32	s15, s13, s14
34003f08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34003f0c:	ee17 3a90 	vmov	r3, s15
34003f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
34003f12:	4b0b      	ldr	r3, [pc, #44]	@ (34003f40 <SystemCoreClockUpdate+0x348>)
34003f14:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34003f18:	0c1b      	lsrs	r3, r3, #16
34003f1a:	b2db      	uxtb	r3, r3
34003f1c:	3301      	adds	r3, #1
34003f1e:	607b      	str	r3, [r7, #4]
    sysclk = sysclk / ic_divider;
34003f20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
34003f22:	687b      	ldr	r3, [r7, #4]
34003f24:	fbb2 f3f3 	udiv	r3, r2, r3
34003f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34003f2a:	e000      	b.n	34003f2e <SystemCoreClockUpdate+0x336>
    break;
34003f2c:	bf00      	nop
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
34003f2e:	4a05      	ldr	r2, [pc, #20]	@ (34003f44 <SystemCoreClockUpdate+0x34c>)
34003f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34003f32:	6013      	str	r3, [r2, #0]
}
34003f34:	bf00      	nop
34003f36:	3734      	adds	r7, #52	@ 0x34
34003f38:	46bd      	mov	sp, r7
34003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
34003f3e:	4770      	bx	lr
34003f40:	56028000 	.word	0x56028000
34003f44:	34020aa4 	.word	0x34020aa4

34003f48 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
34003f48:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
34003f4c:	b588      	push	{r3, r7, lr}
34003f4e:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
34003f50:	f7ff fe52 	bl	34003bf8 <SystemCoreClockUpdate>

  return SystemCoreClock;
34003f54:	4b06      	ldr	r3, [pc, #24]	@ (34003f70 <__acle_se_SECURE_SystemCoreClockUpdate+0x28>)
34003f56:	681b      	ldr	r3, [r3, #0]
}
34003f58:	4618      	mov	r0, r3
34003f5a:	46bd      	mov	sp, r7
34003f5c:	e8bd 4088 	ldmia.w	sp!, {r3, r7, lr}
34003f60:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
34003f64:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
34003f68:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
34003f6c:	4774      	bxns	lr
34003f6e:	bf00      	nop
34003f70:	34020aa4 	.word	0x34020aa4

34003f74 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
34003f74:	b580      	push	{r7, lr}
34003f76:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
34003f78:	2003      	movs	r0, #3
34003f7a:	f000 fb43 	bl	34004604 <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency in SystemCoreClock global variable */
  SystemCoreClockUpdate();
34003f7e:	f7ff fe3b 	bl	34003bf8 <SystemCoreClockUpdate>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
34003f82:	200f      	movs	r0, #15
34003f84:	f000 f812 	bl	34003fac <HAL_InitTick>
34003f88:	4603      	mov	r3, r0
34003f8a:	2b00      	cmp	r3, #0
34003f8c:	d001      	beq.n	34003f92 <HAL_Init+0x1e>
  {
    return HAL_ERROR;
34003f8e:	2301      	movs	r3, #1
34003f90:	e002      	b.n	34003f98 <HAL_Init+0x24>
  }

  /* Init the low level hardware */
  HAL_MspInit();
34003f92:	f000 f803 	bl	34003f9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
34003f96:	2300      	movs	r3, #0
}
34003f98:	4618      	mov	r0, r3
34003f9a:	bd80      	pop	{r7, pc}

34003f9c <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
34003f9c:	b480      	push	{r7}
34003f9e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
34003fa0:	bf00      	nop
34003fa2:	46bd      	mov	sp, r7
34003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
34003fa8:	4770      	bx	lr
	...

34003fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
34003fac:	b580      	push	{r7, lr}
34003fae:	b082      	sub	sp, #8
34003fb0:	af00      	add	r7, sp, #0
34003fb2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
34003fb4:	4b15      	ldr	r3, [pc, #84]	@ (3400400c <HAL_InitTick+0x60>)
34003fb6:	781b      	ldrb	r3, [r3, #0]
34003fb8:	2b00      	cmp	r3, #0
34003fba:	d101      	bne.n	34003fc0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
34003fbc:	2301      	movs	r3, #1
34003fbe:	e021      	b.n	34004004 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
34003fc0:	4b13      	ldr	r3, [pc, #76]	@ (34004010 <HAL_InitTick+0x64>)
34003fc2:	681a      	ldr	r2, [r3, #0]
34003fc4:	4b11      	ldr	r3, [pc, #68]	@ (3400400c <HAL_InitTick+0x60>)
34003fc6:	781b      	ldrb	r3, [r3, #0]
34003fc8:	4619      	mov	r1, r3
34003fca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
34003fce:	fbb3 f3f1 	udiv	r3, r3, r1
34003fd2:	fbb2 f3f3 	udiv	r3, r2, r3
34003fd6:	4618      	mov	r0, r3
34003fd8:	f000 fba8 	bl	3400472c <HAL_SYSTICK_Config>
34003fdc:	4603      	mov	r3, r0
34003fde:	2b00      	cmp	r3, #0
34003fe0:	d001      	beq.n	34003fe6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
34003fe2:	2301      	movs	r3, #1
34003fe4:	e00e      	b.n	34004004 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
34003fe6:	687b      	ldr	r3, [r7, #4]
34003fe8:	2b0f      	cmp	r3, #15
34003fea:	d80a      	bhi.n	34004002 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
34003fec:	2200      	movs	r2, #0
34003fee:	6879      	ldr	r1, [r7, #4]
34003ff0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
34003ff4:	f000 fb26 	bl	34004644 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
34003ff8:	4a06      	ldr	r2, [pc, #24]	@ (34004014 <HAL_InitTick+0x68>)
34003ffa:	687b      	ldr	r3, [r7, #4]
34003ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
34003ffe:	2300      	movs	r3, #0
34004000:	e000      	b.n	34004004 <HAL_InitTick+0x58>
    return HAL_ERROR;
34004002:	2301      	movs	r3, #1
}
34004004:	4618      	mov	r0, r3
34004006:	3708      	adds	r7, #8
34004008:	46bd      	mov	sp, r7
3400400a:	bd80      	pop	{r7, pc}
3400400c:	34020aac 	.word	0x34020aac
34004010:	34020aa4 	.word	0x34020aa4
34004014:	34020aa8 	.word	0x34020aa8

34004018 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
34004018:	b480      	push	{r7}
3400401a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
3400401c:	4b06      	ldr	r3, [pc, #24]	@ (34004038 <HAL_IncTick+0x20>)
3400401e:	781b      	ldrb	r3, [r3, #0]
34004020:	461a      	mov	r2, r3
34004022:	4b06      	ldr	r3, [pc, #24]	@ (3400403c <HAL_IncTick+0x24>)
34004024:	681b      	ldr	r3, [r3, #0]
34004026:	4413      	add	r3, r2
34004028:	4a04      	ldr	r2, [pc, #16]	@ (3400403c <HAL_IncTick+0x24>)
3400402a:	6013      	str	r3, [r2, #0]
}
3400402c:	bf00      	nop
3400402e:	46bd      	mov	sp, r7
34004030:	f85d 7b04 	ldr.w	r7, [sp], #4
34004034:	4770      	bx	lr
34004036:	bf00      	nop
34004038:	34020aac 	.word	0x34020aac
3400403c:	34020e60 	.word	0x34020e60

34004040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
34004040:	b480      	push	{r7}
34004042:	af00      	add	r7, sp, #0
  return uwTick;
34004044:	4b03      	ldr	r3, [pc, #12]	@ (34004054 <HAL_GetTick+0x14>)
34004046:	681b      	ldr	r3, [r3, #0]
}
34004048:	4618      	mov	r0, r3
3400404a:	46bd      	mov	sp, r7
3400404c:	f85d 7b04 	ldr.w	r7, [sp], #4
34004050:	4770      	bx	lr
34004052:	bf00      	nop
34004054:	34020e60 	.word	0x34020e60

34004058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay Specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
34004058:	b580      	push	{r7, lr}
3400405a:	b084      	sub	sp, #16
3400405c:	af00      	add	r7, sp, #0
3400405e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
34004060:	f7ff ffee 	bl	34004040 <HAL_GetTick>
34004064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
34004066:	687b      	ldr	r3, [r7, #4]
34004068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
3400406a:	68fb      	ldr	r3, [r7, #12]
3400406c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
34004070:	d005      	beq.n	3400407e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
34004072:	4b0a      	ldr	r3, [pc, #40]	@ (3400409c <HAL_Delay+0x44>)
34004074:	781b      	ldrb	r3, [r3, #0]
34004076:	461a      	mov	r2, r3
34004078:	68fb      	ldr	r3, [r7, #12]
3400407a:	4413      	add	r3, r2
3400407c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
3400407e:	bf00      	nop
34004080:	f7ff ffde 	bl	34004040 <HAL_GetTick>
34004084:	4602      	mov	r2, r0
34004086:	68bb      	ldr	r3, [r7, #8]
34004088:	1ad3      	subs	r3, r2, r3
3400408a:	68fa      	ldr	r2, [r7, #12]
3400408c:	429a      	cmp	r2, r3
3400408e:	d8f7      	bhi.n	34004080 <HAL_Delay+0x28>
  {
  }
}
34004090:	bf00      	nop
34004092:	bf00      	nop
34004094:	3710      	adds	r7, #16
34004096:	46bd      	mov	sp, r7
34004098:	bd80      	pop	{r7, pc}
3400409a:	bf00      	nop
3400409c:	34020aac 	.word	0x34020aac

340040a0 <HAL_BSEC_OTP_Read>:
  * @param  pFuseData  Returned value of fuse. The returned value is between 0 and 0xFFFFFFFFU
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_BSEC_OTP_Read(BSEC_HandleTypeDef * hbsec, uint32_t FuseId, uint32_t *pFuseData)
{
340040a0:	b580      	push	{r7, lr}
340040a2:	b084      	sub	sp, #16
340040a4:	af00      	add	r7, sp, #0
340040a6:	60f8      	str	r0, [r7, #12]
340040a8:	60b9      	str	r1, [r7, #8]
340040aa:	607a      	str	r2, [r7, #4]
  /* Check the handle pointer */
  if (hbsec == NULL)
340040ac:	68fb      	ldr	r3, [r7, #12]
340040ae:	2b00      	cmp	r3, #0
340040b0:	d101      	bne.n	340040b6 <HAL_BSEC_OTP_Read+0x16>
  {
    return HAL_ERROR;
340040b2:	2301      	movs	r3, #1
340040b4:	e026      	b.n	34004104 <HAL_BSEC_OTP_Read+0x64>
  }

  /* Check the address of returned value and instance */
 if ((pFuseData == NULL) || (hbsec->Instance != BSEC))
340040b6:	687b      	ldr	r3, [r7, #4]
340040b8:	2b00      	cmp	r3, #0
340040ba:	d004      	beq.n	340040c6 <HAL_BSEC_OTP_Read+0x26>
340040bc:	68fb      	ldr	r3, [r7, #12]
340040be:	681b      	ldr	r3, [r3, #0]
340040c0:	4a12      	ldr	r2, [pc, #72]	@ (3400410c <HAL_BSEC_OTP_Read+0x6c>)
340040c2:	4293      	cmp	r3, r2
340040c4:	d004      	beq.n	340040d0 <HAL_BSEC_OTP_Read+0x30>
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
340040c6:	68fb      	ldr	r3, [r7, #12]
340040c8:	2201      	movs	r2, #1
340040ca:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
340040cc:	2301      	movs	r3, #1
340040ce:	e019      	b.n	34004104 <HAL_BSEC_OTP_Read+0x64>
  }

  if (FuseId < BSEC_NB_FUSES)
340040d0:	68bb      	ldr	r3, [r7, #8]
340040d2:	f5b3 7fbc 	cmp.w	r3, #376	@ 0x178
340040d6:	d211      	bcs.n	340040fc <HAL_BSEC_OTP_Read+0x5c>
  {
    /* Reload the data :
       - Unshadowed fuse are not automatically reload and data no more available after register read
       - Shadowed fuse contains by default the shadow value in the register */
    if (HAL_BSEC_OTP_Reload(hbsec, FuseId) == HAL_OK)
340040d8:	68b9      	ldr	r1, [r7, #8]
340040da:	68f8      	ldr	r0, [r7, #12]
340040dc:	f000 f8ba 	bl	34004254 <HAL_BSEC_OTP_Reload>
340040e0:	4603      	mov	r3, r0
340040e2:	2b00      	cmp	r3, #0
340040e4:	d108      	bne.n	340040f8 <HAL_BSEC_OTP_Read+0x58>
    {
      /* Read data from shadow register */
      *pFuseData = hbsec->Instance->FVRw[FuseId];
340040e6:	68fb      	ldr	r3, [r7, #12]
340040e8:	681b      	ldr	r3, [r3, #0]
340040ea:	68ba      	ldr	r2, [r7, #8]
340040ec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
340040f0:	687b      	ldr	r3, [r7, #4]
340040f2:	601a      	str	r2, [r3, #0]
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
    return HAL_ERROR;
  }

  return HAL_OK;
340040f4:	2300      	movs	r3, #0
340040f6:	e005      	b.n	34004104 <HAL_BSEC_OTP_Read+0x64>
      return HAL_ERROR;
340040f8:	2301      	movs	r3, #1
340040fa:	e003      	b.n	34004104 <HAL_BSEC_OTP_Read+0x64>
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
340040fc:	68fb      	ldr	r3, [r7, #12]
340040fe:	2201      	movs	r2, #1
34004100:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
34004102:	2301      	movs	r3, #1
}
34004104:	4618      	mov	r0, r3
34004106:	3710      	adds	r7, #16
34004108:	46bd      	mov	sp, r7
3400410a:	bd80      	pop	{r7, pc}
3400410c:	56009000 	.word	0x56009000

34004110 <HAL_BSEC_OTP_Program>:
  * @param  Lock      Permanent lock value, this parameter is @ref BSEC_Permanent_Lock
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_BSEC_OTP_Program(BSEC_HandleTypeDef *hbsec, uint32_t FuseId, uint32_t FuseData, uint32_t Lock)
{
34004110:	b580      	push	{r7, lr}
34004112:	b088      	sub	sp, #32
34004114:	af00      	add	r7, sp, #0
34004116:	60f8      	str	r0, [r7, #12]
34004118:	60b9      	str	r1, [r7, #8]
3400411a:	607a      	str	r2, [r7, #4]
3400411c:	603b      	str	r3, [r7, #0]
  uint32_t status_reg;
  uint32_t status_bit;
  uint32_t read_data;
  uint32_t tick_start = HAL_GetTick();
3400411e:	f7ff ff8f 	bl	34004040 <HAL_GetTick>
34004122:	61f8      	str	r0, [r7, #28]

  /* Check the handle pointer */
  if (hbsec == NULL)
34004124:	68fb      	ldr	r3, [r7, #12]
34004126:	2b00      	cmp	r3, #0
34004128:	d101      	bne.n	3400412e <HAL_BSEC_OTP_Program+0x1e>
  {
    return HAL_ERROR;
3400412a:	2301      	movs	r3, #1
3400412c:	e08a      	b.n	34004244 <HAL_BSEC_OTP_Program+0x134>
  }

  /* Check the instance */
 if (hbsec->Instance != BSEC)
3400412e:	68fb      	ldr	r3, [r7, #12]
34004130:	681b      	ldr	r3, [r3, #0]
34004132:	4a46      	ldr	r2, [pc, #280]	@ (3400424c <HAL_BSEC_OTP_Program+0x13c>)
34004134:	4293      	cmp	r3, r2
34004136:	d004      	beq.n	34004142 <HAL_BSEC_OTP_Program+0x32>
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
34004138:	68fb      	ldr	r3, [r7, #12]
3400413a:	2201      	movs	r2, #1
3400413c:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
3400413e:	2301      	movs	r3, #1
34004140:	e080      	b.n	34004244 <HAL_BSEC_OTP_Program+0x134>
  }

  /* Check the permanent lock */
  assert_param(IS_BSEC_PERMANENT_LOCK(Lock));
34004142:	683b      	ldr	r3, [r7, #0]
34004144:	2b00      	cmp	r3, #0
34004146:	d008      	beq.n	3400415a <HAL_BSEC_OTP_Program+0x4a>
34004148:	683b      	ldr	r3, [r7, #0]
3400414a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
3400414e:	d004      	beq.n	3400415a <HAL_BSEC_OTP_Program+0x4a>
34004150:	f44f 71dd 	mov.w	r1, #442	@ 0x1ba
34004154:	483e      	ldr	r0, [pc, #248]	@ (34004250 <HAL_BSEC_OTP_Program+0x140>)
34004156:	f7fd ff51 	bl	34001ffc <assert_failed>

  /* Get the correct register value */
  if (FuseId < BSEC_NB_FUSES)
3400415a:	68bb      	ldr	r3, [r7, #8]
3400415c:	f5b3 7fbc 	cmp.w	r3, #376	@ 0x178
34004160:	d26a      	bcs.n	34004238 <HAL_BSEC_OTP_Program+0x128>
  {
    status_reg = FuseId / 32U;
34004162:	68bb      	ldr	r3, [r7, #8]
34004164:	095b      	lsrs	r3, r3, #5
34004166:	61bb      	str	r3, [r7, #24]
    status_bit = (uint32_t)(1UL << (FuseId % 32U));
34004168:	68bb      	ldr	r3, [r7, #8]
3400416a:	f003 031f 	and.w	r3, r3, #31
3400416e:	2201      	movs	r2, #1
34004170:	fa02 f303 	lsl.w	r3, r2, r3
34004174:	617b      	str	r3, [r7, #20]

    if ((hbsec->Instance->SPLOCKx[status_reg] & status_bit) == 0U)
34004176:	68fb      	ldr	r3, [r7, #12]
34004178:	681b      	ldr	r3, [r3, #0]
3400417a:	69ba      	ldr	r2, [r7, #24]
3400417c:	f502 7200 	add.w	r2, r2, #512	@ 0x200
34004180:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
34004184:	697b      	ldr	r3, [r7, #20]
34004186:	4013      	ands	r3, r2
34004188:	2b00      	cmp	r3, #0
3400418a:	d150      	bne.n	3400422e <HAL_BSEC_OTP_Program+0x11e>
    {
      /* Write data in register */
      hbsec->Instance->WDR = FuseData;
3400418c:	68fb      	ldr	r3, [r7, #12]
3400418e:	681b      	ldr	r3, [r3, #0]
34004190:	687a      	ldr	r2, [r7, #4]
34004192:	f8c3 2c08 	str.w	r2, [r3, #3080]	@ 0xc08

      /* Perform a program of the fuse register */
      MODIFY_REG(hbsec->Instance->OTPCR, (BSEC_OTPCR_PPLOCK | BSEC_OTPCR_PROG | BSEC_OTPCR_ADDR),
34004196:	68fb      	ldr	r3, [r7, #12]
34004198:	681b      	ldr	r3, [r3, #0]
3400419a:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	@ 0xc04
3400419e:	f423 43c3 	bic.w	r3, r3, #24960	@ 0x6180
340041a2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
340041a6:	68b9      	ldr	r1, [r7, #8]
340041a8:	683a      	ldr	r2, [r7, #0]
340041aa:	430a      	orrs	r2, r1
340041ac:	431a      	orrs	r2, r3
340041ae:	68fb      	ldr	r3, [r7, #12]
340041b0:	681b      	ldr	r3, [r3, #0]
340041b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
340041b6:	f8c3 2c04 	str.w	r2, [r3, #3076]	@ 0xc04
                                         (FuseId | BSEC_OTPCR_PROG | Lock));

      /* Wait the operation is finished */
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
340041ba:	e00c      	b.n	340041d6 <HAL_BSEC_OTP_Program+0xc6>
      {
        if ((HAL_GetTick() - tick_start) > BSEC_TIMEOUT)
340041bc:	f7ff ff40 	bl	34004040 <HAL_GetTick>
340041c0:	4602      	mov	r2, r0
340041c2:	69fb      	ldr	r3, [r7, #28]
340041c4:	1ad3      	subs	r3, r2, r3
340041c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
340041ca:	d904      	bls.n	340041d6 <HAL_BSEC_OTP_Program+0xc6>
        {
          hbsec->ErrorCode = HAL_BSEC_ERROR_TIMEOUT;
340041cc:	68fb      	ldr	r3, [r7, #12]
340041ce:	220a      	movs	r2, #10
340041d0:	605a      	str	r2, [r3, #4]
          return HAL_ERROR;
340041d2:	2301      	movs	r3, #1
340041d4:	e036      	b.n	34004244 <HAL_BSEC_OTP_Program+0x134>
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
340041d6:	68fb      	ldr	r3, [r7, #12]
340041d8:	681b      	ldr	r3, [r3, #0]
340041da:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
340041de:	f003 0301 	and.w	r3, r3, #1
340041e2:	2b00      	cmp	r3, #0
340041e4:	d1ea      	bne.n	340041bc <HAL_BSEC_OTP_Program+0xac>
        }
      }

      /* Check programming errors */
      if ((hbsec->Instance->OTPSR & BSEC_OTPSR_PROGFAIL) != 0U)
340041e6:	68fb      	ldr	r3, [r7, #12]
340041e8:	681b      	ldr	r3, [r3, #0]
340041ea:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
340041ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
340041f2:	2b00      	cmp	r3, #0
340041f4:	d005      	beq.n	34004202 <HAL_BSEC_OTP_Program+0xf2>
      {
        hbsec->ErrorCode = HAL_BSEC_ERROR_PROGFAIL;
340041f6:	68fb      	ldr	r3, [r7, #12]
340041f8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
340041fc:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
340041fe:	2301      	movs	r3, #1
34004200:	e020      	b.n	34004244 <HAL_BSEC_OTP_Program+0x134>
      }

      /* Read back programmed data */
      if (HAL_BSEC_OTP_Read(hbsec, FuseId, &read_data) == HAL_OK)
34004202:	f107 0310 	add.w	r3, r7, #16
34004206:	461a      	mov	r2, r3
34004208:	68b9      	ldr	r1, [r7, #8]
3400420a:	68f8      	ldr	r0, [r7, #12]
3400420c:	f7ff ff48 	bl	340040a0 <HAL_BSEC_OTP_Read>
34004210:	4603      	mov	r3, r0
34004212:	2b00      	cmp	r3, #0
34004214:	d109      	bne.n	3400422a <HAL_BSEC_OTP_Program+0x11a>
      {
        /* Verify programmed data */
        if (read_data != FuseData)
34004216:	693b      	ldr	r3, [r7, #16]
34004218:	687a      	ldr	r2, [r7, #4]
3400421a:	429a      	cmp	r2, r3
3400421c:	d011      	beq.n	34004242 <HAL_BSEC_OTP_Program+0x132>
        {
          hbsec->ErrorCode = HAL_BSEC_ERROR_PROGFAIL;
3400421e:	68fb      	ldr	r3, [r7, #12]
34004220:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34004224:	605a      	str	r2, [r3, #4]
          return HAL_ERROR;
34004226:	2301      	movs	r3, #1
34004228:	e00c      	b.n	34004244 <HAL_BSEC_OTP_Program+0x134>
        }
      }
      else
      {
        return HAL_ERROR;
3400422a:	2301      	movs	r3, #1
3400422c:	e00a      	b.n	34004244 <HAL_BSEC_OTP_Program+0x134>
      }
    }
    else
    {
      /* Fuse is sticky programming locked */
      hbsec->ErrorCode = HAL_BSEC_ERROR_LOCK;
3400422e:	68fb      	ldr	r3, [r7, #12]
34004230:	2204      	movs	r2, #4
34004232:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
34004234:	2301      	movs	r3, #1
34004236:	e005      	b.n	34004244 <HAL_BSEC_OTP_Program+0x134>
    }
  }
  else
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
34004238:	68fb      	ldr	r3, [r7, #12]
3400423a:	2201      	movs	r2, #1
3400423c:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
3400423e:	2301      	movs	r3, #1
34004240:	e000      	b.n	34004244 <HAL_BSEC_OTP_Program+0x134>
  }

  return HAL_OK;
34004242:	2300      	movs	r3, #0
}
34004244:	4618      	mov	r0, r3
34004246:	3720      	adds	r7, #32
34004248:	46bd      	mov	sp, r7
3400424a:	bd80      	pop	{r7, pc}
3400424c:	56009000 	.word	0x56009000
34004250:	3401e754 	.word	0x3401e754

34004254 <HAL_BSEC_OTP_Reload>:
  * @param  FuseId  Fuse to be reload, this parameter value is between 0 and BSEC_NB_FUSES-1
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_BSEC_OTP_Reload(BSEC_HandleTypeDef *hbsec, uint32_t FuseId)
{
34004254:	b580      	push	{r7, lr}
34004256:	b086      	sub	sp, #24
34004258:	af00      	add	r7, sp, #0
3400425a:	6078      	str	r0, [r7, #4]
3400425c:	6039      	str	r1, [r7, #0]
  uint32_t status_reg;
  uint32_t status_bit;
  uint32_t tick_start = HAL_GetTick();
3400425e:	f7ff feef 	bl	34004040 <HAL_GetTick>
34004262:	6178      	str	r0, [r7, #20]

  /* Check the handle pointer */
  if (hbsec == NULL)
34004264:	687b      	ldr	r3, [r7, #4]
34004266:	2b00      	cmp	r3, #0
34004268:	d101      	bne.n	3400426e <HAL_BSEC_OTP_Reload+0x1a>
  {
    return HAL_ERROR;
3400426a:	2301      	movs	r3, #1
3400426c:	e063      	b.n	34004336 <HAL_BSEC_OTP_Reload+0xe2>
  }

  /* Check the instance */
 if (hbsec->Instance != BSEC)
3400426e:	687b      	ldr	r3, [r7, #4]
34004270:	681b      	ldr	r3, [r3, #0]
34004272:	4a33      	ldr	r2, [pc, #204]	@ (34004340 <HAL_BSEC_OTP_Reload+0xec>)
34004274:	4293      	cmp	r3, r2
34004276:	d004      	beq.n	34004282 <HAL_BSEC_OTP_Reload+0x2e>
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
34004278:	687b      	ldr	r3, [r7, #4]
3400427a:	2201      	movs	r2, #1
3400427c:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
3400427e:	2301      	movs	r3, #1
34004280:	e059      	b.n	34004336 <HAL_BSEC_OTP_Reload+0xe2>
  }

  if (FuseId < BSEC_NB_FUSES)
34004282:	683b      	ldr	r3, [r7, #0]
34004284:	f5b3 7fbc 	cmp.w	r3, #376	@ 0x178
34004288:	d24f      	bcs.n	3400432a <HAL_BSEC_OTP_Reload+0xd6>
  {
    status_reg = FuseId / 32U;
3400428a:	683b      	ldr	r3, [r7, #0]
3400428c:	095b      	lsrs	r3, r3, #5
3400428e:	613b      	str	r3, [r7, #16]
    status_bit = (uint32_t)(1UL << (FuseId % 32U));
34004290:	683b      	ldr	r3, [r7, #0]
34004292:	f003 031f 	and.w	r3, r3, #31
34004296:	2201      	movs	r2, #1
34004298:	fa02 f303 	lsl.w	r3, r2, r3
3400429c:	60fb      	str	r3, [r7, #12]

    if ((hbsec->Instance->SRLOCKx[status_reg] & status_bit) == 0U)
3400429e:	687b      	ldr	r3, [r7, #4]
340042a0:	681b      	ldr	r3, [r3, #0]
340042a2:	693a      	ldr	r2, [r7, #16]
340042a4:	f502 7208 	add.w	r2, r2, #544	@ 0x220
340042a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
340042ac:	68fb      	ldr	r3, [r7, #12]
340042ae:	4013      	ands	r3, r2
340042b0:	2b00      	cmp	r3, #0
340042b2:	d135      	bne.n	34004320 <HAL_BSEC_OTP_Reload+0xcc>
    {
      /* Perform a reload of the fuse register */
      MODIFY_REG(hbsec->Instance->OTPCR, (BSEC_OTPCR_PPLOCK | BSEC_OTPCR_PROG | BSEC_OTPCR_ADDR), FuseId);
340042b4:	687b      	ldr	r3, [r7, #4]
340042b6:	681b      	ldr	r3, [r3, #0]
340042b8:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	@ 0xc04
340042bc:	f423 43c3 	bic.w	r3, r3, #24960	@ 0x6180
340042c0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
340042c4:	687a      	ldr	r2, [r7, #4]
340042c6:	6812      	ldr	r2, [r2, #0]
340042c8:	6839      	ldr	r1, [r7, #0]
340042ca:	430b      	orrs	r3, r1
340042cc:	f8c2 3c04 	str.w	r3, [r2, #3076]	@ 0xc04

      /* Wait the operation is finished */
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
340042d0:	e00c      	b.n	340042ec <HAL_BSEC_OTP_Reload+0x98>
      {
        if ((HAL_GetTick() - tick_start) > BSEC_TIMEOUT)
340042d2:	f7ff feb5 	bl	34004040 <HAL_GetTick>
340042d6:	4602      	mov	r2, r0
340042d8:	697b      	ldr	r3, [r7, #20]
340042da:	1ad3      	subs	r3, r2, r3
340042dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
340042e0:	d904      	bls.n	340042ec <HAL_BSEC_OTP_Reload+0x98>
        {
          hbsec->ErrorCode = HAL_BSEC_ERROR_TIMEOUT;
340042e2:	687b      	ldr	r3, [r7, #4]
340042e4:	220a      	movs	r2, #10
340042e6:	605a      	str	r2, [r3, #4]
          return HAL_ERROR;
340042e8:	2301      	movs	r3, #1
340042ea:	e024      	b.n	34004336 <HAL_BSEC_OTP_Reload+0xe2>
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
340042ec:	687b      	ldr	r3, [r7, #4]
340042ee:	681b      	ldr	r3, [r3, #0]
340042f0:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
340042f4:	f003 0301 	and.w	r3, r3, #1
340042f8:	2b00      	cmp	r3, #0
340042fa:	d1ea      	bne.n	340042d2 <HAL_BSEC_OTP_Reload+0x7e>
        }
      }

      if ((hbsec->Instance->OTPSR & BSEC_OTPSR_RELOAD_ERRORS) != 0U)
340042fc:	687b      	ldr	r3, [r7, #4]
340042fe:	681b      	ldr	r3, [r3, #0]
34004300:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
34004304:	f403 038c 	and.w	r3, r3, #4587520	@ 0x460000
34004308:	2b00      	cmp	r3, #0
3400430a:	d013      	beq.n	34004334 <HAL_BSEC_OTP_Reload+0xe0>
      {
        /* An error occurred during reloading, value can't be relied on */
        hbsec->ErrorCode = (hbsec->Instance->OTPSR & BSEC_OTPSR_RELOAD_ERRORS);
3400430c:	687b      	ldr	r3, [r7, #4]
3400430e:	681b      	ldr	r3, [r3, #0]
34004310:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
34004314:	f403 028c 	and.w	r2, r3, #4587520	@ 0x460000
34004318:	687b      	ldr	r3, [r7, #4]
3400431a:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
3400431c:	2301      	movs	r3, #1
3400431e:	e00a      	b.n	34004336 <HAL_BSEC_OTP_Reload+0xe2>
      }
    }
    else
    {
      /* Shadow register is sticky reload locked */
      hbsec->ErrorCode = HAL_BSEC_ERROR_LOCK;
34004320:	687b      	ldr	r3, [r7, #4]
34004322:	2204      	movs	r2, #4
34004324:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
34004326:	2301      	movs	r3, #1
34004328:	e005      	b.n	34004336 <HAL_BSEC_OTP_Reload+0xe2>
    }
  }
  else
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
3400432a:	687b      	ldr	r3, [r7, #4]
3400432c:	2201      	movs	r2, #1
3400432e:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
34004330:	2301      	movs	r3, #1
34004332:	e000      	b.n	34004336 <HAL_BSEC_OTP_Reload+0xe2>
  }

  return HAL_OK;
34004334:	2300      	movs	r3, #0
}
34004336:	4618      	mov	r0, r3
34004338:	3718      	adds	r7, #24
3400433a:	46bd      	mov	sp, r7
3400433c:	bd80      	pop	{r7, pc}
3400433e:	bf00      	nop
34004340:	56009000 	.word	0x56009000

34004344 <HAL_CACHEAXI_Init>:
  * @note   In case HAL_CACHEAXI_Init() returns HAL_BUSY because an invalidation
  *         procedure is ongoing, the application should call again HAL_CACHEAXI_Init()
  *         until it returns HAL_OK to have the CACHEAXI enabled
  */
HAL_StatusTypeDef  HAL_CACHEAXI_Init(CACHEAXI_HandleTypeDef *hcacheaxi)
{
34004344:	b580      	push	{r7, lr}
34004346:	b084      	sub	sp, #16
34004348:	af00      	add	r7, sp, #0
3400434a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the CACHEAXI handle allocation */
  if (hcacheaxi == NULL)
3400434c:	687b      	ldr	r3, [r7, #4]
3400434e:	2b00      	cmp	r3, #0
34004350:	d101      	bne.n	34004356 <HAL_CACHEAXI_Init+0x12>
  {
    return HAL_ERROR;
34004352:	2301      	movs	r3, #1
34004354:	e021      	b.n	3400439a <HAL_CACHEAXI_Init+0x56>
  }

  /* Check the parameters */
  assert_param(IS_CACHEAXI_ALL_INSTANCE(hcacheaxi->Instance));
34004356:	687b      	ldr	r3, [r7, #4]
34004358:	681b      	ldr	r3, [r3, #0]
3400435a:	4a12      	ldr	r2, [pc, #72]	@ (340043a4 <HAL_CACHEAXI_Init+0x60>)
3400435c:	4293      	cmp	r3, r2
3400435e:	d008      	beq.n	34004372 <HAL_CACHEAXI_Init+0x2e>
34004360:	687b      	ldr	r3, [r7, #4]
34004362:	681b      	ldr	r3, [r3, #0]
34004364:	4a10      	ldr	r2, [pc, #64]	@ (340043a8 <HAL_CACHEAXI_Init+0x64>)
34004366:	4293      	cmp	r3, r2
34004368:	d003      	beq.n	34004372 <HAL_CACHEAXI_Init+0x2e>
3400436a:	21bc      	movs	r1, #188	@ 0xbc
3400436c:	480f      	ldr	r0, [pc, #60]	@ (340043ac <HAL_CACHEAXI_Init+0x68>)
3400436e:	f7fd fe45 	bl	34001ffc <assert_failed>

  if (hcacheaxi->State == HAL_CACHEAXI_STATE_RESET)
34004372:	687b      	ldr	r3, [r7, #4]
34004374:	791b      	ldrb	r3, [r3, #4]
34004376:	b2db      	uxtb	r3, r3
34004378:	2b00      	cmp	r3, #0
3400437a:	d102      	bne.n	34004382 <HAL_CACHEAXI_Init+0x3e>

    /* Init the low level hardware */
    hcacheaxi->MspInitCallback(hcacheaxi);
#else
    /* Init the low level hardware */
    HAL_CACHEAXI_MspInit(hcacheaxi);
3400437c:	6878      	ldr	r0, [r7, #4]
3400437e:	f7fd fe25 	bl	34001fcc <HAL_CACHEAXI_MspInit>
#endif /* USE_HAL_CACHEAXI_REGISTER_CALLBACKS */
  }

  /* Init the error code */
  hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_NONE;
34004382:	687b      	ldr	r3, [r7, #4]
34004384:	2200      	movs	r2, #0
34004386:	609a      	str	r2, [r3, #8]

  /* Init the CACHEAXI handle state */
  hcacheaxi->State = HAL_CACHEAXI_STATE_READY;
34004388:	687b      	ldr	r3, [r7, #4]
3400438a:	2201      	movs	r2, #1
3400438c:	711a      	strb	r2, [r3, #4]

  /* Enable the selected CACHEAXI peripheral */
  status = HAL_CACHEAXI_Enable(hcacheaxi);
3400438e:	6878      	ldr	r0, [r7, #4]
34004390:	f000 f80e 	bl	340043b0 <HAL_CACHEAXI_Enable>
34004394:	4603      	mov	r3, r0
34004396:	73fb      	strb	r3, [r7, #15]

  return status;
34004398:	7bfb      	ldrb	r3, [r7, #15]
}
3400439a:	4618      	mov	r0, r3
3400439c:	3710      	adds	r7, #16
3400439e:	46bd      	mov	sp, r7
340043a0:	bd80      	pop	{r7, pc}
340043a2:	bf00      	nop
340043a4:	580dfc00 	.word	0x580dfc00
340043a8:	480dfc00 	.word	0x480dfc00
340043ac:	3401e800 	.word	0x3401e800

340043b0 <HAL_CACHEAXI_Enable>:
  * @param  hcacheaxi Pointer to a CACHEAXI_HandleTypeDef structure that contains
  *                   the configuration information for the specified CACHEAXIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CACHEAXI_Enable(CACHEAXI_HandleTypeDef *hcacheaxi)
{
340043b0:	b580      	push	{r7, lr}
340043b2:	b084      	sub	sp, #16
340043b4:	af00      	add	r7, sp, #0
340043b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
340043b8:	2300      	movs	r3, #0
340043ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Check the cacheaxi handle allocation */
  if (hcacheaxi == NULL)
340043bc:	687b      	ldr	r3, [r7, #4]
340043be:	2b00      	cmp	r3, #0
340043c0:	d101      	bne.n	340043c6 <HAL_CACHEAXI_Enable+0x16>
  {
    return HAL_ERROR;
340043c2:	2301      	movs	r3, #1
340043c4:	e043      	b.n	3400444e <HAL_CACHEAXI_Enable+0x9e>
  }

  /* Check the parameters */
  assert_param(IS_CACHEAXI_ALL_INSTANCE(hcacheaxi->Instance));
340043c6:	687b      	ldr	r3, [r7, #4]
340043c8:	681b      	ldr	r3, [r3, #0]
340043ca:	4a23      	ldr	r2, [pc, #140]	@ (34004458 <HAL_CACHEAXI_Enable+0xa8>)
340043cc:	4293      	cmp	r3, r2
340043ce:	d009      	beq.n	340043e4 <HAL_CACHEAXI_Enable+0x34>
340043d0:	687b      	ldr	r3, [r7, #4]
340043d2:	681b      	ldr	r3, [r3, #0]
340043d4:	4a21      	ldr	r2, [pc, #132]	@ (3400445c <HAL_CACHEAXI_Enable+0xac>)
340043d6:	4293      	cmp	r3, r2
340043d8:	d004      	beq.n	340043e4 <HAL_CACHEAXI_Enable+0x34>
340043da:	f44f 71b5 	mov.w	r1, #362	@ 0x16a
340043de:	4820      	ldr	r0, [pc, #128]	@ (34004460 <HAL_CACHEAXI_Enable+0xb0>)
340043e0:	f7fd fe0c 	bl	34001ffc <assert_failed>

  /* Check if ongoing full invalidation operation */
  if (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) != 0U)
340043e4:	687b      	ldr	r3, [r7, #4]
340043e6:	681b      	ldr	r3, [r3, #0]
340043e8:	685b      	ldr	r3, [r3, #4]
340043ea:	f003 0301 	and.w	r3, r3, #1
340043ee:	2b00      	cmp	r3, #0
340043f0:	d01e      	beq.n	34004430 <HAL_CACHEAXI_Enable+0x80>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
340043f2:	f7ff fe25 	bl	34004040 <HAL_GetTick>
340043f6:	60b8      	str	r0, [r7, #8]

    while (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) != 0U)
340043f8:	e013      	b.n	34004422 <HAL_CACHEAXI_Enable+0x72>
    {
      if ((HAL_GetTick() - tickstart) > CACHEAXI_ENABLE_TIMEOUT_VALUE)
340043fa:	f7ff fe21 	bl	34004040 <HAL_GetTick>
340043fe:	4602      	mov	r2, r0
34004400:	68bb      	ldr	r3, [r7, #8]
34004402:	1ad3      	subs	r3, r2, r3
34004404:	2b01      	cmp	r3, #1
34004406:	d90c      	bls.n	34004422 <HAL_CACHEAXI_Enable+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) == 0U)
34004408:	687b      	ldr	r3, [r7, #4]
3400440a:	681b      	ldr	r3, [r3, #0]
3400440c:	685b      	ldr	r3, [r3, #4]
3400440e:	f003 0301 	and.w	r3, r3, #1
34004412:	2b00      	cmp	r3, #0
34004414:	d105      	bne.n	34004422 <HAL_CACHEAXI_Enable+0x72>
        {
          /* Update error code */
          hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_TIMEOUT;
34004416:	687b      	ldr	r3, [r7, #4]
34004418:	2210      	movs	r2, #16
3400441a:	609a      	str	r2, [r3, #8]
          /* Return error status */
          status =  HAL_ERROR;
3400441c:	2301      	movs	r3, #1
3400441e:	73fb      	strb	r3, [r7, #15]
          break;
34004420:	e006      	b.n	34004430 <HAL_CACHEAXI_Enable+0x80>
    while (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) != 0U)
34004422:	687b      	ldr	r3, [r7, #4]
34004424:	681b      	ldr	r3, [r3, #0]
34004426:	685b      	ldr	r3, [r3, #4]
34004428:	f003 0301 	and.w	r3, r3, #1
3400442c:	2b00      	cmp	r3, #0
3400442e:	d1e4      	bne.n	340043fa <HAL_CACHEAXI_Enable+0x4a>
        }
      }
    }
  }

  if (status == HAL_OK)
34004430:	7bfb      	ldrb	r3, [r7, #15]
34004432:	2b00      	cmp	r3, #0
34004434:	d10a      	bne.n	3400444c <HAL_CACHEAXI_Enable+0x9c>
  {
    /* Update the error code */
    hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_NONE;
34004436:	687b      	ldr	r3, [r7, #4]
34004438:	2200      	movs	r2, #0
3400443a:	609a      	str	r2, [r3, #8]
    /* Enable the selected CACHEAXI peripheral */
    SET_BIT(hcacheaxi->Instance->CR1, CACHEAXI_CR1_EN);
3400443c:	687b      	ldr	r3, [r7, #4]
3400443e:	681b      	ldr	r3, [r3, #0]
34004440:	681a      	ldr	r2, [r3, #0]
34004442:	687b      	ldr	r3, [r7, #4]
34004444:	681b      	ldr	r3, [r3, #0]
34004446:	f042 0201 	orr.w	r2, r2, #1
3400444a:	601a      	str	r2, [r3, #0]
  }

  return status;
3400444c:	7bfb      	ldrb	r3, [r7, #15]
}
3400444e:	4618      	mov	r0, r3
34004450:	3710      	adds	r7, #16
34004452:	46bd      	mov	sp, r7
34004454:	bd80      	pop	{r7, pc}
34004456:	bf00      	nop
34004458:	580dfc00 	.word	0x580dfc00
3400445c:	480dfc00 	.word	0x480dfc00
34004460:	3401e800 	.word	0x3401e800

34004464 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
34004464:	b480      	push	{r7}
34004466:	b085      	sub	sp, #20
34004468:	af00      	add	r7, sp, #0
3400446a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
3400446c:	687b      	ldr	r3, [r7, #4]
3400446e:	f003 0307 	and.w	r3, r3, #7
34004472:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
34004474:	4b0c      	ldr	r3, [pc, #48]	@ (340044a8 <__NVIC_SetPriorityGrouping+0x44>)
34004476:	68db      	ldr	r3, [r3, #12]
34004478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
3400447a:	68ba      	ldr	r2, [r7, #8]
3400447c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
34004480:	4013      	ands	r3, r2
34004482:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
34004484:	68fb      	ldr	r3, [r7, #12]
34004486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
34004488:	68bb      	ldr	r3, [r7, #8]
3400448a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
3400448c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
34004490:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
34004494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
34004496:	4a04      	ldr	r2, [pc, #16]	@ (340044a8 <__NVIC_SetPriorityGrouping+0x44>)
34004498:	68bb      	ldr	r3, [r7, #8]
3400449a:	60d3      	str	r3, [r2, #12]
}
3400449c:	bf00      	nop
3400449e:	3714      	adds	r7, #20
340044a0:	46bd      	mov	sp, r7
340044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
340044a6:	4770      	bx	lr
340044a8:	e000ed00 	.word	0xe000ed00

340044ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
340044ac:	b480      	push	{r7}
340044ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
340044b0:	4b04      	ldr	r3, [pc, #16]	@ (340044c4 <__NVIC_GetPriorityGrouping+0x18>)
340044b2:	68db      	ldr	r3, [r3, #12]
340044b4:	0a1b      	lsrs	r3, r3, #8
340044b6:	f003 0307 	and.w	r3, r3, #7
}
340044ba:	4618      	mov	r0, r3
340044bc:	46bd      	mov	sp, r7
340044be:	f85d 7b04 	ldr.w	r7, [sp], #4
340044c2:	4770      	bx	lr
340044c4:	e000ed00 	.word	0xe000ed00

340044c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
340044c8:	b480      	push	{r7}
340044ca:	b083      	sub	sp, #12
340044cc:	af00      	add	r7, sp, #0
340044ce:	4603      	mov	r3, r0
340044d0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
340044d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
340044d6:	2b00      	cmp	r3, #0
340044d8:	db0b      	blt.n	340044f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
340044da:	88fb      	ldrh	r3, [r7, #6]
340044dc:	f003 021f 	and.w	r2, r3, #31
340044e0:	4907      	ldr	r1, [pc, #28]	@ (34004500 <__NVIC_EnableIRQ+0x38>)
340044e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
340044e6:	095b      	lsrs	r3, r3, #5
340044e8:	2001      	movs	r0, #1
340044ea:	fa00 f202 	lsl.w	r2, r0, r2
340044ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
340044f2:	bf00      	nop
340044f4:	370c      	adds	r7, #12
340044f6:	46bd      	mov	sp, r7
340044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
340044fc:	4770      	bx	lr
340044fe:	bf00      	nop
34004500:	e000e100 	.word	0xe000e100

34004504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
34004504:	b480      	push	{r7}
34004506:	b083      	sub	sp, #12
34004508:	af00      	add	r7, sp, #0
3400450a:	4603      	mov	r3, r0
3400450c:	6039      	str	r1, [r7, #0]
3400450e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
34004510:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34004514:	2b00      	cmp	r3, #0
34004516:	db0a      	blt.n	3400452e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34004518:	683b      	ldr	r3, [r7, #0]
3400451a:	b2da      	uxtb	r2, r3
3400451c:	490c      	ldr	r1, [pc, #48]	@ (34004550 <__NVIC_SetPriority+0x4c>)
3400451e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34004522:	0112      	lsls	r2, r2, #4
34004524:	b2d2      	uxtb	r2, r2
34004526:	440b      	add	r3, r1
34004528:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
3400452c:	e00a      	b.n	34004544 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
3400452e:	683b      	ldr	r3, [r7, #0]
34004530:	b2da      	uxtb	r2, r3
34004532:	4908      	ldr	r1, [pc, #32]	@ (34004554 <__NVIC_SetPriority+0x50>)
34004534:	88fb      	ldrh	r3, [r7, #6]
34004536:	f003 030f 	and.w	r3, r3, #15
3400453a:	3b04      	subs	r3, #4
3400453c:	0112      	lsls	r2, r2, #4
3400453e:	b2d2      	uxtb	r2, r2
34004540:	440b      	add	r3, r1
34004542:	761a      	strb	r2, [r3, #24]
}
34004544:	bf00      	nop
34004546:	370c      	adds	r7, #12
34004548:	46bd      	mov	sp, r7
3400454a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400454e:	4770      	bx	lr
34004550:	e000e100 	.word	0xe000e100
34004554:	e000ed00 	.word	0xe000ed00

34004558 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
34004558:	b480      	push	{r7}
3400455a:	b089      	sub	sp, #36	@ 0x24
3400455c:	af00      	add	r7, sp, #0
3400455e:	60f8      	str	r0, [r7, #12]
34004560:	60b9      	str	r1, [r7, #8]
34004562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
34004564:	68fb      	ldr	r3, [r7, #12]
34004566:	f003 0307 	and.w	r3, r3, #7
3400456a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
3400456c:	69fb      	ldr	r3, [r7, #28]
3400456e:	f1c3 0307 	rsb	r3, r3, #7
34004572:	2b04      	cmp	r3, #4
34004574:	bf28      	it	cs
34004576:	2304      	movcs	r3, #4
34004578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
3400457a:	69fb      	ldr	r3, [r7, #28]
3400457c:	3304      	adds	r3, #4
3400457e:	2b06      	cmp	r3, #6
34004580:	d902      	bls.n	34004588 <NVIC_EncodePriority+0x30>
34004582:	69fb      	ldr	r3, [r7, #28]
34004584:	3b03      	subs	r3, #3
34004586:	e000      	b.n	3400458a <NVIC_EncodePriority+0x32>
34004588:	2300      	movs	r3, #0
3400458a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
3400458c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
34004590:	69bb      	ldr	r3, [r7, #24]
34004592:	fa02 f303 	lsl.w	r3, r2, r3
34004596:	43da      	mvns	r2, r3
34004598:	68bb      	ldr	r3, [r7, #8]
3400459a:	401a      	ands	r2, r3
3400459c:	697b      	ldr	r3, [r7, #20]
3400459e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
340045a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
340045a4:	697b      	ldr	r3, [r7, #20]
340045a6:	fa01 f303 	lsl.w	r3, r1, r3
340045aa:	43d9      	mvns	r1, r3
340045ac:	687b      	ldr	r3, [r7, #4]
340045ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
340045b0:	4313      	orrs	r3, r2
         );
}
340045b2:	4618      	mov	r0, r3
340045b4:	3724      	adds	r7, #36	@ 0x24
340045b6:	46bd      	mov	sp, r7
340045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340045bc:	4770      	bx	lr
	...

340045c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
340045c0:	b580      	push	{r7, lr}
340045c2:	b082      	sub	sp, #8
340045c4:	af00      	add	r7, sp, #0
340045c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
340045c8:	687b      	ldr	r3, [r7, #4]
340045ca:	3b01      	subs	r3, #1
340045cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
340045d0:	d301      	bcc.n	340045d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
340045d2:	2301      	movs	r3, #1
340045d4:	e00f      	b.n	340045f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
340045d6:	4a0a      	ldr	r2, [pc, #40]	@ (34004600 <SysTick_Config+0x40>)
340045d8:	687b      	ldr	r3, [r7, #4]
340045da:	3b01      	subs	r3, #1
340045dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
340045de:	210f      	movs	r1, #15
340045e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
340045e4:	f7ff ff8e 	bl	34004504 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
340045e8:	4b05      	ldr	r3, [pc, #20]	@ (34004600 <SysTick_Config+0x40>)
340045ea:	2200      	movs	r2, #0
340045ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
340045ee:	4b04      	ldr	r3, [pc, #16]	@ (34004600 <SysTick_Config+0x40>)
340045f0:	2207      	movs	r2, #7
340045f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
340045f4:	2300      	movs	r3, #0
}
340045f6:	4618      	mov	r0, r3
340045f8:	3708      	adds	r7, #8
340045fa:	46bd      	mov	sp, r7
340045fc:	bd80      	pop	{r7, pc}
340045fe:	bf00      	nop
34004600:	e000e010 	.word	0xe000e010

34004604 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
34004604:	b580      	push	{r7, lr}
34004606:	b082      	sub	sp, #8
34004608:	af00      	add	r7, sp, #0
3400460a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
3400460c:	687b      	ldr	r3, [r7, #4]
3400460e:	2b07      	cmp	r3, #7
34004610:	d00f      	beq.n	34004632 <HAL_NVIC_SetPriorityGrouping+0x2e>
34004612:	687b      	ldr	r3, [r7, #4]
34004614:	2b06      	cmp	r3, #6
34004616:	d00c      	beq.n	34004632 <HAL_NVIC_SetPriorityGrouping+0x2e>
34004618:	687b      	ldr	r3, [r7, #4]
3400461a:	2b05      	cmp	r3, #5
3400461c:	d009      	beq.n	34004632 <HAL_NVIC_SetPriorityGrouping+0x2e>
3400461e:	687b      	ldr	r3, [r7, #4]
34004620:	2b04      	cmp	r3, #4
34004622:	d006      	beq.n	34004632 <HAL_NVIC_SetPriorityGrouping+0x2e>
34004624:	687b      	ldr	r3, [r7, #4]
34004626:	2b03      	cmp	r3, #3
34004628:	d003      	beq.n	34004632 <HAL_NVIC_SetPriorityGrouping+0x2e>
3400462a:	21e6      	movs	r1, #230	@ 0xe6
3400462c:	4804      	ldr	r0, [pc, #16]	@ (34004640 <HAL_NVIC_SetPriorityGrouping+0x3c>)
3400462e:	f7fd fce5 	bl	34001ffc <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
34004632:	6878      	ldr	r0, [r7, #4]
34004634:	f7ff ff16 	bl	34004464 <__NVIC_SetPriorityGrouping>
}
34004638:	bf00      	nop
3400463a:	3708      	adds	r7, #8
3400463c:	46bd      	mov	sp, r7
3400463e:	bd80      	pop	{r7, pc}
34004640:	3401e8b0 	.word	0x3401e8b0

34004644 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
34004644:	b580      	push	{r7, lr}
34004646:	b086      	sub	sp, #24
34004648:	af00      	add	r7, sp, #0
3400464a:	4603      	mov	r3, r0
3400464c:	60b9      	str	r1, [r7, #8]
3400464e:	607a      	str	r2, [r7, #4]
34004650:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
34004652:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34004656:	f113 0f0c 	cmn.w	r3, #12
3400465a:	db04      	blt.n	34004666 <HAL_NVIC_SetPriority+0x22>
3400465c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34004660:	f113 0f04 	cmn.w	r3, #4
34004664:	d103      	bne.n	3400466e <HAL_NVIC_SetPriority+0x2a>
34004666:	21ff      	movs	r1, #255	@ 0xff
34004668:	4822      	ldr	r0, [pc, #136]	@ (340046f4 <HAL_NVIC_SetPriority+0xb0>)
3400466a:	f7fd fcc7 	bl	34001ffc <assert_failed>

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
3400466e:	f7ff ff1d 	bl	340044ac <__NVIC_GetPriorityGrouping>
34004672:	4603      	mov	r3, r0
34004674:	f003 0307 	and.w	r3, r3, #7
34004678:	617b      	str	r3, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
3400467a:	697b      	ldr	r3, [r7, #20]
3400467c:	2b02      	cmp	r3, #2
3400467e:	d806      	bhi.n	3400468e <HAL_NVIC_SetPriority+0x4a>
34004680:	687b      	ldr	r3, [r7, #4]
34004682:	2b00      	cmp	r3, #0
34004684:	bf0c      	ite	eq
34004686:	2301      	moveq	r3, #1
34004688:	2300      	movne	r3, #0
3400468a:	b2db      	uxtb	r3, r3
3400468c:	e00a      	b.n	340046a4 <HAL_NVIC_SetPriority+0x60>
3400468e:	697b      	ldr	r3, [r7, #20]
34004690:	3b03      	subs	r3, #3
34004692:	2201      	movs	r2, #1
34004694:	fa02 f303 	lsl.w	r3, r2, r3
34004698:	687a      	ldr	r2, [r7, #4]
3400469a:	429a      	cmp	r2, r3
3400469c:	bf34      	ite	cc
3400469e:	2301      	movcc	r3, #1
340046a0:	2300      	movcs	r3, #0
340046a2:	b2db      	uxtb	r3, r3
340046a4:	2b00      	cmp	r3, #0
340046a6:	d104      	bne.n	340046b2 <HAL_NVIC_SetPriority+0x6e>
340046a8:	f44f 7181 	mov.w	r1, #258	@ 0x102
340046ac:	4811      	ldr	r0, [pc, #68]	@ (340046f4 <HAL_NVIC_SetPriority+0xb0>)
340046ae:	f7fd fca5 	bl	34001ffc <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
340046b2:	68bb      	ldr	r3, [r7, #8]
340046b4:	2b0f      	cmp	r3, #15
340046b6:	d808      	bhi.n	340046ca <HAL_NVIC_SetPriority+0x86>
340046b8:	697b      	ldr	r3, [r7, #20]
340046ba:	f1c3 0307 	rsb	r3, r3, #7
340046be:	2201      	movs	r2, #1
340046c0:	fa02 f303 	lsl.w	r3, r2, r3
340046c4:	68ba      	ldr	r2, [r7, #8]
340046c6:	429a      	cmp	r2, r3
340046c8:	d304      	bcc.n	340046d4 <HAL_NVIC_SetPriority+0x90>
340046ca:	f240 1103 	movw	r1, #259	@ 0x103
340046ce:	4809      	ldr	r0, [pc, #36]	@ (340046f4 <HAL_NVIC_SetPriority+0xb0>)
340046d0:	f7fd fc94 	bl	34001ffc <assert_failed>

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
340046d4:	687a      	ldr	r2, [r7, #4]
340046d6:	68b9      	ldr	r1, [r7, #8]
340046d8:	6978      	ldr	r0, [r7, #20]
340046da:	f7ff ff3d 	bl	34004558 <NVIC_EncodePriority>
340046de:	4602      	mov	r2, r0
340046e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
340046e4:	4611      	mov	r1, r2
340046e6:	4618      	mov	r0, r3
340046e8:	f7ff ff0c 	bl	34004504 <__NVIC_SetPriority>
}
340046ec:	bf00      	nop
340046ee:	3718      	adds	r7, #24
340046f0:	46bd      	mov	sp, r7
340046f2:	bd80      	pop	{r7, pc}
340046f4:	3401e8b0 	.word	0x3401e8b0

340046f8 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32n6xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
340046f8:	b580      	push	{r7, lr}
340046fa:	b082      	sub	sp, #8
340046fc:	af00      	add	r7, sp, #0
340046fe:	4603      	mov	r3, r0
34004700:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
34004702:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34004706:	2b00      	cmp	r3, #0
34004708:	da04      	bge.n	34004714 <HAL_NVIC_EnableIRQ+0x1c>
3400470a:	f240 1115 	movw	r1, #277	@ 0x115
3400470e:	4806      	ldr	r0, [pc, #24]	@ (34004728 <HAL_NVIC_EnableIRQ+0x30>)
34004710:	f7fd fc74 	bl	34001ffc <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
34004714:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34004718:	4618      	mov	r0, r3
3400471a:	f7ff fed5 	bl	340044c8 <__NVIC_EnableIRQ>
}
3400471e:	bf00      	nop
34004720:	3708      	adds	r7, #8
34004722:	46bd      	mov	sp, r7
34004724:	bd80      	pop	{r7, pc}
34004726:	bf00      	nop
34004728:	3401e8b0 	.word	0x3401e8b0

3400472c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
3400472c:	b580      	push	{r7, lr}
3400472e:	b082      	sub	sp, #8
34004730:	af00      	add	r7, sp, #0
34004732:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
34004734:	6878      	ldr	r0, [r7, #4]
34004736:	f7ff ff43 	bl	340045c0 <SysTick_Config>
3400473a:	4603      	mov	r3, r0
}
3400473c:	4618      	mov	r0, r3
3400473e:	3708      	adds	r7, #8
34004740:	46bd      	mov	sp, r7
34004742:	bd80      	pop	{r7, pc}

34004744 <HAL_DCMIPP_IRQHandler>:
  * @brief  Handles DCMIPP interrupt request.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
void HAL_DCMIPP_IRQHandler(DCMIPP_HandleTypeDef *hdcmipp)
{
34004744:	b580      	push	{r7, lr}
34004746:	b084      	sub	sp, #16
34004748:	af00      	add	r7, sp, #0
3400474a:	6078      	str	r0, [r7, #4]
  uint32_t cmsr2flags = READ_REG(hdcmipp->Instance->CMSR2);
3400474c:	687b      	ldr	r3, [r7, #4]
3400474e:	681b      	ldr	r3, [r3, #0]
34004750:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	@ 0x3f8
34004754:	60fb      	str	r3, [r7, #12]
  uint32_t cmierflags = READ_REG(hdcmipp->Instance->CMIER);
34004756:	687b      	ldr	r3, [r7, #4]
34004758:	681b      	ldr	r3, [r3, #0]
3400475a:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	@ 0x3f0
3400475e:	60bb      	str	r3, [r7, #8]

  /* ========================= PIPE0 INTERRUPTS ==================== */
  /* Limit error on the PIPE0 ********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LIMIT) != 0U)
34004760:	68fb      	ldr	r3, [r7, #12]
34004762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34004766:	2b00      	cmp	r3, #0
34004768:	d01e      	beq.n	340047a8 <HAL_DCMIPP_IRQHandler+0x64>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_LIMIT) != 0U)
3400476a:	68bb      	ldr	r3, [r7, #8]
3400476c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34004770:	2b00      	cmp	r3, #0
34004772:	d019      	beq.n	340047a8 <HAL_DCMIPP_IRQHandler+0x64>
    {
      /* Disable Limit error Interrupt for pipe0 */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_LIMIT);
34004774:	687b      	ldr	r3, [r7, #4]
34004776:	681b      	ldr	r3, [r3, #0]
34004778:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
3400477c:	687b      	ldr	r3, [r7, #4]
3400477e:	681b      	ldr	r3, [r3, #0]
34004780:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
34004784:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE0_LIMIT;
34004788:	687b      	ldr	r3, [r7, #4]
3400478a:	689b      	ldr	r3, [r3, #8]
3400478c:	f043 0204 	orr.w	r2, r3, #4
34004790:	687b      	ldr	r3, [r7, #4]
34004792:	609a      	str	r2, [r3, #8]

      /* Clear the Limit error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LIMIT);
34004794:	687b      	ldr	r3, [r7, #4]
34004796:	681b      	ldr	r3, [r3, #0]
34004798:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
3400479c:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* LIMIT Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_LimitEventCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_LimitEventCallback(hdcmipp, DCMIPP_PIPE0);
340047a0:	2100      	movs	r1, #0
340047a2:	6878      	ldr	r0, [r7, #4]
340047a4:	f000 fe67 	bl	34005476 <HAL_DCMIPP_PIPE_LimitEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* VSYNC interrupt management **********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_VSYNC) != 0U)
340047a8:	68fb      	ldr	r3, [r7, #12]
340047aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340047ae:	2b00      	cmp	r3, #0
340047b0:	d00e      	beq.n	340047d0 <HAL_DCMIPP_IRQHandler+0x8c>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_VSYNC) != 0U)
340047b2:	68bb      	ldr	r3, [r7, #8]
340047b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340047b8:	2b00      	cmp	r3, #0
340047ba:	d009      	beq.n	340047d0 <HAL_DCMIPP_IRQHandler+0x8c>
    {
      /* Clear the VSYNC flag for pipe0 */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_VSYNC);
340047bc:	687b      	ldr	r3, [r7, #4]
340047be:	681b      	ldr	r3, [r3, #0]
340047c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
340047c4:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* VSYNC Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE0);
340047c8:	2100      	movs	r1, #0
340047ca:	6878      	ldr	r0, [r7, #4]
340047cc:	f013 fbea 	bl	34017fa4 <HAL_DCMIPP_PIPE_VsyncEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* FRAME interrupt management ****************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_FRAME) != 0U)
340047d0:	68fb      	ldr	r3, [r7, #12]
340047d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
340047d6:	2b00      	cmp	r3, #0
340047d8:	d023      	beq.n	34004822 <HAL_DCMIPP_IRQHandler+0xde>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_FRAME) != 0U)
340047da:	68bb      	ldr	r3, [r7, #8]
340047dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
340047e0:	2b00      	cmp	r3, #0
340047e2:	d01e      	beq.n	34004822 <HAL_DCMIPP_IRQHandler+0xde>
    {
      /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
340047e4:	687b      	ldr	r3, [r7, #4]
340047e6:	681b      	ldr	r3, [r3, #0]
340047e8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
340047ec:	f003 0304 	and.w	r3, r3, #4
340047f0:	2b04      	cmp	r3, #4
340047f2:	d10c      	bne.n	3400480e <HAL_DCMIPP_IRQHandler+0xca>
      {
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_FRAME | DCMIPP_IT_PIPE0_VSYNC | DCMIPP_IT_PIPE0_OVR);
340047f4:	687b      	ldr	r3, [r7, #4]
340047f6:	681b      	ldr	r3, [r3, #0]
340047f8:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
340047fc:	687b      	ldr	r3, [r7, #4]
340047fe:	681b      	ldr	r3, [r3, #0]
34004800:	f422 4206 	bic.w	r2, r2, #34304	@ 0x8600
34004804:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

        /* Update Pipe State */
        hdcmipp->PipeState[0] = HAL_DCMIPP_PIPE_STATE_READY;
34004808:	687b      	ldr	r3, [r7, #4]
3400480a:	2201      	movs	r2, #1
3400480c:	715a      	strb	r2, [r3, #5]
      }

      /* Clear the End of Frame flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_FRAME);
3400480e:	687b      	ldr	r3, [r7, #4]
34004810:	681b      	ldr	r3, [r3, #0]
34004812:	f44f 7200 	mov.w	r2, #512	@ 0x200
34004816:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE0);
3400481a:	2100      	movs	r1, #0
3400481c:	6878      	ldr	r0, [r7, #4]
3400481e:	f013 fbdb 	bl	34017fd8 <HAL_DCMIPP_PIPE_FrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* LINE interrupt management **********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LINE) != 0U)
34004822:	68fb      	ldr	r3, [r7, #12]
34004824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34004828:	2b00      	cmp	r3, #0
3400482a:	d00e      	beq.n	3400484a <HAL_DCMIPP_IRQHandler+0x106>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_LINE) != 0U)
3400482c:	68bb      	ldr	r3, [r7, #8]
3400482e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34004832:	2b00      	cmp	r3, #0
34004834:	d009      	beq.n	3400484a <HAL_DCMIPP_IRQHandler+0x106>
    {
      /* Clear the LINE flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LINE);
34004836:	687b      	ldr	r3, [r7, #4]
34004838:	681b      	ldr	r3, [r3, #0]
3400483a:	f44f 7280 	mov.w	r2, #256	@ 0x100
3400483e:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* LINE Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE0);
34004842:	2100      	movs	r1, #0
34004844:	6878      	ldr	r0, [r7, #4]
34004846:	f000 fe0b 	bl	34005460 <HAL_DCMIPP_PIPE_LineEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Overrun error interrupt for Pipe0 ***************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_OVR) != 0U)
3400484a:	68fb      	ldr	r3, [r7, #12]
3400484c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34004850:	2b00      	cmp	r3, #0
34004852:	d021      	beq.n	34004898 <HAL_DCMIPP_IRQHandler+0x154>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_OVR) != 0U)
34004854:	68bb      	ldr	r3, [r7, #8]
34004856:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
3400485a:	2b00      	cmp	r3, #0
3400485c:	d01c      	beq.n	34004898 <HAL_DCMIPP_IRQHandler+0x154>
    {
      /* Disable Overrun Error Interrupt for pipe0 */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_OVR);
3400485e:	687b      	ldr	r3, [r7, #4]
34004860:	681b      	ldr	r3, [r3, #0]
34004862:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004866:	687b      	ldr	r3, [r7, #4]
34004868:	681b      	ldr	r3, [r3, #0]
3400486a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
3400486e:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE0_OVR;
34004872:	687b      	ldr	r3, [r7, #4]
34004874:	689b      	ldr	r3, [r3, #8]
34004876:	f043 0208 	orr.w	r2, r3, #8
3400487a:	687b      	ldr	r3, [r7, #4]
3400487c:	609a      	str	r2, [r3, #8]

      /* Clear the overrun error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_OVR);
3400487e:	687b      	ldr	r3, [r7, #4]
34004880:	681b      	ldr	r3, [r3, #0]
34004882:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34004886:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP Pipe state */
      hdcmipp->PipeState[0] = HAL_DCMIPP_PIPE_STATE_ERROR;
3400488a:	687b      	ldr	r3, [r7, #4]
3400488c:	2204      	movs	r2, #4
3400488e:	715a      	strb	r2, [r3, #5]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
34004890:	2100      	movs	r1, #0
34004892:	6878      	ldr	r0, [r7, #4]
34004894:	f000 fdfa 	bl	3400548c <HAL_DCMIPP_PIPE_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* ========================= PIPE1 INTERRUPTS ==================== */
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_LINE) != 0U)
34004898:	68fb      	ldr	r3, [r7, #12]
3400489a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400489e:	2b00      	cmp	r3, #0
340048a0:	d00e      	beq.n	340048c0 <HAL_DCMIPP_IRQHandler+0x17c>
  {
    if ((cmierflags & DCMIPP_FLAG_PIPE1_LINE) != 0U)
340048a2:	68bb      	ldr	r3, [r7, #8]
340048a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
340048a8:	2b00      	cmp	r3, #0
340048aa:	d009      	beq.n	340048c0 <HAL_DCMIPP_IRQHandler+0x17c>
    {
      /* Clear the End of Frame flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_LINE);
340048ac:	687b      	ldr	r3, [r7, #4]
340048ae:	681b      	ldr	r3, [r3, #0]
340048b0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
340048b4:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE1);
#else
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE1);
340048b8:	2101      	movs	r1, #1
340048ba:	6878      	ldr	r0, [r7, #4]
340048bc:	f000 fdd0 	bl	34005460 <HAL_DCMIPP_PIPE_LineEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* VSYNC interrupt management **********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_VSYNC) != 0U)
340048c0:	68fb      	ldr	r3, [r7, #12]
340048c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
340048c6:	2b00      	cmp	r3, #0
340048c8:	d00e      	beq.n	340048e8 <HAL_DCMIPP_IRQHandler+0x1a4>
  {
    if ((cmierflags & DCMIPP_IT_PIPE1_VSYNC) != 0U)
340048ca:	68bb      	ldr	r3, [r7, #8]
340048cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
340048d0:	2b00      	cmp	r3, #0
340048d2:	d009      	beq.n	340048e8 <HAL_DCMIPP_IRQHandler+0x1a4>
    {
      /* Clear the VSYNC flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_VSYNC);
340048d4:	687b      	ldr	r3, [r7, #4]
340048d6:	681b      	ldr	r3, [r3, #0]
340048d8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
340048dc:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* VSYNC Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE1);
#else
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE1);
340048e0:	2101      	movs	r1, #1
340048e2:	6878      	ldr	r0, [r7, #4]
340048e4:	f013 fb5e 	bl	34017fa4 <HAL_DCMIPP_PIPE_VsyncEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_FRAME) != 0U)
340048e8:	68fb      	ldr	r3, [r7, #12]
340048ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
340048ee:	2b00      	cmp	r3, #0
340048f0:	d023      	beq.n	3400493a <HAL_DCMIPP_IRQHandler+0x1f6>
  {
    if ((cmierflags & DCMIPP_IT_PIPE1_FRAME) != 0U)
340048f2:	68bb      	ldr	r3, [r7, #8]
340048f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
340048f8:	2b00      	cmp	r3, #0
340048fa:	d01e      	beq.n	3400493a <HAL_DCMIPP_IRQHandler+0x1f6>
    {
      /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
      if ((hdcmipp->Instance->P1FCTCR & DCMIPP_P1FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
340048fc:	687b      	ldr	r3, [r7, #4]
340048fe:	681b      	ldr	r3, [r3, #0]
34004900:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
34004904:	f003 0304 	and.w	r3, r3, #4
34004908:	2b04      	cmp	r3, #4
3400490a:	d10c      	bne.n	34004926 <HAL_DCMIPP_IRQHandler+0x1e2>
      {
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_FRAME | DCMIPP_IT_PIPE1_VSYNC | DCMIPP_IT_PIPE1_OVR);
3400490c:	687b      	ldr	r3, [r7, #4]
3400490e:	681b      	ldr	r3, [r3, #0]
34004910:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004914:	687b      	ldr	r3, [r7, #4]
34004916:	681b      	ldr	r3, [r3, #0]
34004918:	f422 0206 	bic.w	r2, r2, #8781824	@ 0x860000
3400491c:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

        /* Update Pipe State */
        hdcmipp->PipeState[1] = HAL_DCMIPP_PIPE_STATE_READY;
34004920:	687b      	ldr	r3, [r7, #4]
34004922:	2201      	movs	r2, #1
34004924:	719a      	strb	r2, [r3, #6]
      }

      /* Clear the End of Frame flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_FRAME);
34004926:	687b      	ldr	r3, [r7, #4]
34004928:	681b      	ldr	r3, [r3, #0]
3400492a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
3400492e:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE1);
#else
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE1);
34004932:	2101      	movs	r1, #1
34004934:	6878      	ldr	r0, [r7, #4]
34004936:	f013 fb4f 	bl	34017fd8 <HAL_DCMIPP_PIPE_FrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Overrun error on the PIPE1 **************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_OVR) != 0U)
3400493a:	68fb      	ldr	r3, [r7, #12]
3400493c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
34004940:	2b00      	cmp	r3, #0
34004942:	d021      	beq.n	34004988 <HAL_DCMIPP_IRQHandler+0x244>
  {
    if ((cmierflags & DCMIPP_IT_PIPE1_OVR) != 0U)
34004944:	68bb      	ldr	r3, [r7, #8]
34004946:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
3400494a:	2b00      	cmp	r3, #0
3400494c:	d01c      	beq.n	34004988 <HAL_DCMIPP_IRQHandler+0x244>
    {
      /* Disable Overrun Error Interrupt for pipe1 */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_OVR);
3400494e:	687b      	ldr	r3, [r7, #4]
34004950:	681b      	ldr	r3, [r3, #0]
34004952:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004956:	687b      	ldr	r3, [r7, #4]
34004958:	681b      	ldr	r3, [r3, #0]
3400495a:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
3400495e:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE1_OVR;
34004962:	687b      	ldr	r3, [r7, #4]
34004964:	689b      	ldr	r3, [r3, #8]
34004966:	f043 0210 	orr.w	r2, r3, #16
3400496a:	687b      	ldr	r3, [r7, #4]
3400496c:	609a      	str	r2, [r3, #8]

      /* Clear the overrun error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_OVR);
3400496e:	687b      	ldr	r3, [r7, #4]
34004970:	681b      	ldr	r3, [r3, #0]
34004972:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
34004976:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP state */
      hdcmipp->PipeState[1] = HAL_DCMIPP_PIPE_STATE_ERROR;
3400497a:	687b      	ldr	r3, [r7, #4]
3400497c:	2204      	movs	r2, #4
3400497e:	719a      	strb	r2, [r3, #6]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
#else
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
34004980:	2101      	movs	r1, #1
34004982:	6878      	ldr	r0, [r7, #4]
34004984:	f000 fd82 	bl	3400548c <HAL_DCMIPP_PIPE_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* ========================= PIPE2 INTERRUPTS ==================== */
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_LINE) != 0U)
34004988:	68fb      	ldr	r3, [r7, #12]
3400498a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
3400498e:	2b00      	cmp	r3, #0
34004990:	d00e      	beq.n	340049b0 <HAL_DCMIPP_IRQHandler+0x26c>
  {
    if ((cmierflags & DCMIPP_IT_PIPE2_LINE) != 0U)
34004992:	68bb      	ldr	r3, [r7, #8]
34004994:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34004998:	2b00      	cmp	r3, #0
3400499a:	d009      	beq.n	340049b0 <HAL_DCMIPP_IRQHandler+0x26c>
    {
      /* Clear the End of Line flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_LINE);
3400499c:	687b      	ldr	r3, [r7, #4]
3400499e:	681b      	ldr	r3, [r3, #0]
340049a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
340049a4:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE2);
#else
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE2);
340049a8:	2102      	movs	r1, #2
340049aa:	6878      	ldr	r0, [r7, #4]
340049ac:	f000 fd58 	bl	34005460 <HAL_DCMIPP_PIPE_LineEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* VSYNC interrupt management **********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_VSYNC) != 0U)
340049b0:	68fb      	ldr	r3, [r7, #12]
340049b2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
340049b6:	2b00      	cmp	r3, #0
340049b8:	d00e      	beq.n	340049d8 <HAL_DCMIPP_IRQHandler+0x294>
  {
    if ((cmierflags & DCMIPP_IT_PIPE2_VSYNC) != 0U)
340049ba:	68bb      	ldr	r3, [r7, #8]
340049bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
340049c0:	2b00      	cmp	r3, #0
340049c2:	d009      	beq.n	340049d8 <HAL_DCMIPP_IRQHandler+0x294>
    {
      /* Clear the VSYNC flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_VSYNC);
340049c4:	687b      	ldr	r3, [r7, #4]
340049c6:	681b      	ldr	r3, [r3, #0]
340049c8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
340049cc:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* VSYNC Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE2);
#else
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE2);
340049d0:	2102      	movs	r1, #2
340049d2:	6878      	ldr	r0, [r7, #4]
340049d4:	f013 fae6 	bl	34017fa4 <HAL_DCMIPP_PIPE_VsyncEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_FRAME) != 0U)
340049d8:	68fb      	ldr	r3, [r7, #12]
340049da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
340049de:	2b00      	cmp	r3, #0
340049e0:	d023      	beq.n	34004a2a <HAL_DCMIPP_IRQHandler+0x2e6>
  {
    if ((cmierflags & DCMIPP_IT_PIPE2_FRAME) != 0U)
340049e2:	68bb      	ldr	r3, [r7, #8]
340049e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
340049e8:	2b00      	cmp	r3, #0
340049ea:	d01e      	beq.n	34004a2a <HAL_DCMIPP_IRQHandler+0x2e6>
    {
      /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
      if ((hdcmipp->Instance->P2FCTCR & DCMIPP_P2FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
340049ec:	687b      	ldr	r3, [r7, #4]
340049ee:	681b      	ldr	r3, [r3, #0]
340049f0:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
340049f4:	f003 0304 	and.w	r3, r3, #4
340049f8:	2b04      	cmp	r3, #4
340049fa:	d10c      	bne.n	34004a16 <HAL_DCMIPP_IRQHandler+0x2d2>
      {
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_FRAME | DCMIPP_IT_PIPE2_VSYNC | DCMIPP_IT_PIPE2_OVR);
340049fc:	687b      	ldr	r3, [r7, #4]
340049fe:	681b      	ldr	r3, [r3, #0]
34004a00:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004a04:	687b      	ldr	r3, [r7, #4]
34004a06:	681b      	ldr	r3, [r3, #0]
34004a08:	f022 4206 	bic.w	r2, r2, #2248146944	@ 0x86000000
34004a0c:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

        /* Update Pipe State */
        hdcmipp->PipeState[2] = HAL_DCMIPP_PIPE_STATE_READY;
34004a10:	687b      	ldr	r3, [r7, #4]
34004a12:	2201      	movs	r2, #1
34004a14:	71da      	strb	r2, [r3, #7]
      }

      /* Clear the End of Frame flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_FRAME);
34004a16:	687b      	ldr	r3, [r7, #4]
34004a18:	681b      	ldr	r3, [r3, #0]
34004a1a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
34004a1e:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE2);
#else
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE2);
34004a22:	2102      	movs	r1, #2
34004a24:	6878      	ldr	r0, [r7, #4]
34004a26:	f013 fad7 	bl	34017fd8 <HAL_DCMIPP_PIPE_FrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }
  /* Overrun error on the PIPE2 **************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_OVR) != 0U)
34004a2a:	68fb      	ldr	r3, [r7, #12]
34004a2c:	2b00      	cmp	r3, #0
34004a2e:	da1f      	bge.n	34004a70 <HAL_DCMIPP_IRQHandler+0x32c>
  {
    if ((cmierflags & DCMIPP_IT_PIPE2_OVR) != 0U)
34004a30:	68bb      	ldr	r3, [r7, #8]
34004a32:	2b00      	cmp	r3, #0
34004a34:	da1c      	bge.n	34004a70 <HAL_DCMIPP_IRQHandler+0x32c>
    {
      /* Disable Overrun Error Interrupt for pipe1 */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_OVR);
34004a36:	687b      	ldr	r3, [r7, #4]
34004a38:	681b      	ldr	r3, [r3, #0]
34004a3a:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004a3e:	687b      	ldr	r3, [r7, #4]
34004a40:	681b      	ldr	r3, [r3, #0]
34004a42:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
34004a46:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE2_OVR;
34004a4a:	687b      	ldr	r3, [r7, #4]
34004a4c:	689b      	ldr	r3, [r3, #8]
34004a4e:	f043 0220 	orr.w	r2, r3, #32
34004a52:	687b      	ldr	r3, [r7, #4]
34004a54:	609a      	str	r2, [r3, #8]

      /* Clear the overrun error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_OVR);
34004a56:	687b      	ldr	r3, [r7, #4]
34004a58:	681b      	ldr	r3, [r3, #0]
34004a5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
34004a5e:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP state */
      hdcmipp->PipeState[2] = HAL_DCMIPP_PIPE_STATE_ERROR;
34004a62:	687b      	ldr	r3, [r7, #4]
34004a64:	2204      	movs	r2, #4
34004a66:	71da      	strb	r2, [r3, #7]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
#else
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
34004a68:	2102      	movs	r1, #2
34004a6a:	6878      	ldr	r0, [r7, #4]
34004a6c:	f000 fd0e 	bl	3400548c <HAL_DCMIPP_PIPE_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization Error Interrupt on the parallel interface  **************/
  if ((cmsr2flags & DCMIPP_FLAG_PARALLEL_SYNC_ERROR) != 0U)
34004a70:	68fb      	ldr	r3, [r7, #12]
34004a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34004a76:	2b00      	cmp	r3, #0
34004a78:	d01f      	beq.n	34004aba <HAL_DCMIPP_IRQHandler+0x376>
  {
    if ((cmierflags & DCMIPP_IT_PARALLEL_SYNC_ERROR) != 0U)
34004a7a:	68bb      	ldr	r3, [r7, #8]
34004a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34004a80:	2b00      	cmp	r3, #0
34004a82:	d01a      	beq.n	34004aba <HAL_DCMIPP_IRQHandler+0x376>
    {
      /* Disable Synchronization error interrupt on parallel interface */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
34004a84:	687b      	ldr	r3, [r7, #4]
34004a86:	681b      	ldr	r3, [r3, #0]
34004a88:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004a8c:	687b      	ldr	r3, [r7, #4]
34004a8e:	681b      	ldr	r3, [r3, #0]
34004a90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
34004a94:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PARALLEL_SYNC;
34004a98:	687b      	ldr	r3, [r7, #4]
34004a9a:	689b      	ldr	r3, [r3, #8]
34004a9c:	f043 0202 	orr.w	r2, r3, #2
34004aa0:	687b      	ldr	r3, [r7, #4]
34004aa2:	609a      	str	r2, [r3, #8]

      /* Clear the synchronization error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PARALLEL_SYNC_ERROR);
34004aa4:	687b      	ldr	r3, [r7, #4]
34004aa6:	681b      	ldr	r3, [r3, #0]
34004aa8:	2240      	movs	r2, #64	@ 0x40
34004aaa:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34004aae:	687b      	ldr	r3, [r7, #4]
34004ab0:	2204      	movs	r2, #4
34004ab2:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004ab4:	6878      	ldr	r0, [r7, #4]
34004ab6:	f000 fcf4 	bl	340054a2 <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* IPPLUG AXI transfer Error Interrupt     *********************************/
  if ((cmsr2flags & DCMIPP_FLAG_AXI_TRANSFER_ERROR) != 0U)
34004aba:	68fb      	ldr	r3, [r7, #12]
34004abc:	f003 0320 	and.w	r3, r3, #32
34004ac0:	2b00      	cmp	r3, #0
34004ac2:	d01f      	beq.n	34004b04 <HAL_DCMIPP_IRQHandler+0x3c0>
  {
    if ((cmierflags & DCMIPP_IT_AXI_TRANSFER_ERROR) != 0U)
34004ac4:	68bb      	ldr	r3, [r7, #8]
34004ac6:	f003 0320 	and.w	r3, r3, #32
34004aca:	2b00      	cmp	r3, #0
34004acc:	d01a      	beq.n	34004b04 <HAL_DCMIPP_IRQHandler+0x3c0>
    {
      /* Disable IPPLUG AXI transfer Error Interrupt */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_AXI_TRANSFER_ERROR);
34004ace:	687b      	ldr	r3, [r7, #4]
34004ad0:	681b      	ldr	r3, [r3, #0]
34004ad2:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004ad6:	687b      	ldr	r3, [r7, #4]
34004ad8:	681b      	ldr	r3, [r3, #0]
34004ada:	f022 0220 	bic.w	r2, r2, #32
34004ade:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_AXI_TRANSFER;
34004ae2:	687b      	ldr	r3, [r7, #4]
34004ae4:	689b      	ldr	r3, [r3, #8]
34004ae6:	f043 0201 	orr.w	r2, r3, #1
34004aea:	687b      	ldr	r3, [r7, #4]
34004aec:	609a      	str	r2, [r3, #8]

      /* Clear the AXI transfer error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_AXI_TRANSFER_ERROR);
34004aee:	687b      	ldr	r3, [r7, #4]
34004af0:	681b      	ldr	r3, [r3, #0]
34004af2:	2220      	movs	r2, #32
34004af4:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34004af8:	687b      	ldr	r3, [r7, #4]
34004afa:	2204      	movs	r2, #4
34004afc:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004afe:	6878      	ldr	r0, [r7, #4]
34004b00:	f000 fccf 	bl	340054a2 <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }
}
34004b04:	bf00      	nop
34004b06:	3710      	adds	r7, #16
34004b08:	46bd      	mov	sp, r7
34004b0a:	bd80      	pop	{r7, pc}

34004b0c <HAL_DCMIPP_CSI_IRQHandler>:
  * @brief  Handles DCMIPP CSI interrupt request.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
void HAL_DCMIPP_CSI_IRQHandler(DCMIPP_HandleTypeDef *hdcmipp)
{
34004b0c:	b580      	push	{r7, lr}
34004b0e:	b088      	sub	sp, #32
34004b10:	af00      	add	r7, sp, #0
34004b12:	6078      	str	r0, [r7, #4]
  CSI_TypeDef *csi_instance;
  csi_instance = CSI;
34004b14:	4bb1      	ldr	r3, [pc, #708]	@ (34004ddc <HAL_DCMIPP_CSI_IRQHandler+0x2d0>)
34004b16:	61fb      	str	r3, [r7, #28]

  /* Read the SR0 register once */
  uint32_t sr0flags = READ_REG(csi_instance->SR0);
34004b18:	69fb      	ldr	r3, [r7, #28]
34004b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34004b1e:	61bb      	str	r3, [r7, #24]
  uint32_t sr1flags = READ_REG(csi_instance->SR1);
34004b20:	69fb      	ldr	r3, [r7, #28]
34004b22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34004b26:	617b      	str	r3, [r7, #20]

  uint32_t ier0_flags = READ_REG(csi_instance->IER0);
34004b28:	69fb      	ldr	r3, [r7, #28]
34004b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004b2e:	613b      	str	r3, [r7, #16]
  uint32_t ier1_flags = READ_REG(csi_instance->IER1);
34004b30:	69fb      	ldr	r3, [r7, #28]
34004b32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34004b36:	60fb      	str	r3, [r7, #12]

  /* Clock changer FIFO full event */
  if ((sr0flags & DCMIPP_CSI_FLAG_CCFIFO) != 0U)
34004b38:	69bb      	ldr	r3, [r7, #24]
34004b3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34004b3e:	2b00      	cmp	r3, #0
34004b40:	d014      	beq.n	34004b6c <HAL_DCMIPP_CSI_IRQHandler+0x60>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_CCFIFO) != 0U)
34004b42:	693b      	ldr	r3, [r7, #16]
34004b44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34004b48:	2b00      	cmp	r3, #0
34004b4a:	d00f      	beq.n	34004b6c <HAL_DCMIPP_CSI_IRQHandler+0x60>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CCFIFO);
34004b4c:	69fb      	ldr	r3, [r7, #28]
34004b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004b52:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
34004b56:	69fb      	ldr	r3, [r7, #28]
34004b58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_CCFIFO);
34004b5c:	69fb      	ldr	r3, [r7, #28]
34004b5e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
34004b62:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ClockChangerFifoFullEventCallback(hdcmipp);
#else
      HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback(hdcmipp);
34004b66:	6878      	ldr	r0, [r7, #4]
34004b68:	f000 fcb0 	bl	340054cc <HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback>
  }

  /*###############################
     Byte/Line Counter Interrupt
  ##############################*/
  if ((sr0flags & DCMIPP_CSI_FLAG_LB3) != 0U)
34004b6c:	69bb      	ldr	r3, [r7, #24]
34004b6e:	f003 0308 	and.w	r3, r3, #8
34004b72:	2b00      	cmp	r3, #0
34004b74:	d01c      	beq.n	34004bb0 <HAL_DCMIPP_CSI_IRQHandler+0xa4>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_LB3) != 0U)
34004b76:	693b      	ldr	r3, [r7, #16]
34004b78:	f003 0308 	and.w	r3, r3, #8
34004b7c:	2b00      	cmp	r3, #0
34004b7e:	d017      	beq.n	34004bb0 <HAL_DCMIPP_CSI_IRQHandler+0xa4>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004b80:	687b      	ldr	r3, [r7, #4]
34004b82:	681b      	ldr	r3, [r3, #0]
34004b84:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004b88:	f003 0304 	and.w	r3, r3, #4
34004b8c:	2b04      	cmp	r3, #4
34004b8e:	d107      	bne.n	34004ba0 <HAL_DCMIPP_CSI_IRQHandler+0x94>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB3);
34004b90:	69fb      	ldr	r3, [r7, #28]
34004b92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004b96:	f023 0208 	bic.w	r2, r3, #8
34004b9a:	69fb      	ldr	r3, [r7, #28]
34004b9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB3);
34004ba0:	69fb      	ldr	r3, [r7, #28]
34004ba2:	2208      	movs	r2, #8
34004ba4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* LineByte Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER3);
#else
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER3);
34004ba8:	2103      	movs	r1, #3
34004baa:	6878      	ldr	r0, [r7, #4]
34004bac:	f000 fcc3 	bl	34005536 <HAL_DCMIPP_CSI_LineByteEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_LB2) != 0U)
34004bb0:	69bb      	ldr	r3, [r7, #24]
34004bb2:	f003 0304 	and.w	r3, r3, #4
34004bb6:	2b00      	cmp	r3, #0
34004bb8:	d01c      	beq.n	34004bf4 <HAL_DCMIPP_CSI_IRQHandler+0xe8>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_LB2) != 0U)
34004bba:	693b      	ldr	r3, [r7, #16]
34004bbc:	f003 0304 	and.w	r3, r3, #4
34004bc0:	2b00      	cmp	r3, #0
34004bc2:	d017      	beq.n	34004bf4 <HAL_DCMIPP_CSI_IRQHandler+0xe8>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004bc4:	687b      	ldr	r3, [r7, #4]
34004bc6:	681b      	ldr	r3, [r3, #0]
34004bc8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004bcc:	f003 0304 	and.w	r3, r3, #4
34004bd0:	2b04      	cmp	r3, #4
34004bd2:	d107      	bne.n	34004be4 <HAL_DCMIPP_CSI_IRQHandler+0xd8>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB2);
34004bd4:	69fb      	ldr	r3, [r7, #28]
34004bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004bda:	f023 0204 	bic.w	r2, r3, #4
34004bde:	69fb      	ldr	r3, [r7, #28]
34004be0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB2);
34004be4:	69fb      	ldr	r3, [r7, #28]
34004be6:	2204      	movs	r2, #4
34004be8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* LineByte Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER2);
#else
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER2);
34004bec:	2102      	movs	r1, #2
34004bee:	6878      	ldr	r0, [r7, #4]
34004bf0:	f000 fca1 	bl	34005536 <HAL_DCMIPP_CSI_LineByteEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_LB1) != 0U)
34004bf4:	69bb      	ldr	r3, [r7, #24]
34004bf6:	f003 0302 	and.w	r3, r3, #2
34004bfa:	2b00      	cmp	r3, #0
34004bfc:	d01c      	beq.n	34004c38 <HAL_DCMIPP_CSI_IRQHandler+0x12c>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_LB1) != 0U)
34004bfe:	693b      	ldr	r3, [r7, #16]
34004c00:	f003 0302 	and.w	r3, r3, #2
34004c04:	2b00      	cmp	r3, #0
34004c06:	d017      	beq.n	34004c38 <HAL_DCMIPP_CSI_IRQHandler+0x12c>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004c08:	687b      	ldr	r3, [r7, #4]
34004c0a:	681b      	ldr	r3, [r3, #0]
34004c0c:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004c10:	f003 0304 	and.w	r3, r3, #4
34004c14:	2b04      	cmp	r3, #4
34004c16:	d107      	bne.n	34004c28 <HAL_DCMIPP_CSI_IRQHandler+0x11c>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB1);
34004c18:	69fb      	ldr	r3, [r7, #28]
34004c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004c1e:	f023 0202 	bic.w	r2, r3, #2
34004c22:	69fb      	ldr	r3, [r7, #28]
34004c24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB1);
34004c28:	69fb      	ldr	r3, [r7, #28]
34004c2a:	2202      	movs	r2, #2
34004c2c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* LineByte Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER1);
#else
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER1);
34004c30:	2101      	movs	r1, #1
34004c32:	6878      	ldr	r0, [r7, #4]
34004c34:	f000 fc7f 	bl	34005536 <HAL_DCMIPP_CSI_LineByteEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_LB0) != 0U)
34004c38:	69bb      	ldr	r3, [r7, #24]
34004c3a:	f003 0301 	and.w	r3, r3, #1
34004c3e:	2b00      	cmp	r3, #0
34004c40:	d01c      	beq.n	34004c7c <HAL_DCMIPP_CSI_IRQHandler+0x170>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_LB0) != 0U)
34004c42:	693b      	ldr	r3, [r7, #16]
34004c44:	f003 0301 	and.w	r3, r3, #1
34004c48:	2b00      	cmp	r3, #0
34004c4a:	d017      	beq.n	34004c7c <HAL_DCMIPP_CSI_IRQHandler+0x170>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004c4c:	687b      	ldr	r3, [r7, #4]
34004c4e:	681b      	ldr	r3, [r3, #0]
34004c50:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004c54:	f003 0304 	and.w	r3, r3, #4
34004c58:	2b04      	cmp	r3, #4
34004c5a:	d107      	bne.n	34004c6c <HAL_DCMIPP_CSI_IRQHandler+0x160>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB0);
34004c5c:	69fb      	ldr	r3, [r7, #28]
34004c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004c62:	f023 0201 	bic.w	r2, r3, #1
34004c66:	69fb      	ldr	r3, [r7, #28]
34004c68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB0);
34004c6c:	69fb      	ldr	r3, [r7, #28]
34004c6e:	2201      	movs	r2, #1
34004c70:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* LineByte Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER0);
#else
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER0);
34004c74:	2100      	movs	r1, #0
34004c76:	6878      	ldr	r0, [r7, #4]
34004c78:	f000 fc5d 	bl	34005536 <HAL_DCMIPP_CSI_LineByteEventCallback>
  }

  /*###############################
            End Of Frame
    ##############################*/
  if ((sr0flags & DCMIPP_CSI_FLAG_EOF3) != 0U)
34004c7c:	69bb      	ldr	r3, [r7, #24]
34004c7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34004c82:	2b00      	cmp	r3, #0
34004c84:	d01d      	beq.n	34004cc2 <HAL_DCMIPP_CSI_IRQHandler+0x1b6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_EOF3) != 0U)
34004c86:	693b      	ldr	r3, [r7, #16]
34004c88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34004c8c:	2b00      	cmp	r3, #0
34004c8e:	d018      	beq.n	34004cc2 <HAL_DCMIPP_CSI_IRQHandler+0x1b6>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004c90:	687b      	ldr	r3, [r7, #4]
34004c92:	681b      	ldr	r3, [r3, #0]
34004c94:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004c98:	f003 0304 	and.w	r3, r3, #4
34004c9c:	2b04      	cmp	r3, #4
34004c9e:	d107      	bne.n	34004cb0 <HAL_DCMIPP_CSI_IRQHandler+0x1a4>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF3);
34004ca0:	69fb      	ldr	r3, [r7, #28]
34004ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004ca6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
34004caa:	69fb      	ldr	r3, [r7, #28]
34004cac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF3);
34004cb0:	69fb      	ldr	r3, [r7, #28]
34004cb2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34004cb6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
#else
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
34004cba:	2103      	movs	r1, #3
34004cbc:	6878      	ldr	r0, [r7, #4]
34004cbe:	f000 fc19 	bl	340054f4 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_EOF2) != 0U)
34004cc2:	69bb      	ldr	r3, [r7, #24]
34004cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34004cc8:	2b00      	cmp	r3, #0
34004cca:	d01d      	beq.n	34004d08 <HAL_DCMIPP_CSI_IRQHandler+0x1fc>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_EOF2) != 0U)
34004ccc:	693b      	ldr	r3, [r7, #16]
34004cce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34004cd2:	2b00      	cmp	r3, #0
34004cd4:	d018      	beq.n	34004d08 <HAL_DCMIPP_CSI_IRQHandler+0x1fc>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004cd6:	687b      	ldr	r3, [r7, #4]
34004cd8:	681b      	ldr	r3, [r3, #0]
34004cda:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004cde:	f003 0304 	and.w	r3, r3, #4
34004ce2:	2b04      	cmp	r3, #4
34004ce4:	d107      	bne.n	34004cf6 <HAL_DCMIPP_CSI_IRQHandler+0x1ea>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF2);
34004ce6:	69fb      	ldr	r3, [r7, #28]
34004ce8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004cec:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
34004cf0:	69fb      	ldr	r3, [r7, #28]
34004cf2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF2);
34004cf6:	69fb      	ldr	r3, [r7, #28]
34004cf8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34004cfc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
#else
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34004d00:	2102      	movs	r1, #2
34004d02:	6878      	ldr	r0, [r7, #4]
34004d04:	f000 fbf6 	bl	340054f4 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_EOF1) != 0U)
34004d08:	69bb      	ldr	r3, [r7, #24]
34004d0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34004d0e:	2b00      	cmp	r3, #0
34004d10:	d01d      	beq.n	34004d4e <HAL_DCMIPP_CSI_IRQHandler+0x242>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_EOF1) != 0U)
34004d12:	693b      	ldr	r3, [r7, #16]
34004d14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34004d18:	2b00      	cmp	r3, #0
34004d1a:	d018      	beq.n	34004d4e <HAL_DCMIPP_CSI_IRQHandler+0x242>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004d1c:	687b      	ldr	r3, [r7, #4]
34004d1e:	681b      	ldr	r3, [r3, #0]
34004d20:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004d24:	f003 0304 	and.w	r3, r3, #4
34004d28:	2b04      	cmp	r3, #4
34004d2a:	d107      	bne.n	34004d3c <HAL_DCMIPP_CSI_IRQHandler+0x230>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF1);
34004d2c:	69fb      	ldr	r3, [r7, #28]
34004d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004d32:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
34004d36:	69fb      	ldr	r3, [r7, #28]
34004d38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF1);
34004d3c:	69fb      	ldr	r3, [r7, #28]
34004d3e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34004d42:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
#else
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34004d46:	2101      	movs	r1, #1
34004d48:	6878      	ldr	r0, [r7, #4]
34004d4a:	f000 fbd3 	bl	340054f4 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_EOF0) != 0U)
34004d4e:	69bb      	ldr	r3, [r7, #24]
34004d50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34004d54:	2b00      	cmp	r3, #0
34004d56:	d01d      	beq.n	34004d94 <HAL_DCMIPP_CSI_IRQHandler+0x288>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_EOF0) != 0U)
34004d58:	693b      	ldr	r3, [r7, #16]
34004d5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34004d5e:	2b00      	cmp	r3, #0
34004d60:	d018      	beq.n	34004d94 <HAL_DCMIPP_CSI_IRQHandler+0x288>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004d62:	687b      	ldr	r3, [r7, #4]
34004d64:	681b      	ldr	r3, [r3, #0]
34004d66:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004d6a:	f003 0304 	and.w	r3, r3, #4
34004d6e:	2b04      	cmp	r3, #4
34004d70:	d107      	bne.n	34004d82 <HAL_DCMIPP_CSI_IRQHandler+0x276>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF0);
34004d72:	69fb      	ldr	r3, [r7, #28]
34004d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004d78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
34004d7c:	69fb      	ldr	r3, [r7, #28]
34004d7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF0);
34004d82:	69fb      	ldr	r3, [r7, #28]
34004d84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34004d88:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_CSIREGISTER_CALLBACKS == 1)
      hdcmipp->EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
#else
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34004d8c:	2100      	movs	r1, #0
34004d8e:	6878      	ldr	r0, [r7, #4]
34004d90:	f000 fbb0 	bl	340054f4 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
  }

  /*###############################
           Start Of Frame
  ##############################*/
  if ((sr0flags & DCMIPP_CSI_FLAG_SOF3) != 0U)
34004d94:	69bb      	ldr	r3, [r7, #24]
34004d96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34004d9a:	2b00      	cmp	r3, #0
34004d9c:	d020      	beq.n	34004de0 <HAL_DCMIPP_CSI_IRQHandler+0x2d4>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SOF3) != 0U)
34004d9e:	693b      	ldr	r3, [r7, #16]
34004da0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34004da4:	2b00      	cmp	r3, #0
34004da6:	d01b      	beq.n	34004de0 <HAL_DCMIPP_CSI_IRQHandler+0x2d4>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004da8:	687b      	ldr	r3, [r7, #4]
34004daa:	681b      	ldr	r3, [r3, #0]
34004dac:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004db0:	f003 0304 	and.w	r3, r3, #4
34004db4:	2b04      	cmp	r3, #4
34004db6:	d107      	bne.n	34004dc8 <HAL_DCMIPP_CSI_IRQHandler+0x2bc>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF3);
34004db8:	69fb      	ldr	r3, [r7, #28]
34004dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004dbe:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
34004dc2:	69fb      	ldr	r3, [r7, #28]
34004dc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF3);
34004dc8:	69fb      	ldr	r3, [r7, #28]
34004dca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34004dce:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
#else
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
34004dd2:	2103      	movs	r1, #3
34004dd4:	6878      	ldr	r0, [r7, #4]
34004dd6:	f000 fb98 	bl	3400550a <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
34004dda:	e001      	b.n	34004de0 <HAL_DCMIPP_CSI_IRQHandler+0x2d4>
34004ddc:	58006000 	.word	0x58006000
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SOF2) != 0U)
34004de0:	69bb      	ldr	r3, [r7, #24]
34004de2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34004de6:	2b00      	cmp	r3, #0
34004de8:	d01d      	beq.n	34004e26 <HAL_DCMIPP_CSI_IRQHandler+0x31a>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SOF2) != 0U)
34004dea:	693b      	ldr	r3, [r7, #16]
34004dec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34004df0:	2b00      	cmp	r3, #0
34004df2:	d018      	beq.n	34004e26 <HAL_DCMIPP_CSI_IRQHandler+0x31a>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004df4:	687b      	ldr	r3, [r7, #4]
34004df6:	681b      	ldr	r3, [r3, #0]
34004df8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004dfc:	f003 0304 	and.w	r3, r3, #4
34004e00:	2b04      	cmp	r3, #4
34004e02:	d107      	bne.n	34004e14 <HAL_DCMIPP_CSI_IRQHandler+0x308>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF2);
34004e04:	69fb      	ldr	r3, [r7, #28]
34004e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004e0a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
34004e0e:	69fb      	ldr	r3, [r7, #28]
34004e10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF2);
34004e14:	69fb      	ldr	r3, [r7, #28]
34004e16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34004e1a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
#else
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34004e1e:	2102      	movs	r1, #2
34004e20:	6878      	ldr	r0, [r7, #4]
34004e22:	f000 fb72 	bl	3400550a <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SOF1) != 0U)
34004e26:	69bb      	ldr	r3, [r7, #24]
34004e28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34004e2c:	2b00      	cmp	r3, #0
34004e2e:	d01d      	beq.n	34004e6c <HAL_DCMIPP_CSI_IRQHandler+0x360>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SOF1) != 0U)
34004e30:	693b      	ldr	r3, [r7, #16]
34004e32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34004e36:	2b00      	cmp	r3, #0
34004e38:	d018      	beq.n	34004e6c <HAL_DCMIPP_CSI_IRQHandler+0x360>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004e3a:	687b      	ldr	r3, [r7, #4]
34004e3c:	681b      	ldr	r3, [r3, #0]
34004e3e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004e42:	f003 0304 	and.w	r3, r3, #4
34004e46:	2b04      	cmp	r3, #4
34004e48:	d107      	bne.n	34004e5a <HAL_DCMIPP_CSI_IRQHandler+0x34e>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF1);
34004e4a:	69fb      	ldr	r3, [r7, #28]
34004e4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004e50:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34004e54:	69fb      	ldr	r3, [r7, #28]
34004e56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF1);
34004e5a:	69fb      	ldr	r3, [r7, #28]
34004e5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
34004e60:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
#else
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34004e64:	2101      	movs	r1, #1
34004e66:	6878      	ldr	r0, [r7, #4]
34004e68:	f000 fb4f 	bl	3400550a <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SOF0) != 0U)
34004e6c:	69bb      	ldr	r3, [r7, #24]
34004e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34004e72:	2b00      	cmp	r3, #0
34004e74:	d01d      	beq.n	34004eb2 <HAL_DCMIPP_CSI_IRQHandler+0x3a6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SOF0) != 0U)
34004e76:	693b      	ldr	r3, [r7, #16]
34004e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34004e7c:	2b00      	cmp	r3, #0
34004e7e:	d018      	beq.n	34004eb2 <HAL_DCMIPP_CSI_IRQHandler+0x3a6>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004e80:	687b      	ldr	r3, [r7, #4]
34004e82:	681b      	ldr	r3, [r3, #0]
34004e84:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004e88:	f003 0304 	and.w	r3, r3, #4
34004e8c:	2b04      	cmp	r3, #4
34004e8e:	d107      	bne.n	34004ea0 <HAL_DCMIPP_CSI_IRQHandler+0x394>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF0);
34004e90:	69fb      	ldr	r3, [r7, #28]
34004e92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004e96:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
34004e9a:	69fb      	ldr	r3, [r7, #28]
34004e9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF0);
34004ea0:	69fb      	ldr	r3, [r7, #28]
34004ea2:	f44f 7280 	mov.w	r2, #256	@ 0x100
34004ea6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
#else
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34004eaa:	2100      	movs	r1, #0
34004eac:	6878      	ldr	r0, [r7, #4]
34004eae:	f000 fb2c 	bl	3400550a <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
  }

  /*###############################
           Timer Interrupt
  ##############################*/
  if ((sr0flags & DCMIPP_CSI_FLAG_TIM3) != 0U)
34004eb2:	69bb      	ldr	r3, [r7, #24]
34004eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34004eb8:	2b00      	cmp	r3, #0
34004eba:	d01c      	beq.n	34004ef6 <HAL_DCMIPP_CSI_IRQHandler+0x3ea>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_TIM3) != 0U)
34004ebc:	693b      	ldr	r3, [r7, #16]
34004ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34004ec2:	2b00      	cmp	r3, #0
34004ec4:	d017      	beq.n	34004ef6 <HAL_DCMIPP_CSI_IRQHandler+0x3ea>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004ec6:	687b      	ldr	r3, [r7, #4]
34004ec8:	681b      	ldr	r3, [r3, #0]
34004eca:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004ece:	f003 0304 	and.w	r3, r3, #4
34004ed2:	2b04      	cmp	r3, #4
34004ed4:	d107      	bne.n	34004ee6 <HAL_DCMIPP_CSI_IRQHandler+0x3da>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM3);
34004ed6:	69fb      	ldr	r3, [r7, #28]
34004ed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004edc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
34004ee0:	69fb      	ldr	r3, [r7, #28]
34004ee2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM3);
34004ee6:	69fb      	ldr	r3, [r7, #28]
34004ee8:	2280      	movs	r2, #128	@ 0x80
34004eea:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER3);
#else
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER3);
34004eee:	2103      	movs	r1, #3
34004ef0:	6878      	ldr	r0, [r7, #4]
34004ef2:	f000 fb15 	bl	34005520 <HAL_DCMIPP_CSI_TimerCounterEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_TIM2) != 0U)
34004ef6:	69bb      	ldr	r3, [r7, #24]
34004ef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34004efc:	2b00      	cmp	r3, #0
34004efe:	d01c      	beq.n	34004f3a <HAL_DCMIPP_CSI_IRQHandler+0x42e>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_TIM2) != 0U)
34004f00:	693b      	ldr	r3, [r7, #16]
34004f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34004f06:	2b00      	cmp	r3, #0
34004f08:	d017      	beq.n	34004f3a <HAL_DCMIPP_CSI_IRQHandler+0x42e>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004f0a:	687b      	ldr	r3, [r7, #4]
34004f0c:	681b      	ldr	r3, [r3, #0]
34004f0e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004f12:	f003 0304 	and.w	r3, r3, #4
34004f16:	2b04      	cmp	r3, #4
34004f18:	d107      	bne.n	34004f2a <HAL_DCMIPP_CSI_IRQHandler+0x41e>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM2);
34004f1a:	69fb      	ldr	r3, [r7, #28]
34004f1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004f20:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
34004f24:	69fb      	ldr	r3, [r7, #28]
34004f26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM2);
34004f2a:	69fb      	ldr	r3, [r7, #28]
34004f2c:	2240      	movs	r2, #64	@ 0x40
34004f2e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER2);
#else
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER2);
34004f32:	2102      	movs	r1, #2
34004f34:	6878      	ldr	r0, [r7, #4]
34004f36:	f000 faf3 	bl	34005520 <HAL_DCMIPP_CSI_TimerCounterEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_TIM1) != 0U)
34004f3a:	69bb      	ldr	r3, [r7, #24]
34004f3c:	f003 0320 	and.w	r3, r3, #32
34004f40:	2b00      	cmp	r3, #0
34004f42:	d01c      	beq.n	34004f7e <HAL_DCMIPP_CSI_IRQHandler+0x472>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_TIM1) != 0U)
34004f44:	693b      	ldr	r3, [r7, #16]
34004f46:	f003 0320 	and.w	r3, r3, #32
34004f4a:	2b00      	cmp	r3, #0
34004f4c:	d017      	beq.n	34004f7e <HAL_DCMIPP_CSI_IRQHandler+0x472>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004f4e:	687b      	ldr	r3, [r7, #4]
34004f50:	681b      	ldr	r3, [r3, #0]
34004f52:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004f56:	f003 0304 	and.w	r3, r3, #4
34004f5a:	2b04      	cmp	r3, #4
34004f5c:	d107      	bne.n	34004f6e <HAL_DCMIPP_CSI_IRQHandler+0x462>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM1);
34004f5e:	69fb      	ldr	r3, [r7, #28]
34004f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004f64:	f023 0220 	bic.w	r2, r3, #32
34004f68:	69fb      	ldr	r3, [r7, #28]
34004f6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM1);
34004f6e:	69fb      	ldr	r3, [r7, #28]
34004f70:	2220      	movs	r2, #32
34004f72:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER1);
#else
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER1);
34004f76:	2101      	movs	r1, #1
34004f78:	6878      	ldr	r0, [r7, #4]
34004f7a:	f000 fad1 	bl	34005520 <HAL_DCMIPP_CSI_TimerCounterEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_TIM0) != 0U)
34004f7e:	69bb      	ldr	r3, [r7, #24]
34004f80:	f003 0310 	and.w	r3, r3, #16
34004f84:	2b00      	cmp	r3, #0
34004f86:	d01c      	beq.n	34004fc2 <HAL_DCMIPP_CSI_IRQHandler+0x4b6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_TIM0) != 0U)
34004f88:	693b      	ldr	r3, [r7, #16]
34004f8a:	f003 0310 	and.w	r3, r3, #16
34004f8e:	2b00      	cmp	r3, #0
34004f90:	d017      	beq.n	34004fc2 <HAL_DCMIPP_CSI_IRQHandler+0x4b6>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004f92:	687b      	ldr	r3, [r7, #4]
34004f94:	681b      	ldr	r3, [r3, #0]
34004f96:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004f9a:	f003 0304 	and.w	r3, r3, #4
34004f9e:	2b04      	cmp	r3, #4
34004fa0:	d107      	bne.n	34004fb2 <HAL_DCMIPP_CSI_IRQHandler+0x4a6>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM0);
34004fa2:	69fb      	ldr	r3, [r7, #28]
34004fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004fa8:	f023 0210 	bic.w	r2, r3, #16
34004fac:	69fb      	ldr	r3, [r7, #28]
34004fae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM0);
34004fb2:	69fb      	ldr	r3, [r7, #28]
34004fb4:	2210      	movs	r2, #16
34004fb6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER0);
#else
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER0);
34004fba:	2100      	movs	r1, #0
34004fbc:	6878      	ldr	r0, [r7, #4]
34004fbe:	f000 faaf 	bl	34005520 <HAL_DCMIPP_CSI_TimerCounterEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization error  */
  if ((sr0flags & DCMIPP_CSI_FLAG_SYNCERR) != 0U)
34004fc2:	69bb      	ldr	r3, [r7, #24]
34004fc4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34004fc8:	2b00      	cmp	r3, #0
34004fca:	d01a      	beq.n	34005002 <HAL_DCMIPP_CSI_IRQHandler+0x4f6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SYNCERR) != 0U)
34004fcc:	693b      	ldr	r3, [r7, #16]
34004fce:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34004fd2:	2b00      	cmp	r3, #0
34004fd4:	d015      	beq.n	34005002 <HAL_DCMIPP_CSI_IRQHandler+0x4f6>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SYNCERR);
34004fd6:	69fb      	ldr	r3, [r7, #28]
34004fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004fdc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
34004fe0:	69fb      	ldr	r3, [r7, #28]
34004fe2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SYNCERR);
34004fe6:	69fb      	ldr	r3, [r7, #28]
34004fe8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
34004fec:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SYNC;
34004ff0:	687b      	ldr	r3, [r7, #4]
34004ff2:	689b      	ldr	r3, [r3, #8]
34004ff4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
34004ff8:	687b      	ldr	r3, [r7, #4]
34004ffa:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004ffc:	6878      	ldr	r0, [r7, #4]
34004ffe:	f000 fa50 	bl	340054a2 <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_WDERR) != 0U)
34005002:	69bb      	ldr	r3, [r7, #24]
34005004:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
34005008:	2b00      	cmp	r3, #0
3400500a:	d01a      	beq.n	34005042 <HAL_DCMIPP_CSI_IRQHandler+0x536>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_WDERR) != 0U)
3400500c:	693b      	ldr	r3, [r7, #16]
3400500e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
34005012:	2b00      	cmp	r3, #0
34005014:	d015      	beq.n	34005042 <HAL_DCMIPP_CSI_IRQHandler+0x536>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_WDERR);
34005016:	69fb      	ldr	r3, [r7, #28]
34005018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400501c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
34005020:	69fb      	ldr	r3, [r7, #28]
34005022:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_WDERR);
34005026:	69fb      	ldr	r3, [r7, #28]
34005028:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
3400502c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_WDG;
34005030:	687b      	ldr	r3, [r7, #4]
34005032:	689b      	ldr	r3, [r3, #8]
34005034:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
34005038:	687b      	ldr	r3, [r7, #4]
3400503a:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
3400503c:	6878      	ldr	r0, [r7, #4]
3400503e:	f000 fa30 	bl	340054a2 <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SPKTERR) != 0U)
34005042:	69bb      	ldr	r3, [r7, #24]
34005044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
34005048:	2b00      	cmp	r3, #0
3400504a:	d01a      	beq.n	34005082 <HAL_DCMIPP_CSI_IRQHandler+0x576>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SPKTERR) != 0U)
3400504c:	693b      	ldr	r3, [r7, #16]
3400504e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
34005052:	2b00      	cmp	r3, #0
34005054:	d015      	beq.n	34005082 <HAL_DCMIPP_CSI_IRQHandler+0x576>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SPKTERR);
34005056:	69fb      	ldr	r3, [r7, #28]
34005058:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400505c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
34005060:	69fb      	ldr	r3, [r7, #28]
34005062:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SPKTERR);
34005066:	69fb      	ldr	r3, [r7, #28]
34005068:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
3400506c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SPKT;
34005070:	687b      	ldr	r3, [r7, #4]
34005072:	689b      	ldr	r3, [r3, #8]
34005074:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
34005078:	687b      	ldr	r3, [r7, #4]
3400507a:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
3400507c:	6878      	ldr	r0, [r7, #4]
3400507e:	f000 fa10 	bl	340054a2 <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_IDERR) != 0U)
34005082:	69bb      	ldr	r3, [r7, #24]
34005084:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34005088:	2b00      	cmp	r3, #0
3400508a:	d01a      	beq.n	340050c2 <HAL_DCMIPP_CSI_IRQHandler+0x5b6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_IDERR) != 0U)
3400508c:	693b      	ldr	r3, [r7, #16]
3400508e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34005092:	2b00      	cmp	r3, #0
34005094:	d015      	beq.n	340050c2 <HAL_DCMIPP_CSI_IRQHandler+0x5b6>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_IDERR);
34005096:	69fb      	ldr	r3, [r7, #28]
34005098:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400509c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
340050a0:	69fb      	ldr	r3, [r7, #28]
340050a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_IDERR);
340050a6:	69fb      	ldr	r3, [r7, #28]
340050a8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
340050ac:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DATA_ID;
340050b0:	687b      	ldr	r3, [r7, #4]
340050b2:	689b      	ldr	r3, [r3, #8]
340050b4:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
340050b8:	687b      	ldr	r3, [r7, #4]
340050ba:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340050bc:	6878      	ldr	r0, [r7, #4]
340050be:	f000 f9f0 	bl	340054a2 <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_CECCERR) != 0U)
340050c2:	69bb      	ldr	r3, [r7, #24]
340050c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
340050c8:	2b00      	cmp	r3, #0
340050ca:	d01a      	beq.n	34005102 <HAL_DCMIPP_CSI_IRQHandler+0x5f6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_CECCERR) != 0U)
340050cc:	693b      	ldr	r3, [r7, #16]
340050ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
340050d2:	2b00      	cmp	r3, #0
340050d4:	d015      	beq.n	34005102 <HAL_DCMIPP_CSI_IRQHandler+0x5f6>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CECCERR);
340050d6:	69fb      	ldr	r3, [r7, #28]
340050d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340050dc:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
340050e0:	69fb      	ldr	r3, [r7, #28]
340050e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_CECCERR);
340050e6:	69fb      	ldr	r3, [r7, #28]
340050e8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
340050ec:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_CECC;
340050f0:	687b      	ldr	r3, [r7, #4]
340050f2:	689b      	ldr	r3, [r3, #8]
340050f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
340050f8:	687b      	ldr	r3, [r7, #4]
340050fa:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340050fc:	6878      	ldr	r0, [r7, #4]
340050fe:	f000 f9d0 	bl	340054a2 <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_ECCERR) != 0U)
34005102:	69bb      	ldr	r3, [r7, #24]
34005104:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
34005108:	2b00      	cmp	r3, #0
3400510a:	d01a      	beq.n	34005142 <HAL_DCMIPP_CSI_IRQHandler+0x636>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_ECCERR) != 0U)
3400510c:	693b      	ldr	r3, [r7, #16]
3400510e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
34005112:	2b00      	cmp	r3, #0
34005114:	d015      	beq.n	34005142 <HAL_DCMIPP_CSI_IRQHandler+0x636>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECCERR);
34005116:	69fb      	ldr	r3, [r7, #28]
34005118:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400511c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
34005120:	69fb      	ldr	r3, [r7, #28]
34005122:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_ECCERR);
34005126:	69fb      	ldr	r3, [r7, #28]
34005128:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
3400512c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_ECC;
34005130:	687b      	ldr	r3, [r7, #4]
34005132:	689b      	ldr	r3, [r3, #8]
34005134:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
34005138:	687b      	ldr	r3, [r7, #4]
3400513a:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
3400513c:	6878      	ldr	r0, [r7, #4]
3400513e:	f000 f9b0 	bl	340054a2 <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_CRCERR) != 0U)
34005142:	69bb      	ldr	r3, [r7, #24]
34005144:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34005148:	2b00      	cmp	r3, #0
3400514a:	d01a      	beq.n	34005182 <HAL_DCMIPP_CSI_IRQHandler+0x676>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_CRCERR) != 0U)
3400514c:	693b      	ldr	r3, [r7, #16]
3400514e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34005152:	2b00      	cmp	r3, #0
34005154:	d015      	beq.n	34005182 <HAL_DCMIPP_CSI_IRQHandler+0x676>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CRCERR);
34005156:	69fb      	ldr	r3, [r7, #28]
34005158:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400515c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34005160:	69fb      	ldr	r3, [r7, #28]
34005162:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_CRCERR);
34005166:	69fb      	ldr	r3, [r7, #28]
34005168:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
3400516c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_CRC;
34005170:	687b      	ldr	r3, [r7, #4]
34005172:	689b      	ldr	r3, [r3, #8]
34005174:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
34005178:	687b      	ldr	r3, [r7, #4]
3400517a:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
3400517c:	6878      	ldr	r0, [r7, #4]
3400517e:	f000 f990 	bl	340054a2 <HAL_DCMIPP_ErrorCallback>
    }
  }

  /* Lane 0 Errors */
  /* Start Of Transmission error  */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTDL0) != 0U)
34005182:	697b      	ldr	r3, [r7, #20]
34005184:	f003 0301 	and.w	r3, r3, #1
34005188:	2b00      	cmp	r3, #0
3400518a:	d01d      	beq.n	340051c8 <HAL_DCMIPP_CSI_IRQHandler+0x6bc>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTDL0) != 0U)
3400518c:	68fb      	ldr	r3, [r7, #12]
3400518e:	f003 0301 	and.w	r3, r3, #1
34005192:	2b00      	cmp	r3, #0
34005194:	d018      	beq.n	340051c8 <HAL_DCMIPP_CSI_IRQHandler+0x6bc>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTDL0);
34005196:	69fb      	ldr	r3, [r7, #28]
34005198:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400519c:	f023 0201 	bic.w	r2, r3, #1
340051a0:	69fb      	ldr	r3, [r7, #28]
340051a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTDL0);
340051a6:	69fb      	ldr	r3, [r7, #28]
340051a8:	2201      	movs	r2, #1
340051aa:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT;
340051ae:	687b      	ldr	r3, [r7, #4]
340051b0:	689b      	ldr	r3, [r3, #8]
340051b2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
340051b6:	687b      	ldr	r3, [r7, #4]
340051b8:	609a      	str	r2, [r3, #8]

      /* Change CSI state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
340051ba:	687b      	ldr	r3, [r7, #4]
340051bc:	2204      	movs	r2, #4
340051be:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
340051c0:	2101      	movs	r1, #1
340051c2:	6878      	ldr	r0, [r7, #4]
340051c4:	f000 f977 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Start Of Transmission Synchronisation error   */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTSYNCDL0) != 0U)
340051c8:	697b      	ldr	r3, [r7, #20]
340051ca:	f003 0302 	and.w	r3, r3, #2
340051ce:	2b00      	cmp	r3, #0
340051d0:	d01d      	beq.n	3400520e <HAL_DCMIPP_CSI_IRQHandler+0x702>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTSYNCDL0) != 0U)
340051d2:	68fb      	ldr	r3, [r7, #12]
340051d4:	f003 0302 	and.w	r3, r3, #2
340051d8:	2b00      	cmp	r3, #0
340051da:	d018      	beq.n	3400520e <HAL_DCMIPP_CSI_IRQHandler+0x702>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL0);
340051dc:	69fb      	ldr	r3, [r7, #28]
340051de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340051e2:	f023 0202 	bic.w	r2, r3, #2
340051e6:	69fb      	ldr	r3, [r7, #28]
340051e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTSYNCDL0);
340051ec:	69fb      	ldr	r3, [r7, #28]
340051ee:	2202      	movs	r2, #2
340051f0:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT_SYNC;
340051f4:	687b      	ldr	r3, [r7, #4]
340051f6:	689b      	ldr	r3, [r3, #8]
340051f8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
340051fc:	687b      	ldr	r3, [r7, #4]
340051fe:	609a      	str	r2, [r3, #8]

      /* Change CSI state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34005200:	687b      	ldr	r3, [r7, #4]
34005202:	2204      	movs	r2, #4
34005204:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34005206:	2101      	movs	r1, #1
34005208:	6878      	ldr	r0, [r7, #4]
3400520a:	f000 f954 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Escape entry error   */
  if ((sr1flags & DCMIPP_CSI_FLAG_EESCDL0) != 0U)
3400520e:	697b      	ldr	r3, [r7, #20]
34005210:	f003 0304 	and.w	r3, r3, #4
34005214:	2b00      	cmp	r3, #0
34005216:	d01a      	beq.n	3400524e <HAL_DCMIPP_CSI_IRQHandler+0x742>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_EESCDL0) != 0U)
34005218:	68fb      	ldr	r3, [r7, #12]
3400521a:	f003 0304 	and.w	r3, r3, #4
3400521e:	2b00      	cmp	r3, #0
34005220:	d015      	beq.n	3400524e <HAL_DCMIPP_CSI_IRQHandler+0x742>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL0);
34005222:	69fb      	ldr	r3, [r7, #28]
34005224:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34005228:	f023 0204 	bic.w	r2, r3, #4
3400522c:	69fb      	ldr	r3, [r7, #28]
3400522e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_EESCDL0);
34005232:	69fb      	ldr	r3, [r7, #28]
34005234:	2204      	movs	r2, #4
34005236:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_ESCAPE;
3400523a:	687b      	ldr	r3, [r7, #4]
3400523c:	689b      	ldr	r3, [r3, #8]
3400523e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
34005242:	687b      	ldr	r3, [r7, #4]
34005244:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34005246:	2101      	movs	r1, #1
34005248:	6878      	ldr	r0, [r7, #4]
3400524a:	f000 f934 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Low power data transmission synchronization error  */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESYNCESCDL0) != 0U)
3400524e:	697b      	ldr	r3, [r7, #20]
34005250:	f003 0308 	and.w	r3, r3, #8
34005254:	2b00      	cmp	r3, #0
34005256:	d01a      	beq.n	3400528e <HAL_DCMIPP_CSI_IRQHandler+0x782>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESYNCESCDL0) != 0U)
34005258:	68fb      	ldr	r3, [r7, #12]
3400525a:	f003 0308 	and.w	r3, r3, #8
3400525e:	2b00      	cmp	r3, #0
34005260:	d015      	beq.n	3400528e <HAL_DCMIPP_CSI_IRQHandler+0x782>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL0);
34005262:	69fb      	ldr	r3, [r7, #28]
34005264:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34005268:	f023 0208 	bic.w	r2, r3, #8
3400526c:	69fb      	ldr	r3, [r7, #28]
3400526e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESYNCESCDL0);
34005272:	69fb      	ldr	r3, [r7, #28]
34005274:	2208      	movs	r2, #8
34005276:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_LP_SYNC;
3400527a:	687b      	ldr	r3, [r7, #4]
3400527c:	689b      	ldr	r3, [r3, #8]
3400527e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
34005282:	687b      	ldr	r3, [r7, #4]
34005284:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34005286:	2101      	movs	r1, #1
34005288:	6878      	ldr	r0, [r7, #4]
3400528a:	f000 f914 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Error control on data line */
  if ((sr1flags & DCMIPP_CSI_FLAG_ECTRLDL0) != 0U)
3400528e:	697b      	ldr	r3, [r7, #20]
34005290:	f003 0310 	and.w	r3, r3, #16
34005294:	2b00      	cmp	r3, #0
34005296:	d01a      	beq.n	340052ce <HAL_DCMIPP_CSI_IRQHandler+0x7c2>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ECTRLDL0) != 0U)
34005298:	68fb      	ldr	r3, [r7, #12]
3400529a:	f003 0310 	and.w	r3, r3, #16
3400529e:	2b00      	cmp	r3, #0
340052a0:	d015      	beq.n	340052ce <HAL_DCMIPP_CSI_IRQHandler+0x7c2>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL0);
340052a2:	69fb      	ldr	r3, [r7, #28]
340052a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340052a8:	f023 0210 	bic.w	r2, r3, #16
340052ac:	69fb      	ldr	r3, [r7, #28]
340052ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ECTRLDL0);
340052b2:	69fb      	ldr	r3, [r7, #28]
340052b4:	2210      	movs	r2, #16
340052b6:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_CTRL;
340052ba:	687b      	ldr	r3, [r7, #4]
340052bc:	689b      	ldr	r3, [r3, #8]
340052be:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
340052c2:	687b      	ldr	r3, [r7, #4]
340052c4:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
340052c6:	2101      	movs	r1, #1
340052c8:	6878      	ldr	r0, [r7, #4]
340052ca:	f000 f8f4 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
    }
  }

  /* Lane 1 Errors */
  /* Start Of Transmission error  */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTDL1) != 0U)
340052ce:	697b      	ldr	r3, [r7, #20]
340052d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340052d4:	2b00      	cmp	r3, #0
340052d6:	d01e      	beq.n	34005316 <HAL_DCMIPP_CSI_IRQHandler+0x80a>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTDL1) != 0U)
340052d8:	68fb      	ldr	r3, [r7, #12]
340052da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340052de:	2b00      	cmp	r3, #0
340052e0:	d019      	beq.n	34005316 <HAL_DCMIPP_CSI_IRQHandler+0x80a>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTDL1);
340052e2:	69fb      	ldr	r3, [r7, #28]
340052e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340052e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
340052ec:	69fb      	ldr	r3, [r7, #28]
340052ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTDL1);
340052f2:	69fb      	ldr	r3, [r7, #28]
340052f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
340052f8:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT;
340052fc:	687b      	ldr	r3, [r7, #4]
340052fe:	689b      	ldr	r3, [r3, #8]
34005300:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
34005304:	687b      	ldr	r3, [r7, #4]
34005306:	609a      	str	r2, [r3, #8]

      /* Change CSI state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34005308:	687b      	ldr	r3, [r7, #4]
3400530a:	2204      	movs	r2, #4
3400530c:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
3400530e:	2102      	movs	r1, #2
34005310:	6878      	ldr	r0, [r7, #4]
34005312:	f000 f8d0 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Start Of Transmission Synchronisation error   */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTSYNCDL1) != 0U)
34005316:	697b      	ldr	r3, [r7, #20]
34005318:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400531c:	2b00      	cmp	r3, #0
3400531e:	d01e      	beq.n	3400535e <HAL_DCMIPP_CSI_IRQHandler+0x852>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTSYNCDL1) != 0U)
34005320:	68fb      	ldr	r3, [r7, #12]
34005322:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34005326:	2b00      	cmp	r3, #0
34005328:	d019      	beq.n	3400535e <HAL_DCMIPP_CSI_IRQHandler+0x852>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL1);
3400532a:	69fb      	ldr	r3, [r7, #28]
3400532c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34005330:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34005334:	69fb      	ldr	r3, [r7, #28]
34005336:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTSYNCDL1);
3400533a:	69fb      	ldr	r3, [r7, #28]
3400533c:	f44f 7200 	mov.w	r2, #512	@ 0x200
34005340:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT_SYNC;
34005344:	687b      	ldr	r3, [r7, #4]
34005346:	689b      	ldr	r3, [r3, #8]
34005348:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
3400534c:	687b      	ldr	r3, [r7, #4]
3400534e:	609a      	str	r2, [r3, #8]

      /* Change CSI state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34005350:	687b      	ldr	r3, [r7, #4]
34005352:	2204      	movs	r2, #4
34005354:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34005356:	2102      	movs	r1, #2
34005358:	6878      	ldr	r0, [r7, #4]
3400535a:	f000 f8ac 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Escape entry error   */
  if ((sr1flags & DCMIPP_CSI_FLAG_EESCDL1) != 0U)
3400535e:	697b      	ldr	r3, [r7, #20]
34005360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34005364:	2b00      	cmp	r3, #0
34005366:	d01b      	beq.n	340053a0 <HAL_DCMIPP_CSI_IRQHandler+0x894>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_EESCDL1) != 0U)
34005368:	68fb      	ldr	r3, [r7, #12]
3400536a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3400536e:	2b00      	cmp	r3, #0
34005370:	d016      	beq.n	340053a0 <HAL_DCMIPP_CSI_IRQHandler+0x894>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL1);
34005372:	69fb      	ldr	r3, [r7, #28]
34005374:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34005378:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
3400537c:	69fb      	ldr	r3, [r7, #28]
3400537e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_EESCDL1);
34005382:	69fb      	ldr	r3, [r7, #28]
34005384:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34005388:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_ESCAPE;
3400538c:	687b      	ldr	r3, [r7, #4]
3400538e:	689b      	ldr	r3, [r3, #8]
34005390:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
34005394:	687b      	ldr	r3, [r7, #4]
34005396:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34005398:	2102      	movs	r1, #2
3400539a:	6878      	ldr	r0, [r7, #4]
3400539c:	f000 f88b 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Low power data transmission synchronization error  */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESYNCESCDL1) != 0U)
340053a0:	697b      	ldr	r3, [r7, #20]
340053a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
340053a6:	2b00      	cmp	r3, #0
340053a8:	d01b      	beq.n	340053e2 <HAL_DCMIPP_CSI_IRQHandler+0x8d6>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESYNCESCDL1) != 0U)
340053aa:	68fb      	ldr	r3, [r7, #12]
340053ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
340053b0:	2b00      	cmp	r3, #0
340053b2:	d016      	beq.n	340053e2 <HAL_DCMIPP_CSI_IRQHandler+0x8d6>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL1);
340053b4:	69fb      	ldr	r3, [r7, #28]
340053b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340053ba:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
340053be:	69fb      	ldr	r3, [r7, #28]
340053c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESYNCESCDL1);
340053c4:	69fb      	ldr	r3, [r7, #28]
340053c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
340053ca:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_LP_SYNC;
340053ce:	687b      	ldr	r3, [r7, #4]
340053d0:	689b      	ldr	r3, [r3, #8]
340053d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
340053d6:	687b      	ldr	r3, [r7, #4]
340053d8:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
340053da:	2102      	movs	r1, #2
340053dc:	6878      	ldr	r0, [r7, #4]
340053de:	f000 f86a 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Error control on data line */
  if ((sr1flags & DCMIPP_CSI_IT_ECTRLDL1) != 0U)
340053e2:	697b      	ldr	r3, [r7, #20]
340053e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
340053e8:	2b00      	cmp	r3, #0
340053ea:	d01b      	beq.n	34005424 <HAL_DCMIPP_CSI_IRQHandler+0x918>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ECTRLDL1) != 0U)
340053ec:	68fb      	ldr	r3, [r7, #12]
340053ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
340053f2:	2b00      	cmp	r3, #0
340053f4:	d016      	beq.n	34005424 <HAL_DCMIPP_CSI_IRQHandler+0x918>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL1);
340053f6:	69fb      	ldr	r3, [r7, #28]
340053f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340053fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
34005400:	69fb      	ldr	r3, [r7, #28]
34005402:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_IT_ECTRLDL1);
34005406:	69fb      	ldr	r3, [r7, #28]
34005408:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
3400540c:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_CTRL;
34005410:	687b      	ldr	r3, [r7, #4]
34005412:	689b      	ldr	r3, [r3, #8]
34005414:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
34005418:	687b      	ldr	r3, [r7, #4]
3400541a:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
3400541c:	2102      	movs	r1, #2
3400541e:	6878      	ldr	r0, [r7, #4]
34005420:	f000 f849 	bl	340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SPKT) != 0U)
34005424:	69bb      	ldr	r3, [r7, #24]
34005426:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400542a:	2b00      	cmp	r3, #0
3400542c:	d014      	beq.n	34005458 <HAL_DCMIPP_CSI_IRQHandler+0x94c>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SPKT) != 0U)
3400542e:	693b      	ldr	r3, [r7, #16]
34005430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34005434:	2b00      	cmp	r3, #0
34005436:	d00f      	beq.n	34005458 <HAL_DCMIPP_CSI_IRQHandler+0x94c>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SPKT);
34005438:	69fb      	ldr	r3, [r7, #28]
3400543a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400543e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
34005442:	69fb      	ldr	r3, [r7, #28]
34005444:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SPKT);
34005448:	69fb      	ldr	r3, [r7, #28]
3400544a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
3400544e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ShortPacketDetectionEventCallback(hdcmipp);
#else
      HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback(hdcmipp);
34005452:	6878      	ldr	r0, [r7, #4]
34005454:	f000 f844 	bl	340054e0 <HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }
}
34005458:	bf00      	nop
3400545a:	3720      	adds	r7, #32
3400545c:	46bd      	mov	sp, r7
3400545e:	bd80      	pop	{r7, pc}

34005460 <HAL_DCMIPP_PIPE_LineEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_LineEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
34005460:	b480      	push	{r7}
34005462:	b083      	sub	sp, #12
34005464:	af00      	add	r7, sp, #0
34005466:	6078      	str	r0, [r7, #4]
34005468:	6039      	str	r1, [r7, #0]
            the HAL_DCMIPP_LineEventMainPipeCallback could be implemented in the user file
   */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Pipe);
  UNUSED(hdcmipp);
}
3400546a:	bf00      	nop
3400546c:	370c      	adds	r7, #12
3400546e:	46bd      	mov	sp, r7
34005470:	f85d 7b04 	ldr.w	r7, [sp], #4
34005474:	4770      	bx	lr

34005476 <HAL_DCMIPP_PIPE_LimitEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_LimitEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
34005476:	b480      	push	{r7}
34005478:	b083      	sub	sp, #12
3400547a:	af00      	add	r7, sp, #0
3400547c:	6078      	str	r0, [r7, #4]
3400547e:	6039      	str	r1, [r7, #0]
            the HAL_DCMIPP_LimitEventDumpPipeCallback could be implemented in the user file
   */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Pipe);
  UNUSED(hdcmipp);
}
34005480:	bf00      	nop
34005482:	370c      	adds	r7, #12
34005484:	46bd      	mov	sp, r7
34005486:	f85d 7b04 	ldr.w	r7, [sp], #4
3400548a:	4770      	bx	lr

3400548c <HAL_DCMIPP_PIPE_ErrorCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_ErrorCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
3400548c:	b480      	push	{r7}
3400548e:	b083      	sub	sp, #12
34005490:	af00      	add	r7, sp, #0
34005492:	6078      	str	r0, [r7, #4]
34005494:	6039      	str	r1, [r7, #0]
            the HAL_DCMIPP_SyncErrorEventCallback could be implemented in the user file
   */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Pipe);
  UNUSED(hdcmipp);
}
34005496:	bf00      	nop
34005498:	370c      	adds	r7, #12
3400549a:	46bd      	mov	sp, r7
3400549c:	f85d 7b04 	ldr.w	r7, [sp], #4
340054a0:	4770      	bx	lr

340054a2 <HAL_DCMIPP_ErrorCallback>:
  * @brief  Error callback on DCMIPP
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_ErrorCallback(DCMIPP_HandleTypeDef *hdcmipp)
{
340054a2:	b480      	push	{r7}
340054a4:	b083      	sub	sp, #12
340054a6:	af00      	add	r7, sp, #0
340054a8:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_ErrorCallback could be implemented in the user file
   */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmipp);
}
340054aa:	bf00      	nop
340054ac:	370c      	adds	r7, #12
340054ae:	46bd      	mov	sp, r7
340054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
340054b4:	4770      	bx	lr

340054b6 <HAL_DCMIPP_CSI_LineErrorCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  DataLane
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_LineErrorCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t DataLane)
{
340054b6:	b480      	push	{r7}
340054b8:	b083      	sub	sp, #12
340054ba:	af00      	add	r7, sp, #0
340054bc:	6078      	str	r0, [r7, #4]
340054be:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_LineErrorCallback could be implemented in the user file
   */
  UNUSED(DataLane);
  UNUSED(hdcmipp);
}
340054c0:	bf00      	nop
340054c2:	370c      	adds	r7, #12
340054c4:	46bd      	mov	sp, r7
340054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
340054ca:	4770      	bx	lr

340054cc <HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback>:
  * @brief  Clock Changer Fifo Full Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback(DCMIPP_HandleTypeDef *hdcmipp)
{
340054cc:	b480      	push	{r7}
340054ce:	b083      	sub	sp, #12
340054d0:	af00      	add	r7, sp, #0
340054d2:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
}
340054d4:	bf00      	nop
340054d6:	370c      	adds	r7, #12
340054d8:	46bd      	mov	sp, r7
340054da:	f85d 7b04 	ldr.w	r7, [sp], #4
340054de:	4770      	bx	lr

340054e0 <HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback>:
  * @brief  Short Packet Detection Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback(DCMIPP_HandleTypeDef *hdcmipp)
{
340054e0:	b480      	push	{r7}
340054e2:	b083      	sub	sp, #12
340054e4:	af00      	add	r7, sp, #0
340054e6:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
}
340054e8:	bf00      	nop
340054ea:	370c      	adds	r7, #12
340054ec:	46bd      	mov	sp, r7
340054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
340054f2:	4770      	bx	lr

340054f4 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  VirtualChannel
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_EndOfFrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t VirtualChannel)
{
340054f4:	b480      	push	{r7}
340054f6:	b083      	sub	sp, #12
340054f8:	af00      	add	r7, sp, #0
340054fa:	6078      	str	r0, [r7, #4]
340054fc:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_EndOfFrameEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
  UNUSED(VirtualChannel);
}
340054fe:	bf00      	nop
34005500:	370c      	adds	r7, #12
34005502:	46bd      	mov	sp, r7
34005504:	f85d 7b04 	ldr.w	r7, [sp], #4
34005508:	4770      	bx	lr

3400550a <HAL_DCMIPP_CSI_StartOfFrameEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  VirtualChannel
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_StartOfFrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t VirtualChannel)
{
3400550a:	b480      	push	{r7}
3400550c:	b083      	sub	sp, #12
3400550e:	af00      	add	r7, sp, #0
34005510:	6078      	str	r0, [r7, #4]
34005512:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_StartOfFrameEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
  UNUSED(VirtualChannel);
}
34005514:	bf00      	nop
34005516:	370c      	adds	r7, #12
34005518:	46bd      	mov	sp, r7
3400551a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400551e:	4770      	bx	lr

34005520 <HAL_DCMIPP_CSI_TimerCounterEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Timer
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_TimerCounterEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Timer)
{
34005520:	b480      	push	{r7}
34005522:	b083      	sub	sp, #12
34005524:	af00      	add	r7, sp, #0
34005526:	6078      	str	r0, [r7, #4]
34005528:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_TimerCounterEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
  UNUSED(Timer);
}
3400552a:	bf00      	nop
3400552c:	370c      	adds	r7, #12
3400552e:	46bd      	mov	sp, r7
34005530:	f85d 7b04 	ldr.w	r7, [sp], #4
34005534:	4770      	bx	lr

34005536 <HAL_DCMIPP_CSI_LineByteEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Counter
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_LineByteEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Counter)
{
34005536:	b480      	push	{r7}
34005538:	b083      	sub	sp, #12
3400553a:	af00      	add	r7, sp, #0
3400553c:	6078      	str	r0, [r7, #4]
3400553e:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
          the HAL_DCMIPP_CSI_LineByteEventCallback could be implemented in the user file
  */
  UNUSED(hdcmipp);
  UNUSED(Counter);
}
34005540:	bf00      	nop
34005542:	370c      	adds	r7, #12
34005544:	46bd      	mov	sp, r7
34005546:	f85d 7b04 	ldr.w	r7, [sp], #4
3400554a:	4770      	bx	lr

3400554c <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
3400554c:	b580      	push	{r7, lr}
3400554e:	b084      	sub	sp, #16
34005550:	af00      	add	r7, sp, #0
34005552:	60f8      	str	r0, [r7, #12]
34005554:	60b9      	str	r1, [r7, #8]
34005556:	607a      	str	r2, [r7, #4]
34005558:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
3400555a:	68fb      	ldr	r3, [r7, #12]
3400555c:	2b00      	cmp	r3, #0
3400555e:	d101      	bne.n	34005564 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
34005560:	2301      	movs	r3, #1
34005562:	e05b      	b.n	3400561c <HAL_DMA_Start_IT+0xd0>
  }

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));
34005564:	683b      	ldr	r3, [r7, #0]
34005566:	2b00      	cmp	r3, #0
34005568:	d003      	beq.n	34005572 <HAL_DMA_Start_IT+0x26>
3400556a:	683b      	ldr	r3, [r7, #0]
3400556c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34005570:	d304      	bcc.n	3400557c <HAL_DMA_Start_IT+0x30>
34005572:	f240 2143 	movw	r1, #579	@ 0x243
34005576:	482b      	ldr	r0, [pc, #172]	@ (34005624 <HAL_DMA_Start_IT+0xd8>)
34005578:	f7fc fd40 	bl	34001ffc <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
3400557c:	68fb      	ldr	r3, [r7, #12]
3400557e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
34005582:	2b01      	cmp	r3, #1
34005584:	d101      	bne.n	3400558a <HAL_DMA_Start_IT+0x3e>
34005586:	2302      	movs	r3, #2
34005588:	e048      	b.n	3400561c <HAL_DMA_Start_IT+0xd0>
3400558a:	68fb      	ldr	r3, [r7, #12]
3400558c:	2201      	movs	r2, #1
3400558e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
34005592:	68fb      	ldr	r3, [r7, #12]
34005594:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34005598:	b2db      	uxtb	r3, r3
3400559a:	2b01      	cmp	r3, #1
3400559c:	d136      	bne.n	3400560c <HAL_DMA_Start_IT+0xc0>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
3400559e:	68fb      	ldr	r3, [r7, #12]
340055a0:	2202      	movs	r2, #2
340055a2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
340055a6:	68fb      	ldr	r3, [r7, #12]
340055a8:	2200      	movs	r2, #0
340055aa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
340055ac:	683b      	ldr	r3, [r7, #0]
340055ae:	687a      	ldr	r2, [r7, #4]
340055b0:	68b9      	ldr	r1, [r7, #8]
340055b2:	68f8      	ldr	r0, [r7, #12]
340055b4:	f000 f9d6 	bl	34005964 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
340055b8:	68fb      	ldr	r3, [r7, #12]
340055ba:	681b      	ldr	r3, [r3, #0]
340055bc:	695a      	ldr	r2, [r3, #20]
340055be:	68fb      	ldr	r3, [r7, #12]
340055c0:	681b      	ldr	r3, [r3, #0]
340055c2:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
340055c6:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
340055c8:	68fb      	ldr	r3, [r7, #12]
340055ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
340055cc:	2b00      	cmp	r3, #0
340055ce:	d007      	beq.n	340055e0 <HAL_DMA_Start_IT+0x94>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
340055d0:	68fb      	ldr	r3, [r7, #12]
340055d2:	681b      	ldr	r3, [r3, #0]
340055d4:	695a      	ldr	r2, [r3, #20]
340055d6:	68fb      	ldr	r3, [r7, #12]
340055d8:	681b      	ldr	r3, [r3, #0]
340055da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
340055de:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
340055e0:	68fb      	ldr	r3, [r7, #12]
340055e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
340055e4:	2b00      	cmp	r3, #0
340055e6:	d007      	beq.n	340055f8 <HAL_DMA_Start_IT+0xac>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
340055e8:	68fb      	ldr	r3, [r7, #12]
340055ea:	681b      	ldr	r3, [r3, #0]
340055ec:	695a      	ldr	r2, [r3, #20]
340055ee:	68fb      	ldr	r3, [r7, #12]
340055f0:	681b      	ldr	r3, [r3, #0]
340055f2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
340055f6:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
340055f8:	68fb      	ldr	r3, [r7, #12]
340055fa:	681b      	ldr	r3, [r3, #0]
340055fc:	695a      	ldr	r2, [r3, #20]
340055fe:	68fb      	ldr	r3, [r7, #12]
34005600:	681b      	ldr	r3, [r3, #0]
34005602:	f042 0201 	orr.w	r2, r2, #1
34005606:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
34005608:	2300      	movs	r3, #0
3400560a:	e007      	b.n	3400561c <HAL_DMA_Start_IT+0xd0>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
3400560c:	68fb      	ldr	r3, [r7, #12]
3400560e:	2240      	movs	r2, #64	@ 0x40
34005610:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
34005612:	68fb      	ldr	r3, [r7, #12]
34005614:	2200      	movs	r2, #0
34005616:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
3400561a:	2301      	movs	r3, #1
}
3400561c:	4618      	mov	r0, r3
3400561e:	3710      	adds	r7, #16
34005620:	46bd      	mov	sp, r7
34005622:	bd80      	pop	{r7, pc}
34005624:	3401e95c 	.word	0x3401e95c

34005628 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
34005628:	b480      	push	{r7}
3400562a:	b083      	sub	sp, #12
3400562c:	af00      	add	r7, sp, #0
3400562e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
34005630:	687b      	ldr	r3, [r7, #4]
34005632:	2b00      	cmp	r3, #0
34005634:	d101      	bne.n	3400563a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
34005636:	2301      	movs	r3, #1
34005638:	e019      	b.n	3400566e <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
3400563a:	687b      	ldr	r3, [r7, #4]
3400563c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34005640:	b2db      	uxtb	r3, r3
34005642:	2b02      	cmp	r3, #2
34005644:	d004      	beq.n	34005650 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
34005646:	687b      	ldr	r3, [r7, #4]
34005648:	2220      	movs	r2, #32
3400564a:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
3400564c:	2301      	movs	r3, #1
3400564e:	e00e      	b.n	3400566e <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
34005650:	687b      	ldr	r3, [r7, #4]
34005652:	2204      	movs	r2, #4
34005654:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
34005658:	687b      	ldr	r3, [r7, #4]
3400565a:	681b      	ldr	r3, [r3, #0]
3400565c:	695b      	ldr	r3, [r3, #20]
3400565e:	687a      	ldr	r2, [r7, #4]
34005660:	6812      	ldr	r2, [r2, #0]
34005662:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
34005666:	f043 0304 	orr.w	r3, r3, #4
3400566a:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
3400566c:	2300      	movs	r3, #0
}
3400566e:	4618      	mov	r0, r3
34005670:	370c      	adds	r7, #12
34005672:	46bd      	mov	sp, r7
34005674:	f85d 7b04 	ldr.w	r7, [sp], #4
34005678:	4770      	bx	lr

3400567a <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
3400567a:	b580      	push	{r7, lr}
3400567c:	b086      	sub	sp, #24
3400567e:	af00      	add	r7, sp, #0
34005680:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
34005682:	687b      	ldr	r3, [r7, #4]
34005684:	681b      	ldr	r3, [r3, #0]
34005686:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
3400568a:	f023 030f 	bic.w	r3, r3, #15
3400568e:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
34005690:	687b      	ldr	r3, [r7, #4]
34005692:	681b      	ldr	r3, [r3, #0]
34005694:	f3c3 030b 	ubfx	r3, r3, #0, #12
34005698:	3b50      	subs	r3, #80	@ 0x50
3400569a:	09db      	lsrs	r3, r3, #7
3400569c:	f003 031f 	and.w	r3, r3, #31
340056a0:	2201      	movs	r2, #1
340056a2:	fa02 f303 	lsl.w	r3, r2, r3
340056a6:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
340056a8:	697b      	ldr	r3, [r7, #20]
340056aa:	68db      	ldr	r3, [r3, #12]
340056ac:	693a      	ldr	r2, [r7, #16]
340056ae:	4013      	ands	r3, r2
340056b0:	60fb      	str	r3, [r7, #12]
#if defined (CPU_IN_SECURE_STATE)
  uint32_t global_active_flag_s = IS_DMA_GLOBAL_ACTIVE_FLAG_S(p_dma_instance, global_it_flag);
340056b2:	697b      	ldr	r3, [r7, #20]
340056b4:	691b      	ldr	r3, [r3, #16]
340056b6:	693a      	ldr	r2, [r7, #16]
340056b8:	4013      	ands	r3, r2
340056ba:	60bb      	str	r3, [r7, #8]
#endif /* CPU_IN_SECURE_STATE */

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (CPU_IN_SECURE_STATE)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
340056bc:	68bb      	ldr	r3, [r7, #8]
340056be:	2b00      	cmp	r3, #0
340056c0:	d103      	bne.n	340056ca <HAL_DMA_IRQHandler+0x50>
340056c2:	68fb      	ldr	r3, [r7, #12]
340056c4:	2b00      	cmp	r3, #0
340056c6:	f000 813b 	beq.w	34005940 <HAL_DMA_IRQHandler+0x2c6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
340056ca:	687b      	ldr	r3, [r7, #4]
340056cc:	681b      	ldr	r3, [r3, #0]
340056ce:	691b      	ldr	r3, [r3, #16]
340056d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340056d4:	2b00      	cmp	r3, #0
340056d6:	d011      	beq.n	340056fc <HAL_DMA_IRQHandler+0x82>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
340056d8:	687b      	ldr	r3, [r7, #4]
340056da:	681b      	ldr	r3, [r3, #0]
340056dc:	695b      	ldr	r3, [r3, #20]
340056de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340056e2:	2b00      	cmp	r3, #0
340056e4:	d00a      	beq.n	340056fc <HAL_DMA_IRQHandler+0x82>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
340056e6:	687b      	ldr	r3, [r7, #4]
340056e8:	681b      	ldr	r3, [r3, #0]
340056ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
340056ee:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
340056f0:	687b      	ldr	r3, [r7, #4]
340056f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
340056f4:	f043 0201 	orr.w	r2, r3, #1
340056f8:	687b      	ldr	r3, [r7, #4]
340056fa:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
340056fc:	687b      	ldr	r3, [r7, #4]
340056fe:	681b      	ldr	r3, [r3, #0]
34005700:	691b      	ldr	r3, [r3, #16]
34005702:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34005706:	2b00      	cmp	r3, #0
34005708:	d011      	beq.n	3400572e <HAL_DMA_IRQHandler+0xb4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
3400570a:	687b      	ldr	r3, [r7, #4]
3400570c:	681b      	ldr	r3, [r3, #0]
3400570e:	695b      	ldr	r3, [r3, #20]
34005710:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34005714:	2b00      	cmp	r3, #0
34005716:	d00a      	beq.n	3400572e <HAL_DMA_IRQHandler+0xb4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
34005718:	687b      	ldr	r3, [r7, #4]
3400571a:	681b      	ldr	r3, [r3, #0]
3400571c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34005720:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
34005722:	687b      	ldr	r3, [r7, #4]
34005724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34005726:	f043 0202 	orr.w	r2, r3, #2
3400572a:	687b      	ldr	r3, [r7, #4]
3400572c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
3400572e:	687b      	ldr	r3, [r7, #4]
34005730:	681b      	ldr	r3, [r3, #0]
34005732:	691b      	ldr	r3, [r3, #16]
34005734:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34005738:	2b00      	cmp	r3, #0
3400573a:	d011      	beq.n	34005760 <HAL_DMA_IRQHandler+0xe6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
3400573c:	687b      	ldr	r3, [r7, #4]
3400573e:	681b      	ldr	r3, [r3, #0]
34005740:	695b      	ldr	r3, [r3, #20]
34005742:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34005746:	2b00      	cmp	r3, #0
34005748:	d00a      	beq.n	34005760 <HAL_DMA_IRQHandler+0xe6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
3400574a:	687b      	ldr	r3, [r7, #4]
3400574c:	681b      	ldr	r3, [r3, #0]
3400574e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34005752:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
34005754:	687b      	ldr	r3, [r7, #4]
34005756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34005758:	f043 0204 	orr.w	r2, r3, #4
3400575c:	687b      	ldr	r3, [r7, #4]
3400575e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
34005760:	687b      	ldr	r3, [r7, #4]
34005762:	681b      	ldr	r3, [r3, #0]
34005764:	691b      	ldr	r3, [r3, #16]
34005766:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
3400576a:	2b00      	cmp	r3, #0
3400576c:	d011      	beq.n	34005792 <HAL_DMA_IRQHandler+0x118>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
3400576e:	687b      	ldr	r3, [r7, #4]
34005770:	681b      	ldr	r3, [r3, #0]
34005772:	695b      	ldr	r3, [r3, #20]
34005774:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34005778:	2b00      	cmp	r3, #0
3400577a:	d00a      	beq.n	34005792 <HAL_DMA_IRQHandler+0x118>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
3400577c:	687b      	ldr	r3, [r7, #4]
3400577e:	681b      	ldr	r3, [r3, #0]
34005780:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34005784:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
34005786:	687b      	ldr	r3, [r7, #4]
34005788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3400578a:	f043 0208 	orr.w	r2, r3, #8
3400578e:	687b      	ldr	r3, [r7, #4]
34005790:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
34005792:	687b      	ldr	r3, [r7, #4]
34005794:	681b      	ldr	r3, [r3, #0]
34005796:	691b      	ldr	r3, [r3, #16]
34005798:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400579c:	2b00      	cmp	r3, #0
3400579e:	d013      	beq.n	340057c8 <HAL_DMA_IRQHandler+0x14e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
340057a0:	687b      	ldr	r3, [r7, #4]
340057a2:	681b      	ldr	r3, [r3, #0]
340057a4:	695b      	ldr	r3, [r3, #20]
340057a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
340057aa:	2b00      	cmp	r3, #0
340057ac:	d00c      	beq.n	340057c8 <HAL_DMA_IRQHandler+0x14e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
340057ae:	687b      	ldr	r3, [r7, #4]
340057b0:	681b      	ldr	r3, [r3, #0]
340057b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
340057b6:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
340057b8:	687b      	ldr	r3, [r7, #4]
340057ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
340057bc:	2b00      	cmp	r3, #0
340057be:	d003      	beq.n	340057c8 <HAL_DMA_IRQHandler+0x14e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
340057c0:	687b      	ldr	r3, [r7, #4]
340057c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
340057c4:	6878      	ldr	r0, [r7, #4]
340057c6:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
340057c8:	687b      	ldr	r3, [r7, #4]
340057ca:	681b      	ldr	r3, [r3, #0]
340057cc:	691b      	ldr	r3, [r3, #16]
340057ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
340057d2:	2b00      	cmp	r3, #0
340057d4:	d04c      	beq.n	34005870 <HAL_DMA_IRQHandler+0x1f6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
340057d6:	687b      	ldr	r3, [r7, #4]
340057d8:	681b      	ldr	r3, [r3, #0]
340057da:	695b      	ldr	r3, [r3, #20]
340057dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
340057e0:	2b00      	cmp	r3, #0
340057e2:	d045      	beq.n	34005870 <HAL_DMA_IRQHandler+0x1f6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
340057e4:	687b      	ldr	r3, [r7, #4]
340057e6:	681b      	ldr	r3, [r3, #0]
340057e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
340057ec:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
340057ee:	687b      	ldr	r3, [r7, #4]
340057f0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
340057f4:	b2db      	uxtb	r3, r3
340057f6:	2b04      	cmp	r3, #4
340057f8:	d12e      	bne.n	34005858 <HAL_DMA_IRQHandler+0x1de>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
340057fa:	687b      	ldr	r3, [r7, #4]
340057fc:	681b      	ldr	r3, [r3, #0]
340057fe:	695a      	ldr	r2, [r3, #20]
34005800:	687b      	ldr	r3, [r7, #4]
34005802:	681b      	ldr	r3, [r3, #0]
34005804:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
34005808:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
3400580a:	687b      	ldr	r3, [r7, #4]
3400580c:	681b      	ldr	r3, [r3, #0]
3400580e:	695a      	ldr	r2, [r3, #20]
34005810:	687b      	ldr	r3, [r7, #4]
34005812:	681b      	ldr	r3, [r3, #0]
34005814:	f042 0202 	orr.w	r2, r2, #2
34005818:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
3400581a:	687b      	ldr	r3, [r7, #4]
3400581c:	2201      	movs	r2, #1
3400581e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
34005822:	687b      	ldr	r3, [r7, #4]
34005824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
34005826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3400582a:	2b00      	cmp	r3, #0
3400582c:	d007      	beq.n	3400583e <HAL_DMA_IRQHandler+0x1c4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
3400582e:	687b      	ldr	r3, [r7, #4]
34005830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005832:	2201      	movs	r2, #1
34005834:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
34005836:	687b      	ldr	r3, [r7, #4]
34005838:	681b      	ldr	r3, [r3, #0]
3400583a:	2200      	movs	r2, #0
3400583c:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
3400583e:	687b      	ldr	r3, [r7, #4]
34005840:	2200      	movs	r2, #0
34005842:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
34005846:	687b      	ldr	r3, [r7, #4]
34005848:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3400584a:	2b00      	cmp	r3, #0
3400584c:	d07a      	beq.n	34005944 <HAL_DMA_IRQHandler+0x2ca>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
3400584e:	687b      	ldr	r3, [r7, #4]
34005850:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
34005852:	6878      	ldr	r0, [r7, #4]
34005854:	4798      	blx	r3
        }

        return;
34005856:	e075      	b.n	34005944 <HAL_DMA_IRQHandler+0x2ca>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
34005858:	687b      	ldr	r3, [r7, #4]
3400585a:	2205      	movs	r2, #5
3400585c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
34005860:	687b      	ldr	r3, [r7, #4]
34005862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
34005864:	2b00      	cmp	r3, #0
34005866:	d003      	beq.n	34005870 <HAL_DMA_IRQHandler+0x1f6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
34005868:	687b      	ldr	r3, [r7, #4]
3400586a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400586c:	6878      	ldr	r0, [r7, #4]
3400586e:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
34005870:	687b      	ldr	r3, [r7, #4]
34005872:	681b      	ldr	r3, [r3, #0]
34005874:	691b      	ldr	r3, [r3, #16]
34005876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3400587a:	2b00      	cmp	r3, #0
3400587c:	d039      	beq.n	340058f2 <HAL_DMA_IRQHandler+0x278>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
3400587e:	687b      	ldr	r3, [r7, #4]
34005880:	681b      	ldr	r3, [r3, #0]
34005882:	695b      	ldr	r3, [r3, #20]
34005884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34005888:	2b00      	cmp	r3, #0
3400588a:	d032      	beq.n	340058f2 <HAL_DMA_IRQHandler+0x278>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
3400588c:	687b      	ldr	r3, [r7, #4]
3400588e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
34005890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34005894:	2b00      	cmp	r3, #0
34005896:	d012      	beq.n	340058be <HAL_DMA_IRQHandler+0x244>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
34005898:	687b      	ldr	r3, [r7, #4]
3400589a:	681b      	ldr	r3, [r3, #0]
3400589c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400589e:	2b00      	cmp	r3, #0
340058a0:	d116      	bne.n	340058d0 <HAL_DMA_IRQHandler+0x256>
        {
          if (hdma->Instance->CBR1 == 0U)
340058a2:	687b      	ldr	r3, [r7, #4]
340058a4:	681b      	ldr	r3, [r3, #0]
340058a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340058a8:	2b00      	cmp	r3, #0
340058aa:	d111      	bne.n	340058d0 <HAL_DMA_IRQHandler+0x256>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
340058ac:	687b      	ldr	r3, [r7, #4]
340058ae:	2201      	movs	r2, #1
340058b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
340058b4:	687b      	ldr	r3, [r7, #4]
340058b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
340058b8:	2201      	movs	r2, #1
340058ba:	731a      	strb	r2, [r3, #12]
340058bc:	e008      	b.n	340058d0 <HAL_DMA_IRQHandler+0x256>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
340058be:	687b      	ldr	r3, [r7, #4]
340058c0:	681b      	ldr	r3, [r3, #0]
340058c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340058c4:	2b00      	cmp	r3, #0
340058c6:	d103      	bne.n	340058d0 <HAL_DMA_IRQHandler+0x256>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
340058c8:	687b      	ldr	r3, [r7, #4]
340058ca:	2201      	movs	r2, #1
340058cc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
340058d0:	687b      	ldr	r3, [r7, #4]
340058d2:	681b      	ldr	r3, [r3, #0]
340058d4:	f44f 7240 	mov.w	r2, #768	@ 0x300
340058d8:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
340058da:	687b      	ldr	r3, [r7, #4]
340058dc:	2200      	movs	r2, #0
340058de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
340058e2:	687b      	ldr	r3, [r7, #4]
340058e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340058e6:	2b00      	cmp	r3, #0
340058e8:	d003      	beq.n	340058f2 <HAL_DMA_IRQHandler+0x278>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
340058ea:	687b      	ldr	r3, [r7, #4]
340058ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340058ee:	6878      	ldr	r0, [r7, #4]
340058f0:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
340058f2:	687b      	ldr	r3, [r7, #4]
340058f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
340058f6:	2b00      	cmp	r3, #0
340058f8:	d025      	beq.n	34005946 <HAL_DMA_IRQHandler+0x2cc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
340058fa:	687b      	ldr	r3, [r7, #4]
340058fc:	681b      	ldr	r3, [r3, #0]
340058fe:	695a      	ldr	r2, [r3, #20]
34005900:	687b      	ldr	r3, [r7, #4]
34005902:	681b      	ldr	r3, [r3, #0]
34005904:	f042 0202 	orr.w	r2, r2, #2
34005908:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
3400590a:	687b      	ldr	r3, [r7, #4]
3400590c:	2201      	movs	r2, #1
3400590e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
34005912:	687b      	ldr	r3, [r7, #4]
34005914:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
34005916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3400591a:	2b00      	cmp	r3, #0
3400591c:	d003      	beq.n	34005926 <HAL_DMA_IRQHandler+0x2ac>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
3400591e:	687b      	ldr	r3, [r7, #4]
34005920:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005922:	2201      	movs	r2, #1
34005924:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
34005926:	687b      	ldr	r3, [r7, #4]
34005928:	2200      	movs	r2, #0
3400592a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
3400592e:	687b      	ldr	r3, [r7, #4]
34005930:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
34005932:	2b00      	cmp	r3, #0
34005934:	d007      	beq.n	34005946 <HAL_DMA_IRQHandler+0x2cc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
34005936:	687b      	ldr	r3, [r7, #4]
34005938:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400593a:	6878      	ldr	r0, [r7, #4]
3400593c:	4798      	blx	r3
3400593e:	e002      	b.n	34005946 <HAL_DMA_IRQHandler+0x2cc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
34005940:	bf00      	nop
34005942:	e000      	b.n	34005946 <HAL_DMA_IRQHandler+0x2cc>
        return;
34005944:	bf00      	nop
    }
  }
}
34005946:	3718      	adds	r7, #24
34005948:	46bd      	mov	sp, r7
3400594a:	bd80      	pop	{r7, pc}

3400594c <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
3400594c:	b480      	push	{r7}
3400594e:	b083      	sub	sp, #12
34005950:	af00      	add	r7, sp, #0
34005952:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
34005954:	687b      	ldr	r3, [r7, #4]
34005956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
34005958:	4618      	mov	r0, r3
3400595a:	370c      	adds	r7, #12
3400595c:	46bd      	mov	sp, r7
3400595e:	f85d 7b04 	ldr.w	r7, [sp], #4
34005962:	4770      	bx	lr

34005964 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
34005964:	b480      	push	{r7}
34005966:	b085      	sub	sp, #20
34005968:	af00      	add	r7, sp, #0
3400596a:	60f8      	str	r0, [r7, #12]
3400596c:	60b9      	str	r1, [r7, #8]
3400596e:	607a      	str	r2, [r7, #4]
34005970:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
34005972:	68fb      	ldr	r3, [r7, #12]
34005974:	681b      	ldr	r3, [r3, #0]
34005976:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34005978:	0c1b      	lsrs	r3, r3, #16
3400597a:	041b      	lsls	r3, r3, #16
3400597c:	683a      	ldr	r2, [r7, #0]
3400597e:	b291      	uxth	r1, r2
34005980:	68fa      	ldr	r2, [r7, #12]
34005982:	6812      	ldr	r2, [r2, #0]
34005984:	430b      	orrs	r3, r1
34005986:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
34005988:	68fb      	ldr	r3, [r7, #12]
3400598a:	681b      	ldr	r3, [r3, #0]
3400598c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
34005990:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
34005992:	68fb      	ldr	r3, [r7, #12]
34005994:	681b      	ldr	r3, [r3, #0]
34005996:	68ba      	ldr	r2, [r7, #8]
34005998:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
3400599a:	68fb      	ldr	r3, [r7, #12]
3400599c:	681b      	ldr	r3, [r3, #0]
3400599e:	687a      	ldr	r2, [r7, #4]
340059a0:	651a      	str	r2, [r3, #80]	@ 0x50
}
340059a2:	bf00      	nop
340059a4:	3714      	adds	r7, #20
340059a6:	46bd      	mov	sp, r7
340059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
340059ac:	4770      	bx	lr

340059ae <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
340059ae:	b580      	push	{r7, lr}
340059b0:	b084      	sub	sp, #16
340059b2:	af00      	add	r7, sp, #0
340059b4:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
340059b6:	687b      	ldr	r3, [r7, #4]
340059b8:	681b      	ldr	r3, [r3, #0]
340059ba:	685b      	ldr	r3, [r3, #4]
340059bc:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
340059be:	687b      	ldr	r3, [r7, #4]
340059c0:	681b      	ldr	r3, [r3, #0]
340059c2:	681b      	ldr	r3, [r3, #0]
340059c4:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
340059c6:	68fb      	ldr	r3, [r7, #12]
340059c8:	f003 0301 	and.w	r3, r3, #1
340059cc:	2b00      	cmp	r3, #0
340059ce:	d026      	beq.n	34005a1e <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
340059d0:	68bb      	ldr	r3, [r7, #8]
340059d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340059d6:	2b00      	cmp	r3, #0
340059d8:	d021      	beq.n	34005a1e <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
340059da:	687b      	ldr	r3, [r7, #4]
340059dc:	681b      	ldr	r3, [r3, #0]
340059de:	681a      	ldr	r2, [r3, #0]
340059e0:	687b      	ldr	r3, [r7, #4]
340059e2:	681b      	ldr	r3, [r3, #0]
340059e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
340059e8:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
340059ea:	687b      	ldr	r3, [r7, #4]
340059ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
340059ee:	f043 0201 	orr.w	r2, r3, #1
340059f2:	687b      	ldr	r3, [r7, #4]
340059f4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
340059f6:	687b      	ldr	r3, [r7, #4]
340059f8:	681b      	ldr	r3, [r3, #0]
340059fa:	2201      	movs	r2, #1
340059fc:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
340059fe:	687b      	ldr	r3, [r7, #4]
34005a00:	2204      	movs	r2, #4
34005a02:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
34005a06:	687b      	ldr	r3, [r7, #4]
34005a08:	2200      	movs	r2, #0
34005a0a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
34005a0e:	687b      	ldr	r3, [r7, #4]
34005a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34005a12:	2b00      	cmp	r3, #0
34005a14:	d003      	beq.n	34005a1e <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
34005a16:	687b      	ldr	r3, [r7, #4]
34005a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34005a1a:	6878      	ldr	r0, [r7, #4]
34005a1c:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
34005a1e:	68fb      	ldr	r3, [r7, #12]
34005a20:	f003 0320 	and.w	r3, r3, #32
34005a24:	2b00      	cmp	r3, #0
34005a26:	d026      	beq.n	34005a76 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
34005a28:	68bb      	ldr	r3, [r7, #8]
34005a2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34005a2e:	2b00      	cmp	r3, #0
34005a30:	d021      	beq.n	34005a76 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
34005a32:	687b      	ldr	r3, [r7, #4]
34005a34:	681b      	ldr	r3, [r3, #0]
34005a36:	681a      	ldr	r2, [r3, #0]
34005a38:	687b      	ldr	r3, [r7, #4]
34005a3a:	681b      	ldr	r3, [r3, #0]
34005a3c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
34005a40:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
34005a42:	687b      	ldr	r3, [r7, #4]
34005a44:	681b      	ldr	r3, [r3, #0]
34005a46:	2220      	movs	r2, #32
34005a48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
34005a4a:	687b      	ldr	r3, [r7, #4]
34005a4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34005a4e:	f043 0202 	orr.w	r2, r3, #2
34005a52:	687b      	ldr	r3, [r7, #4]
34005a54:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
34005a56:	687b      	ldr	r3, [r7, #4]
34005a58:	2204      	movs	r2, #4
34005a5a:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
34005a5e:	687b      	ldr	r3, [r7, #4]
34005a60:	2200      	movs	r2, #0
34005a62:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
34005a66:	687b      	ldr	r3, [r7, #4]
34005a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34005a6a:	2b00      	cmp	r3, #0
34005a6c:	d003      	beq.n	34005a76 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
34005a6e:	687b      	ldr	r3, [r7, #4]
34005a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34005a72:	6878      	ldr	r0, [r7, #4]
34005a74:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
34005a76:	68fb      	ldr	r3, [r7, #12]
34005a78:	f003 0308 	and.w	r3, r3, #8
34005a7c:	2b00      	cmp	r3, #0
34005a7e:	d026      	beq.n	34005ace <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
34005a80:	68bb      	ldr	r3, [r7, #8]
34005a82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34005a86:	2b00      	cmp	r3, #0
34005a88:	d021      	beq.n	34005ace <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
34005a8a:	687b      	ldr	r3, [r7, #4]
34005a8c:	681b      	ldr	r3, [r3, #0]
34005a8e:	681a      	ldr	r2, [r3, #0]
34005a90:	687b      	ldr	r3, [r7, #4]
34005a92:	681b      	ldr	r3, [r3, #0]
34005a94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
34005a98:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
34005a9a:	687b      	ldr	r3, [r7, #4]
34005a9c:	681b      	ldr	r3, [r3, #0]
34005a9e:	2208      	movs	r2, #8
34005aa0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
34005aa2:	687b      	ldr	r3, [r7, #4]
34005aa4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34005aa6:	f043 0204 	orr.w	r2, r3, #4
34005aaa:	687b      	ldr	r3, [r7, #4]
34005aac:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
34005aae:	687b      	ldr	r3, [r7, #4]
34005ab0:	2204      	movs	r2, #4
34005ab2:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
34005ab6:	687b      	ldr	r3, [r7, #4]
34005ab8:	2200      	movs	r2, #0
34005aba:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
34005abe:	687b      	ldr	r3, [r7, #4]
34005ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34005ac2:	2b00      	cmp	r3, #0
34005ac4:	d003      	beq.n	34005ace <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
34005ac6:	687b      	ldr	r3, [r7, #4]
34005ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34005aca:	6878      	ldr	r0, [r7, #4]
34005acc:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
34005ace:	68fb      	ldr	r3, [r7, #12]
34005ad0:	f003 0304 	and.w	r3, r3, #4
34005ad4:	2b00      	cmp	r3, #0
34005ad6:	d013      	beq.n	34005b00 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
34005ad8:	68bb      	ldr	r3, [r7, #8]
34005ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34005ade:	2b00      	cmp	r3, #0
34005ae0:	d00e      	beq.n	34005b00 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
34005ae2:	687b      	ldr	r3, [r7, #4]
34005ae4:	681b      	ldr	r3, [r3, #0]
34005ae6:	681a      	ldr	r2, [r3, #0]
34005ae8:	687b      	ldr	r3, [r7, #4]
34005aea:	681b      	ldr	r3, [r3, #0]
34005aec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
34005af0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
34005af2:	687b      	ldr	r3, [r7, #4]
34005af4:	681b      	ldr	r3, [r3, #0]
34005af6:	2204      	movs	r2, #4
34005af8:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
34005afa:	6878      	ldr	r0, [r7, #4]
34005afc:	f000 f853 	bl	34005ba6 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
34005b00:	68fb      	ldr	r3, [r7, #12]
34005b02:	f003 0302 	and.w	r3, r3, #2
34005b06:	2b00      	cmp	r3, #0
34005b08:	d024      	beq.n	34005b54 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
34005b0a:	68bb      	ldr	r3, [r7, #8]
34005b0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34005b10:	2b00      	cmp	r3, #0
34005b12:	d01f      	beq.n	34005b54 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
34005b14:	687b      	ldr	r3, [r7, #4]
34005b16:	681b      	ldr	r3, [r3, #0]
34005b18:	681a      	ldr	r2, [r3, #0]
34005b1a:	687b      	ldr	r3, [r7, #4]
34005b1c:	681b      	ldr	r3, [r3, #0]
34005b1e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
34005b22:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
34005b24:	687b      	ldr	r3, [r7, #4]
34005b26:	681b      	ldr	r3, [r3, #0]
34005b28:	2202      	movs	r2, #2
34005b2a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
34005b2c:	687b      	ldr	r3, [r7, #4]
34005b2e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
34005b30:	687b      	ldr	r3, [r7, #4]
34005b32:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
34005b34:	687b      	ldr	r3, [r7, #4]
34005b36:	2201      	movs	r2, #1
34005b38:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
34005b3c:	687b      	ldr	r3, [r7, #4]
34005b3e:	2200      	movs	r2, #0
34005b40:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferCpltCallback != NULL)
34005b44:	687b      	ldr	r3, [r7, #4]
34005b46:	6a1b      	ldr	r3, [r3, #32]
34005b48:	2b00      	cmp	r3, #0
34005b4a:	d003      	beq.n	34005b54 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
34005b4c:	687b      	ldr	r3, [r7, #4]
34005b4e:	6a1b      	ldr	r3, [r3, #32]
34005b50:	6878      	ldr	r0, [r7, #4]
34005b52:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
34005b54:	68fb      	ldr	r3, [r7, #12]
34005b56:	f003 0310 	and.w	r3, r3, #16
34005b5a:	2b00      	cmp	r3, #0
34005b5c:	d01f      	beq.n	34005b9e <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
34005b5e:	68bb      	ldr	r3, [r7, #8]
34005b60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34005b64:	2b00      	cmp	r3, #0
34005b66:	d01a      	beq.n	34005b9e <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
34005b68:	687b      	ldr	r3, [r7, #4]
34005b6a:	681b      	ldr	r3, [r3, #0]
34005b6c:	681a      	ldr	r2, [r3, #0]
34005b6e:	687b      	ldr	r3, [r7, #4]
34005b70:	681b      	ldr	r3, [r3, #0]
34005b72:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
34005b76:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
34005b78:	687b      	ldr	r3, [r7, #4]
34005b7a:	681b      	ldr	r3, [r3, #0]
34005b7c:	2210      	movs	r2, #16
34005b7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
34005b80:	687b      	ldr	r3, [r7, #4]
34005b82:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
34005b84:	687b      	ldr	r3, [r7, #4]
34005b86:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
34005b88:	687b      	ldr	r3, [r7, #4]
34005b8a:	2201      	movs	r2, #1
34005b8c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
34005b90:	687b      	ldr	r3, [r7, #4]
34005b92:	2200      	movs	r2, #0
34005b94:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
34005b98:	6878      	ldr	r0, [r7, #4]
34005b9a:	f000 f80e 	bl	34005bba <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
34005b9e:	bf00      	nop
34005ba0:	3710      	adds	r7, #16
34005ba2:	46bd      	mov	sp, r7
34005ba4:	bd80      	pop	{r7, pc}

34005ba6 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
34005ba6:	b480      	push	{r7}
34005ba8:	b083      	sub	sp, #12
34005baa:	af00      	add	r7, sp, #0
34005bac:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
34005bae:	bf00      	nop
34005bb0:	370c      	adds	r7, #12
34005bb2:	46bd      	mov	sp, r7
34005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
34005bb8:	4770      	bx	lr

34005bba <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
34005bba:	b480      	push	{r7}
34005bbc:	b083      	sub	sp, #12
34005bbe:	af00      	add	r7, sp, #0
34005bc0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
34005bc2:	bf00      	nop
34005bc4:	370c      	adds	r7, #12
34005bc6:	46bd      	mov	sp, r7
34005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
34005bcc:	4770      	bx	lr

34005bce <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
34005bce:	b580      	push	{r7, lr}
34005bd0:	b086      	sub	sp, #24
34005bd2:	af00      	add	r7, sp, #0
34005bd4:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
34005bd6:	687b      	ldr	r3, [r7, #4]
34005bd8:	2b00      	cmp	r3, #0
34005bda:	d003      	beq.n	34005be4 <HAL_DMAEx_List_Start_IT+0x16>
34005bdc:	687b      	ldr	r3, [r7, #4]
34005bde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005be0:	2b00      	cmp	r3, #0
34005be2:	d101      	bne.n	34005be8 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
34005be4:	2301      	movs	r3, #1
34005be6:	e082      	b.n	34005cee <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
34005be8:	687b      	ldr	r3, [r7, #4]
34005bea:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34005bee:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
34005bf0:	687b      	ldr	r3, [r7, #4]
34005bf2:	681b      	ldr	r3, [r3, #0]
34005bf4:	695b      	ldr	r3, [r3, #20]
34005bf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34005bfa:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
34005bfc:	7dfb      	ldrb	r3, [r7, #23]
34005bfe:	2b01      	cmp	r3, #1
34005c00:	d005      	beq.n	34005c0e <HAL_DMAEx_List_Start_IT+0x40>
34005c02:	7dfb      	ldrb	r3, [r7, #23]
34005c04:	2b02      	cmp	r3, #2
34005c06:	d16a      	bne.n	34005cde <HAL_DMAEx_List_Start_IT+0x110>
34005c08:	693b      	ldr	r3, [r7, #16]
34005c0a:	2b00      	cmp	r3, #0
34005c0c:	d067      	beq.n	34005cde <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
34005c0e:	687b      	ldr	r3, [r7, #4]
34005c10:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34005c14:	b2db      	uxtb	r3, r3
34005c16:	2b01      	cmp	r3, #1
34005c18:	d157      	bne.n	34005cca <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
34005c1a:	687b      	ldr	r3, [r7, #4]
34005c1c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
34005c20:	2b01      	cmp	r3, #1
34005c22:	d101      	bne.n	34005c28 <HAL_DMAEx_List_Start_IT+0x5a>
34005c24:	2302      	movs	r3, #2
34005c26:	e062      	b.n	34005cee <HAL_DMAEx_List_Start_IT+0x120>
34005c28:	687b      	ldr	r3, [r7, #4]
34005c2a:	2201      	movs	r2, #1
34005c2c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
34005c30:	687b      	ldr	r3, [r7, #4]
34005c32:	2202      	movs	r2, #2
34005c34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
34005c38:	687b      	ldr	r3, [r7, #4]
34005c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005c3c:	2202      	movs	r2, #2
34005c3e:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
34005c40:	687b      	ldr	r3, [r7, #4]
34005c42:	2200      	movs	r2, #0
34005c44:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
34005c46:	687b      	ldr	r3, [r7, #4]
34005c48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005c4a:	2200      	movs	r2, #0
34005c4c:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
34005c4e:	687b      	ldr	r3, [r7, #4]
34005c50:	681b      	ldr	r3, [r3, #0]
34005c52:	695a      	ldr	r2, [r3, #20]
34005c54:	687b      	ldr	r3, [r7, #4]
34005c56:	681b      	ldr	r3, [r3, #0]
34005c58:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
34005c5c:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
34005c5e:	687b      	ldr	r3, [r7, #4]
34005c60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34005c62:	2b00      	cmp	r3, #0
34005c64:	d007      	beq.n	34005c76 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
34005c66:	687b      	ldr	r3, [r7, #4]
34005c68:	681b      	ldr	r3, [r3, #0]
34005c6a:	695a      	ldr	r2, [r3, #20]
34005c6c:	687b      	ldr	r3, [r7, #4]
34005c6e:	681b      	ldr	r3, [r3, #0]
34005c70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
34005c74:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
34005c76:	687b      	ldr	r3, [r7, #4]
34005c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
34005c7a:	2b00      	cmp	r3, #0
34005c7c:	d007      	beq.n	34005c8e <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
34005c7e:	687b      	ldr	r3, [r7, #4]
34005c80:	681b      	ldr	r3, [r3, #0]
34005c82:	695a      	ldr	r2, [r3, #20]
34005c84:	687b      	ldr	r3, [r7, #4]
34005c86:	681b      	ldr	r3, [r3, #0]
34005c88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
34005c8c:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
34005c8e:	687b      	ldr	r3, [r7, #4]
34005c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005c92:	681b      	ldr	r3, [r3, #0]
34005c94:	f107 010c 	add.w	r1, r7, #12
34005c98:	2200      	movs	r2, #0
34005c9a:	4618      	mov	r0, r3
34005c9c:	f000 f82c 	bl	34005cf8 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
34005ca0:	687b      	ldr	r3, [r7, #4]
34005ca2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005ca4:	681b      	ldr	r3, [r3, #0]
34005ca6:	4619      	mov	r1, r3
34005ca8:	687b      	ldr	r3, [r7, #4]
34005caa:	681a      	ldr	r2, [r3, #0]
34005cac:	0c0b      	lsrs	r3, r1, #16
34005cae:	041b      	lsls	r3, r3, #16
34005cb0:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
34005cb2:	687b      	ldr	r3, [r7, #4]
34005cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005cb6:	681b      	ldr	r3, [r3, #0]
34005cb8:	461a      	mov	r2, r3
34005cba:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
34005cbe:	4013      	ands	r3, r2
34005cc0:	68f9      	ldr	r1, [r7, #12]
34005cc2:	687a      	ldr	r2, [r7, #4]
34005cc4:	6812      	ldr	r2, [r2, #0]
34005cc6:	430b      	orrs	r3, r1
34005cc8:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
34005cca:	687b      	ldr	r3, [r7, #4]
34005ccc:	681b      	ldr	r3, [r3, #0]
34005cce:	695a      	ldr	r2, [r3, #20]
34005cd0:	687b      	ldr	r3, [r7, #4]
34005cd2:	681b      	ldr	r3, [r3, #0]
34005cd4:	f042 0201 	orr.w	r2, r2, #1
34005cd8:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
34005cda:	2300      	movs	r3, #0
34005cdc:	e007      	b.n	34005cee <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
34005cde:	687b      	ldr	r3, [r7, #4]
34005ce0:	2240      	movs	r2, #64	@ 0x40
34005ce2:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
34005ce4:	687b      	ldr	r3, [r7, #4]
34005ce6:	2200      	movs	r2, #0
34005ce8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
34005cec:	2301      	movs	r3, #1
}
34005cee:	4618      	mov	r0, r3
34005cf0:	3718      	adds	r7, #24
34005cf2:	46bd      	mov	sp, r7
34005cf4:	bd80      	pop	{r7, pc}
	...

34005cf8 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
34005cf8:	b480      	push	{r7}
34005cfa:	b085      	sub	sp, #20
34005cfc:	af00      	add	r7, sp, #0
34005cfe:	60f8      	str	r0, [r7, #12]
34005d00:	60b9      	str	r1, [r7, #8]
34005d02:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
34005d04:	68fb      	ldr	r3, [r7, #12]
34005d06:	6a1b      	ldr	r3, [r3, #32]
34005d08:	f003 0302 	and.w	r3, r3, #2
34005d0c:	2b00      	cmp	r3, #0
34005d0e:	d00c      	beq.n	34005d2a <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
34005d10:	68bb      	ldr	r3, [r7, #8]
34005d12:	2b00      	cmp	r3, #0
34005d14:	d002      	beq.n	34005d1c <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
34005d16:	68bb      	ldr	r3, [r7, #8]
34005d18:	4a0d      	ldr	r2, [pc, #52]	@ (34005d50 <DMA_List_GetCLLRNodeInfo+0x58>)
34005d1a:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
34005d1c:	687b      	ldr	r3, [r7, #4]
34005d1e:	2b00      	cmp	r3, #0
34005d20:	d00f      	beq.n	34005d42 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
34005d22:	687b      	ldr	r3, [r7, #4]
34005d24:	2207      	movs	r2, #7
34005d26:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
34005d28:	e00b      	b.n	34005d42 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
34005d2a:	68bb      	ldr	r3, [r7, #8]
34005d2c:	2b00      	cmp	r3, #0
34005d2e:	d002      	beq.n	34005d36 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
34005d30:	68bb      	ldr	r3, [r7, #8]
34005d32:	4a08      	ldr	r2, [pc, #32]	@ (34005d54 <DMA_List_GetCLLRNodeInfo+0x5c>)
34005d34:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
34005d36:	687b      	ldr	r3, [r7, #4]
34005d38:	2b00      	cmp	r3, #0
34005d3a:	d002      	beq.n	34005d42 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
34005d3c:	687b      	ldr	r3, [r7, #4]
34005d3e:	2205      	movs	r2, #5
34005d40:	601a      	str	r2, [r3, #0]
}
34005d42:	bf00      	nop
34005d44:	3714      	adds	r7, #20
34005d46:	46bd      	mov	sp, r7
34005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
34005d4c:	4770      	bx	lr
34005d4e:	bf00      	nop
34005d50:	fe010000 	.word	0xfe010000
34005d54:	f8010000 	.word	0xf8010000

34005d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
34005d58:	b580      	push	{r7, lr}
34005d5a:	b086      	sub	sp, #24
34005d5c:	af00      	add	r7, sp, #0
34005d5e:	6078      	str	r0, [r7, #4]
34005d60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
34005d62:	2300      	movs	r3, #0
34005d64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
34005d66:	687b      	ldr	r3, [r7, #4]
34005d68:	4a5b      	ldr	r2, [pc, #364]	@ (34005ed8 <HAL_GPIO_Init+0x180>)
34005d6a:	4293      	cmp	r3, r2
34005d6c:	d05f      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005d6e:	687b      	ldr	r3, [r7, #4]
34005d70:	4a5a      	ldr	r2, [pc, #360]	@ (34005edc <HAL_GPIO_Init+0x184>)
34005d72:	4293      	cmp	r3, r2
34005d74:	d05b      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005d76:	687b      	ldr	r3, [r7, #4]
34005d78:	4a59      	ldr	r2, [pc, #356]	@ (34005ee0 <HAL_GPIO_Init+0x188>)
34005d7a:	4293      	cmp	r3, r2
34005d7c:	d057      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005d7e:	687b      	ldr	r3, [r7, #4]
34005d80:	4a58      	ldr	r2, [pc, #352]	@ (34005ee4 <HAL_GPIO_Init+0x18c>)
34005d82:	4293      	cmp	r3, r2
34005d84:	d053      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005d86:	687b      	ldr	r3, [r7, #4]
34005d88:	4a57      	ldr	r2, [pc, #348]	@ (34005ee8 <HAL_GPIO_Init+0x190>)
34005d8a:	4293      	cmp	r3, r2
34005d8c:	d04f      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005d8e:	687b      	ldr	r3, [r7, #4]
34005d90:	4a56      	ldr	r2, [pc, #344]	@ (34005eec <HAL_GPIO_Init+0x194>)
34005d92:	4293      	cmp	r3, r2
34005d94:	d04b      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005d96:	687b      	ldr	r3, [r7, #4]
34005d98:	4a55      	ldr	r2, [pc, #340]	@ (34005ef0 <HAL_GPIO_Init+0x198>)
34005d9a:	4293      	cmp	r3, r2
34005d9c:	d047      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005d9e:	687b      	ldr	r3, [r7, #4]
34005da0:	4a54      	ldr	r2, [pc, #336]	@ (34005ef4 <HAL_GPIO_Init+0x19c>)
34005da2:	4293      	cmp	r3, r2
34005da4:	d043      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005da6:	687b      	ldr	r3, [r7, #4]
34005da8:	4a53      	ldr	r2, [pc, #332]	@ (34005ef8 <HAL_GPIO_Init+0x1a0>)
34005daa:	4293      	cmp	r3, r2
34005dac:	d03f      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005dae:	687b      	ldr	r3, [r7, #4]
34005db0:	4a52      	ldr	r2, [pc, #328]	@ (34005efc <HAL_GPIO_Init+0x1a4>)
34005db2:	4293      	cmp	r3, r2
34005db4:	d03b      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005db6:	687b      	ldr	r3, [r7, #4]
34005db8:	4a51      	ldr	r2, [pc, #324]	@ (34005f00 <HAL_GPIO_Init+0x1a8>)
34005dba:	4293      	cmp	r3, r2
34005dbc:	d037      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005dbe:	687b      	ldr	r3, [r7, #4]
34005dc0:	4a50      	ldr	r2, [pc, #320]	@ (34005f04 <HAL_GPIO_Init+0x1ac>)
34005dc2:	4293      	cmp	r3, r2
34005dc4:	d033      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005dc6:	687b      	ldr	r3, [r7, #4]
34005dc8:	4a4f      	ldr	r2, [pc, #316]	@ (34005f08 <HAL_GPIO_Init+0x1b0>)
34005dca:	4293      	cmp	r3, r2
34005dcc:	d02f      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005dce:	687b      	ldr	r3, [r7, #4]
34005dd0:	4a4e      	ldr	r2, [pc, #312]	@ (34005f0c <HAL_GPIO_Init+0x1b4>)
34005dd2:	4293      	cmp	r3, r2
34005dd4:	d02b      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005dd6:	687b      	ldr	r3, [r7, #4]
34005dd8:	4a4d      	ldr	r2, [pc, #308]	@ (34005f10 <HAL_GPIO_Init+0x1b8>)
34005dda:	4293      	cmp	r3, r2
34005ddc:	d027      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005dde:	687b      	ldr	r3, [r7, #4]
34005de0:	4a4c      	ldr	r2, [pc, #304]	@ (34005f14 <HAL_GPIO_Init+0x1bc>)
34005de2:	4293      	cmp	r3, r2
34005de4:	d023      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005de6:	687b      	ldr	r3, [r7, #4]
34005de8:	4a4b      	ldr	r2, [pc, #300]	@ (34005f18 <HAL_GPIO_Init+0x1c0>)
34005dea:	4293      	cmp	r3, r2
34005dec:	d01f      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005dee:	687b      	ldr	r3, [r7, #4]
34005df0:	4a4a      	ldr	r2, [pc, #296]	@ (34005f1c <HAL_GPIO_Init+0x1c4>)
34005df2:	4293      	cmp	r3, r2
34005df4:	d01b      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005df6:	687b      	ldr	r3, [r7, #4]
34005df8:	4a49      	ldr	r2, [pc, #292]	@ (34005f20 <HAL_GPIO_Init+0x1c8>)
34005dfa:	4293      	cmp	r3, r2
34005dfc:	d017      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005dfe:	687b      	ldr	r3, [r7, #4]
34005e00:	4a48      	ldr	r2, [pc, #288]	@ (34005f24 <HAL_GPIO_Init+0x1cc>)
34005e02:	4293      	cmp	r3, r2
34005e04:	d013      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005e06:	687b      	ldr	r3, [r7, #4]
34005e08:	4a47      	ldr	r2, [pc, #284]	@ (34005f28 <HAL_GPIO_Init+0x1d0>)
34005e0a:	4293      	cmp	r3, r2
34005e0c:	d00f      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005e0e:	687b      	ldr	r3, [r7, #4]
34005e10:	4a46      	ldr	r2, [pc, #280]	@ (34005f2c <HAL_GPIO_Init+0x1d4>)
34005e12:	4293      	cmp	r3, r2
34005e14:	d00b      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005e16:	687b      	ldr	r3, [r7, #4]
34005e18:	4a45      	ldr	r2, [pc, #276]	@ (34005f30 <HAL_GPIO_Init+0x1d8>)
34005e1a:	4293      	cmp	r3, r2
34005e1c:	d007      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005e1e:	687b      	ldr	r3, [r7, #4]
34005e20:	4a44      	ldr	r2, [pc, #272]	@ (34005f34 <HAL_GPIO_Init+0x1dc>)
34005e22:	4293      	cmp	r3, r2
34005e24:	d003      	beq.n	34005e2e <HAL_GPIO_Init+0xd6>
34005e26:	21ad      	movs	r1, #173	@ 0xad
34005e28:	4843      	ldr	r0, [pc, #268]	@ (34005f38 <HAL_GPIO_Init+0x1e0>)
34005e2a:	f7fc f8e7 	bl	34001ffc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
34005e2e:	683b      	ldr	r3, [r7, #0]
34005e30:	681b      	ldr	r3, [r3, #0]
34005e32:	b29b      	uxth	r3, r3
34005e34:	2b00      	cmp	r3, #0
34005e36:	d004      	beq.n	34005e42 <HAL_GPIO_Init+0xea>
34005e38:	683b      	ldr	r3, [r7, #0]
34005e3a:	681b      	ldr	r3, [r3, #0]
34005e3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34005e40:	d303      	bcc.n	34005e4a <HAL_GPIO_Init+0xf2>
34005e42:	21ae      	movs	r1, #174	@ 0xae
34005e44:	483c      	ldr	r0, [pc, #240]	@ (34005f38 <HAL_GPIO_Init+0x1e0>)
34005e46:	f7fc f8d9 	bl	34001ffc <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
34005e4a:	683b      	ldr	r3, [r7, #0]
34005e4c:	685b      	ldr	r3, [r3, #4]
34005e4e:	2b00      	cmp	r3, #0
34005e50:	f000 82bb 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005e54:	683b      	ldr	r3, [r7, #0]
34005e56:	685b      	ldr	r3, [r3, #4]
34005e58:	2b01      	cmp	r3, #1
34005e5a:	f000 82b6 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005e5e:	683b      	ldr	r3, [r7, #0]
34005e60:	685b      	ldr	r3, [r3, #4]
34005e62:	2b11      	cmp	r3, #17
34005e64:	f000 82b1 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005e68:	683b      	ldr	r3, [r7, #0]
34005e6a:	685b      	ldr	r3, [r3, #4]
34005e6c:	2b02      	cmp	r3, #2
34005e6e:	f000 82ac 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005e72:	683b      	ldr	r3, [r7, #0]
34005e74:	685b      	ldr	r3, [r3, #4]
34005e76:	2b12      	cmp	r3, #18
34005e78:	f000 82a7 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005e7c:	683b      	ldr	r3, [r7, #0]
34005e7e:	685b      	ldr	r3, [r3, #4]
34005e80:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
34005e84:	f000 82a1 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005e88:	683b      	ldr	r3, [r7, #0]
34005e8a:	685b      	ldr	r3, [r3, #4]
34005e8c:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
34005e90:	f000 829b 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005e94:	683b      	ldr	r3, [r7, #0]
34005e96:	685b      	ldr	r3, [r3, #4]
34005e98:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
34005e9c:	f000 8295 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005ea0:	683b      	ldr	r3, [r7, #0]
34005ea2:	685b      	ldr	r3, [r3, #4]
34005ea4:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
34005ea8:	f000 828f 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005eac:	683b      	ldr	r3, [r7, #0]
34005eae:	685b      	ldr	r3, [r3, #4]
34005eb0:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
34005eb4:	f000 8289 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005eb8:	683b      	ldr	r3, [r7, #0]
34005eba:	685b      	ldr	r3, [r3, #4]
34005ebc:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
34005ec0:	f000 8283 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005ec4:	683b      	ldr	r3, [r7, #0]
34005ec6:	685b      	ldr	r3, [r3, #4]
34005ec8:	2b03      	cmp	r3, #3
34005eca:	f000 827e 	beq.w	340063ca <HAL_GPIO_Init+0x672>
34005ece:	21af      	movs	r1, #175	@ 0xaf
34005ed0:	4819      	ldr	r0, [pc, #100]	@ (34005f38 <HAL_GPIO_Init+0x1e0>)
34005ed2:	f7fc f893 	bl	34001ffc <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
34005ed6:	e278      	b.n	340063ca <HAL_GPIO_Init+0x672>
34005ed8:	56020000 	.word	0x56020000
34005edc:	46020000 	.word	0x46020000
34005ee0:	56020400 	.word	0x56020400
34005ee4:	46020400 	.word	0x46020400
34005ee8:	56020800 	.word	0x56020800
34005eec:	46020800 	.word	0x46020800
34005ef0:	56020c00 	.word	0x56020c00
34005ef4:	46020c00 	.word	0x46020c00
34005ef8:	56021000 	.word	0x56021000
34005efc:	46021000 	.word	0x46021000
34005f00:	56021400 	.word	0x56021400
34005f04:	46021400 	.word	0x46021400
34005f08:	56021800 	.word	0x56021800
34005f0c:	46021800 	.word	0x46021800
34005f10:	56021c00 	.word	0x56021c00
34005f14:	46021c00 	.word	0x46021c00
34005f18:	56023400 	.word	0x56023400
34005f1c:	46023400 	.word	0x46023400
34005f20:	56023800 	.word	0x56023800
34005f24:	46023800 	.word	0x46023800
34005f28:	56023c00 	.word	0x56023c00
34005f2c:	46023c00 	.word	0x46023c00
34005f30:	56024000 	.word	0x56024000
34005f34:	46024000 	.word	0x46024000
34005f38:	3401ea04 	.word	0x3401ea04
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
34005f3c:	683b      	ldr	r3, [r7, #0]
34005f3e:	681a      	ldr	r2, [r3, #0]
34005f40:	2101      	movs	r1, #1
34005f42:	697b      	ldr	r3, [r7, #20]
34005f44:	fa01 f303 	lsl.w	r3, r1, r3
34005f48:	4013      	ands	r3, r2
34005f4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
34005f4c:	68fb      	ldr	r3, [r7, #12]
34005f4e:	2b00      	cmp	r3, #0
34005f50:	f000 8238 	beq.w	340063c4 <HAL_GPIO_Init+0x66c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
34005f54:	683b      	ldr	r3, [r7, #0]
34005f56:	685b      	ldr	r3, [r3, #4]
34005f58:	f003 0303 	and.w	r3, r3, #3
34005f5c:	2b01      	cmp	r3, #1
34005f5e:	d005      	beq.n	34005f6c <HAL_GPIO_Init+0x214>
34005f60:	683b      	ldr	r3, [r7, #0]
34005f62:	685b      	ldr	r3, [r3, #4]
34005f64:	f003 0303 	and.w	r3, r3, #3
34005f68:	2b02      	cmp	r3, #2
34005f6a:	d144      	bne.n	34005ff6 <HAL_GPIO_Init+0x29e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
34005f6c:	683b      	ldr	r3, [r7, #0]
34005f6e:	68db      	ldr	r3, [r3, #12]
34005f70:	2b00      	cmp	r3, #0
34005f72:	d00f      	beq.n	34005f94 <HAL_GPIO_Init+0x23c>
34005f74:	683b      	ldr	r3, [r7, #0]
34005f76:	68db      	ldr	r3, [r3, #12]
34005f78:	2b01      	cmp	r3, #1
34005f7a:	d00b      	beq.n	34005f94 <HAL_GPIO_Init+0x23c>
34005f7c:	683b      	ldr	r3, [r7, #0]
34005f7e:	68db      	ldr	r3, [r3, #12]
34005f80:	2b02      	cmp	r3, #2
34005f82:	d007      	beq.n	34005f94 <HAL_GPIO_Init+0x23c>
34005f84:	683b      	ldr	r3, [r7, #0]
34005f86:	68db      	ldr	r3, [r3, #12]
34005f88:	2b03      	cmp	r3, #3
34005f8a:	d003      	beq.n	34005f94 <HAL_GPIO_Init+0x23c>
34005f8c:	21be      	movs	r1, #190	@ 0xbe
34005f8e:	4896      	ldr	r0, [pc, #600]	@ (340061e8 <HAL_GPIO_Init+0x490>)
34005f90:	f7fc f834 	bl	34001ffc <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
34005f94:	687b      	ldr	r3, [r7, #4]
34005f96:	689b      	ldr	r3, [r3, #8]
34005f98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34005f9a:	697b      	ldr	r3, [r7, #20]
34005f9c:	005b      	lsls	r3, r3, #1
34005f9e:	2203      	movs	r2, #3
34005fa0:	fa02 f303 	lsl.w	r3, r2, r3
34005fa4:	43db      	mvns	r3, r3
34005fa6:	693a      	ldr	r2, [r7, #16]
34005fa8:	4013      	ands	r3, r2
34005faa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34005fac:	683b      	ldr	r3, [r7, #0]
34005fae:	68da      	ldr	r2, [r3, #12]
34005fb0:	697b      	ldr	r3, [r7, #20]
34005fb2:	005b      	lsls	r3, r3, #1
34005fb4:	fa02 f303 	lsl.w	r3, r2, r3
34005fb8:	693a      	ldr	r2, [r7, #16]
34005fba:	4313      	orrs	r3, r2
34005fbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
34005fbe:	687b      	ldr	r3, [r7, #4]
34005fc0:	693a      	ldr	r2, [r7, #16]
34005fc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
34005fc4:	687b      	ldr	r3, [r7, #4]
34005fc6:	685b      	ldr	r3, [r3, #4]
34005fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
34005fca:	2201      	movs	r2, #1
34005fcc:	697b      	ldr	r3, [r7, #20]
34005fce:	fa02 f303 	lsl.w	r3, r2, r3
34005fd2:	43db      	mvns	r3, r3
34005fd4:	693a      	ldr	r2, [r7, #16]
34005fd6:	4013      	ands	r3, r2
34005fd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
34005fda:	683b      	ldr	r3, [r7, #0]
34005fdc:	685b      	ldr	r3, [r3, #4]
34005fde:	091b      	lsrs	r3, r3, #4
34005fe0:	f003 0201 	and.w	r2, r3, #1
34005fe4:	697b      	ldr	r3, [r7, #20]
34005fe6:	fa02 f303 	lsl.w	r3, r2, r3
34005fea:	693a      	ldr	r2, [r7, #16]
34005fec:	4313      	orrs	r3, r2
34005fee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
34005ff0:	687b      	ldr	r3, [r7, #4]
34005ff2:	693a      	ldr	r2, [r7, #16]
34005ff4:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
34005ff6:	683b      	ldr	r3, [r7, #0]
34005ff8:	685b      	ldr	r3, [r3, #4]
34005ffa:	f003 0303 	and.w	r3, r3, #3
34005ffe:	2b03      	cmp	r3, #3
34006000:	d109      	bne.n	34006016 <HAL_GPIO_Init+0x2be>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
34006002:	683b      	ldr	r3, [r7, #0]
34006004:	685b      	ldr	r3, [r3, #4]
34006006:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
3400600a:	2b03      	cmp	r3, #3
3400600c:	d12b      	bne.n	34006066 <HAL_GPIO_Init+0x30e>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
3400600e:	683b      	ldr	r3, [r7, #0]
34006010:	689b      	ldr	r3, [r3, #8]
34006012:	2b01      	cmp	r3, #1
34006014:	d027      	beq.n	34006066 <HAL_GPIO_Init+0x30e>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
34006016:	683b      	ldr	r3, [r7, #0]
34006018:	689b      	ldr	r3, [r3, #8]
3400601a:	2b00      	cmp	r3, #0
3400601c:	d00b      	beq.n	34006036 <HAL_GPIO_Init+0x2de>
3400601e:	683b      	ldr	r3, [r7, #0]
34006020:	689b      	ldr	r3, [r3, #8]
34006022:	2b01      	cmp	r3, #1
34006024:	d007      	beq.n	34006036 <HAL_GPIO_Init+0x2de>
34006026:	683b      	ldr	r3, [r7, #0]
34006028:	689b      	ldr	r3, [r3, #8]
3400602a:	2b02      	cmp	r3, #2
3400602c:	d003      	beq.n	34006036 <HAL_GPIO_Init+0x2de>
3400602e:	21d1      	movs	r1, #209	@ 0xd1
34006030:	486d      	ldr	r0, [pc, #436]	@ (340061e8 <HAL_GPIO_Init+0x490>)
34006032:	f7fb ffe3 	bl	34001ffc <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
34006036:	687b      	ldr	r3, [r7, #4]
34006038:	68db      	ldr	r3, [r3, #12]
3400603a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
3400603c:	697b      	ldr	r3, [r7, #20]
3400603e:	005b      	lsls	r3, r3, #1
34006040:	2203      	movs	r2, #3
34006042:	fa02 f303 	lsl.w	r3, r2, r3
34006046:	43db      	mvns	r3, r3
34006048:	693a      	ldr	r2, [r7, #16]
3400604a:	4013      	ands	r3, r2
3400604c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
3400604e:	683b      	ldr	r3, [r7, #0]
34006050:	689a      	ldr	r2, [r3, #8]
34006052:	697b      	ldr	r3, [r7, #20]
34006054:	005b      	lsls	r3, r3, #1
34006056:	fa02 f303 	lsl.w	r3, r2, r3
3400605a:	693a      	ldr	r2, [r7, #16]
3400605c:	4313      	orrs	r3, r2
3400605e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
34006060:	687b      	ldr	r3, [r7, #4]
34006062:	693a      	ldr	r2, [r7, #16]
34006064:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
34006066:	683b      	ldr	r3, [r7, #0]
34006068:	685b      	ldr	r3, [r3, #4]
3400606a:	f003 0303 	and.w	r3, r3, #3
3400606e:	2b02      	cmp	r3, #2
34006070:	f040 8090 	bne.w	34006194 <HAL_GPIO_Init+0x43c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
34006074:	687b      	ldr	r3, [r7, #4]
34006076:	4a5d      	ldr	r2, [pc, #372]	@ (340061ec <HAL_GPIO_Init+0x494>)
34006078:	4293      	cmp	r3, r2
3400607a:	d05f      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
3400607c:	687b      	ldr	r3, [r7, #4]
3400607e:	4a5c      	ldr	r2, [pc, #368]	@ (340061f0 <HAL_GPIO_Init+0x498>)
34006080:	4293      	cmp	r3, r2
34006082:	d05b      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
34006084:	687b      	ldr	r3, [r7, #4]
34006086:	4a5b      	ldr	r2, [pc, #364]	@ (340061f4 <HAL_GPIO_Init+0x49c>)
34006088:	4293      	cmp	r3, r2
3400608a:	d057      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
3400608c:	687b      	ldr	r3, [r7, #4]
3400608e:	4a5a      	ldr	r2, [pc, #360]	@ (340061f8 <HAL_GPIO_Init+0x4a0>)
34006090:	4293      	cmp	r3, r2
34006092:	d053      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
34006094:	687b      	ldr	r3, [r7, #4]
34006096:	4a59      	ldr	r2, [pc, #356]	@ (340061fc <HAL_GPIO_Init+0x4a4>)
34006098:	4293      	cmp	r3, r2
3400609a:	d04f      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
3400609c:	687b      	ldr	r3, [r7, #4]
3400609e:	4a58      	ldr	r2, [pc, #352]	@ (34006200 <HAL_GPIO_Init+0x4a8>)
340060a0:	4293      	cmp	r3, r2
340060a2:	d04b      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060a4:	687b      	ldr	r3, [r7, #4]
340060a6:	4a57      	ldr	r2, [pc, #348]	@ (34006204 <HAL_GPIO_Init+0x4ac>)
340060a8:	4293      	cmp	r3, r2
340060aa:	d047      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060ac:	687b      	ldr	r3, [r7, #4]
340060ae:	4a56      	ldr	r2, [pc, #344]	@ (34006208 <HAL_GPIO_Init+0x4b0>)
340060b0:	4293      	cmp	r3, r2
340060b2:	d043      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060b4:	687b      	ldr	r3, [r7, #4]
340060b6:	4a55      	ldr	r2, [pc, #340]	@ (3400620c <HAL_GPIO_Init+0x4b4>)
340060b8:	4293      	cmp	r3, r2
340060ba:	d03f      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060bc:	687b      	ldr	r3, [r7, #4]
340060be:	4a54      	ldr	r2, [pc, #336]	@ (34006210 <HAL_GPIO_Init+0x4b8>)
340060c0:	4293      	cmp	r3, r2
340060c2:	d03b      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060c4:	687b      	ldr	r3, [r7, #4]
340060c6:	4a53      	ldr	r2, [pc, #332]	@ (34006214 <HAL_GPIO_Init+0x4bc>)
340060c8:	4293      	cmp	r3, r2
340060ca:	d037      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060cc:	687b      	ldr	r3, [r7, #4]
340060ce:	4a52      	ldr	r2, [pc, #328]	@ (34006218 <HAL_GPIO_Init+0x4c0>)
340060d0:	4293      	cmp	r3, r2
340060d2:	d033      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060d4:	687b      	ldr	r3, [r7, #4]
340060d6:	4a51      	ldr	r2, [pc, #324]	@ (3400621c <HAL_GPIO_Init+0x4c4>)
340060d8:	4293      	cmp	r3, r2
340060da:	d02f      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060dc:	687b      	ldr	r3, [r7, #4]
340060de:	4a50      	ldr	r2, [pc, #320]	@ (34006220 <HAL_GPIO_Init+0x4c8>)
340060e0:	4293      	cmp	r3, r2
340060e2:	d02b      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060e4:	687b      	ldr	r3, [r7, #4]
340060e6:	4a4f      	ldr	r2, [pc, #316]	@ (34006224 <HAL_GPIO_Init+0x4cc>)
340060e8:	4293      	cmp	r3, r2
340060ea:	d027      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060ec:	687b      	ldr	r3, [r7, #4]
340060ee:	4a4e      	ldr	r2, [pc, #312]	@ (34006228 <HAL_GPIO_Init+0x4d0>)
340060f0:	4293      	cmp	r3, r2
340060f2:	d023      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060f4:	687b      	ldr	r3, [r7, #4]
340060f6:	4a4d      	ldr	r2, [pc, #308]	@ (3400622c <HAL_GPIO_Init+0x4d4>)
340060f8:	4293      	cmp	r3, r2
340060fa:	d01f      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
340060fc:	687b      	ldr	r3, [r7, #4]
340060fe:	4a4c      	ldr	r2, [pc, #304]	@ (34006230 <HAL_GPIO_Init+0x4d8>)
34006100:	4293      	cmp	r3, r2
34006102:	d01b      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
34006104:	687b      	ldr	r3, [r7, #4]
34006106:	4a4b      	ldr	r2, [pc, #300]	@ (34006234 <HAL_GPIO_Init+0x4dc>)
34006108:	4293      	cmp	r3, r2
3400610a:	d017      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
3400610c:	687b      	ldr	r3, [r7, #4]
3400610e:	4a4a      	ldr	r2, [pc, #296]	@ (34006238 <HAL_GPIO_Init+0x4e0>)
34006110:	4293      	cmp	r3, r2
34006112:	d013      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
34006114:	687b      	ldr	r3, [r7, #4]
34006116:	4a49      	ldr	r2, [pc, #292]	@ (3400623c <HAL_GPIO_Init+0x4e4>)
34006118:	4293      	cmp	r3, r2
3400611a:	d00f      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
3400611c:	687b      	ldr	r3, [r7, #4]
3400611e:	4a48      	ldr	r2, [pc, #288]	@ (34006240 <HAL_GPIO_Init+0x4e8>)
34006120:	4293      	cmp	r3, r2
34006122:	d00b      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
34006124:	687b      	ldr	r3, [r7, #4]
34006126:	4a47      	ldr	r2, [pc, #284]	@ (34006244 <HAL_GPIO_Init+0x4ec>)
34006128:	4293      	cmp	r3, r2
3400612a:	d007      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
3400612c:	687b      	ldr	r3, [r7, #4]
3400612e:	4a46      	ldr	r2, [pc, #280]	@ (34006248 <HAL_GPIO_Init+0x4f0>)
34006130:	4293      	cmp	r3, r2
34006132:	d003      	beq.n	3400613c <HAL_GPIO_Init+0x3e4>
34006134:	21de      	movs	r1, #222	@ 0xde
34006136:	482c      	ldr	r0, [pc, #176]	@ (340061e8 <HAL_GPIO_Init+0x490>)
34006138:	f7fb ff60 	bl	34001ffc <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
3400613c:	683b      	ldr	r3, [r7, #0]
3400613e:	691b      	ldr	r3, [r3, #16]
34006140:	2b0f      	cmp	r3, #15
34006142:	d903      	bls.n	3400614c <HAL_GPIO_Init+0x3f4>
34006144:	21df      	movs	r1, #223	@ 0xdf
34006146:	4828      	ldr	r0, [pc, #160]	@ (340061e8 <HAL_GPIO_Init+0x490>)
34006148:	f7fb ff58 	bl	34001ffc <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
3400614c:	697b      	ldr	r3, [r7, #20]
3400614e:	08da      	lsrs	r2, r3, #3
34006150:	687b      	ldr	r3, [r7, #4]
34006152:	3208      	adds	r2, #8
34006154:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
34006158:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
3400615a:	697b      	ldr	r3, [r7, #20]
3400615c:	f003 0307 	and.w	r3, r3, #7
34006160:	009b      	lsls	r3, r3, #2
34006162:	220f      	movs	r2, #15
34006164:	fa02 f303 	lsl.w	r3, r2, r3
34006168:	43db      	mvns	r3, r3
3400616a:	693a      	ldr	r2, [r7, #16]
3400616c:	4013      	ands	r3, r2
3400616e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34006170:	683b      	ldr	r3, [r7, #0]
34006172:	691a      	ldr	r2, [r3, #16]
34006174:	697b      	ldr	r3, [r7, #20]
34006176:	f003 0307 	and.w	r3, r3, #7
3400617a:	009b      	lsls	r3, r3, #2
3400617c:	fa02 f303 	lsl.w	r3, r2, r3
34006180:	693a      	ldr	r2, [r7, #16]
34006182:	4313      	orrs	r3, r2
34006184:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
34006186:	697b      	ldr	r3, [r7, #20]
34006188:	08da      	lsrs	r2, r3, #3
3400618a:	687b      	ldr	r3, [r7, #4]
3400618c:	3208      	adds	r2, #8
3400618e:	6939      	ldr	r1, [r7, #16]
34006190:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
34006194:	687b      	ldr	r3, [r7, #4]
34006196:	681b      	ldr	r3, [r3, #0]
34006198:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
3400619a:	697b      	ldr	r3, [r7, #20]
3400619c:	005b      	lsls	r3, r3, #1
3400619e:	2203      	movs	r2, #3
340061a0:	fa02 f303 	lsl.w	r3, r2, r3
340061a4:	43db      	mvns	r3, r3
340061a6:	693a      	ldr	r2, [r7, #16]
340061a8:	4013      	ands	r3, r2
340061aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
340061ac:	683b      	ldr	r3, [r7, #0]
340061ae:	685b      	ldr	r3, [r3, #4]
340061b0:	f003 0203 	and.w	r2, r3, #3
340061b4:	697b      	ldr	r3, [r7, #20]
340061b6:	005b      	lsls	r3, r3, #1
340061b8:	fa02 f303 	lsl.w	r3, r2, r3
340061bc:	693a      	ldr	r2, [r7, #16]
340061be:	4313      	orrs	r3, r2
340061c0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
340061c2:	687b      	ldr	r3, [r7, #4]
340061c4:	693a      	ldr	r2, [r7, #16]
340061c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
340061c8:	683b      	ldr	r3, [r7, #0]
340061ca:	685b      	ldr	r3, [r3, #4]
340061cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
340061d0:	2b00      	cmp	r3, #0
340061d2:	f000 80f7 	beq.w	340063c4 <HAL_GPIO_Init+0x66c>
      {
        temp = EXTI->EXTICR[position >> 2u];
340061d6:	4a1d      	ldr	r2, [pc, #116]	@ (3400624c <HAL_GPIO_Init+0x4f4>)
340061d8:	697b      	ldr	r3, [r7, #20]
340061da:	089b      	lsrs	r3, r3, #2
340061dc:	3318      	adds	r3, #24
340061de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
340061e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
340061e4:	697b      	ldr	r3, [r7, #20]
340061e6:	e033      	b.n	34006250 <HAL_GPIO_Init+0x4f8>
340061e8:	3401ea04 	.word	0x3401ea04
340061ec:	56020000 	.word	0x56020000
340061f0:	46020000 	.word	0x46020000
340061f4:	56020400 	.word	0x56020400
340061f8:	46020400 	.word	0x46020400
340061fc:	56020800 	.word	0x56020800
34006200:	46020800 	.word	0x46020800
34006204:	56020c00 	.word	0x56020c00
34006208:	46020c00 	.word	0x46020c00
3400620c:	56021000 	.word	0x56021000
34006210:	46021000 	.word	0x46021000
34006214:	56021400 	.word	0x56021400
34006218:	46021400 	.word	0x46021400
3400621c:	56021800 	.word	0x56021800
34006220:	46021800 	.word	0x46021800
34006224:	56021c00 	.word	0x56021c00
34006228:	46021c00 	.word	0x46021c00
3400622c:	56023400 	.word	0x56023400
34006230:	46023400 	.word	0x46023400
34006234:	56023800 	.word	0x56023800
34006238:	46023800 	.word	0x46023800
3400623c:	56023c00 	.word	0x56023c00
34006240:	46023c00 	.word	0x46023c00
34006244:	56024000 	.word	0x56024000
34006248:	46024000 	.word	0x46024000
3400624c:	56025000 	.word	0x56025000
34006250:	f003 0303 	and.w	r3, r3, #3
34006254:	00db      	lsls	r3, r3, #3
34006256:	220f      	movs	r2, #15
34006258:	fa02 f303 	lsl.w	r3, r2, r3
3400625c:	43db      	mvns	r3, r3
3400625e:	693a      	ldr	r2, [r7, #16]
34006260:	4013      	ands	r3, r2
34006262:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34006264:	687b      	ldr	r3, [r7, #4]
34006266:	4a5f      	ldr	r2, [pc, #380]	@ (340063e4 <HAL_GPIO_Init+0x68c>)
34006268:	4293      	cmp	r3, r2
3400626a:	d043      	beq.n	340062f4 <HAL_GPIO_Init+0x59c>
3400626c:	687b      	ldr	r3, [r7, #4]
3400626e:	4a5e      	ldr	r2, [pc, #376]	@ (340063e8 <HAL_GPIO_Init+0x690>)
34006270:	4293      	cmp	r3, r2
34006272:	d03d      	beq.n	340062f0 <HAL_GPIO_Init+0x598>
34006274:	687b      	ldr	r3, [r7, #4]
34006276:	4a5d      	ldr	r2, [pc, #372]	@ (340063ec <HAL_GPIO_Init+0x694>)
34006278:	4293      	cmp	r3, r2
3400627a:	d037      	beq.n	340062ec <HAL_GPIO_Init+0x594>
3400627c:	687b      	ldr	r3, [r7, #4]
3400627e:	4a5c      	ldr	r2, [pc, #368]	@ (340063f0 <HAL_GPIO_Init+0x698>)
34006280:	4293      	cmp	r3, r2
34006282:	d031      	beq.n	340062e8 <HAL_GPIO_Init+0x590>
34006284:	687b      	ldr	r3, [r7, #4]
34006286:	4a5b      	ldr	r2, [pc, #364]	@ (340063f4 <HAL_GPIO_Init+0x69c>)
34006288:	4293      	cmp	r3, r2
3400628a:	d02b      	beq.n	340062e4 <HAL_GPIO_Init+0x58c>
3400628c:	687b      	ldr	r3, [r7, #4]
3400628e:	4a5a      	ldr	r2, [pc, #360]	@ (340063f8 <HAL_GPIO_Init+0x6a0>)
34006290:	4293      	cmp	r3, r2
34006292:	d025      	beq.n	340062e0 <HAL_GPIO_Init+0x588>
34006294:	687b      	ldr	r3, [r7, #4]
34006296:	4a59      	ldr	r2, [pc, #356]	@ (340063fc <HAL_GPIO_Init+0x6a4>)
34006298:	4293      	cmp	r3, r2
3400629a:	d01f      	beq.n	340062dc <HAL_GPIO_Init+0x584>
3400629c:	687b      	ldr	r3, [r7, #4]
3400629e:	4a58      	ldr	r2, [pc, #352]	@ (34006400 <HAL_GPIO_Init+0x6a8>)
340062a0:	4293      	cmp	r3, r2
340062a2:	d019      	beq.n	340062d8 <HAL_GPIO_Init+0x580>
340062a4:	687b      	ldr	r3, [r7, #4]
340062a6:	4a57      	ldr	r2, [pc, #348]	@ (34006404 <HAL_GPIO_Init+0x6ac>)
340062a8:	4293      	cmp	r3, r2
340062aa:	d013      	beq.n	340062d4 <HAL_GPIO_Init+0x57c>
340062ac:	687b      	ldr	r3, [r7, #4]
340062ae:	4a56      	ldr	r2, [pc, #344]	@ (34006408 <HAL_GPIO_Init+0x6b0>)
340062b0:	4293      	cmp	r3, r2
340062b2:	d00d      	beq.n	340062d0 <HAL_GPIO_Init+0x578>
340062b4:	687b      	ldr	r3, [r7, #4]
340062b6:	4a55      	ldr	r2, [pc, #340]	@ (3400640c <HAL_GPIO_Init+0x6b4>)
340062b8:	4293      	cmp	r3, r2
340062ba:	d007      	beq.n	340062cc <HAL_GPIO_Init+0x574>
340062bc:	687b      	ldr	r3, [r7, #4]
340062be:	4a54      	ldr	r2, [pc, #336]	@ (34006410 <HAL_GPIO_Init+0x6b8>)
340062c0:	4293      	cmp	r3, r2
340062c2:	d101      	bne.n	340062c8 <HAL_GPIO_Init+0x570>
340062c4:	230b      	movs	r3, #11
340062c6:	e016      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062c8:	2310      	movs	r3, #16
340062ca:	e014      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062cc:	230a      	movs	r3, #10
340062ce:	e012      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062d0:	2309      	movs	r3, #9
340062d2:	e010      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062d4:	2308      	movs	r3, #8
340062d6:	e00e      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062d8:	2307      	movs	r3, #7
340062da:	e00c      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062dc:	2306      	movs	r3, #6
340062de:	e00a      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062e0:	2305      	movs	r3, #5
340062e2:	e008      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062e4:	2304      	movs	r3, #4
340062e6:	e006      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062e8:	2303      	movs	r3, #3
340062ea:	e004      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062ec:	2302      	movs	r3, #2
340062ee:	e002      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062f0:	2301      	movs	r3, #1
340062f2:	e000      	b.n	340062f6 <HAL_GPIO_Init+0x59e>
340062f4:	2300      	movs	r3, #0
340062f6:	697a      	ldr	r2, [r7, #20]
340062f8:	f002 0203 	and.w	r2, r2, #3
340062fc:	00d2      	lsls	r2, r2, #3
340062fe:	4093      	lsls	r3, r2
34006300:	693a      	ldr	r2, [r7, #16]
34006302:	4313      	orrs	r3, r2
34006304:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
34006306:	4943      	ldr	r1, [pc, #268]	@ (34006414 <HAL_GPIO_Init+0x6bc>)
34006308:	697b      	ldr	r3, [r7, #20]
3400630a:	089b      	lsrs	r3, r3, #2
3400630c:	3318      	adds	r3, #24
3400630e:	693a      	ldr	r2, [r7, #16]
34006310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
34006314:	4b3f      	ldr	r3, [pc, #252]	@ (34006414 <HAL_GPIO_Init+0x6bc>)
34006316:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400631a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
3400631c:	68fb      	ldr	r3, [r7, #12]
3400631e:	43db      	mvns	r3, r3
34006320:	693a      	ldr	r2, [r7, #16]
34006322:	4013      	ands	r3, r2
34006324:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
34006326:	683b      	ldr	r3, [r7, #0]
34006328:	685b      	ldr	r3, [r3, #4]
3400632a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400632e:	2b00      	cmp	r3, #0
34006330:	d003      	beq.n	3400633a <HAL_GPIO_Init+0x5e2>
        {
          temp |= iocurrent;
34006332:	693a      	ldr	r2, [r7, #16]
34006334:	68fb      	ldr	r3, [r7, #12]
34006336:	4313      	orrs	r3, r2
34006338:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
3400633a:	4a36      	ldr	r2, [pc, #216]	@ (34006414 <HAL_GPIO_Init+0x6bc>)
3400633c:	693b      	ldr	r3, [r7, #16]
3400633e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
34006342:	4b34      	ldr	r3, [pc, #208]	@ (34006414 <HAL_GPIO_Init+0x6bc>)
34006344:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34006348:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
3400634a:	68fb      	ldr	r3, [r7, #12]
3400634c:	43db      	mvns	r3, r3
3400634e:	693a      	ldr	r2, [r7, #16]
34006350:	4013      	ands	r3, r2
34006352:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
34006354:	683b      	ldr	r3, [r7, #0]
34006356:	685b      	ldr	r3, [r3, #4]
34006358:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3400635c:	2b00      	cmp	r3, #0
3400635e:	d003      	beq.n	34006368 <HAL_GPIO_Init+0x610>
        {
          temp |= iocurrent;
34006360:	693a      	ldr	r2, [r7, #16]
34006362:	68fb      	ldr	r3, [r7, #12]
34006364:	4313      	orrs	r3, r2
34006366:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
34006368:	4a2a      	ldr	r2, [pc, #168]	@ (34006414 <HAL_GPIO_Init+0x6bc>)
3400636a:	693b      	ldr	r3, [r7, #16]
3400636c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
34006370:	4b28      	ldr	r3, [pc, #160]	@ (34006414 <HAL_GPIO_Init+0x6bc>)
34006372:	681b      	ldr	r3, [r3, #0]
34006374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34006376:	68fb      	ldr	r3, [r7, #12]
34006378:	43db      	mvns	r3, r3
3400637a:	693a      	ldr	r2, [r7, #16]
3400637c:	4013      	ands	r3, r2
3400637e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
34006380:	683b      	ldr	r3, [r7, #0]
34006382:	685b      	ldr	r3, [r3, #4]
34006384:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34006388:	2b00      	cmp	r3, #0
3400638a:	d003      	beq.n	34006394 <HAL_GPIO_Init+0x63c>
        {
          temp |= iocurrent;
3400638c:	693a      	ldr	r2, [r7, #16]
3400638e:	68fb      	ldr	r3, [r7, #12]
34006390:	4313      	orrs	r3, r2
34006392:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
34006394:	4a1f      	ldr	r2, [pc, #124]	@ (34006414 <HAL_GPIO_Init+0x6bc>)
34006396:	693b      	ldr	r3, [r7, #16]
34006398:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
3400639a:	4b1e      	ldr	r3, [pc, #120]	@ (34006414 <HAL_GPIO_Init+0x6bc>)
3400639c:	685b      	ldr	r3, [r3, #4]
3400639e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
340063a0:	68fb      	ldr	r3, [r7, #12]
340063a2:	43db      	mvns	r3, r3
340063a4:	693a      	ldr	r2, [r7, #16]
340063a6:	4013      	ands	r3, r2
340063a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
340063aa:	683b      	ldr	r3, [r7, #0]
340063ac:	685b      	ldr	r3, [r3, #4]
340063ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
340063b2:	2b00      	cmp	r3, #0
340063b4:	d003      	beq.n	340063be <HAL_GPIO_Init+0x666>
        {
          temp |= iocurrent;
340063b6:	693a      	ldr	r2, [r7, #16]
340063b8:	68fb      	ldr	r3, [r7, #12]
340063ba:	4313      	orrs	r3, r2
340063bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
340063be:	4a15      	ldr	r2, [pc, #84]	@ (34006414 <HAL_GPIO_Init+0x6bc>)
340063c0:	693b      	ldr	r3, [r7, #16]
340063c2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
340063c4:	697b      	ldr	r3, [r7, #20]
340063c6:	3301      	adds	r3, #1
340063c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
340063ca:	683b      	ldr	r3, [r7, #0]
340063cc:	681a      	ldr	r2, [r3, #0]
340063ce:	697b      	ldr	r3, [r7, #20]
340063d0:	fa22 f303 	lsr.w	r3, r2, r3
340063d4:	2b00      	cmp	r3, #0
340063d6:	f47f adb1 	bne.w	34005f3c <HAL_GPIO_Init+0x1e4>
  }
}
340063da:	bf00      	nop
340063dc:	bf00      	nop
340063de:	3718      	adds	r7, #24
340063e0:	46bd      	mov	sp, r7
340063e2:	bd80      	pop	{r7, pc}
340063e4:	56020000 	.word	0x56020000
340063e8:	56020400 	.word	0x56020400
340063ec:	56020800 	.word	0x56020800
340063f0:	56020c00 	.word	0x56020c00
340063f4:	56021000 	.word	0x56021000
340063f8:	56021400 	.word	0x56021400
340063fc:	56021800 	.word	0x56021800
34006400:	56021c00 	.word	0x56021c00
34006404:	56023400 	.word	0x56023400
34006408:	56023800 	.word	0x56023800
3400640c:	56023c00 	.word	0x56023c00
34006410:	56024000 	.word	0x56024000
34006414:	56025000 	.word	0x56025000

34006418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
34006418:	b580      	push	{r7, lr}
3400641a:	b082      	sub	sp, #8
3400641c:	af00      	add	r7, sp, #0
3400641e:	6078      	str	r0, [r7, #4]
34006420:	460b      	mov	r3, r1
34006422:	807b      	strh	r3, [r7, #2]
34006424:	4613      	mov	r3, r2
34006426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
34006428:	887b      	ldrh	r3, [r7, #2]
3400642a:	2b00      	cmp	r3, #0
3400642c:	d104      	bne.n	34006438 <HAL_GPIO_WritePin+0x20>
3400642e:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
34006432:	480e      	ldr	r0, [pc, #56]	@ (3400646c <HAL_GPIO_WritePin+0x54>)
34006434:	f7fb fde2 	bl	34001ffc <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
34006438:	787b      	ldrb	r3, [r7, #1]
3400643a:	2b00      	cmp	r3, #0
3400643c:	d007      	beq.n	3400644e <HAL_GPIO_WritePin+0x36>
3400643e:	787b      	ldrb	r3, [r7, #1]
34006440:	2b01      	cmp	r3, #1
34006442:	d004      	beq.n	3400644e <HAL_GPIO_WritePin+0x36>
34006444:	f240 11a1 	movw	r1, #417	@ 0x1a1
34006448:	4808      	ldr	r0, [pc, #32]	@ (3400646c <HAL_GPIO_WritePin+0x54>)
3400644a:	f7fb fdd7 	bl	34001ffc <assert_failed>

  if (PinState != GPIO_PIN_RESET)
3400644e:	787b      	ldrb	r3, [r7, #1]
34006450:	2b00      	cmp	r3, #0
34006452:	d003      	beq.n	3400645c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
34006454:	887a      	ldrh	r2, [r7, #2]
34006456:	687b      	ldr	r3, [r7, #4]
34006458:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
3400645a:	e002      	b.n	34006462 <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
3400645c:	887a      	ldrh	r2, [r7, #2]
3400645e:	687b      	ldr	r3, [r7, #4]
34006460:	629a      	str	r2, [r3, #40]	@ 0x28
}
34006462:	bf00      	nop
34006464:	3708      	adds	r7, #8
34006466:	46bd      	mov	sp, r7
34006468:	bd80      	pop	{r7, pc}
3400646a:	bf00      	nop
3400646c:	3401ea04 	.word	0x3401ea04

34006470 <HAL_PWREx_ConfigVddIORange>:
  * @note   Setting this configuration while VDDIOx is in 3v3 range
  *         damages the device.
  * @retval None.
  */
void HAL_PWREx_ConfigVddIORange(uint32_t VddIOPort, uint32_t VoltageRange)
{
34006470:	b580      	push	{r7, lr}
34006472:	b082      	sub	sp, #8
34006474:	af00      	add	r7, sp, #0
34006476:	6078      	str	r0, [r7, #4]
34006478:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_VDDIO(VddIOPort));
3400647a:	687b      	ldr	r3, [r7, #4]
3400647c:	2b00      	cmp	r3, #0
3400647e:	d010      	beq.n	340064a2 <HAL_PWREx_ConfigVddIORange+0x32>
34006480:	687b      	ldr	r3, [r7, #4]
34006482:	2b01      	cmp	r3, #1
34006484:	d00d      	beq.n	340064a2 <HAL_PWREx_ConfigVddIORange+0x32>
34006486:	687b      	ldr	r3, [r7, #4]
34006488:	2b02      	cmp	r3, #2
3400648a:	d00a      	beq.n	340064a2 <HAL_PWREx_ConfigVddIORange+0x32>
3400648c:	687b      	ldr	r3, [r7, #4]
3400648e:	2b03      	cmp	r3, #3
34006490:	d007      	beq.n	340064a2 <HAL_PWREx_ConfigVddIORange+0x32>
34006492:	687b      	ldr	r3, [r7, #4]
34006494:	2b04      	cmp	r3, #4
34006496:	d004      	beq.n	340064a2 <HAL_PWREx_ConfigVddIORange+0x32>
34006498:	f240 316a 	movw	r1, #874	@ 0x36a
3400649c:	482a      	ldr	r0, [pc, #168]	@ (34006548 <HAL_PWREx_ConfigVddIORange+0xd8>)
3400649e:	f7fb fdad 	bl	34001ffc <assert_failed>
  assert_param(IS_PWR_VDDIO_RANGE(VoltageRange));
340064a2:	683b      	ldr	r3, [r7, #0]
340064a4:	2b00      	cmp	r3, #0
340064a6:	d007      	beq.n	340064b8 <HAL_PWREx_ConfigVddIORange+0x48>
340064a8:	683b      	ldr	r3, [r7, #0]
340064aa:	2b01      	cmp	r3, #1
340064ac:	d004      	beq.n	340064b8 <HAL_PWREx_ConfigVddIORange+0x48>
340064ae:	f240 316b 	movw	r1, #875	@ 0x36b
340064b2:	4825      	ldr	r0, [pc, #148]	@ (34006548 <HAL_PWREx_ConfigVddIORange+0xd8>)
340064b4:	f7fb fda2 	bl	34001ffc <assert_failed>

  switch (VddIOPort)
340064b8:	687b      	ldr	r3, [r7, #4]
340064ba:	2b04      	cmp	r3, #4
340064bc:	d83e      	bhi.n	3400653c <HAL_PWREx_ConfigVddIORange+0xcc>
340064be:	a201      	add	r2, pc, #4	@ (adr r2, 340064c4 <HAL_PWREx_ConfigVddIORange+0x54>)
340064c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
340064c4:	340064d9 	.word	0x340064d9
340064c8:	340064ed 	.word	0x340064ed
340064cc:	34006501 	.word	0x34006501
340064d0:	34006515 	.word	0x34006515
340064d4:	34006529 	.word	0x34006529
  {
    case PWR_VDDIO:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIOVRSEL, VoltageRange << PWR_SVMCR3_VDDIOVRSEL_Pos);
340064d8:	4b1c      	ldr	r3, [pc, #112]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
340064da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
340064dc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
340064e0:	683b      	ldr	r3, [r7, #0]
340064e2:	061b      	lsls	r3, r3, #24
340064e4:	4919      	ldr	r1, [pc, #100]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
340064e6:	4313      	orrs	r3, r2
340064e8:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
340064ea:	e028      	b.n	3400653e <HAL_PWREx_ConfigVddIORange+0xce>

    case PWR_VDDIO2:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO2VRSEL, VoltageRange << PWR_SVMCR3_VDDIO2VRSEL_Pos);
340064ec:	4b17      	ldr	r3, [pc, #92]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
340064ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
340064f0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
340064f4:	683b      	ldr	r3, [r7, #0]
340064f6:	065b      	lsls	r3, r3, #25
340064f8:	4914      	ldr	r1, [pc, #80]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
340064fa:	4313      	orrs	r3, r2
340064fc:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
340064fe:	e01e      	b.n	3400653e <HAL_PWREx_ConfigVddIORange+0xce>

    case PWR_VDDIO3:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO3VRSEL, VoltageRange << PWR_SVMCR3_VDDIO3VRSEL_Pos);
34006500:	4b12      	ldr	r3, [pc, #72]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
34006502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34006504:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
34006508:	683b      	ldr	r3, [r7, #0]
3400650a:	069b      	lsls	r3, r3, #26
3400650c:	490f      	ldr	r1, [pc, #60]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
3400650e:	4313      	orrs	r3, r2
34006510:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
34006512:	e014      	b.n	3400653e <HAL_PWREx_ConfigVddIORange+0xce>

    case PWR_VDDIO4:
      MODIFY_REG(PWR->SVMCR1, PWR_SVMCR1_VDDIO4VRSEL, VoltageRange << PWR_SVMCR1_VDDIO4VRSEL_Pos);
34006514:	4b0d      	ldr	r3, [pc, #52]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
34006516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34006518:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
3400651c:	683b      	ldr	r3, [r7, #0]
3400651e:	061b      	lsls	r3, r3, #24
34006520:	490a      	ldr	r1, [pc, #40]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
34006522:	4313      	orrs	r3, r2
34006524:	634b      	str	r3, [r1, #52]	@ 0x34
      break;
34006526:	e00a      	b.n	3400653e <HAL_PWREx_ConfigVddIORange+0xce>

    case PWR_VDDIO5:
      MODIFY_REG(PWR->SVMCR2, PWR_SVMCR2_VDDIO5VRSEL, VoltageRange << PWR_SVMCR2_VDDIO5VRSEL_Pos);
34006528:	4b08      	ldr	r3, [pc, #32]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
3400652a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400652c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34006530:	683b      	ldr	r3, [r7, #0]
34006532:	061b      	lsls	r3, r3, #24
34006534:	4905      	ldr	r1, [pc, #20]	@ (3400654c <HAL_PWREx_ConfigVddIORange+0xdc>)
34006536:	4313      	orrs	r3, r2
34006538:	638b      	str	r3, [r1, #56]	@ 0x38
      break;
3400653a:	e000      	b.n	3400653e <HAL_PWREx_ConfigVddIORange+0xce>

    default:
      break;
3400653c:	bf00      	nop
  }
}
3400653e:	bf00      	nop
34006540:	3708      	adds	r7, #8
34006542:	46bd      	mov	sp, r7
34006544:	bd80      	pop	{r7, pc}
34006546:	bf00      	nop
34006548:	3401eab0 	.word	0x3401eab0
3400654c:	56024800 	.word	0x56024800

34006550 <HAL_PWREx_EnableVddIO3>:
  * @brief  Enable VDDIO3 supply valid.
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO3(void)
{
34006550:	b480      	push	{r7}
34006552:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO3SV);
34006554:	4b05      	ldr	r3, [pc, #20]	@ (3400656c <HAL_PWREx_EnableVddIO3+0x1c>)
34006556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34006558:	4a04      	ldr	r2, [pc, #16]	@ (3400656c <HAL_PWREx_EnableVddIO3+0x1c>)
3400655a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
3400655e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34006560:	bf00      	nop
34006562:	46bd      	mov	sp, r7
34006564:	f85d 7b04 	ldr.w	r7, [sp], #4
34006568:	4770      	bx	lr
3400656a:	bf00      	nop
3400656c:	56024800 	.word	0x56024800

34006570 <HAL_RAMCFG_EnableAXISRAM>:
  *                   contains the configuration information for the
  *                   specified RAMCFG instance.
  * @retval None.
  */
void HAL_RAMCFG_EnableAXISRAM(const RAMCFG_HandleTypeDef *hramcfg)
{
34006570:	b580      	push	{r7, lr}
34006572:	b082      	sub	sp, #8
34006574:	af00      	add	r7, sp, #0
34006576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RAMCFG_AXISRAM_POWERDOWN_INSTANCE(hramcfg->Instance));
34006578:	687b      	ldr	r3, [r7, #4]
3400657a:	681b      	ldr	r3, [r3, #0]
3400657c:	4a20      	ldr	r2, [pc, #128]	@ (34006600 <HAL_RAMCFG_EnableAXISRAM+0x90>)
3400657e:	4293      	cmp	r3, r2
34006580:	d031      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
34006582:	687b      	ldr	r3, [r7, #4]
34006584:	681b      	ldr	r3, [r3, #0]
34006586:	4a1f      	ldr	r2, [pc, #124]	@ (34006604 <HAL_RAMCFG_EnableAXISRAM+0x94>)
34006588:	4293      	cmp	r3, r2
3400658a:	d02c      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
3400658c:	687b      	ldr	r3, [r7, #4]
3400658e:	681b      	ldr	r3, [r3, #0]
34006590:	4a1d      	ldr	r2, [pc, #116]	@ (34006608 <HAL_RAMCFG_EnableAXISRAM+0x98>)
34006592:	4293      	cmp	r3, r2
34006594:	d027      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
34006596:	687b      	ldr	r3, [r7, #4]
34006598:	681b      	ldr	r3, [r3, #0]
3400659a:	4a1c      	ldr	r2, [pc, #112]	@ (3400660c <HAL_RAMCFG_EnableAXISRAM+0x9c>)
3400659c:	4293      	cmp	r3, r2
3400659e:	d022      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
340065a0:	687b      	ldr	r3, [r7, #4]
340065a2:	681b      	ldr	r3, [r3, #0]
340065a4:	4a1a      	ldr	r2, [pc, #104]	@ (34006610 <HAL_RAMCFG_EnableAXISRAM+0xa0>)
340065a6:	4293      	cmp	r3, r2
340065a8:	d01d      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
340065aa:	687b      	ldr	r3, [r7, #4]
340065ac:	681b      	ldr	r3, [r3, #0]
340065ae:	4a19      	ldr	r2, [pc, #100]	@ (34006614 <HAL_RAMCFG_EnableAXISRAM+0xa4>)
340065b0:	4293      	cmp	r3, r2
340065b2:	d018      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
340065b4:	687b      	ldr	r3, [r7, #4]
340065b6:	681b      	ldr	r3, [r3, #0]
340065b8:	4a17      	ldr	r2, [pc, #92]	@ (34006618 <HAL_RAMCFG_EnableAXISRAM+0xa8>)
340065ba:	4293      	cmp	r3, r2
340065bc:	d013      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
340065be:	687b      	ldr	r3, [r7, #4]
340065c0:	681b      	ldr	r3, [r3, #0]
340065c2:	4a16      	ldr	r2, [pc, #88]	@ (3400661c <HAL_RAMCFG_EnableAXISRAM+0xac>)
340065c4:	4293      	cmp	r3, r2
340065c6:	d00e      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
340065c8:	687b      	ldr	r3, [r7, #4]
340065ca:	681b      	ldr	r3, [r3, #0]
340065cc:	4a14      	ldr	r2, [pc, #80]	@ (34006620 <HAL_RAMCFG_EnableAXISRAM+0xb0>)
340065ce:	4293      	cmp	r3, r2
340065d0:	d009      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
340065d2:	687b      	ldr	r3, [r7, #4]
340065d4:	681b      	ldr	r3, [r3, #0]
340065d6:	4a13      	ldr	r2, [pc, #76]	@ (34006624 <HAL_RAMCFG_EnableAXISRAM+0xb4>)
340065d8:	4293      	cmp	r3, r2
340065da:	d004      	beq.n	340065e6 <HAL_RAMCFG_EnableAXISRAM+0x76>
340065dc:	f240 4107 	movw	r1, #1031	@ 0x407
340065e0:	4811      	ldr	r0, [pc, #68]	@ (34006628 <HAL_RAMCFG_EnableAXISRAM+0xb8>)
340065e2:	f7fb fd0b 	bl	34001ffc <assert_failed>

  /* AXISRAMi power on */
  CLEAR_BIT(hramcfg->Instance->CR, RAMCFG_AXISRAM_POWERDOWN);
340065e6:	687b      	ldr	r3, [r7, #4]
340065e8:	681b      	ldr	r3, [r3, #0]
340065ea:	681a      	ldr	r2, [r3, #0]
340065ec:	687b      	ldr	r3, [r7, #4]
340065ee:	681b      	ldr	r3, [r3, #0]
340065f0:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
340065f4:	601a      	str	r2, [r3, #0]
}
340065f6:	bf00      	nop
340065f8:	3708      	adds	r7, #8
340065fa:	46bd      	mov	sp, r7
340065fc:	bd80      	pop	{r7, pc}
340065fe:	bf00      	nop
34006600:	52023080 	.word	0x52023080
34006604:	42023080 	.word	0x42023080
34006608:	52023100 	.word	0x52023100
3400660c:	42023100 	.word	0x42023100
34006610:	52023180 	.word	0x52023180
34006614:	42023180 	.word	0x42023180
34006618:	52023200 	.word	0x52023200
3400661c:	42023200 	.word	0x42023200
34006620:	52023280 	.word	0x52023280
34006624:	42023280 	.word	0x42023280
34006628:	3401eb5c 	.word	0x3401eb5c

3400662c <LL_RCC_HSE_IsReady>:
{
3400662c:	b480      	push	{r7}
3400662e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
34006630:	4b06      	ldr	r3, [pc, #24]	@ (3400664c <LL_RCC_HSE_IsReady+0x20>)
34006632:	685b      	ldr	r3, [r3, #4]
34006634:	f003 0310 	and.w	r3, r3, #16
34006638:	2b00      	cmp	r3, #0
3400663a:	d001      	beq.n	34006640 <LL_RCC_HSE_IsReady+0x14>
3400663c:	2301      	movs	r3, #1
3400663e:	e000      	b.n	34006642 <LL_RCC_HSE_IsReady+0x16>
34006640:	2300      	movs	r3, #0
}
34006642:	4618      	mov	r0, r3
34006644:	46bd      	mov	sp, r7
34006646:	f85d 7b04 	ldr.w	r7, [sp], #4
3400664a:	4770      	bx	lr
3400664c:	56028000 	.word	0x56028000

34006650 <LL_RCC_HSI_Enable>:
{
34006650:	b480      	push	{r7}
34006652:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_HSIONS);
34006654:	4b04      	ldr	r3, [pc, #16]	@ (34006668 <LL_RCC_HSI_Enable+0x18>)
34006656:	2208      	movs	r2, #8
34006658:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
3400665c:	bf00      	nop
3400665e:	46bd      	mov	sp, r7
34006660:	f85d 7b04 	ldr.w	r7, [sp], #4
34006664:	4770      	bx	lr
34006666:	bf00      	nop
34006668:	56028000 	.word	0x56028000

3400666c <LL_RCC_HSI_Disable>:
{
3400666c:	b480      	push	{r7}
3400666e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_HSIONC);
34006670:	4b05      	ldr	r3, [pc, #20]	@ (34006688 <LL_RCC_HSI_Disable+0x1c>)
34006672:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34006676:	461a      	mov	r2, r3
34006678:	2308      	movs	r3, #8
3400667a:	6013      	str	r3, [r2, #0]
}
3400667c:	bf00      	nop
3400667e:	46bd      	mov	sp, r7
34006680:	f85d 7b04 	ldr.w	r7, [sp], #4
34006684:	4770      	bx	lr
34006686:	bf00      	nop
34006688:	56028000 	.word	0x56028000

3400668c <LL_RCC_HSI_IsReady>:
{
3400668c:	b480      	push	{r7}
3400668e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34006690:	4b06      	ldr	r3, [pc, #24]	@ (340066ac <LL_RCC_HSI_IsReady+0x20>)
34006692:	685b      	ldr	r3, [r3, #4]
34006694:	f003 0308 	and.w	r3, r3, #8
34006698:	2b00      	cmp	r3, #0
3400669a:	d001      	beq.n	340066a0 <LL_RCC_HSI_IsReady+0x14>
3400669c:	2301      	movs	r3, #1
3400669e:	e000      	b.n	340066a2 <LL_RCC_HSI_IsReady+0x16>
340066a0:	2300      	movs	r3, #0
}
340066a2:	4618      	mov	r0, r3
340066a4:	46bd      	mov	sp, r7
340066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
340066aa:	4770      	bx	lr
340066ac:	56028000 	.word	0x56028000

340066b0 <LL_RCC_HSI_SetDivider>:
{
340066b0:	b480      	push	{r7}
340066b2:	b083      	sub	sp, #12
340066b4:	af00      	add	r7, sp, #0
340066b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSIDIV, Divider);
340066b8:	4b06      	ldr	r3, [pc, #24]	@ (340066d4 <LL_RCC_HSI_SetDivider+0x24>)
340066ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340066bc:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
340066c0:	4904      	ldr	r1, [pc, #16]	@ (340066d4 <LL_RCC_HSI_SetDivider+0x24>)
340066c2:	687b      	ldr	r3, [r7, #4]
340066c4:	4313      	orrs	r3, r2
340066c6:	648b      	str	r3, [r1, #72]	@ 0x48
}
340066c8:	bf00      	nop
340066ca:	370c      	adds	r7, #12
340066cc:	46bd      	mov	sp, r7
340066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
340066d2:	4770      	bx	lr
340066d4:	56028000 	.word	0x56028000

340066d8 <LL_RCC_HSI_GetDivider>:
{
340066d8:	b480      	push	{r7}
340066da:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
340066dc:	4b04      	ldr	r3, [pc, #16]	@ (340066f0 <LL_RCC_HSI_GetDivider+0x18>)
340066de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340066e0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
340066e4:	4618      	mov	r0, r3
340066e6:	46bd      	mov	sp, r7
340066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
340066ec:	4770      	bx	lr
340066ee:	bf00      	nop
340066f0:	56028000 	.word	0x56028000

340066f4 <LL_RCC_HSI_SetCalibTrimming>:
{
340066f4:	b480      	push	{r7}
340066f6:	b083      	sub	sp, #12
340066f8:	af00      	add	r7, sp, #0
340066fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
340066fc:	4b07      	ldr	r3, [pc, #28]	@ (3400671c <LL_RCC_HSI_SetCalibTrimming+0x28>)
340066fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34006700:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
34006704:	687b      	ldr	r3, [r7, #4]
34006706:	041b      	lsls	r3, r3, #16
34006708:	4904      	ldr	r1, [pc, #16]	@ (3400671c <LL_RCC_HSI_SetCalibTrimming+0x28>)
3400670a:	4313      	orrs	r3, r2
3400670c:	648b      	str	r3, [r1, #72]	@ 0x48
}
3400670e:	bf00      	nop
34006710:	370c      	adds	r7, #12
34006712:	46bd      	mov	sp, r7
34006714:	f85d 7b04 	ldr.w	r7, [sp], #4
34006718:	4770      	bx	lr
3400671a:	bf00      	nop
3400671c:	56028000 	.word	0x56028000

34006720 <LL_RCC_MSI_Enable>:
{
34006720:	b480      	push	{r7}
34006722:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_MSIONS);
34006724:	4b04      	ldr	r3, [pc, #16]	@ (34006738 <LL_RCC_MSI_Enable+0x18>)
34006726:	2204      	movs	r2, #4
34006728:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
3400672c:	bf00      	nop
3400672e:	46bd      	mov	sp, r7
34006730:	f85d 7b04 	ldr.w	r7, [sp], #4
34006734:	4770      	bx	lr
34006736:	bf00      	nop
34006738:	56028000 	.word	0x56028000

3400673c <LL_RCC_MSI_Disable>:
{
3400673c:	b480      	push	{r7}
3400673e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_MSIONC);
34006740:	4b05      	ldr	r3, [pc, #20]	@ (34006758 <LL_RCC_MSI_Disable+0x1c>)
34006742:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34006746:	461a      	mov	r2, r3
34006748:	2304      	movs	r3, #4
3400674a:	6013      	str	r3, [r2, #0]
}
3400674c:	bf00      	nop
3400674e:	46bd      	mov	sp, r7
34006750:	f85d 7b04 	ldr.w	r7, [sp], #4
34006754:	4770      	bx	lr
34006756:	bf00      	nop
34006758:	56028000 	.word	0x56028000

3400675c <LL_RCC_MSI_IsReady>:
{
3400675c:	b480      	push	{r7}
3400675e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34006760:	4b06      	ldr	r3, [pc, #24]	@ (3400677c <LL_RCC_MSI_IsReady+0x20>)
34006762:	685b      	ldr	r3, [r3, #4]
34006764:	f003 0304 	and.w	r3, r3, #4
34006768:	2b00      	cmp	r3, #0
3400676a:	d001      	beq.n	34006770 <LL_RCC_MSI_IsReady+0x14>
3400676c:	2301      	movs	r3, #1
3400676e:	e000      	b.n	34006772 <LL_RCC_MSI_IsReady+0x16>
34006770:	2300      	movs	r3, #0
}
34006772:	4618      	mov	r0, r3
34006774:	46bd      	mov	sp, r7
34006776:	f85d 7b04 	ldr.w	r7, [sp], #4
3400677a:	4770      	bx	lr
3400677c:	56028000 	.word	0x56028000

34006780 <LL_RCC_MSI_SetFrequency>:
{
34006780:	b480      	push	{r7}
34006782:	b083      	sub	sp, #12
34006784:	af00      	add	r7, sp, #0
34006786:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL, Value);
34006788:	4b06      	ldr	r3, [pc, #24]	@ (340067a4 <LL_RCC_MSI_SetFrequency+0x24>)
3400678a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400678c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34006790:	4904      	ldr	r1, [pc, #16]	@ (340067a4 <LL_RCC_MSI_SetFrequency+0x24>)
34006792:	687b      	ldr	r3, [r7, #4]
34006794:	4313      	orrs	r3, r2
34006796:	644b      	str	r3, [r1, #68]	@ 0x44
}
34006798:	bf00      	nop
3400679a:	370c      	adds	r7, #12
3400679c:	46bd      	mov	sp, r7
3400679e:	f85d 7b04 	ldr.w	r7, [sp], #4
340067a2:	4770      	bx	lr
340067a4:	56028000 	.word	0x56028000

340067a8 <LL_RCC_MSI_GetFrequency>:
{
340067a8:	b480      	push	{r7}
340067aa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
340067ac:	4b04      	ldr	r3, [pc, #16]	@ (340067c0 <LL_RCC_MSI_GetFrequency+0x18>)
340067ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340067b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
340067b4:	4618      	mov	r0, r3
340067b6:	46bd      	mov	sp, r7
340067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340067bc:	4770      	bx	lr
340067be:	bf00      	nop
340067c0:	56028000 	.word	0x56028000

340067c4 <LL_RCC_MSI_SetCalibTrimming>:
{
340067c4:	b480      	push	{r7}
340067c6:	b083      	sub	sp, #12
340067c8:	af00      	add	r7, sp, #0
340067ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSITRIM, Value << RCC_MSICFGR_MSITRIM_Pos);
340067cc:	4b07      	ldr	r3, [pc, #28]	@ (340067ec <LL_RCC_MSI_SetCalibTrimming+0x28>)
340067ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340067d0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
340067d4:	687b      	ldr	r3, [r7, #4]
340067d6:	041b      	lsls	r3, r3, #16
340067d8:	4904      	ldr	r1, [pc, #16]	@ (340067ec <LL_RCC_MSI_SetCalibTrimming+0x28>)
340067da:	4313      	orrs	r3, r2
340067dc:	644b      	str	r3, [r1, #68]	@ 0x44
}
340067de:	bf00      	nop
340067e0:	370c      	adds	r7, #12
340067e2:	46bd      	mov	sp, r7
340067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
340067e8:	4770      	bx	lr
340067ea:	bf00      	nop
340067ec:	56028000 	.word	0x56028000

340067f0 <LL_RCC_LSE_IsReady>:
{
340067f0:	b480      	push	{r7}
340067f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
340067f4:	4b06      	ldr	r3, [pc, #24]	@ (34006810 <LL_RCC_LSE_IsReady+0x20>)
340067f6:	685b      	ldr	r3, [r3, #4]
340067f8:	f003 0302 	and.w	r3, r3, #2
340067fc:	2b00      	cmp	r3, #0
340067fe:	d001      	beq.n	34006804 <LL_RCC_LSE_IsReady+0x14>
34006800:	2301      	movs	r3, #1
34006802:	e000      	b.n	34006806 <LL_RCC_LSE_IsReady+0x16>
34006804:	2300      	movs	r3, #0
}
34006806:	4618      	mov	r0, r3
34006808:	46bd      	mov	sp, r7
3400680a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400680e:	4770      	bx	lr
34006810:	56028000 	.word	0x56028000

34006814 <LL_RCC_LSI_Enable>:
{
34006814:	b480      	push	{r7}
34006816:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_LSIONS);
34006818:	4b04      	ldr	r3, [pc, #16]	@ (3400682c <LL_RCC_LSI_Enable+0x18>)
3400681a:	2201      	movs	r2, #1
3400681c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34006820:	bf00      	nop
34006822:	46bd      	mov	sp, r7
34006824:	f85d 7b04 	ldr.w	r7, [sp], #4
34006828:	4770      	bx	lr
3400682a:	bf00      	nop
3400682c:	56028000 	.word	0x56028000

34006830 <LL_RCC_LSI_Disable>:
{
34006830:	b480      	push	{r7}
34006832:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
34006834:	4b05      	ldr	r3, [pc, #20]	@ (3400684c <LL_RCC_LSI_Disable+0x1c>)
34006836:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3400683a:	461a      	mov	r2, r3
3400683c:	2301      	movs	r3, #1
3400683e:	6013      	str	r3, [r2, #0]
}
34006840:	bf00      	nop
34006842:	46bd      	mov	sp, r7
34006844:	f85d 7b04 	ldr.w	r7, [sp], #4
34006848:	4770      	bx	lr
3400684a:	bf00      	nop
3400684c:	56028000 	.word	0x56028000

34006850 <LL_RCC_LSI_IsReady>:
{
34006850:	b480      	push	{r7}
34006852:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34006854:	4b04      	ldr	r3, [pc, #16]	@ (34006868 <LL_RCC_LSI_IsReady+0x18>)
34006856:	685b      	ldr	r3, [r3, #4]
34006858:	f003 0301 	and.w	r3, r3, #1
}
3400685c:	4618      	mov	r0, r3
3400685e:	46bd      	mov	sp, r7
34006860:	f85d 7b04 	ldr.w	r7, [sp], #4
34006864:	4770      	bx	lr
34006866:	bf00      	nop
34006868:	56028000 	.word	0x56028000

3400686c <LL_RCC_GetCpuClkSource>:
{
3400686c:	b480      	push	{r7}
3400686e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
34006870:	4b04      	ldr	r3, [pc, #16]	@ (34006884 <LL_RCC_GetCpuClkSource+0x18>)
34006872:	6a1b      	ldr	r3, [r3, #32]
34006874:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34006878:	4618      	mov	r0, r3
3400687a:	46bd      	mov	sp, r7
3400687c:	f85d 7b04 	ldr.w	r7, [sp], #4
34006880:	4770      	bx	lr
34006882:	bf00      	nop
34006884:	56028000 	.word	0x56028000

34006888 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_IC2_IC6_IC11
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
34006888:	b480      	push	{r7}
3400688a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
3400688c:	4b04      	ldr	r3, [pc, #16]	@ (340068a0 <LL_RCC_GetSysClkSource+0x18>)
3400688e:	6a1b      	ldr	r3, [r3, #32]
34006890:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34006894:	4618      	mov	r0, r3
34006896:	46bd      	mov	sp, r7
34006898:	f85d 7b04 	ldr.w	r7, [sp], #4
3400689c:	4770      	bx	lr
3400689e:	bf00      	nop
340068a0:	56028000 	.word	0x56028000

340068a4 <LL_RCC_PLL1_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetSource(void)
{
340068a4:	b480      	push	{r7}
340068a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
340068a8:	4b04      	ldr	r3, [pc, #16]	@ (340068bc <LL_RCC_PLL1_GetSource+0x18>)
340068aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340068ae:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
340068b2:	4618      	mov	r0, r3
340068b4:	46bd      	mov	sp, r7
340068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
340068ba:	4770      	bx	lr
340068bc:	56028000 	.word	0x56028000

340068c0 <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll SR           PLL1RDY         LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
340068c0:	b480      	push	{r7}
340068c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
340068c4:	4b07      	ldr	r3, [pc, #28]	@ (340068e4 <LL_RCC_PLL1_IsReady+0x24>)
340068c6:	685b      	ldr	r3, [r3, #4]
340068c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340068cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340068d0:	d101      	bne.n	340068d6 <LL_RCC_PLL1_IsReady+0x16>
340068d2:	2301      	movs	r3, #1
340068d4:	e000      	b.n	340068d8 <LL_RCC_PLL1_IsReady+0x18>
340068d6:	2300      	movs	r3, #0
}
340068d8:	4618      	mov	r0, r3
340068da:	46bd      	mov	sp, r7
340068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
340068e0:	4770      	bx	lr
340068e2:	bf00      	nop
340068e4:	56028000 	.word	0x56028000

340068e8 <LL_RCC_PLL1_IsEnabledBypass>:
  * @brief  Check if PLL1 bypass is enabled
  * @rmtoll PLL1CFGR1    PLL1BYP         LL_RCC_PLL1_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsEnabledBypass(void)
{
340068e8:	b480      	push	{r7}
340068ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
340068ec:	4b07      	ldr	r3, [pc, #28]	@ (3400690c <LL_RCC_PLL1_IsEnabledBypass+0x24>)
340068ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340068f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
340068f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
340068fa:	d101      	bne.n	34006900 <LL_RCC_PLL1_IsEnabledBypass+0x18>
340068fc:	2301      	movs	r3, #1
340068fe:	e000      	b.n	34006902 <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34006900:	2300      	movs	r3, #0
}
34006902:	4618      	mov	r0, r3
34006904:	46bd      	mov	sp, r7
34006906:	f85d 7b04 	ldr.w	r7, [sp], #4
3400690a:	4770      	bx	lr
3400690c:	56028000 	.word	0x56028000

34006910 <LL_RCC_PLL2_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetSource(void)
{
34006910:	b480      	push	{r7}
34006912:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
34006914:	4b04      	ldr	r3, [pc, #16]	@ (34006928 <LL_RCC_PLL2_GetSource+0x18>)
34006916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400691a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
3400691e:	4618      	mov	r0, r3
34006920:	46bd      	mov	sp, r7
34006922:	f85d 7b04 	ldr.w	r7, [sp], #4
34006926:	4770      	bx	lr
34006928:	56028000 	.word	0x56028000

3400692c <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll SR           PLL2RDY         LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
3400692c:	b480      	push	{r7}
3400692e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34006930:	4b07      	ldr	r3, [pc, #28]	@ (34006950 <LL_RCC_PLL2_IsReady+0x24>)
34006932:	685b      	ldr	r3, [r3, #4]
34006934:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34006938:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400693c:	d101      	bne.n	34006942 <LL_RCC_PLL2_IsReady+0x16>
3400693e:	2301      	movs	r3, #1
34006940:	e000      	b.n	34006944 <LL_RCC_PLL2_IsReady+0x18>
34006942:	2300      	movs	r3, #0
}
34006944:	4618      	mov	r0, r3
34006946:	46bd      	mov	sp, r7
34006948:	f85d 7b04 	ldr.w	r7, [sp], #4
3400694c:	4770      	bx	lr
3400694e:	bf00      	nop
34006950:	56028000 	.word	0x56028000

34006954 <LL_RCC_PLL2_IsEnabledBypass>:
  * @brief  Check if PLL2 bypass is enabled
  * @rmtoll PLL2CFGR1    PLL2BYP         LL_RCC_PLL2_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsEnabledBypass(void)
{
34006954:	b480      	push	{r7}
34006956:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34006958:	4b07      	ldr	r3, [pc, #28]	@ (34006978 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
3400695a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400695e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34006962:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34006966:	d101      	bne.n	3400696c <LL_RCC_PLL2_IsEnabledBypass+0x18>
34006968:	2301      	movs	r3, #1
3400696a:	e000      	b.n	3400696e <LL_RCC_PLL2_IsEnabledBypass+0x1a>
3400696c:	2300      	movs	r3, #0
}
3400696e:	4618      	mov	r0, r3
34006970:	46bd      	mov	sp, r7
34006972:	f85d 7b04 	ldr.w	r7, [sp], #4
34006976:	4770      	bx	lr
34006978:	56028000 	.word	0x56028000

3400697c <LL_RCC_PLL3_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetSource(void)
{
3400697c:	b480      	push	{r7}
3400697e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
34006980:	4b04      	ldr	r3, [pc, #16]	@ (34006994 <LL_RCC_PLL3_GetSource+0x18>)
34006982:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34006986:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
3400698a:	4618      	mov	r0, r3
3400698c:	46bd      	mov	sp, r7
3400698e:	f85d 7b04 	ldr.w	r7, [sp], #4
34006992:	4770      	bx	lr
34006994:	56028000 	.word	0x56028000

34006998 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll SR           PLL3RDY         LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
34006998:	b480      	push	{r7}
3400699a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
3400699c:	4b07      	ldr	r3, [pc, #28]	@ (340069bc <LL_RCC_PLL3_IsReady+0x24>)
3400699e:	685b      	ldr	r3, [r3, #4]
340069a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340069a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
340069a8:	d101      	bne.n	340069ae <LL_RCC_PLL3_IsReady+0x16>
340069aa:	2301      	movs	r3, #1
340069ac:	e000      	b.n	340069b0 <LL_RCC_PLL3_IsReady+0x18>
340069ae:	2300      	movs	r3, #0
}
340069b0:	4618      	mov	r0, r3
340069b2:	46bd      	mov	sp, r7
340069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
340069b8:	4770      	bx	lr
340069ba:	bf00      	nop
340069bc:	56028000 	.word	0x56028000

340069c0 <LL_RCC_PLL3_IsEnabledBypass>:
  * @brief  Check if PLL3 bypass is enabled
  * @rmtoll PLL3CFGR1    PLL3BYP         LL_RCC_PLL3_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsEnabledBypass(void)
{
340069c0:	b480      	push	{r7}
340069c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
340069c4:	4b07      	ldr	r3, [pc, #28]	@ (340069e4 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
340069c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
340069ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
340069ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
340069d2:	d101      	bne.n	340069d8 <LL_RCC_PLL3_IsEnabledBypass+0x18>
340069d4:	2301      	movs	r3, #1
340069d6:	e000      	b.n	340069da <LL_RCC_PLL3_IsEnabledBypass+0x1a>
340069d8:	2300      	movs	r3, #0
}
340069da:	4618      	mov	r0, r3
340069dc:	46bd      	mov	sp, r7
340069de:	f85d 7b04 	ldr.w	r7, [sp], #4
340069e2:	4770      	bx	lr
340069e4:	56028000 	.word	0x56028000

340069e8 <LL_RCC_PLL4_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_GetSource(void)
{
340069e8:	b480      	push	{r7}
340069ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
340069ec:	4b04      	ldr	r3, [pc, #16]	@ (34006a00 <LL_RCC_PLL4_GetSource+0x18>)
340069ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
340069f2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
340069f6:	4618      	mov	r0, r3
340069f8:	46bd      	mov	sp, r7
340069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
340069fe:	4770      	bx	lr
34006a00:	56028000 	.word	0x56028000

34006a04 <LL_RCC_PLL4_IsReady>:
  * @brief  Check if PLL4 Ready
  * @rmtoll SR           PLL4RDY         LL_RCC_PLL4_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsReady(void)
{
34006a04:	b480      	push	{r7}
34006a06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34006a08:	4b07      	ldr	r3, [pc, #28]	@ (34006a28 <LL_RCC_PLL4_IsReady+0x24>)
34006a0a:	685b      	ldr	r3, [r3, #4]
34006a0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34006a10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34006a14:	d101      	bne.n	34006a1a <LL_RCC_PLL4_IsReady+0x16>
34006a16:	2301      	movs	r3, #1
34006a18:	e000      	b.n	34006a1c <LL_RCC_PLL4_IsReady+0x18>
34006a1a:	2300      	movs	r3, #0
}
34006a1c:	4618      	mov	r0, r3
34006a1e:	46bd      	mov	sp, r7
34006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
34006a24:	4770      	bx	lr
34006a26:	bf00      	nop
34006a28:	56028000 	.word	0x56028000

34006a2c <LL_RCC_PLL4_IsEnabledBypass>:
  * @brief  Check if PLL4 bypass is enabled
  * @rmtoll PLL4CFGR1    PLL4BYP         LL_RCC_PLL4_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsEnabledBypass(void)
{
34006a2c:	b480      	push	{r7}
34006a2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34006a30:	4b07      	ldr	r3, [pc, #28]	@ (34006a50 <LL_RCC_PLL4_IsEnabledBypass+0x24>)
34006a32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34006a36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34006a3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34006a3e:	d101      	bne.n	34006a44 <LL_RCC_PLL4_IsEnabledBypass+0x18>
34006a40:	2301      	movs	r3, #1
34006a42:	e000      	b.n	34006a46 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34006a44:	2300      	movs	r3, #0
}
34006a46:	4618      	mov	r0, r3
34006a48:	46bd      	mov	sp, r7
34006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
34006a4e:	4770      	bx	lr
34006a50:	56028000 	.word	0x56028000

34006a54 <LL_RCC_IC1_Enable>:
  * @brief  Enable IC1
  * @rmtoll DIVENSR      IC1ENS        LL_RCC_IC1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC1_Enable(void)
{
34006a54:	b480      	push	{r7}
34006a56:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC1ENS);
34006a58:	4b04      	ldr	r3, [pc, #16]	@ (34006a6c <LL_RCC_IC1_Enable+0x18>)
34006a5a:	2201      	movs	r2, #1
34006a5c:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34006a60:	bf00      	nop
34006a62:	46bd      	mov	sp, r7
34006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
34006a68:	4770      	bx	lr
34006a6a:	bf00      	nop
34006a6c:	56028000 	.word	0x56028000

34006a70 <LL_RCC_IC1_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetSource(void)
{
34006a70:	b480      	push	{r7}
34006a72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34006a74:	4b04      	ldr	r3, [pc, #16]	@ (34006a88 <LL_RCC_IC1_GetSource+0x18>)
34006a76:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34006a7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34006a7e:	4618      	mov	r0, r3
34006a80:	46bd      	mov	sp, r7
34006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
34006a86:	4770      	bx	lr
34006a88:	56028000 	.word	0x56028000

34006a8c <LL_RCC_IC1_GetDivider>:
  * @brief  Get IC1 divider
  * @rmtoll IC1CFGR      IC1INT        LL_RCC_IC1_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetDivider(void)
{
34006a8c:	b480      	push	{r7}
34006a8e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
34006a90:	4b05      	ldr	r3, [pc, #20]	@ (34006aa8 <LL_RCC_IC1_GetDivider+0x1c>)
34006a92:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34006a96:	0c1b      	lsrs	r3, r3, #16
34006a98:	b2db      	uxtb	r3, r3
34006a9a:	3301      	adds	r3, #1
}
34006a9c:	4618      	mov	r0, r3
34006a9e:	46bd      	mov	sp, r7
34006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
34006aa4:	4770      	bx	lr
34006aa6:	bf00      	nop
34006aa8:	56028000 	.word	0x56028000

34006aac <LL_RCC_IC2_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetSource(void)
{
34006aac:	b480      	push	{r7}
34006aae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34006ab0:	4b04      	ldr	r3, [pc, #16]	@ (34006ac4 <LL_RCC_IC2_GetSource+0x18>)
34006ab2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34006ab6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34006aba:	4618      	mov	r0, r3
34006abc:	46bd      	mov	sp, r7
34006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
34006ac2:	4770      	bx	lr
34006ac4:	56028000 	.word	0x56028000

34006ac8 <LL_RCC_IC2_GetDivider>:
  * @brief  Get IC2 divider
  * @rmtoll IC2CFGR      IC2INT        LL_RCC_IC2_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetDivider(void)
{
34006ac8:	b480      	push	{r7}
34006aca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
34006acc:	4b05      	ldr	r3, [pc, #20]	@ (34006ae4 <LL_RCC_IC2_GetDivider+0x1c>)
34006ace:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34006ad2:	0c1b      	lsrs	r3, r3, #16
34006ad4:	b2db      	uxtb	r3, r3
34006ad6:	3301      	adds	r3, #1
}
34006ad8:	4618      	mov	r0, r3
34006ada:	46bd      	mov	sp, r7
34006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
34006ae0:	4770      	bx	lr
34006ae2:	bf00      	nop
34006ae4:	56028000 	.word	0x56028000

34006ae8 <LL_RCC_IC6_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC6_GetSource(void)
{
34006ae8:	b480      	push	{r7}
34006aea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34006aec:	4b04      	ldr	r3, [pc, #16]	@ (34006b00 <LL_RCC_IC6_GetSource+0x18>)
34006aee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
34006af2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34006af6:	4618      	mov	r0, r3
34006af8:	46bd      	mov	sp, r7
34006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
34006afe:	4770      	bx	lr
34006b00:	56028000 	.word	0x56028000

34006b04 <LL_RCC_IC11_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC11_GetSource(void)
{
34006b04:	b480      	push	{r7}
34006b06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34006b08:	4b04      	ldr	r3, [pc, #16]	@ (34006b1c <LL_RCC_IC11_GetSource+0x18>)
34006b0a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34006b0e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34006b12:	4618      	mov	r0, r3
34006b14:	46bd      	mov	sp, r7
34006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
34006b1a:	4770      	bx	lr
34006b1c:	56028000 	.word	0x56028000

34006b20 <HAL_RCC_OscConfig>:
  * @note   This function activates HSE but does not wait for the startup time defined in the datasheet.
  *         This must be ensured by the application when the HSE is selected as PLL source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
34006b20:	b580      	push	{r7, lr}
34006b22:	b0a2      	sub	sp, #136	@ 0x88
34006b24:	af00      	add	r7, sp, #0
34006b26:	6078      	str	r0, [r7, #4]
  uint32_t pll3src;
  uint32_t pll4src;
  uint32_t rccsr;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
34006b28:	687b      	ldr	r3, [r7, #4]
34006b2a:	2b00      	cmp	r3, #0
34006b2c:	d102      	bne.n	34006b34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
34006b2e:	2301      	movs	r3, #1
34006b30:	f000 bd10 	b.w	34007554 <HAL_RCC_OscConfig+0xa34>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));
34006b34:	687b      	ldr	r3, [r7, #4]
34006b36:	681b      	ldr	r3, [r3, #0]
34006b38:	2b00      	cmp	r3, #0
34006b3a:	d022      	beq.n	34006b82 <HAL_RCC_OscConfig+0x62>
34006b3c:	687b      	ldr	r3, [r7, #4]
34006b3e:	681b      	ldr	r3, [r3, #0]
34006b40:	f003 0301 	and.w	r3, r3, #1
34006b44:	2b00      	cmp	r3, #0
34006b46:	d11c      	bne.n	34006b82 <HAL_RCC_OscConfig+0x62>
34006b48:	687b      	ldr	r3, [r7, #4]
34006b4a:	681b      	ldr	r3, [r3, #0]
34006b4c:	f003 0302 	and.w	r3, r3, #2
34006b50:	2b00      	cmp	r3, #0
34006b52:	d116      	bne.n	34006b82 <HAL_RCC_OscConfig+0x62>
34006b54:	687b      	ldr	r3, [r7, #4]
34006b56:	681b      	ldr	r3, [r3, #0]
34006b58:	f003 0310 	and.w	r3, r3, #16
34006b5c:	2b00      	cmp	r3, #0
34006b5e:	d110      	bne.n	34006b82 <HAL_RCC_OscConfig+0x62>
34006b60:	687b      	ldr	r3, [r7, #4]
34006b62:	681b      	ldr	r3, [r3, #0]
34006b64:	f003 0308 	and.w	r3, r3, #8
34006b68:	2b00      	cmp	r3, #0
34006b6a:	d10a      	bne.n	34006b82 <HAL_RCC_OscConfig+0x62>
34006b6c:	687b      	ldr	r3, [r7, #4]
34006b6e:	681b      	ldr	r3, [r3, #0]
34006b70:	f003 0304 	and.w	r3, r3, #4
34006b74:	2b00      	cmp	r3, #0
34006b76:	d104      	bne.n	34006b82 <HAL_RCC_OscConfig+0x62>
34006b78:	f44f 71b9 	mov.w	r1, #370	@ 0x172
34006b7c:	4892      	ldr	r0, [pc, #584]	@ (34006dc8 <HAL_RCC_OscConfig+0x2a8>)
34006b7e:	f7fb fa3d 	bl	34001ffc <assert_failed>

  cpuclksrc = LL_RCC_GetCpuClkSource();
34006b82:	f7ff fe73 	bl	3400686c <LL_RCC_GetCpuClkSource>
34006b86:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  sysclksrc = LL_RCC_GetSysClkSource();
34006b8a:	f7ff fe7d 	bl	34006888 <LL_RCC_GetSysClkSource>
34006b8e:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  pll1src = LL_RCC_PLL1_GetSource();
34006b92:	f7ff fe87 	bl	340068a4 <LL_RCC_PLL1_GetSource>
34006b96:	67f8      	str	r0, [r7, #124]	@ 0x7c
  pll2src = LL_RCC_PLL2_GetSource();
34006b98:	f7ff feba 	bl	34006910 <LL_RCC_PLL2_GetSource>
34006b9c:	67b8      	str	r0, [r7, #120]	@ 0x78
  pll3src = LL_RCC_PLL3_GetSource();
34006b9e:	f7ff feed 	bl	3400697c <LL_RCC_PLL3_GetSource>
34006ba2:	6778      	str	r0, [r7, #116]	@ 0x74
  pll4src = LL_RCC_PLL4_GetSource();
34006ba4:	f7ff ff20 	bl	340069e8 <LL_RCC_PLL4_GetSource>
34006ba8:	6738      	str	r0, [r7, #112]	@ 0x70
  rccsr = RCC->SR;
34006baa:	4b88      	ldr	r3, [pc, #544]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006bac:	685b      	ldr	r3, [r3, #4]
34006bae:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
34006bb0:	687b      	ldr	r3, [r7, #4]
34006bb2:	681b      	ldr	r3, [r3, #0]
34006bb4:	f003 0301 	and.w	r3, r3, #1
34006bb8:	2b00      	cmp	r3, #0
34006bba:	f000 80c3 	beq.w	34006d44 <HAL_RCC_OscConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));
34006bbe:	687b      	ldr	r3, [r7, #4]
34006bc0:	685b      	ldr	r3, [r3, #4]
34006bc2:	2b00      	cmp	r3, #0
34006bc4:	d013      	beq.n	34006bee <HAL_RCC_OscConfig+0xce>
34006bc6:	687b      	ldr	r3, [r7, #4]
34006bc8:	685b      	ldr	r3, [r3, #4]
34006bca:	2b10      	cmp	r3, #16
34006bcc:	d00f      	beq.n	34006bee <HAL_RCC_OscConfig+0xce>
34006bce:	687b      	ldr	r3, [r7, #4]
34006bd0:	685b      	ldr	r3, [r3, #4]
34006bd2:	f248 0210 	movw	r2, #32784	@ 0x8010
34006bd6:	4293      	cmp	r3, r2
34006bd8:	d009      	beq.n	34006bee <HAL_RCC_OscConfig+0xce>
34006bda:	687b      	ldr	r3, [r7, #4]
34006bdc:	685b      	ldr	r3, [r3, #4]
34006bde:	4a7c      	ldr	r2, [pc, #496]	@ (34006dd0 <HAL_RCC_OscConfig+0x2b0>)
34006be0:	4293      	cmp	r3, r2
34006be2:	d004      	beq.n	34006bee <HAL_RCC_OscConfig+0xce>
34006be4:	f44f 71c0 	mov.w	r1, #384	@ 0x180
34006be8:	4877      	ldr	r0, [pc, #476]	@ (34006dc8 <HAL_RCC_OscConfig+0x2a8>)
34006bea:	f7fb fa07 	bl	34001ffc <assert_failed>

    /* When the HSE is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
34006bee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34006bf2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34006bf6:	d028      	beq.n	34006c4a <HAL_RCC_OscConfig+0x12a>
34006bf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34006bfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34006c00:	d023      	beq.n	34006c4a <HAL_RCC_OscConfig+0x12a>
34006c02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34006c04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34006c08:	d104      	bne.n	34006c14 <HAL_RCC_OscConfig+0xf4>
        ((pll1src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34006c0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34006c10:	2b00      	cmp	r3, #0
34006c12:	d11a      	bne.n	34006c4a <HAL_RCC_OscConfig+0x12a>
34006c14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34006c16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34006c1a:	d104      	bne.n	34006c26 <HAL_RCC_OscConfig+0x106>
        ((pll2src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34006c1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006c1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34006c22:	2b00      	cmp	r3, #0
34006c24:	d111      	bne.n	34006c4a <HAL_RCC_OscConfig+0x12a>
34006c26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34006c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34006c2c:	d104      	bne.n	34006c38 <HAL_RCC_OscConfig+0x118>
        ((pll3src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34006c2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006c30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34006c34:	2b00      	cmp	r3, #0
34006c36:	d108      	bne.n	34006c4a <HAL_RCC_OscConfig+0x12a>
34006c38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34006c3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34006c3e:	d10b      	bne.n	34006c58 <HAL_RCC_OscConfig+0x138>
        ((pll4src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34006c40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006c42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34006c46:	2b00      	cmp	r3, #0
34006c48:	d006      	beq.n	34006c58 <HAL_RCC_OscConfig+0x138>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
34006c4a:	687b      	ldr	r3, [r7, #4]
34006c4c:	685b      	ldr	r3, [r3, #4]
34006c4e:	2b00      	cmp	r3, #0
34006c50:	d178      	bne.n	34006d44 <HAL_RCC_OscConfig+0x224>
      {
        return HAL_ERROR;
34006c52:	2301      	movs	r3, #1
34006c54:	f000 bc7e 	b.w	34007554 <HAL_RCC_OscConfig+0xa34>
      /* HSE ON , nothing to do */
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
34006c58:	687b      	ldr	r3, [r7, #4]
34006c5a:	685b      	ldr	r3, [r3, #4]
34006c5c:	2b10      	cmp	r3, #16
34006c5e:	d104      	bne.n	34006c6a <HAL_RCC_OscConfig+0x14a>
34006c60:	4b5a      	ldr	r3, [pc, #360]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006c62:	2210      	movs	r2, #16
34006c64:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34006c68:	e043      	b.n	34006cf2 <HAL_RCC_OscConfig+0x1d2>
34006c6a:	687b      	ldr	r3, [r7, #4]
34006c6c:	685b      	ldr	r3, [r3, #4]
34006c6e:	2b00      	cmp	r3, #0
34006c70:	d10c      	bne.n	34006c8c <HAL_RCC_OscConfig+0x16c>
34006c72:	4b56      	ldr	r3, [pc, #344]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006c74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34006c78:	461a      	mov	r2, r3
34006c7a:	2310      	movs	r3, #16
34006c7c:	6013      	str	r3, [r2, #0]
34006c7e:	4b53      	ldr	r3, [pc, #332]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34006c82:	4a52      	ldr	r2, [pc, #328]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006c84:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
34006c88:	6553      	str	r3, [r2, #84]	@ 0x54
34006c8a:	e032      	b.n	34006cf2 <HAL_RCC_OscConfig+0x1d2>
34006c8c:	687b      	ldr	r3, [r7, #4]
34006c8e:	685b      	ldr	r3, [r3, #4]
34006c90:	f248 0210 	movw	r2, #32784	@ 0x8010
34006c94:	4293      	cmp	r3, r2
34006c96:	d110      	bne.n	34006cba <HAL_RCC_OscConfig+0x19a>
34006c98:	4b4c      	ldr	r3, [pc, #304]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34006c9c:	4a4b      	ldr	r2, [pc, #300]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006c9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34006ca2:	6553      	str	r3, [r2, #84]	@ 0x54
34006ca4:	4b49      	ldr	r3, [pc, #292]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34006ca8:	4a48      	ldr	r2, [pc, #288]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006caa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34006cae:	6553      	str	r3, [r2, #84]	@ 0x54
34006cb0:	4b46      	ldr	r3, [pc, #280]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006cb2:	2210      	movs	r2, #16
34006cb4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34006cb8:	e01b      	b.n	34006cf2 <HAL_RCC_OscConfig+0x1d2>
34006cba:	687b      	ldr	r3, [r7, #4]
34006cbc:	685b      	ldr	r3, [r3, #4]
34006cbe:	4a44      	ldr	r2, [pc, #272]	@ (34006dd0 <HAL_RCC_OscConfig+0x2b0>)
34006cc0:	4293      	cmp	r3, r2
34006cc2:	d10a      	bne.n	34006cda <HAL_RCC_OscConfig+0x1ba>
34006cc4:	4b41      	ldr	r3, [pc, #260]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34006cc8:	4a40      	ldr	r2, [pc, #256]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006cca:	f443 33c0 	orr.w	r3, r3, #98304	@ 0x18000
34006cce:	6553      	str	r3, [r2, #84]	@ 0x54
34006cd0:	4b3e      	ldr	r3, [pc, #248]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006cd2:	2210      	movs	r2, #16
34006cd4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34006cd8:	e00b      	b.n	34006cf2 <HAL_RCC_OscConfig+0x1d2>
34006cda:	4b3c      	ldr	r3, [pc, #240]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006cdc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34006ce0:	461a      	mov	r2, r3
34006ce2:	2310      	movs	r3, #16
34006ce4:	6013      	str	r3, [r2, #0]
34006ce6:	4b39      	ldr	r3, [pc, #228]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34006cea:	4a38      	ldr	r2, [pc, #224]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006cec:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
34006cf0:	6553      	str	r3, [r2, #84]	@ 0x54

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34006cf2:	f7fd f9a5 	bl	34004040 <HAL_GetTick>
34006cf6:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
34006cf8:	687b      	ldr	r3, [r7, #4]
34006cfa:	685b      	ldr	r3, [r3, #4]
34006cfc:	2b00      	cmp	r3, #0
34006cfe:	d01b      	beq.n	34006d38 <HAL_RCC_OscConfig+0x218>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34006d00:	e009      	b.n	34006d16 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34006d02:	f7fd f99d 	bl	34004040 <HAL_GetTick>
34006d06:	4602      	mov	r2, r0
34006d08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006d0a:	1ad3      	subs	r3, r2, r3
34006d0c:	2b64      	cmp	r3, #100	@ 0x64
34006d0e:	d902      	bls.n	34006d16 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
34006d10:	2303      	movs	r3, #3
34006d12:	f000 bc1f 	b.w	34007554 <HAL_RCC_OscConfig+0xa34>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34006d16:	4b2d      	ldr	r3, [pc, #180]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006d18:	685b      	ldr	r3, [r3, #4]
34006d1a:	f003 0310 	and.w	r3, r3, #16
34006d1e:	2b00      	cmp	r3, #0
34006d20:	d0ef      	beq.n	34006d02 <HAL_RCC_OscConfig+0x1e2>
34006d22:	e00f      	b.n	34006d44 <HAL_RCC_OscConfig+0x224>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34006d24:	f7fd f98c 	bl	34004040 <HAL_GetTick>
34006d28:	4602      	mov	r2, r0
34006d2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006d2c:	1ad3      	subs	r3, r2, r3
34006d2e:	2b64      	cmp	r3, #100	@ 0x64
34006d30:	d902      	bls.n	34006d38 <HAL_RCC_OscConfig+0x218>
          {
            return HAL_TIMEOUT;
34006d32:	2303      	movs	r3, #3
34006d34:	f000 bc0e 	b.w	34007554 <HAL_RCC_OscConfig+0xa34>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
34006d38:	4b24      	ldr	r3, [pc, #144]	@ (34006dcc <HAL_RCC_OscConfig+0x2ac>)
34006d3a:	685b      	ldr	r3, [r3, #4]
34006d3c:	f003 0310 	and.w	r3, r3, #16
34006d40:	2b00      	cmp	r3, #0
34006d42:	d1ef      	bne.n	34006d24 <HAL_RCC_OscConfig+0x204>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
34006d44:	687b      	ldr	r3, [r7, #4]
34006d46:	681b      	ldr	r3, [r3, #0]
34006d48:	f003 0302 	and.w	r3, r3, #2
34006d4c:	2b00      	cmp	r3, #0
34006d4e:	f000 80c3 	beq.w	34006ed8 <HAL_RCC_OscConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
34006d52:	687b      	ldr	r3, [r7, #4]
34006d54:	68db      	ldr	r3, [r3, #12]
34006d56:	2b00      	cmp	r3, #0
34006d58:	d008      	beq.n	34006d6c <HAL_RCC_OscConfig+0x24c>
34006d5a:	687b      	ldr	r3, [r7, #4]
34006d5c:	68db      	ldr	r3, [r3, #12]
34006d5e:	2b08      	cmp	r3, #8
34006d60:	d004      	beq.n	34006d6c <HAL_RCC_OscConfig+0x24c>
34006d62:	f240 11b5 	movw	r1, #437	@ 0x1b5
34006d66:	4818      	ldr	r0, [pc, #96]	@ (34006dc8 <HAL_RCC_OscConfig+0x2a8>)
34006d68:	f7fb f948 	bl	34001ffc <assert_failed>

    /* When the HSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
34006d6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34006d70:	2b00      	cmp	r3, #0
34006d72:	d023      	beq.n	34006dbc <HAL_RCC_OscConfig+0x29c>
34006d74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34006d78:	2b00      	cmp	r3, #0
34006d7a:	d01f      	beq.n	34006dbc <HAL_RCC_OscConfig+0x29c>
34006d7c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34006d7e:	2b00      	cmp	r3, #0
34006d80:	d104      	bne.n	34006d8c <HAL_RCC_OscConfig+0x26c>
        ((pll1src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34006d82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34006d88:	2b00      	cmp	r3, #0
34006d8a:	d117      	bne.n	34006dbc <HAL_RCC_OscConfig+0x29c>
34006d8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34006d8e:	2b00      	cmp	r3, #0
34006d90:	d104      	bne.n	34006d9c <HAL_RCC_OscConfig+0x27c>
        ((pll2src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34006d92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006d94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34006d98:	2b00      	cmp	r3, #0
34006d9a:	d10f      	bne.n	34006dbc <HAL_RCC_OscConfig+0x29c>
34006d9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34006d9e:	2b00      	cmp	r3, #0
34006da0:	d104      	bne.n	34006dac <HAL_RCC_OscConfig+0x28c>
        ((pll3src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34006da2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006da4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34006da8:	2b00      	cmp	r3, #0
34006daa:	d107      	bne.n	34006dbc <HAL_RCC_OscConfig+0x29c>
34006dac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34006dae:	2b00      	cmp	r3, #0
34006db0:	d13b      	bne.n	34006e2a <HAL_RCC_OscConfig+0x30a>
        ((pll4src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34006db2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006db4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34006db8:	2b00      	cmp	r3, #0
34006dba:	d036      	beq.n	34006e2a <HAL_RCC_OscConfig+0x30a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
34006dbc:	687b      	ldr	r3, [r7, #4]
34006dbe:	68db      	ldr	r3, [r3, #12]
34006dc0:	2b00      	cmp	r3, #0
34006dc2:	d107      	bne.n	34006dd4 <HAL_RCC_OscConfig+0x2b4>
      {
        return HAL_ERROR;
34006dc4:	2301      	movs	r3, #1
34006dc6:	e3c5      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
34006dc8:	3401ec08 	.word	0x3401ec08
34006dcc:	56028000 	.word	0x56028000
34006dd0:	00018010 	.word	0x00018010
      }
      /* Otherwise, just the divider and calibration is allowed */
      else
      {
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
34006dd4:	687b      	ldr	r3, [r7, #4]
34006dd6:	691b      	ldr	r3, [r3, #16]
34006dd8:	2b00      	cmp	r3, #0
34006dda:	d012      	beq.n	34006e02 <HAL_RCC_OscConfig+0x2e2>
34006ddc:	687b      	ldr	r3, [r7, #4]
34006dde:	691b      	ldr	r3, [r3, #16]
34006de0:	2b80      	cmp	r3, #128	@ 0x80
34006de2:	d00e      	beq.n	34006e02 <HAL_RCC_OscConfig+0x2e2>
34006de4:	687b      	ldr	r3, [r7, #4]
34006de6:	691b      	ldr	r3, [r3, #16]
34006de8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34006dec:	d009      	beq.n	34006e02 <HAL_RCC_OscConfig+0x2e2>
34006dee:	687b      	ldr	r3, [r7, #4]
34006df0:	691b      	ldr	r3, [r3, #16]
34006df2:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
34006df6:	d004      	beq.n	34006e02 <HAL_RCC_OscConfig+0x2e2>
34006df8:	f240 11c7 	movw	r1, #455	@ 0x1c7
34006dfc:	48a2      	ldr	r0, [pc, #648]	@ (34007088 <HAL_RCC_OscConfig+0x568>)
34006dfe:	f7fb f8fd 	bl	34001ffc <assert_failed>
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));
34006e02:	687b      	ldr	r3, [r7, #4]
34006e04:	695b      	ldr	r3, [r3, #20]
34006e06:	2b7f      	cmp	r3, #127	@ 0x7f
34006e08:	d904      	bls.n	34006e14 <HAL_RCC_OscConfig+0x2f4>
34006e0a:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
34006e0e:	489e      	ldr	r0, [pc, #632]	@ (34007088 <HAL_RCC_OscConfig+0x568>)
34006e10:	f7fb f8f4 	bl	34001ffc <assert_failed>

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34006e14:	687b      	ldr	r3, [r7, #4]
34006e16:	691b      	ldr	r3, [r3, #16]
34006e18:	4618      	mov	r0, r3
34006e1a:	f7ff fc49 	bl	340066b0 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34006e1e:	687b      	ldr	r3, [r7, #4]
34006e20:	695b      	ldr	r3, [r3, #20]
34006e22:	4618      	mov	r0, r3
34006e24:	f7ff fc66 	bl	340066f4 <LL_RCC_HSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
34006e28:	e056      	b.n	34006ed8 <HAL_RCC_OscConfig+0x3b8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
34006e2a:	687b      	ldr	r3, [r7, #4]
34006e2c:	68db      	ldr	r3, [r3, #12]
34006e2e:	2b00      	cmp	r3, #0
34006e30:	d03e      	beq.n	34006eb0 <HAL_RCC_OscConfig+0x390>
      {
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
34006e32:	687b      	ldr	r3, [r7, #4]
34006e34:	691b      	ldr	r3, [r3, #16]
34006e36:	2b00      	cmp	r3, #0
34006e38:	d012      	beq.n	34006e60 <HAL_RCC_OscConfig+0x340>
34006e3a:	687b      	ldr	r3, [r7, #4]
34006e3c:	691b      	ldr	r3, [r3, #16]
34006e3e:	2b80      	cmp	r3, #128	@ 0x80
34006e40:	d00e      	beq.n	34006e60 <HAL_RCC_OscConfig+0x340>
34006e42:	687b      	ldr	r3, [r7, #4]
34006e44:	691b      	ldr	r3, [r3, #16]
34006e46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34006e4a:	d009      	beq.n	34006e60 <HAL_RCC_OscConfig+0x340>
34006e4c:	687b      	ldr	r3, [r7, #4]
34006e4e:	691b      	ldr	r3, [r3, #16]
34006e50:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
34006e54:	d004      	beq.n	34006e60 <HAL_RCC_OscConfig+0x340>
34006e56:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
34006e5a:	488b      	ldr	r0, [pc, #556]	@ (34007088 <HAL_RCC_OscConfig+0x568>)
34006e5c:	f7fb f8ce 	bl	34001ffc <assert_failed>
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));
34006e60:	687b      	ldr	r3, [r7, #4]
34006e62:	695b      	ldr	r3, [r3, #20]
34006e64:	2b7f      	cmp	r3, #127	@ 0x7f
34006e66:	d904      	bls.n	34006e72 <HAL_RCC_OscConfig+0x352>
34006e68:	f240 11d7 	movw	r1, #471	@ 0x1d7
34006e6c:	4886      	ldr	r0, [pc, #536]	@ (34007088 <HAL_RCC_OscConfig+0x568>)
34006e6e:	f7fb f8c5 	bl	34001ffc <assert_failed>

        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
34006e72:	f7ff fbed 	bl	34006650 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34006e76:	f7fd f8e3 	bl	34004040 <HAL_GetTick>
34006e7a:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
34006e7c:	e008      	b.n	34006e90 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
34006e7e:	f7fd f8df 	bl	34004040 <HAL_GetTick>
34006e82:	4602      	mov	r2, r0
34006e84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006e86:	1ad3      	subs	r3, r2, r3
34006e88:	2b01      	cmp	r3, #1
34006e8a:	d901      	bls.n	34006e90 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
34006e8c:	2303      	movs	r3, #3
34006e8e:	e361      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
        while (LL_RCC_HSI_IsReady() == 0U)
34006e90:	f7ff fbfc 	bl	3400668c <LL_RCC_HSI_IsReady>
34006e94:	4603      	mov	r3, r0
34006e96:	2b00      	cmp	r3, #0
34006e98:	d0f1      	beq.n	34006e7e <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34006e9a:	687b      	ldr	r3, [r7, #4]
34006e9c:	691b      	ldr	r3, [r3, #16]
34006e9e:	4618      	mov	r0, r3
34006ea0:	f7ff fc06 	bl	340066b0 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34006ea4:	687b      	ldr	r3, [r7, #4]
34006ea6:	695b      	ldr	r3, [r3, #20]
34006ea8:	4618      	mov	r0, r3
34006eaa:	f7ff fc23 	bl	340066f4 <LL_RCC_HSI_SetCalibTrimming>
34006eae:	e013      	b.n	34006ed8 <HAL_RCC_OscConfig+0x3b8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
34006eb0:	f7ff fbdc 	bl	3400666c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34006eb4:	f7fd f8c4 	bl	34004040 <HAL_GetTick>
34006eb8:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
34006eba:	e008      	b.n	34006ece <HAL_RCC_OscConfig+0x3ae>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
34006ebc:	f7fd f8c0 	bl	34004040 <HAL_GetTick>
34006ec0:	4602      	mov	r2, r0
34006ec2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006ec4:	1ad3      	subs	r3, r2, r3
34006ec6:	2b01      	cmp	r3, #1
34006ec8:	d901      	bls.n	34006ece <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
34006eca:	2303      	movs	r3, #3
34006ecc:	e342      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
        while (LL_RCC_HSI_IsReady() != 0U)
34006ece:	f7ff fbdd 	bl	3400668c <LL_RCC_HSI_IsReady>
34006ed2:	4603      	mov	r3, r0
34006ed4:	2b00      	cmp	r3, #0
34006ed6:	d1f1      	bne.n	34006ebc <HAL_RCC_OscConfig+0x39c>
      }
    }
  }

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
34006ed8:	687b      	ldr	r3, [r7, #4]
34006eda:	681b      	ldr	r3, [r3, #0]
34006edc:	f003 0310 	and.w	r3, r3, #16
34006ee0:	2b00      	cmp	r3, #0
34006ee2:	f000 809e 	beq.w	34007022 <HAL_RCC_OscConfig+0x502>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(pRCC_OscInitStruct->MSIState));
34006ee6:	687b      	ldr	r3, [r7, #4]
34006ee8:	69db      	ldr	r3, [r3, #28]
34006eea:	2b00      	cmp	r3, #0
34006eec:	d008      	beq.n	34006f00 <HAL_RCC_OscConfig+0x3e0>
34006eee:	687b      	ldr	r3, [r7, #4]
34006ef0:	69db      	ldr	r3, [r3, #28]
34006ef2:	2b04      	cmp	r3, #4
34006ef4:	d004      	beq.n	34006f00 <HAL_RCC_OscConfig+0x3e0>
34006ef6:	f240 2105 	movw	r1, #517	@ 0x205
34006efa:	4863      	ldr	r0, [pc, #396]	@ (34007088 <HAL_RCC_OscConfig+0x568>)
34006efc:	f7fb f87e 	bl	34001ffc <assert_failed>

    /* When the MSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    /* but just to update the MSI calibration value */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
34006f00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34006f04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34006f08:	d028      	beq.n	34006f5c <HAL_RCC_OscConfig+0x43c>
34006f0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34006f0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006f12:	d023      	beq.n	34006f5c <HAL_RCC_OscConfig+0x43c>
34006f14:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34006f16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006f1a:	d104      	bne.n	34006f26 <HAL_RCC_OscConfig+0x406>
        ((pll1src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34006f1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006f1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34006f22:	2b00      	cmp	r3, #0
34006f24:	d11a      	bne.n	34006f5c <HAL_RCC_OscConfig+0x43c>
34006f26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34006f28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006f2c:	d104      	bne.n	34006f38 <HAL_RCC_OscConfig+0x418>
        ((pll2src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34006f2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34006f34:	2b00      	cmp	r3, #0
34006f36:	d111      	bne.n	34006f5c <HAL_RCC_OscConfig+0x43c>
34006f38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34006f3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006f3e:	d104      	bne.n	34006f4a <HAL_RCC_OscConfig+0x42a>
        ((pll3src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34006f40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006f42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34006f46:	2b00      	cmp	r3, #0
34006f48:	d108      	bne.n	34006f5c <HAL_RCC_OscConfig+0x43c>
34006f4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34006f4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006f50:	d119      	bne.n	34006f86 <HAL_RCC_OscConfig+0x466>
        ((pll4src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34006f52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006f54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34006f58:	2b00      	cmp	r3, #0
34006f5a:	d014      	beq.n	34006f86 <HAL_RCC_OscConfig+0x466>
    {
      /* When MSI is used as system clock it will not disabled */
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
34006f5c:	687b      	ldr	r3, [r7, #4]
34006f5e:	69db      	ldr	r3, [r3, #28]
34006f60:	2b00      	cmp	r3, #0
34006f62:	d101      	bne.n	34006f68 <HAL_RCC_OscConfig+0x448>
      {
        return HAL_ERROR;
34006f64:	2301      	movs	r3, #1
34006f66:	e2f5      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Check the parameters */
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
34006f68:	687b      	ldr	r3, [r7, #4]
34006f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34006f6c:	2b1f      	cmp	r3, #31
34006f6e:	d904      	bls.n	34006f7a <HAL_RCC_OscConfig+0x45a>
34006f70:	f44f 7106 	mov.w	r1, #536	@ 0x218
34006f74:	4844      	ldr	r0, [pc, #272]	@ (34007088 <HAL_RCC_OscConfig+0x568>)
34006f76:	f7fb f841 	bl	34001ffc <assert_failed>

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34006f7a:	687b      	ldr	r3, [r7, #4]
34006f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34006f7e:	4618      	mov	r0, r3
34006f80:	f7ff fc20 	bl	340067c4 <LL_RCC_MSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
34006f84:	e04d      	b.n	34007022 <HAL_RCC_OscConfig+0x502>
      }
    }
    else
    {
      /* Check the MSI State */
      if ((pRCC_OscInitStruct->MSIState) != RCC_MSI_OFF)
34006f86:	687b      	ldr	r3, [r7, #4]
34006f88:	69db      	ldr	r3, [r3, #28]
34006f8a:	2b00      	cmp	r3, #0
34006f8c:	d035      	beq.n	34006ffa <HAL_RCC_OscConfig+0x4da>
      {
        /* Check the parameters */
        assert_param(IS_RCC_MSI_FREQUENCY(pRCC_OscInitStruct->MSIFrequency));
34006f8e:	687b      	ldr	r3, [r7, #4]
34006f90:	6a1b      	ldr	r3, [r3, #32]
34006f92:	2b00      	cmp	r3, #0
34006f94:	d009      	beq.n	34006faa <HAL_RCC_OscConfig+0x48a>
34006f96:	687b      	ldr	r3, [r7, #4]
34006f98:	6a1b      	ldr	r3, [r3, #32]
34006f9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34006f9e:	d004      	beq.n	34006faa <HAL_RCC_OscConfig+0x48a>
34006fa0:	f44f 7109 	mov.w	r1, #548	@ 0x224
34006fa4:	4838      	ldr	r0, [pc, #224]	@ (34007088 <HAL_RCC_OscConfig+0x568>)
34006fa6:	f7fb f829 	bl	34001ffc <assert_failed>
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
34006faa:	687b      	ldr	r3, [r7, #4]
34006fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34006fae:	2b1f      	cmp	r3, #31
34006fb0:	d904      	bls.n	34006fbc <HAL_RCC_OscConfig+0x49c>
34006fb2:	f240 2125 	movw	r1, #549	@ 0x225
34006fb6:	4834      	ldr	r0, [pc, #208]	@ (34007088 <HAL_RCC_OscConfig+0x568>)
34006fb8:	f7fb f820 	bl	34001ffc <assert_failed>

        /* Set the frequency */
        __HAL_RCC_MSI_FREQUENCY_CONFIG(pRCC_OscInitStruct->MSIFrequency);
34006fbc:	687b      	ldr	r3, [r7, #4]
34006fbe:	6a1b      	ldr	r3, [r3, #32]
34006fc0:	4618      	mov	r0, r3
34006fc2:	f7ff fbdd 	bl	34006780 <LL_RCC_MSI_SetFrequency>

        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
34006fc6:	f7ff fbab 	bl	34006720 <LL_RCC_MSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34006fca:	f7fd f839 	bl	34004040 <HAL_GetTick>
34006fce:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
34006fd0:	e008      	b.n	34006fe4 <HAL_RCC_OscConfig+0x4c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34006fd2:	f7fd f835 	bl	34004040 <HAL_GetTick>
34006fd6:	4602      	mov	r2, r0
34006fd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006fda:	1ad3      	subs	r3, r2, r3
34006fdc:	2b01      	cmp	r3, #1
34006fde:	d901      	bls.n	34006fe4 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
34006fe0:	2303      	movs	r3, #3
34006fe2:	e2b7      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
        while (LL_RCC_MSI_IsReady() == 0U)
34006fe4:	f7ff fbba 	bl	3400675c <LL_RCC_MSI_IsReady>
34006fe8:	4603      	mov	r3, r0
34006fea:	2b00      	cmp	r3, #0
34006fec:	d0f1      	beq.n	34006fd2 <HAL_RCC_OscConfig+0x4b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34006fee:	687b      	ldr	r3, [r7, #4]
34006ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34006ff2:	4618      	mov	r0, r3
34006ff4:	f7ff fbe6 	bl	340067c4 <LL_RCC_MSI_SetCalibTrimming>
34006ff8:	e013      	b.n	34007022 <HAL_RCC_OscConfig+0x502>
      }
      else
      {
        /* Ignore MSI frequency and calibration values in disable case */
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
34006ffa:	f7ff fb9f 	bl	3400673c <LL_RCC_MSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34006ffe:	f7fd f81f 	bl	34004040 <HAL_GetTick>
34007002:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
34007004:	e008      	b.n	34007018 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34007006:	f7fd f81b 	bl	34004040 <HAL_GetTick>
3400700a:	4602      	mov	r2, r0
3400700c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3400700e:	1ad3      	subs	r3, r2, r3
34007010:	2b01      	cmp	r3, #1
34007012:	d901      	bls.n	34007018 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
34007014:	2303      	movs	r3, #3
34007016:	e29d      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
        while (LL_RCC_MSI_IsReady() != 0U)
34007018:	f7ff fba0 	bl	3400675c <LL_RCC_MSI_IsReady>
3400701c:	4603      	mov	r3, r0
3400701e:	2b00      	cmp	r3, #0
34007020:	d1f1      	bne.n	34007006 <HAL_RCC_OscConfig+0x4e6>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
34007022:	687b      	ldr	r3, [r7, #4]
34007024:	681b      	ldr	r3, [r3, #0]
34007026:	f003 0308 	and.w	r3, r3, #8
3400702a:	2b00      	cmp	r3, #0
3400702c:	d03c      	beq.n	340070a8 <HAL_RCC_OscConfig+0x588>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));
3400702e:	687b      	ldr	r3, [r7, #4]
34007030:	699b      	ldr	r3, [r3, #24]
34007032:	2b00      	cmp	r3, #0
34007034:	d008      	beq.n	34007048 <HAL_RCC_OscConfig+0x528>
34007036:	687b      	ldr	r3, [r7, #4]
34007038:	699b      	ldr	r3, [r3, #24]
3400703a:	2b01      	cmp	r3, #1
3400703c:	d004      	beq.n	34007048 <HAL_RCC_OscConfig+0x528>
3400703e:	f240 2155 	movw	r1, #597	@ 0x255
34007042:	4811      	ldr	r0, [pc, #68]	@ (34007088 <HAL_RCC_OscConfig+0x568>)
34007044:	f7fa ffda 	bl	34001ffc <assert_failed>

    /* Check the LSI State */
    if ((pRCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
34007048:	687b      	ldr	r3, [r7, #4]
3400704a:	699b      	ldr	r3, [r3, #24]
3400704c:	2b00      	cmp	r3, #0
3400704e:	d014      	beq.n	3400707a <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
34007050:	f7ff fbe0 	bl	34006814 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34007054:	f7fc fff4 	bl	34004040 <HAL_GetTick>
34007058:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
3400705a:	e008      	b.n	3400706e <HAL_RCC_OscConfig+0x54e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
3400705c:	f7fc fff0 	bl	34004040 <HAL_GetTick>
34007060:	4602      	mov	r2, r0
34007062:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34007064:	1ad3      	subs	r3, r2, r3
34007066:	2b01      	cmp	r3, #1
34007068:	d901      	bls.n	3400706e <HAL_RCC_OscConfig+0x54e>
        {
          return HAL_TIMEOUT;
3400706a:	2303      	movs	r3, #3
3400706c:	e272      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      while (LL_RCC_LSI_IsReady() == 0U)
3400706e:	f7ff fbef 	bl	34006850 <LL_RCC_LSI_IsReady>
34007072:	4603      	mov	r3, r0
34007074:	2b00      	cmp	r3, #0
34007076:	d0f1      	beq.n	3400705c <HAL_RCC_OscConfig+0x53c>
34007078:	e016      	b.n	340070a8 <HAL_RCC_OscConfig+0x588>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
3400707a:	f7ff fbd9 	bl	34006830 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
3400707e:	f7fc ffdf 	bl	34004040 <HAL_GetTick>
34007082:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() != 0U)
34007084:	e00b      	b.n	3400709e <HAL_RCC_OscConfig+0x57e>
34007086:	bf00      	nop
34007088:	3401ec08 	.word	0x3401ec08
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
3400708c:	f7fc ffd8 	bl	34004040 <HAL_GetTick>
34007090:	4602      	mov	r2, r0
34007092:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34007094:	1ad3      	subs	r3, r2, r3
34007096:	2b01      	cmp	r3, #1
34007098:	d901      	bls.n	3400709e <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
3400709a:	2303      	movs	r3, #3
3400709c:	e25a      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      while (LL_RCC_LSI_IsReady() != 0U)
3400709e:	f7ff fbd7 	bl	34006850 <LL_RCC_LSI_IsReady>
340070a2:	4603      	mov	r3, r0
340070a4:	2b00      	cmp	r3, #0
340070a6:	d1f1      	bne.n	3400708c <HAL_RCC_OscConfig+0x56c>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
340070a8:	687b      	ldr	r3, [r7, #4]
340070aa:	681b      	ldr	r3, [r3, #0]
340070ac:	f003 0304 	and.w	r3, r3, #4
340070b0:	2b00      	cmp	r3, #0
340070b2:	f000 80a4 	beq.w	340071fe <HAL_RCC_OscConfig+0x6de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));
340070b6:	687b      	ldr	r3, [r7, #4]
340070b8:	689b      	ldr	r3, [r3, #8]
340070ba:	2b00      	cmp	r3, #0
340070bc:	d013      	beq.n	340070e6 <HAL_RCC_OscConfig+0x5c6>
340070be:	687b      	ldr	r3, [r7, #4]
340070c0:	689b      	ldr	r3, [r3, #8]
340070c2:	2b02      	cmp	r3, #2
340070c4:	d00f      	beq.n	340070e6 <HAL_RCC_OscConfig+0x5c6>
340070c6:	687b      	ldr	r3, [r7, #4]
340070c8:	689b      	ldr	r3, [r3, #8]
340070ca:	f248 0202 	movw	r2, #32770	@ 0x8002
340070ce:	4293      	cmp	r3, r2
340070d0:	d009      	beq.n	340070e6 <HAL_RCC_OscConfig+0x5c6>
340070d2:	687b      	ldr	r3, [r7, #4]
340070d4:	689b      	ldr	r3, [r3, #8]
340070d6:	4a9b      	ldr	r2, [pc, #620]	@ (34007344 <HAL_RCC_OscConfig+0x824>)
340070d8:	4293      	cmp	r3, r2
340070da:	d004      	beq.n	340070e6 <HAL_RCC_OscConfig+0x5c6>
340070dc:	f44f 7120 	mov.w	r1, #640	@ 0x280
340070e0:	4899      	ldr	r0, [pc, #612]	@ (34007348 <HAL_RCC_OscConfig+0x828>)
340070e2:	f7fa ff8b 	bl	34001ffc <assert_failed>

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
340070e6:	687b      	ldr	r3, [r7, #4]
340070e8:	689b      	ldr	r3, [r3, #8]
340070ea:	2b02      	cmp	r3, #2
340070ec:	d104      	bne.n	340070f8 <HAL_RCC_OscConfig+0x5d8>
340070ee:	4b97      	ldr	r3, [pc, #604]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
340070f0:	2202      	movs	r2, #2
340070f2:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
340070f6:	e055      	b.n	340071a4 <HAL_RCC_OscConfig+0x684>
340070f8:	687b      	ldr	r3, [r7, #4]
340070fa:	689b      	ldr	r3, [r3, #8]
340070fc:	2b00      	cmp	r3, #0
340070fe:	d112      	bne.n	34007126 <HAL_RCC_OscConfig+0x606>
34007100:	4b92      	ldr	r3, [pc, #584]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007102:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34007106:	461a      	mov	r2, r3
34007108:	2302      	movs	r3, #2
3400710a:	6013      	str	r3, [r2, #0]
3400710c:	4b8f      	ldr	r3, [pc, #572]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
3400710e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34007110:	4a8e      	ldr	r2, [pc, #568]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007112:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34007116:	6413      	str	r3, [r2, #64]	@ 0x40
34007118:	4b8c      	ldr	r3, [pc, #560]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
3400711a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400711c:	4a8b      	ldr	r2, [pc, #556]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
3400711e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34007122:	6413      	str	r3, [r2, #64]	@ 0x40
34007124:	e03e      	b.n	340071a4 <HAL_RCC_OscConfig+0x684>
34007126:	687b      	ldr	r3, [r7, #4]
34007128:	689b      	ldr	r3, [r3, #8]
3400712a:	f248 0202 	movw	r2, #32770	@ 0x8002
3400712e:	4293      	cmp	r3, r2
34007130:	d110      	bne.n	34007154 <HAL_RCC_OscConfig+0x634>
34007132:	4b86      	ldr	r3, [pc, #536]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34007136:	4a85      	ldr	r2, [pc, #532]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007138:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
3400713c:	6413      	str	r3, [r2, #64]	@ 0x40
3400713e:	4b83      	ldr	r3, [pc, #524]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34007142:	4a82      	ldr	r2, [pc, #520]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007144:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34007148:	6413      	str	r3, [r2, #64]	@ 0x40
3400714a:	4b80      	ldr	r3, [pc, #512]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
3400714c:	2202      	movs	r2, #2
3400714e:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34007152:	e027      	b.n	340071a4 <HAL_RCC_OscConfig+0x684>
34007154:	687b      	ldr	r3, [r7, #4]
34007156:	689b      	ldr	r3, [r3, #8]
34007158:	4a7a      	ldr	r2, [pc, #488]	@ (34007344 <HAL_RCC_OscConfig+0x824>)
3400715a:	4293      	cmp	r3, r2
3400715c:	d110      	bne.n	34007180 <HAL_RCC_OscConfig+0x660>
3400715e:	4b7b      	ldr	r3, [pc, #492]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34007162:	4a7a      	ldr	r2, [pc, #488]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007164:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34007168:	6413      	str	r3, [r2, #64]	@ 0x40
3400716a:	4b78      	ldr	r3, [pc, #480]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
3400716c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400716e:	4a77      	ldr	r2, [pc, #476]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34007174:	6413      	str	r3, [r2, #64]	@ 0x40
34007176:	4b75      	ldr	r3, [pc, #468]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007178:	2202      	movs	r2, #2
3400717a:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
3400717e:	e011      	b.n	340071a4 <HAL_RCC_OscConfig+0x684>
34007180:	4b72      	ldr	r3, [pc, #456]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007182:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34007186:	461a      	mov	r2, r3
34007188:	2302      	movs	r3, #2
3400718a:	6013      	str	r3, [r2, #0]
3400718c:	4b6f      	ldr	r3, [pc, #444]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
3400718e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34007190:	4a6e      	ldr	r2, [pc, #440]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
34007192:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34007196:	6413      	str	r3, [r2, #64]	@ 0x40
34007198:	4b6c      	ldr	r3, [pc, #432]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
3400719a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400719c:	4a6b      	ldr	r2, [pc, #428]	@ (3400734c <HAL_RCC_OscConfig+0x82c>)
3400719e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
340071a2:	6413      	str	r3, [r2, #64]	@ 0x40
    /* Check the LSE State */
    if ((pRCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
340071a4:	687b      	ldr	r3, [r7, #4]
340071a6:	689b      	ldr	r3, [r3, #8]
340071a8:	2b00      	cmp	r3, #0
340071aa:	d014      	beq.n	340071d6 <HAL_RCC_OscConfig+0x6b6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
340071ac:	f7fc ff48 	bl	34004040 <HAL_GetTick>
340071b0:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
340071b2:	e00a      	b.n	340071ca <HAL_RCC_OscConfig+0x6aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
340071b4:	f7fc ff44 	bl	34004040 <HAL_GetTick>
340071b8:	4602      	mov	r2, r0
340071ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
340071bc:	1ad3      	subs	r3, r2, r3
340071be:	f241 3288 	movw	r2, #5000	@ 0x1388
340071c2:	4293      	cmp	r3, r2
340071c4:	d901      	bls.n	340071ca <HAL_RCC_OscConfig+0x6aa>
        {
          return HAL_TIMEOUT;
340071c6:	2303      	movs	r3, #3
340071c8:	e1c4      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      while (LL_RCC_LSE_IsReady() == 0U)
340071ca:	f7ff fb11 	bl	340067f0 <LL_RCC_LSE_IsReady>
340071ce:	4603      	mov	r3, r0
340071d0:	2b00      	cmp	r3, #0
340071d2:	d0ef      	beq.n	340071b4 <HAL_RCC_OscConfig+0x694>
340071d4:	e013      	b.n	340071fe <HAL_RCC_OscConfig+0x6de>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
340071d6:	f7fc ff33 	bl	34004040 <HAL_GetTick>
340071da:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
340071dc:	e00a      	b.n	340071f4 <HAL_RCC_OscConfig+0x6d4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
340071de:	f7fc ff2f 	bl	34004040 <HAL_GetTick>
340071e2:	4602      	mov	r2, r0
340071e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
340071e6:	1ad3      	subs	r3, r2, r3
340071e8:	f241 3288 	movw	r2, #5000	@ 0x1388
340071ec:	4293      	cmp	r3, r2
340071ee:	d901      	bls.n	340071f4 <HAL_RCC_OscConfig+0x6d4>
        {
          return HAL_TIMEOUT;
340071f0:	2303      	movs	r3, #3
340071f2:	e1af      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      while (LL_RCC_LSE_IsReady() != 0U)
340071f4:	f7ff fafc 	bl	340067f0 <LL_RCC_LSE_IsReady>
340071f8:	4603      	mov	r3, r0
340071fa:	2b00      	cmp	r3, #0
340071fc:	d1ef      	bne.n	340071de <HAL_RCC_OscConfig+0x6be>
    }
  }

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL1.PLLState));
340071fe:	687b      	ldr	r3, [r7, #4]
34007200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34007202:	2b00      	cmp	r3, #0
34007204:	d010      	beq.n	34007228 <HAL_RCC_OscConfig+0x708>
34007206:	687b      	ldr	r3, [r7, #4]
34007208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400720a:	2b01      	cmp	r3, #1
3400720c:	d00c      	beq.n	34007228 <HAL_RCC_OscConfig+0x708>
3400720e:	687b      	ldr	r3, [r7, #4]
34007210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34007212:	2b02      	cmp	r3, #2
34007214:	d008      	beq.n	34007228 <HAL_RCC_OscConfig+0x708>
34007216:	687b      	ldr	r3, [r7, #4]
34007218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400721a:	2b03      	cmp	r3, #3
3400721c:	d004      	beq.n	34007228 <HAL_RCC_OscConfig+0x708>
3400721e:	f240 21a5 	movw	r1, #677	@ 0x2a5
34007222:	4849      	ldr	r0, [pc, #292]	@ (34007348 <HAL_RCC_OscConfig+0x828>)
34007224:	f7fa feea 	bl	34001ffc <assert_failed>

  if (pRCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
34007228:	687b      	ldr	r3, [r7, #4]
3400722a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400722c:	2b00      	cmp	r3, #0
3400722e:	d04c      	beq.n	340072ca <HAL_RCC_OscConfig+0x7aa>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1));
34007230:	687b      	ldr	r3, [r7, #4]
34007232:	3328      	adds	r3, #40	@ 0x28
34007234:	4619      	mov	r1, r3
34007236:	2000      	movs	r0, #0
34007238:	f001 f8e0 	bl	340083fc <RCC_PLL_IsNewConfig>
3400723c:	6678      	str	r0, [r7, #100]	@ 0x64
    uint32_t pll1_ready = LL_RCC_PLL1_IsReady();
3400723e:	f7ff fb3f 	bl	340068c0 <LL_RCC_PLL1_IsReady>
34007242:	6638      	str	r0, [r7, #96]	@ 0x60
    if (new_pll_config == 1U)
34007244:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
34007246:	2b01      	cmp	r3, #1
34007248:	d130      	bne.n	340072ac <HAL_RCC_OscConfig+0x78c>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
3400724a:	f7ff fc11 	bl	34006a70 <LL_RCC_IC1_GetSource>
3400724e:	65f8      	str	r0, [r7, #92]	@ 0x5c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34007250:	f7ff fc2c 	bl	34006aac <LL_RCC_IC2_GetSource>
34007254:	65b8      	str	r0, [r7, #88]	@ 0x58
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34007256:	f7ff fc47 	bl	34006ae8 <LL_RCC_IC6_GetSource>
3400725a:	6578      	str	r0, [r7, #84]	@ 0x54
      uint32_t ic11src = LL_RCC_IC11_GetSource();
3400725c:	f7ff fc52 	bl	34006b04 <LL_RCC_IC11_GetSource>
34007260:	6538      	str	r0, [r7, #80]	@ 0x50
      /* PLL1 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL1))
34007262:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34007266:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3400726a:	d104      	bne.n	34007276 <HAL_RCC_OscConfig+0x756>
3400726c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
3400726e:	2b00      	cmp	r3, #0
34007270:	d101      	bne.n	34007276 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
34007272:	2301      	movs	r3, #1
34007274:	e16e      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }

      /* PLL1 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL1) ||
34007276:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
3400727a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400727e:	d10a      	bne.n	34007296 <HAL_RCC_OscConfig+0x776>
34007280:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
34007282:	2b00      	cmp	r3, #0
34007284:	d005      	beq.n	34007292 <HAL_RCC_OscConfig+0x772>
34007286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34007288:	2b00      	cmp	r3, #0
3400728a:	d002      	beq.n	34007292 <HAL_RCC_OscConfig+0x772>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL1) ||
3400728c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3400728e:	2b00      	cmp	r3, #0
34007290:	d101      	bne.n	34007296 <HAL_RCC_OscConfig+0x776>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL1)))
      {
        return HAL_ERROR;
34007292:	2301      	movs	r3, #1
34007294:	e15e      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL1 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1)) != HAL_OK)
34007296:	687b      	ldr	r3, [r7, #4]
34007298:	3328      	adds	r3, #40	@ 0x28
3400729a:	4619      	mov	r1, r3
3400729c:	2000      	movs	r0, #0
3400729e:	f000 fedd 	bl	3400805c <RCC_PLL_Config>
340072a2:	4603      	mov	r3, r0
340072a4:	2b00      	cmp	r3, #0
340072a6:	d010      	beq.n	340072ca <HAL_RCC_OscConfig+0x7aa>
      {
        return HAL_ERROR;
340072a8:	2301      	movs	r3, #1
340072aa:	e153      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
    }
    else if ((pRCC_OscInitStruct->PLL1.PLLState == RCC_PLL_ON) && (pll1_ready == 0U))
340072ac:	687b      	ldr	r3, [r7, #4]
340072ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340072b0:	2b02      	cmp	r3, #2
340072b2:	d10a      	bne.n	340072ca <HAL_RCC_OscConfig+0x7aa>
340072b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
340072b6:	2b00      	cmp	r3, #0
340072b8:	d107      	bne.n	340072ca <HAL_RCC_OscConfig+0x7aa>
    {
      if (RCC_PLL_Enable(RCC_PLL1_CONFIG) != HAL_OK)
340072ba:	2000      	movs	r0, #0
340072bc:	f001 f872 	bl	340083a4 <RCC_PLL_Enable>
340072c0:	4603      	mov	r3, r0
340072c2:	2b00      	cmp	r3, #0
340072c4:	d001      	beq.n	340072ca <HAL_RCC_OscConfig+0x7aa>
      {
        return HAL_ERROR;
340072c6:	2301      	movs	r3, #1
340072c8:	e144      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
    }
  }

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL2.PLLState));
340072ca:	687b      	ldr	r3, [r7, #4]
340072cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340072ce:	2b00      	cmp	r3, #0
340072d0:	d010      	beq.n	340072f4 <HAL_RCC_OscConfig+0x7d4>
340072d2:	687b      	ldr	r3, [r7, #4]
340072d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340072d6:	2b01      	cmp	r3, #1
340072d8:	d00c      	beq.n	340072f4 <HAL_RCC_OscConfig+0x7d4>
340072da:	687b      	ldr	r3, [r7, #4]
340072dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340072de:	2b02      	cmp	r3, #2
340072e0:	d008      	beq.n	340072f4 <HAL_RCC_OscConfig+0x7d4>
340072e2:	687b      	ldr	r3, [r7, #4]
340072e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340072e6:	2b03      	cmp	r3, #3
340072e8:	d004      	beq.n	340072f4 <HAL_RCC_OscConfig+0x7d4>
340072ea:	f240 21d3 	movw	r1, #723	@ 0x2d3
340072ee:	4816      	ldr	r0, [pc, #88]	@ (34007348 <HAL_RCC_OscConfig+0x828>)
340072f0:	f7fa fe84 	bl	34001ffc <assert_failed>

  if (pRCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
340072f4:	687b      	ldr	r3, [r7, #4]
340072f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340072f8:	2b00      	cmp	r3, #0
340072fa:	d056      	beq.n	340073aa <HAL_RCC_OscConfig+0x88a>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2));
340072fc:	687b      	ldr	r3, [r7, #4]
340072fe:	3344      	adds	r3, #68	@ 0x44
34007300:	4619      	mov	r1, r3
34007302:	2001      	movs	r0, #1
34007304:	f001 f87a 	bl	340083fc <RCC_PLL_IsNewConfig>
34007308:	64f8      	str	r0, [r7, #76]	@ 0x4c
    uint32_t pll2_ready = LL_RCC_PLL2_IsReady();
3400730a:	f7ff fb0f 	bl	3400692c <LL_RCC_PLL2_IsReady>
3400730e:	64b8      	str	r0, [r7, #72]	@ 0x48
    if (new_pll_config == 1U)
34007310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34007312:	2b01      	cmp	r3, #1
34007314:	d13a      	bne.n	3400738c <HAL_RCC_OscConfig+0x86c>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34007316:	f7ff fbab 	bl	34006a70 <LL_RCC_IC1_GetSource>
3400731a:	6478      	str	r0, [r7, #68]	@ 0x44
      uint32_t ic2src = LL_RCC_IC2_GetSource();
3400731c:	f7ff fbc6 	bl	34006aac <LL_RCC_IC2_GetSource>
34007320:	6438      	str	r0, [r7, #64]	@ 0x40
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34007322:	f7ff fbe1 	bl	34006ae8 <LL_RCC_IC6_GetSource>
34007326:	63f8      	str	r0, [r7, #60]	@ 0x3c
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34007328:	f7ff fbec 	bl	34006b04 <LL_RCC_IC11_GetSource>
3400732c:	63b8      	str	r0, [r7, #56]	@ 0x38
      /* PLL2 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL2))
3400732e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34007332:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007336:	d10b      	bne.n	34007350 <HAL_RCC_OscConfig+0x830>
34007338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
3400733a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400733e:	d107      	bne.n	34007350 <HAL_RCC_OscConfig+0x830>
      {
        return HAL_ERROR;
34007340:	2301      	movs	r3, #1
34007342:	e107      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
34007344:	00018002 	.word	0x00018002
34007348:	3401ec08 	.word	0x3401ec08
3400734c:	56028000 	.word	0x56028000
      }

      /* PLL2 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL2) ||
34007350:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34007354:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007358:	d10d      	bne.n	34007376 <HAL_RCC_OscConfig+0x856>
3400735a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
3400735c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007360:	d007      	beq.n	34007372 <HAL_RCC_OscConfig+0x852>
34007362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34007364:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007368:	d003      	beq.n	34007372 <HAL_RCC_OscConfig+0x852>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL2) ||
3400736a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3400736c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007370:	d101      	bne.n	34007376 <HAL_RCC_OscConfig+0x856>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL2)))
      {
        return HAL_ERROR;
34007372:	2301      	movs	r3, #1
34007374:	e0ee      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL2 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2)) != HAL_OK)
34007376:	687b      	ldr	r3, [r7, #4]
34007378:	3344      	adds	r3, #68	@ 0x44
3400737a:	4619      	mov	r1, r3
3400737c:	2001      	movs	r0, #1
3400737e:	f000 fe6d 	bl	3400805c <RCC_PLL_Config>
34007382:	4603      	mov	r3, r0
34007384:	2b00      	cmp	r3, #0
34007386:	d010      	beq.n	340073aa <HAL_RCC_OscConfig+0x88a>
      {
        return HAL_ERROR;
34007388:	2301      	movs	r3, #1
3400738a:	e0e3      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
    }
    else if ((pRCC_OscInitStruct->PLL2.PLLState == RCC_PLL_ON) && (pll2_ready == 0U))
3400738c:	687b      	ldr	r3, [r7, #4]
3400738e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34007390:	2b02      	cmp	r3, #2
34007392:	d10a      	bne.n	340073aa <HAL_RCC_OscConfig+0x88a>
34007394:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34007396:	2b00      	cmp	r3, #0
34007398:	d107      	bne.n	340073aa <HAL_RCC_OscConfig+0x88a>
    {
      if (RCC_PLL_Enable(RCC_PLL2_CONFIG) != HAL_OK)
3400739a:	2001      	movs	r0, #1
3400739c:	f001 f802 	bl	340083a4 <RCC_PLL_Enable>
340073a0:	4603      	mov	r3, r0
340073a2:	2b00      	cmp	r3, #0
340073a4:	d001      	beq.n	340073aa <HAL_RCC_OscConfig+0x88a>
      {
        return HAL_ERROR;
340073a6:	2301      	movs	r3, #1
340073a8:	e0d4      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
    }
  }

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL3.PLLState));
340073aa:	687b      	ldr	r3, [r7, #4]
340073ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340073ae:	2b00      	cmp	r3, #0
340073b0:	d010      	beq.n	340073d4 <HAL_RCC_OscConfig+0x8b4>
340073b2:	687b      	ldr	r3, [r7, #4]
340073b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340073b6:	2b01      	cmp	r3, #1
340073b8:	d00c      	beq.n	340073d4 <HAL_RCC_OscConfig+0x8b4>
340073ba:	687b      	ldr	r3, [r7, #4]
340073bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340073be:	2b02      	cmp	r3, #2
340073c0:	d008      	beq.n	340073d4 <HAL_RCC_OscConfig+0x8b4>
340073c2:	687b      	ldr	r3, [r7, #4]
340073c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340073c6:	2b03      	cmp	r3, #3
340073c8:	d004      	beq.n	340073d4 <HAL_RCC_OscConfig+0x8b4>
340073ca:	f240 3101 	movw	r1, #769	@ 0x301
340073ce:	4863      	ldr	r0, [pc, #396]	@ (3400755c <HAL_RCC_OscConfig+0xa3c>)
340073d0:	f7fa fe14 	bl	34001ffc <assert_failed>

  if (pRCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
340073d4:	687b      	ldr	r3, [r7, #4]
340073d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340073d8:	2b00      	cmp	r3, #0
340073da:	d050      	beq.n	3400747e <HAL_RCC_OscConfig+0x95e>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3));
340073dc:	687b      	ldr	r3, [r7, #4]
340073de:	3360      	adds	r3, #96	@ 0x60
340073e0:	4619      	mov	r1, r3
340073e2:	2002      	movs	r0, #2
340073e4:	f001 f80a 	bl	340083fc <RCC_PLL_IsNewConfig>
340073e8:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t pll3_ready = LL_RCC_PLL1_IsReady();
340073ea:	f7ff fa69 	bl	340068c0 <LL_RCC_PLL1_IsReady>
340073ee:	6338      	str	r0, [r7, #48]	@ 0x30
    if (new_pll_config == 1U)
340073f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
340073f2:	2b01      	cmp	r3, #1
340073f4:	d134      	bne.n	34007460 <HAL_RCC_OscConfig+0x940>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
340073f6:	f7ff fb3b 	bl	34006a70 <LL_RCC_IC1_GetSource>
340073fa:	62f8      	str	r0, [r7, #44]	@ 0x2c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
340073fc:	f7ff fb56 	bl	34006aac <LL_RCC_IC2_GetSource>
34007400:	62b8      	str	r0, [r7, #40]	@ 0x28
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34007402:	f7ff fb71 	bl	34006ae8 <LL_RCC_IC6_GetSource>
34007406:	6278      	str	r0, [r7, #36]	@ 0x24
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34007408:	f7ff fb7c 	bl	34006b04 <LL_RCC_IC11_GetSource>
3400740c:	6238      	str	r0, [r7, #32]
      /* PLL3 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL3))
3400740e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34007412:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007416:	d105      	bne.n	34007424 <HAL_RCC_OscConfig+0x904>
34007418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3400741a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400741e:	d101      	bne.n	34007424 <HAL_RCC_OscConfig+0x904>
      {
        return HAL_ERROR;
34007420:	2301      	movs	r3, #1
34007422:	e097      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL3 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL3) ||
34007424:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34007428:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400742c:	d10d      	bne.n	3400744a <HAL_RCC_OscConfig+0x92a>
3400742e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34007430:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007434:	d007      	beq.n	34007446 <HAL_RCC_OscConfig+0x926>
34007436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34007438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400743c:	d003      	beq.n	34007446 <HAL_RCC_OscConfig+0x926>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL3) ||
3400743e:	6a3b      	ldr	r3, [r7, #32]
34007440:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007444:	d101      	bne.n	3400744a <HAL_RCC_OscConfig+0x92a>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL3)))
      {
        return HAL_ERROR;
34007446:	2301      	movs	r3, #1
34007448:	e084      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL3 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3)) != HAL_OK)
3400744a:	687b      	ldr	r3, [r7, #4]
3400744c:	3360      	adds	r3, #96	@ 0x60
3400744e:	4619      	mov	r1, r3
34007450:	2002      	movs	r0, #2
34007452:	f000 fe03 	bl	3400805c <RCC_PLL_Config>
34007456:	4603      	mov	r3, r0
34007458:	2b00      	cmp	r3, #0
3400745a:	d010      	beq.n	3400747e <HAL_RCC_OscConfig+0x95e>
      {
        return HAL_ERROR;
3400745c:	2301      	movs	r3, #1
3400745e:	e079      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
    }
    else if ((pRCC_OscInitStruct->PLL3.PLLState == RCC_PLL_ON) && (pll3_ready == 0U))
34007460:	687b      	ldr	r3, [r7, #4]
34007462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34007464:	2b02      	cmp	r3, #2
34007466:	d10a      	bne.n	3400747e <HAL_RCC_OscConfig+0x95e>
34007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
3400746a:	2b00      	cmp	r3, #0
3400746c:	d107      	bne.n	3400747e <HAL_RCC_OscConfig+0x95e>
    {
      if (RCC_PLL_Enable(RCC_PLL3_CONFIG) != HAL_OK)
3400746e:	2002      	movs	r0, #2
34007470:	f000 ff98 	bl	340083a4 <RCC_PLL_Enable>
34007474:	4603      	mov	r3, r0
34007476:	2b00      	cmp	r3, #0
34007478:	d001      	beq.n	3400747e <HAL_RCC_OscConfig+0x95e>
      {
        return HAL_ERROR;
3400747a:	2301      	movs	r3, #1
3400747c:	e06a      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
    }
  }

  /*-------------------------------- PLL4 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL4.PLLState));
3400747e:	687b      	ldr	r3, [r7, #4]
34007480:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34007482:	2b00      	cmp	r3, #0
34007484:	d010      	beq.n	340074a8 <HAL_RCC_OscConfig+0x988>
34007486:	687b      	ldr	r3, [r7, #4]
34007488:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400748a:	2b01      	cmp	r3, #1
3400748c:	d00c      	beq.n	340074a8 <HAL_RCC_OscConfig+0x988>
3400748e:	687b      	ldr	r3, [r7, #4]
34007490:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34007492:	2b02      	cmp	r3, #2
34007494:	d008      	beq.n	340074a8 <HAL_RCC_OscConfig+0x988>
34007496:	687b      	ldr	r3, [r7, #4]
34007498:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400749a:	2b03      	cmp	r3, #3
3400749c:	d004      	beq.n	340074a8 <HAL_RCC_OscConfig+0x988>
3400749e:	f240 312e 	movw	r1, #814	@ 0x32e
340074a2:	482e      	ldr	r0, [pc, #184]	@ (3400755c <HAL_RCC_OscConfig+0xa3c>)
340074a4:	f7fa fdaa 	bl	34001ffc <assert_failed>

  if (pRCC_OscInitStruct->PLL4.PLLState != RCC_PLL_NONE)
340074a8:	687b      	ldr	r3, [r7, #4]
340074aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340074ac:	2b00      	cmp	r3, #0
340074ae:	d050      	beq.n	34007552 <HAL_RCC_OscConfig+0xa32>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4));
340074b0:	687b      	ldr	r3, [r7, #4]
340074b2:	337c      	adds	r3, #124	@ 0x7c
340074b4:	4619      	mov	r1, r3
340074b6:	2003      	movs	r0, #3
340074b8:	f000 ffa0 	bl	340083fc <RCC_PLL_IsNewConfig>
340074bc:	61f8      	str	r0, [r7, #28]
    uint32_t pll4_ready = LL_RCC_PLL4_IsReady();
340074be:	f7ff faa1 	bl	34006a04 <LL_RCC_PLL4_IsReady>
340074c2:	61b8      	str	r0, [r7, #24]

    if (new_pll_config == 1U)
340074c4:	69fb      	ldr	r3, [r7, #28]
340074c6:	2b01      	cmp	r3, #1
340074c8:	d134      	bne.n	34007534 <HAL_RCC_OscConfig+0xa14>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
340074ca:	f7ff fad1 	bl	34006a70 <LL_RCC_IC1_GetSource>
340074ce:	6178      	str	r0, [r7, #20]
      uint32_t ic2src = LL_RCC_IC2_GetSource();
340074d0:	f7ff faec 	bl	34006aac <LL_RCC_IC2_GetSource>
340074d4:	6138      	str	r0, [r7, #16]
      uint32_t ic6src = LL_RCC_IC6_GetSource();
340074d6:	f7ff fb07 	bl	34006ae8 <LL_RCC_IC6_GetSource>
340074da:	60f8      	str	r0, [r7, #12]
      uint32_t ic11src = LL_RCC_IC11_GetSource();
340074dc:	f7ff fb12 	bl	34006b04 <LL_RCC_IC11_GetSource>
340074e0:	60b8      	str	r0, [r7, #8]
      /* PLL4 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL4))
340074e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
340074e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
340074ea:	d105      	bne.n	340074f8 <HAL_RCC_OscConfig+0x9d8>
340074ec:	697b      	ldr	r3, [r7, #20]
340074ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340074f2:	d101      	bne.n	340074f8 <HAL_RCC_OscConfig+0x9d8>
      {
        return HAL_ERROR;
340074f4:	2301      	movs	r3, #1
340074f6:	e02d      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL4 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL4) ||
340074f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
340074fc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007500:	d10d      	bne.n	3400751e <HAL_RCC_OscConfig+0x9fe>
34007502:	693b      	ldr	r3, [r7, #16]
34007504:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007508:	d007      	beq.n	3400751a <HAL_RCC_OscConfig+0x9fa>
3400750a:	68fb      	ldr	r3, [r7, #12]
3400750c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007510:	d003      	beq.n	3400751a <HAL_RCC_OscConfig+0x9fa>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL4) ||
34007512:	68bb      	ldr	r3, [r7, #8]
34007514:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007518:	d101      	bne.n	3400751e <HAL_RCC_OscConfig+0x9fe>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL4)))
      {
        return HAL_ERROR;
3400751a:	2301      	movs	r3, #1
3400751c:	e01a      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL4 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4)) != HAL_OK)
3400751e:	687b      	ldr	r3, [r7, #4]
34007520:	337c      	adds	r3, #124	@ 0x7c
34007522:	4619      	mov	r1, r3
34007524:	2003      	movs	r0, #3
34007526:	f000 fd99 	bl	3400805c <RCC_PLL_Config>
3400752a:	4603      	mov	r3, r0
3400752c:	2b00      	cmp	r3, #0
3400752e:	d010      	beq.n	34007552 <HAL_RCC_OscConfig+0xa32>
      {
        return HAL_ERROR;
34007530:	2301      	movs	r3, #1
34007532:	e00f      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
      }
    }
    else if ((pRCC_OscInitStruct->PLL4.PLLState == RCC_PLL_ON) && (pll4_ready == 0U))
34007534:	687b      	ldr	r3, [r7, #4]
34007536:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34007538:	2b02      	cmp	r3, #2
3400753a:	d10a      	bne.n	34007552 <HAL_RCC_OscConfig+0xa32>
3400753c:	69bb      	ldr	r3, [r7, #24]
3400753e:	2b00      	cmp	r3, #0
34007540:	d107      	bne.n	34007552 <HAL_RCC_OscConfig+0xa32>
    {
      if (RCC_PLL_Enable(RCC_PLL4_CONFIG) != HAL_OK)
34007542:	2003      	movs	r0, #3
34007544:	f000 ff2e 	bl	340083a4 <RCC_PLL_Enable>
34007548:	4603      	mov	r3, r0
3400754a:	2b00      	cmp	r3, #0
3400754c:	d001      	beq.n	34007552 <HAL_RCC_OscConfig+0xa32>
      {
        return HAL_ERROR;
3400754e:	2301      	movs	r3, #1
34007550:	e000      	b.n	34007554 <HAL_RCC_OscConfig+0xa34>
    {
      /* Nothing to do */
    }
  }

  return HAL_OK;
34007552:	2300      	movs	r3, #0
}
34007554:	4618      	mov	r0, r3
34007556:	3788      	adds	r7, #136	@ 0x88
34007558:	46bd      	mov	sp, r7
3400755a:	bd80      	pop	{r7, pc}
3400755c:	3401ec08 	.word	0x3401ec08

34007560 <HAL_RCC_ClockConfig>:
  *         You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
34007560:	b580      	push	{r7, lr}
34007562:	b084      	sub	sp, #16
34007564:	af00      	add	r7, sp, #0
34007566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
34007568:	687b      	ldr	r3, [r7, #4]
3400756a:	2b00      	cmp	r3, #0
3400756c:	d102      	bne.n	34007574 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
3400756e:	2301      	movs	r3, #1
34007570:	f000 bc6d 	b.w	34007e4e <HAL_RCC_ClockConfig+0x8ee>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(pRCC_ClkInitStruct->ClockType));
34007574:	687b      	ldr	r3, [r7, #4]
34007576:	681b      	ldr	r3, [r3, #0]
34007578:	2b7f      	cmp	r3, #127	@ 0x7f
3400757a:	d904      	bls.n	34007586 <HAL_RCC_ClockConfig+0x26>
3400757c:	f240 317e 	movw	r1, #894	@ 0x37e
34007580:	4880      	ldr	r0, [pc, #512]	@ (34007784 <HAL_RCC_ClockConfig+0x224>)
34007582:	f7fa fd3b 	bl	34001ffc <assert_failed>

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34007586:	687b      	ldr	r3, [r7, #4]
34007588:	681b      	ldr	r3, [r3, #0]
3400758a:	f003 0308 	and.w	r3, r3, #8
3400758e:	2b00      	cmp	r3, #0
34007590:	d035      	beq.n	340075fe <HAL_RCC_ClockConfig+0x9e>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
34007592:	687b      	ldr	r3, [r7, #4]
34007594:	691b      	ldr	r3, [r3, #16]
34007596:	2b00      	cmp	r3, #0
34007598:	d020      	beq.n	340075dc <HAL_RCC_ClockConfig+0x7c>
3400759a:	687b      	ldr	r3, [r7, #4]
3400759c:	691b      	ldr	r3, [r3, #16]
3400759e:	2b01      	cmp	r3, #1
340075a0:	d01c      	beq.n	340075dc <HAL_RCC_ClockConfig+0x7c>
340075a2:	687b      	ldr	r3, [r7, #4]
340075a4:	691b      	ldr	r3, [r3, #16]
340075a6:	2b02      	cmp	r3, #2
340075a8:	d018      	beq.n	340075dc <HAL_RCC_ClockConfig+0x7c>
340075aa:	687b      	ldr	r3, [r7, #4]
340075ac:	691b      	ldr	r3, [r3, #16]
340075ae:	2b03      	cmp	r3, #3
340075b0:	d014      	beq.n	340075dc <HAL_RCC_ClockConfig+0x7c>
340075b2:	687b      	ldr	r3, [r7, #4]
340075b4:	691b      	ldr	r3, [r3, #16]
340075b6:	2b04      	cmp	r3, #4
340075b8:	d010      	beq.n	340075dc <HAL_RCC_ClockConfig+0x7c>
340075ba:	687b      	ldr	r3, [r7, #4]
340075bc:	691b      	ldr	r3, [r3, #16]
340075be:	2b05      	cmp	r3, #5
340075c0:	d00c      	beq.n	340075dc <HAL_RCC_ClockConfig+0x7c>
340075c2:	687b      	ldr	r3, [r7, #4]
340075c4:	691b      	ldr	r3, [r3, #16]
340075c6:	2b06      	cmp	r3, #6
340075c8:	d008      	beq.n	340075dc <HAL_RCC_ClockConfig+0x7c>
340075ca:	687b      	ldr	r3, [r7, #4]
340075cc:	691b      	ldr	r3, [r3, #16]
340075ce:	2b07      	cmp	r3, #7
340075d0:	d004      	beq.n	340075dc <HAL_RCC_ClockConfig+0x7c>
340075d2:	f240 3185 	movw	r1, #901	@ 0x385
340075d6:	486b      	ldr	r0, [pc, #428]	@ (34007784 <HAL_RCC_ClockConfig+0x224>)
340075d8:	f7fa fd10 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
340075dc:	687b      	ldr	r3, [r7, #4]
340075de:	691a      	ldr	r2, [r3, #16]
340075e0:	4b69      	ldr	r3, [pc, #420]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
340075e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340075e4:	f003 0307 	and.w	r3, r3, #7
340075e8:	429a      	cmp	r2, r3
340075ea:	d908      	bls.n	340075fe <HAL_RCC_ClockConfig+0x9e>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
340075ec:	4b66      	ldr	r3, [pc, #408]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
340075ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340075f0:	f023 0207 	bic.w	r2, r3, #7
340075f4:	687b      	ldr	r3, [r7, #4]
340075f6:	691b      	ldr	r3, [r3, #16]
340075f8:	4963      	ldr	r1, [pc, #396]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
340075fa:	4313      	orrs	r3, r2
340075fc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
340075fe:	687b      	ldr	r3, [r7, #4]
34007600:	681b      	ldr	r3, [r3, #0]
34007602:	f003 0310 	and.w	r3, r3, #16
34007606:	2b00      	cmp	r3, #0
34007608:	d035      	beq.n	34007676 <HAL_RCC_ClockConfig+0x116>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
3400760a:	687b      	ldr	r3, [r7, #4]
3400760c:	695b      	ldr	r3, [r3, #20]
3400760e:	2b00      	cmp	r3, #0
34007610:	d020      	beq.n	34007654 <HAL_RCC_ClockConfig+0xf4>
34007612:	687b      	ldr	r3, [r7, #4]
34007614:	695b      	ldr	r3, [r3, #20]
34007616:	2b10      	cmp	r3, #16
34007618:	d01c      	beq.n	34007654 <HAL_RCC_ClockConfig+0xf4>
3400761a:	687b      	ldr	r3, [r7, #4]
3400761c:	695b      	ldr	r3, [r3, #20]
3400761e:	2b20      	cmp	r3, #32
34007620:	d018      	beq.n	34007654 <HAL_RCC_ClockConfig+0xf4>
34007622:	687b      	ldr	r3, [r7, #4]
34007624:	695b      	ldr	r3, [r3, #20]
34007626:	2b30      	cmp	r3, #48	@ 0x30
34007628:	d014      	beq.n	34007654 <HAL_RCC_ClockConfig+0xf4>
3400762a:	687b      	ldr	r3, [r7, #4]
3400762c:	695b      	ldr	r3, [r3, #20]
3400762e:	2b40      	cmp	r3, #64	@ 0x40
34007630:	d010      	beq.n	34007654 <HAL_RCC_ClockConfig+0xf4>
34007632:	687b      	ldr	r3, [r7, #4]
34007634:	695b      	ldr	r3, [r3, #20]
34007636:	2b50      	cmp	r3, #80	@ 0x50
34007638:	d00c      	beq.n	34007654 <HAL_RCC_ClockConfig+0xf4>
3400763a:	687b      	ldr	r3, [r7, #4]
3400763c:	695b      	ldr	r3, [r3, #20]
3400763e:	2b60      	cmp	r3, #96	@ 0x60
34007640:	d008      	beq.n	34007654 <HAL_RCC_ClockConfig+0xf4>
34007642:	687b      	ldr	r3, [r7, #4]
34007644:	695b      	ldr	r3, [r3, #20]
34007646:	2b70      	cmp	r3, #112	@ 0x70
34007648:	d004      	beq.n	34007654 <HAL_RCC_ClockConfig+0xf4>
3400764a:	f240 318f 	movw	r1, #911	@ 0x38f
3400764e:	484d      	ldr	r0, [pc, #308]	@ (34007784 <HAL_RCC_ClockConfig+0x224>)
34007650:	f7fa fcd4 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34007654:	687b      	ldr	r3, [r7, #4]
34007656:	695a      	ldr	r2, [r3, #20]
34007658:	4b4b      	ldr	r3, [pc, #300]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
3400765a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400765c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34007660:	429a      	cmp	r2, r3
34007662:	d908      	bls.n	34007676 <HAL_RCC_ClockConfig+0x116>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34007664:	4b48      	ldr	r3, [pc, #288]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
34007666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007668:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
3400766c:	687b      	ldr	r3, [r7, #4]
3400766e:	695b      	ldr	r3, [r3, #20]
34007670:	4945      	ldr	r1, [pc, #276]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
34007672:	4313      	orrs	r3, r2
34007674:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34007676:	687b      	ldr	r3, [r7, #4]
34007678:	681b      	ldr	r3, [r3, #0]
3400767a:	f003 0320 	and.w	r3, r3, #32
3400767e:	2b00      	cmp	r3, #0
34007680:	d03c      	beq.n	340076fc <HAL_RCC_ClockConfig+0x19c>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
34007682:	687b      	ldr	r3, [r7, #4]
34007684:	699b      	ldr	r3, [r3, #24]
34007686:	2b00      	cmp	r3, #0
34007688:	d027      	beq.n	340076da <HAL_RCC_ClockConfig+0x17a>
3400768a:	687b      	ldr	r3, [r7, #4]
3400768c:	699b      	ldr	r3, [r3, #24]
3400768e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34007692:	d022      	beq.n	340076da <HAL_RCC_ClockConfig+0x17a>
34007694:	687b      	ldr	r3, [r7, #4]
34007696:	699b      	ldr	r3, [r3, #24]
34007698:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3400769c:	d01d      	beq.n	340076da <HAL_RCC_ClockConfig+0x17a>
3400769e:	687b      	ldr	r3, [r7, #4]
340076a0:	699b      	ldr	r3, [r3, #24]
340076a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
340076a6:	d018      	beq.n	340076da <HAL_RCC_ClockConfig+0x17a>
340076a8:	687b      	ldr	r3, [r7, #4]
340076aa:	699b      	ldr	r3, [r3, #24]
340076ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
340076b0:	d013      	beq.n	340076da <HAL_RCC_ClockConfig+0x17a>
340076b2:	687b      	ldr	r3, [r7, #4]
340076b4:	699b      	ldr	r3, [r3, #24]
340076b6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
340076ba:	d00e      	beq.n	340076da <HAL_RCC_ClockConfig+0x17a>
340076bc:	687b      	ldr	r3, [r7, #4]
340076be:	699b      	ldr	r3, [r3, #24]
340076c0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
340076c4:	d009      	beq.n	340076da <HAL_RCC_ClockConfig+0x17a>
340076c6:	687b      	ldr	r3, [r7, #4]
340076c8:	699b      	ldr	r3, [r3, #24]
340076ca:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
340076ce:	d004      	beq.n	340076da <HAL_RCC_ClockConfig+0x17a>
340076d0:	f240 3199 	movw	r1, #921	@ 0x399
340076d4:	482b      	ldr	r0, [pc, #172]	@ (34007784 <HAL_RCC_ClockConfig+0x224>)
340076d6:	f7fa fc91 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->APB4CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE4))
340076da:	687b      	ldr	r3, [r7, #4]
340076dc:	699a      	ldr	r2, [r3, #24]
340076de:	4b2a      	ldr	r3, [pc, #168]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
340076e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340076e2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
340076e6:	429a      	cmp	r2, r3
340076e8:	d908      	bls.n	340076fc <HAL_RCC_ClockConfig+0x19c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
340076ea:	4b27      	ldr	r3, [pc, #156]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
340076ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340076ee:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
340076f2:	687b      	ldr	r3, [r7, #4]
340076f4:	699b      	ldr	r3, [r3, #24]
340076f6:	4924      	ldr	r1, [pc, #144]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
340076f8:	4313      	orrs	r3, r2
340076fa:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
340076fc:	687b      	ldr	r3, [r7, #4]
340076fe:	681b      	ldr	r3, [r3, #0]
34007700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34007704:	2b00      	cmp	r3, #0
34007706:	d041      	beq.n	3400778c <HAL_RCC_ClockConfig+0x22c>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
34007708:	687b      	ldr	r3, [r7, #4]
3400770a:	69db      	ldr	r3, [r3, #28]
3400770c:	2b00      	cmp	r3, #0
3400770e:	d027      	beq.n	34007760 <HAL_RCC_ClockConfig+0x200>
34007710:	687b      	ldr	r3, [r7, #4]
34007712:	69db      	ldr	r3, [r3, #28]
34007714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34007718:	d022      	beq.n	34007760 <HAL_RCC_ClockConfig+0x200>
3400771a:	687b      	ldr	r3, [r7, #4]
3400771c:	69db      	ldr	r3, [r3, #28]
3400771e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34007722:	d01d      	beq.n	34007760 <HAL_RCC_ClockConfig+0x200>
34007724:	687b      	ldr	r3, [r7, #4]
34007726:	69db      	ldr	r3, [r3, #28]
34007728:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3400772c:	d018      	beq.n	34007760 <HAL_RCC_ClockConfig+0x200>
3400772e:	687b      	ldr	r3, [r7, #4]
34007730:	69db      	ldr	r3, [r3, #28]
34007732:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34007736:	d013      	beq.n	34007760 <HAL_RCC_ClockConfig+0x200>
34007738:	687b      	ldr	r3, [r7, #4]
3400773a:	69db      	ldr	r3, [r3, #28]
3400773c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
34007740:	d00e      	beq.n	34007760 <HAL_RCC_ClockConfig+0x200>
34007742:	687b      	ldr	r3, [r7, #4]
34007744:	69db      	ldr	r3, [r3, #28]
34007746:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3400774a:	d009      	beq.n	34007760 <HAL_RCC_ClockConfig+0x200>
3400774c:	687b      	ldr	r3, [r7, #4]
3400774e:	69db      	ldr	r3, [r3, #28]
34007750:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34007754:	d004      	beq.n	34007760 <HAL_RCC_ClockConfig+0x200>
34007756:	f240 31a3 	movw	r1, #931	@ 0x3a3
3400775a:	480a      	ldr	r0, [pc, #40]	@ (34007784 <HAL_RCC_ClockConfig+0x224>)
3400775c:	f7fa fc4e 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->APB5CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34007760:	687b      	ldr	r3, [r7, #4]
34007762:	69da      	ldr	r2, [r3, #28]
34007764:	4b08      	ldr	r3, [pc, #32]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
34007766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007768:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
3400776c:	429a      	cmp	r2, r3
3400776e:	d90d      	bls.n	3400778c <HAL_RCC_ClockConfig+0x22c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34007770:	4b05      	ldr	r3, [pc, #20]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
34007772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007774:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34007778:	687b      	ldr	r3, [r7, #4]
3400777a:	69db      	ldr	r3, [r3, #28]
3400777c:	4902      	ldr	r1, [pc, #8]	@ (34007788 <HAL_RCC_ClockConfig+0x228>)
3400777e:	4313      	orrs	r3, r2
34007780:	624b      	str	r3, [r1, #36]	@ 0x24
34007782:	e003      	b.n	3400778c <HAL_RCC_ClockConfig+0x22c>
34007784:	3401ec08 	.word	0x3401ec08
34007788:	56028000 	.word	0x56028000
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
3400778c:	687b      	ldr	r3, [r7, #4]
3400778e:	681b      	ldr	r3, [r3, #0]
34007790:	f003 0304 	and.w	r3, r3, #4
34007794:	2b00      	cmp	r3, #0
34007796:	d03c      	beq.n	34007812 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
34007798:	687b      	ldr	r3, [r7, #4]
3400779a:	68db      	ldr	r3, [r3, #12]
3400779c:	2b00      	cmp	r3, #0
3400779e:	d027      	beq.n	340077f0 <HAL_RCC_ClockConfig+0x290>
340077a0:	687b      	ldr	r3, [r7, #4]
340077a2:	68db      	ldr	r3, [r3, #12]
340077a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
340077a8:	d022      	beq.n	340077f0 <HAL_RCC_ClockConfig+0x290>
340077aa:	687b      	ldr	r3, [r7, #4]
340077ac:	68db      	ldr	r3, [r3, #12]
340077ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
340077b2:	d01d      	beq.n	340077f0 <HAL_RCC_ClockConfig+0x290>
340077b4:	687b      	ldr	r3, [r7, #4]
340077b6:	68db      	ldr	r3, [r3, #12]
340077b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
340077bc:	d018      	beq.n	340077f0 <HAL_RCC_ClockConfig+0x290>
340077be:	687b      	ldr	r3, [r7, #4]
340077c0:	68db      	ldr	r3, [r3, #12]
340077c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
340077c6:	d013      	beq.n	340077f0 <HAL_RCC_ClockConfig+0x290>
340077c8:	687b      	ldr	r3, [r7, #4]
340077ca:	68db      	ldr	r3, [r3, #12]
340077cc:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
340077d0:	d00e      	beq.n	340077f0 <HAL_RCC_ClockConfig+0x290>
340077d2:	687b      	ldr	r3, [r7, #4]
340077d4:	68db      	ldr	r3, [r3, #12]
340077d6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
340077da:	d009      	beq.n	340077f0 <HAL_RCC_ClockConfig+0x290>
340077dc:	687b      	ldr	r3, [r7, #4]
340077de:	68db      	ldr	r3, [r3, #12]
340077e0:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
340077e4:	d004      	beq.n	340077f0 <HAL_RCC_ClockConfig+0x290>
340077e6:	f240 31ad 	movw	r1, #941	@ 0x3ad
340077ea:	4874      	ldr	r0, [pc, #464]	@ (340079bc <HAL_RCC_ClockConfig+0x45c>)
340077ec:	f7fa fc06 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
340077f0:	687b      	ldr	r3, [r7, #4]
340077f2:	68da      	ldr	r2, [r3, #12]
340077f4:	4b72      	ldr	r3, [pc, #456]	@ (340079c0 <HAL_RCC_ClockConfig+0x460>)
340077f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340077f8:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
340077fc:	429a      	cmp	r2, r3
340077fe:	d908      	bls.n	34007812 <HAL_RCC_ClockConfig+0x2b2>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34007800:	4b6f      	ldr	r3, [pc, #444]	@ (340079c0 <HAL_RCC_ClockConfig+0x460>)
34007802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007804:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
34007808:	687b      	ldr	r3, [r7, #4]
3400780a:	68db      	ldr	r3, [r3, #12]
3400780c:	496c      	ldr	r1, [pc, #432]	@ (340079c0 <HAL_RCC_ClockConfig+0x460>)
3400780e:	4313      	orrs	r3, r2
34007810:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*------------------------- CPUCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_CPUCLK) == RCC_CLOCKTYPE_CPUCLK)
34007812:	687b      	ldr	r3, [r7, #4]
34007814:	681b      	ldr	r3, [r3, #0]
34007816:	f003 0301 	and.w	r3, r3, #1
3400781a:	2b00      	cmp	r3, #0
3400781c:	f000 80a2 	beq.w	34007964 <HAL_RCC_ClockConfig+0x404>
  {
    assert_param(IS_RCC_CPUCLKSOURCE(pRCC_ClkInitStruct->CPUCLKSource));
34007820:	687b      	ldr	r3, [r7, #4]
34007822:	685b      	ldr	r3, [r3, #4]
34007824:	2b00      	cmp	r3, #0
34007826:	d013      	beq.n	34007850 <HAL_RCC_ClockConfig+0x2f0>
34007828:	687b      	ldr	r3, [r7, #4]
3400782a:	685b      	ldr	r3, [r3, #4]
3400782c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34007830:	d00e      	beq.n	34007850 <HAL_RCC_ClockConfig+0x2f0>
34007832:	687b      	ldr	r3, [r7, #4]
34007834:	685b      	ldr	r3, [r3, #4]
34007836:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3400783a:	d009      	beq.n	34007850 <HAL_RCC_ClockConfig+0x2f0>
3400783c:	687b      	ldr	r3, [r7, #4]
3400783e:	685b      	ldr	r3, [r3, #4]
34007840:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34007844:	d004      	beq.n	34007850 <HAL_RCC_ClockConfig+0x2f0>
34007846:	f44f 716e 	mov.w	r1, #952	@ 0x3b8
3400784a:	485c      	ldr	r0, [pc, #368]	@ (340079bc <HAL_RCC_ClockConfig+0x45c>)
3400784c:	f7fa fbd6 	bl	34001ffc <assert_failed>

    /* HSE is selected as CPU Clock Source */
    if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_HSE)
34007850:	687b      	ldr	r3, [r7, #4]
34007852:	685b      	ldr	r3, [r3, #4]
34007854:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34007858:	d106      	bne.n	34007868 <HAL_RCC_ClockConfig+0x308>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
3400785a:	f7fe fee7 	bl	3400662c <LL_RCC_HSE_IsReady>
3400785e:	4603      	mov	r3, r0
34007860:	2b00      	cmp	r3, #0
34007862:	d15a      	bne.n	3400791a <HAL_RCC_ClockConfig+0x3ba>
      {
        return HAL_ERROR;
34007864:	2301      	movs	r3, #1
34007866:	e2f2      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
      }
    }
    /* PLL is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_IC1)
34007868:	687b      	ldr	r3, [r7, #4]
3400786a:	685b      	ldr	r3, [r3, #4]
3400786c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34007870:	d140      	bne.n	340078f4 <HAL_RCC_ClockConfig+0x394>
    {
      /* Check parameters */
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC1Selection.ClockSelection));
34007872:	687b      	ldr	r3, [r7, #4]
34007874:	6a1b      	ldr	r3, [r3, #32]
34007876:	2b00      	cmp	r3, #0
34007878:	d013      	beq.n	340078a2 <HAL_RCC_ClockConfig+0x342>
3400787a:	687b      	ldr	r3, [r7, #4]
3400787c:	6a1b      	ldr	r3, [r3, #32]
3400787e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007882:	d00e      	beq.n	340078a2 <HAL_RCC_ClockConfig+0x342>
34007884:	687b      	ldr	r3, [r7, #4]
34007886:	6a1b      	ldr	r3, [r3, #32]
34007888:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400788c:	d009      	beq.n	340078a2 <HAL_RCC_ClockConfig+0x342>
3400788e:	687b      	ldr	r3, [r7, #4]
34007890:	6a1b      	ldr	r3, [r3, #32]
34007892:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007896:	d004      	beq.n	340078a2 <HAL_RCC_ClockConfig+0x342>
34007898:	f240 31c7 	movw	r1, #967	@ 0x3c7
3400789c:	4847      	ldr	r0, [pc, #284]	@ (340079bc <HAL_RCC_ClockConfig+0x45c>)
3400789e:	f7fa fbad 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC1Selection.ClockDivider));
340078a2:	687b      	ldr	r3, [r7, #4]
340078a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340078a6:	2b00      	cmp	r3, #0
340078a8:	d004      	beq.n	340078b4 <HAL_RCC_ClockConfig+0x354>
340078aa:	687b      	ldr	r3, [r7, #4]
340078ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340078ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340078b2:	d904      	bls.n	340078be <HAL_RCC_ClockConfig+0x35e>
340078b4:	f44f 7172 	mov.w	r1, #968	@ 0x3c8
340078b8:	4840      	ldr	r0, [pc, #256]	@ (340079bc <HAL_RCC_ClockConfig+0x45c>)
340078ba:	f7fa fb9f 	bl	34001ffc <assert_failed>

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC1 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC1_GetSource(), pRCC_ClkInitStruct->IC1Selection.ClockSelection) != 1U)
340078be:	f7ff f8d7 	bl	34006a70 <LL_RCC_IC1_GetSource>
340078c2:	4602      	mov	r2, r0
340078c4:	687b      	ldr	r3, [r7, #4]
340078c6:	6a1b      	ldr	r3, [r3, #32]
340078c8:	4619      	mov	r1, r3
340078ca:	4610      	mov	r0, r2
340078cc:	f000 fe4a 	bl	34008564 <RCC_IC_CheckPLLSources>
340078d0:	4603      	mov	r3, r0
340078d2:	2b01      	cmp	r3, #1
340078d4:	d001      	beq.n	340078da <HAL_RCC_ClockConfig+0x37a>
      {
        return HAL_ERROR;
340078d6:	2301      	movs	r3, #1
340078d8:	e2b9      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
      }

      /* Configure IC1 source and divider */
      WRITE_REG(RCC->IC1CFGR, pRCC_ClkInitStruct->IC1Selection.ClockSelection | \
340078da:	687b      	ldr	r3, [r7, #4]
340078dc:	6a1a      	ldr	r2, [r3, #32]
340078de:	687b      	ldr	r3, [r7, #4]
340078e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340078e2:	3b01      	subs	r3, #1
340078e4:	041b      	lsls	r3, r3, #16
340078e6:	4936      	ldr	r1, [pc, #216]	@ (340079c0 <HAL_RCC_ClockConfig+0x460>)
340078e8:	4313      	orrs	r3, r2
340078ea:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
                ((pRCC_ClkInitStruct->IC1Selection.ClockDivider - 1U) << RCC_IC1CFGR_IC1INT_Pos));

      /* Enable IC1 */
      LL_RCC_IC1_Enable();
340078ee:	f7ff f8b1 	bl	34006a54 <LL_RCC_IC1_Enable>
340078f2:	e012      	b.n	3400791a <HAL_RCC_ClockConfig+0x3ba>
    }
    /* MSI is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_MSI)
340078f4:	687b      	ldr	r3, [r7, #4]
340078f6:	685b      	ldr	r3, [r3, #4]
340078f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
340078fc:	d106      	bne.n	3400790c <HAL_RCC_ClockConfig+0x3ac>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
340078fe:	f7fe ff2d 	bl	3400675c <LL_RCC_MSI_IsReady>
34007902:	4603      	mov	r3, r0
34007904:	2b00      	cmp	r3, #0
34007906:	d108      	bne.n	3400791a <HAL_RCC_ClockConfig+0x3ba>
      {
        return HAL_ERROR;
34007908:	2301      	movs	r3, #1
3400790a:	e2a0      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
    }
    /* HSI is selected as CPU Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
3400790c:	f7fe febe 	bl	3400668c <LL_RCC_HSI_IsReady>
34007910:	4603      	mov	r3, r0
34007912:	2b00      	cmp	r3, #0
34007914:	d101      	bne.n	3400791a <HAL_RCC_ClockConfig+0x3ba>
      {
        return HAL_ERROR;
34007916:	2301      	movs	r3, #1
34007918:	e299      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
      }
    }

    /* Switch the CPU clock */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, pRCC_ClkInitStruct->CPUCLKSource);
3400791a:	4b29      	ldr	r3, [pc, #164]	@ (340079c0 <HAL_RCC_ClockConfig+0x460>)
3400791c:	6a1b      	ldr	r3, [r3, #32]
3400791e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
34007922:	687b      	ldr	r3, [r7, #4]
34007924:	685b      	ldr	r3, [r3, #4]
34007926:	4926      	ldr	r1, [pc, #152]	@ (340079c0 <HAL_RCC_ClockConfig+0x460>)
34007928:	4313      	orrs	r3, r2
3400792a:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
3400792c:	f7fc fb88 	bl	34004040 <HAL_GetTick>
34007930:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
34007932:	e00a      	b.n	3400794a <HAL_RCC_ClockConfig+0x3ea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34007934:	f7fc fb84 	bl	34004040 <HAL_GetTick>
34007938:	4602      	mov	r2, r0
3400793a:	68fb      	ldr	r3, [r7, #12]
3400793c:	1ad3      	subs	r3, r2, r3
3400793e:	f241 3288 	movw	r2, #5000	@ 0x1388
34007942:	4293      	cmp	r3, r2
34007944:	d901      	bls.n	3400794a <HAL_RCC_ClockConfig+0x3ea>
      {
        return HAL_TIMEOUT;
34007946:	2303      	movs	r3, #3
34007948:	e281      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
3400794a:	f7fe ff8f 	bl	3400686c <LL_RCC_GetCpuClkSource>
3400794e:	4602      	mov	r2, r0
34007950:	687b      	ldr	r3, [r7, #4]
34007952:	685b      	ldr	r3, [r3, #4]
34007954:	011b      	lsls	r3, r3, #4
34007956:	429a      	cmp	r2, r3
34007958:	d1ec      	bne.n	34007934 <HAL_RCC_ClockConfig+0x3d4>
      }
    }

    /* Update the SystemCoreClock global variable with CPU clock */
    SystemCoreClock = HAL_RCC_GetCpuClockFreq();
3400795a:	f000 fa83 	bl	34007e64 <HAL_RCC_GetCpuClockFreq>
3400795e:	4603      	mov	r3, r0
34007960:	4a18      	ldr	r2, [pc, #96]	@ (340079c4 <HAL_RCC_ClockConfig+0x464>)
34007962:	6013      	str	r3, [r2, #0]

  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
34007964:	687b      	ldr	r3, [r7, #4]
34007966:	681b      	ldr	r3, [r3, #0]
34007968:	f003 0302 	and.w	r3, r3, #2
3400796c:	2b00      	cmp	r3, #0
3400796e:	f000 8127 	beq.w	34007bc0 <HAL_RCC_ClockConfig+0x660>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
34007972:	687b      	ldr	r3, [r7, #4]
34007974:	689b      	ldr	r3, [r3, #8]
34007976:	2b00      	cmp	r3, #0
34007978:	d013      	beq.n	340079a2 <HAL_RCC_ClockConfig+0x442>
3400797a:	687b      	ldr	r3, [r7, #4]
3400797c:	689b      	ldr	r3, [r3, #8]
3400797e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34007982:	d00e      	beq.n	340079a2 <HAL_RCC_ClockConfig+0x442>
34007984:	687b      	ldr	r3, [r7, #4]
34007986:	689b      	ldr	r3, [r3, #8]
34007988:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3400798c:	d009      	beq.n	340079a2 <HAL_RCC_ClockConfig+0x442>
3400798e:	687b      	ldr	r3, [r7, #4]
34007990:	689b      	ldr	r3, [r3, #8]
34007992:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34007996:	d004      	beq.n	340079a2 <HAL_RCC_ClockConfig+0x442>
34007998:	f240 4101 	movw	r1, #1025	@ 0x401
3400799c:	4807      	ldr	r0, [pc, #28]	@ (340079bc <HAL_RCC_ClockConfig+0x45c>)
3400799e:	f7fa fb2d 	bl	34001ffc <assert_failed>

    /* HSE is selected as System bus clock source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
340079a2:	687b      	ldr	r3, [r7, #4]
340079a4:	689b      	ldr	r3, [r3, #8]
340079a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
340079aa:	d10d      	bne.n	340079c8 <HAL_RCC_ClockConfig+0x468>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
340079ac:	f7fe fe3e 	bl	3400662c <LL_RCC_HSE_IsReady>
340079b0:	4603      	mov	r3, r0
340079b2:	2b00      	cmp	r3, #0
340079b4:	f040 80e0 	bne.w	34007b78 <HAL_RCC_ClockConfig+0x618>
      {
        return HAL_ERROR;
340079b8:	2301      	movs	r3, #1
340079ba:	e248      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
340079bc:	3401ec08 	.word	0x3401ec08
340079c0:	56028000 	.word	0x56028000
340079c4:	34020aa4 	.word	0x34020aa4
      }
    }
    /* PLL output is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11)
340079c8:	687b      	ldr	r3, [r7, #4]
340079ca:	689b      	ldr	r3, [r3, #8]
340079cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
340079d0:	f040 80c0 	bne.w	34007b54 <HAL_RCC_ClockConfig+0x5f4>
    {
      /* Check parameters */
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC2Selection.ClockSelection));
340079d4:	687b      	ldr	r3, [r7, #4]
340079d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340079d8:	2b00      	cmp	r3, #0
340079da:	d013      	beq.n	34007a04 <HAL_RCC_ClockConfig+0x4a4>
340079dc:	687b      	ldr	r3, [r7, #4]
340079de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340079e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340079e4:	d00e      	beq.n	34007a04 <HAL_RCC_ClockConfig+0x4a4>
340079e6:	687b      	ldr	r3, [r7, #4]
340079e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340079ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340079ee:	d009      	beq.n	34007a04 <HAL_RCC_ClockConfig+0x4a4>
340079f0:	687b      	ldr	r3, [r7, #4]
340079f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340079f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340079f8:	d004      	beq.n	34007a04 <HAL_RCC_ClockConfig+0x4a4>
340079fa:	f44f 6182 	mov.w	r1, #1040	@ 0x410
340079fe:	486a      	ldr	r0, [pc, #424]	@ (34007ba8 <HAL_RCC_ClockConfig+0x648>)
34007a00:	f7fa fafc 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC2Selection.ClockDivider));
34007a04:	687b      	ldr	r3, [r7, #4]
34007a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34007a08:	2b00      	cmp	r3, #0
34007a0a:	d004      	beq.n	34007a16 <HAL_RCC_ClockConfig+0x4b6>
34007a0c:	687b      	ldr	r3, [r7, #4]
34007a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34007a10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34007a14:	d904      	bls.n	34007a20 <HAL_RCC_ClockConfig+0x4c0>
34007a16:	f240 4111 	movw	r1, #1041	@ 0x411
34007a1a:	4863      	ldr	r0, [pc, #396]	@ (34007ba8 <HAL_RCC_ClockConfig+0x648>)
34007a1c:	f7fa faee 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC6Selection.ClockSelection));
34007a20:	687b      	ldr	r3, [r7, #4]
34007a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34007a24:	2b00      	cmp	r3, #0
34007a26:	d013      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x4f0>
34007a28:	687b      	ldr	r3, [r7, #4]
34007a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34007a2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007a30:	d00e      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x4f0>
34007a32:	687b      	ldr	r3, [r7, #4]
34007a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34007a36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007a3a:	d009      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x4f0>
34007a3c:	687b      	ldr	r3, [r7, #4]
34007a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34007a40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007a44:	d004      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x4f0>
34007a46:	f240 4112 	movw	r1, #1042	@ 0x412
34007a4a:	4857      	ldr	r0, [pc, #348]	@ (34007ba8 <HAL_RCC_ClockConfig+0x648>)
34007a4c:	f7fa fad6 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC6Selection.ClockDivider));
34007a50:	687b      	ldr	r3, [r7, #4]
34007a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34007a54:	2b00      	cmp	r3, #0
34007a56:	d004      	beq.n	34007a62 <HAL_RCC_ClockConfig+0x502>
34007a58:	687b      	ldr	r3, [r7, #4]
34007a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34007a5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34007a60:	d904      	bls.n	34007a6c <HAL_RCC_ClockConfig+0x50c>
34007a62:	f240 4113 	movw	r1, #1043	@ 0x413
34007a66:	4850      	ldr	r0, [pc, #320]	@ (34007ba8 <HAL_RCC_ClockConfig+0x648>)
34007a68:	f7fa fac8 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC11Selection.ClockSelection));
34007a6c:	687b      	ldr	r3, [r7, #4]
34007a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34007a70:	2b00      	cmp	r3, #0
34007a72:	d013      	beq.n	34007a9c <HAL_RCC_ClockConfig+0x53c>
34007a74:	687b      	ldr	r3, [r7, #4]
34007a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34007a78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007a7c:	d00e      	beq.n	34007a9c <HAL_RCC_ClockConfig+0x53c>
34007a7e:	687b      	ldr	r3, [r7, #4]
34007a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34007a82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007a86:	d009      	beq.n	34007a9c <HAL_RCC_ClockConfig+0x53c>
34007a88:	687b      	ldr	r3, [r7, #4]
34007a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34007a8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007a90:	d004      	beq.n	34007a9c <HAL_RCC_ClockConfig+0x53c>
34007a92:	f240 4114 	movw	r1, #1044	@ 0x414
34007a96:	4844      	ldr	r0, [pc, #272]	@ (34007ba8 <HAL_RCC_ClockConfig+0x648>)
34007a98:	f7fa fab0 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC11Selection.ClockDivider));
34007a9c:	687b      	ldr	r3, [r7, #4]
34007a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34007aa0:	2b00      	cmp	r3, #0
34007aa2:	d004      	beq.n	34007aae <HAL_RCC_ClockConfig+0x54e>
34007aa4:	687b      	ldr	r3, [r7, #4]
34007aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34007aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34007aac:	d904      	bls.n	34007ab8 <HAL_RCC_ClockConfig+0x558>
34007aae:	f240 4115 	movw	r1, #1045	@ 0x415
34007ab2:	483d      	ldr	r0, [pc, #244]	@ (34007ba8 <HAL_RCC_ClockConfig+0x648>)
34007ab4:	f7fa faa2 	bl	34001ffc <assert_failed>

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC2/IC6/IC11 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC2_GetSource(), pRCC_ClkInitStruct->IC2Selection.ClockSelection) != 1U)
34007ab8:	f7fe fff8 	bl	34006aac <LL_RCC_IC2_GetSource>
34007abc:	4602      	mov	r2, r0
34007abe:	687b      	ldr	r3, [r7, #4]
34007ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34007ac2:	4619      	mov	r1, r3
34007ac4:	4610      	mov	r0, r2
34007ac6:	f000 fd4d 	bl	34008564 <RCC_IC_CheckPLLSources>
34007aca:	4603      	mov	r3, r0
34007acc:	2b01      	cmp	r3, #1
34007ace:	d001      	beq.n	34007ad4 <HAL_RCC_ClockConfig+0x574>
      {
        return HAL_ERROR;
34007ad0:	2301      	movs	r3, #1
34007ad2:	e1bc      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC6_GetSource(), pRCC_ClkInitStruct->IC6Selection.ClockSelection) != 1U)
34007ad4:	f7ff f808 	bl	34006ae8 <LL_RCC_IC6_GetSource>
34007ad8:	4602      	mov	r2, r0
34007ada:	687b      	ldr	r3, [r7, #4]
34007adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34007ade:	4619      	mov	r1, r3
34007ae0:	4610      	mov	r0, r2
34007ae2:	f000 fd3f 	bl	34008564 <RCC_IC_CheckPLLSources>
34007ae6:	4603      	mov	r3, r0
34007ae8:	2b01      	cmp	r3, #1
34007aea:	d001      	beq.n	34007af0 <HAL_RCC_ClockConfig+0x590>
      {
        return HAL_ERROR;
34007aec:	2301      	movs	r3, #1
34007aee:	e1ae      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC11_GetSource(), pRCC_ClkInitStruct->IC11Selection.ClockSelection) != 1U)
34007af0:	f7ff f808 	bl	34006b04 <LL_RCC_IC11_GetSource>
34007af4:	4602      	mov	r2, r0
34007af6:	687b      	ldr	r3, [r7, #4]
34007af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34007afa:	4619      	mov	r1, r3
34007afc:	4610      	mov	r0, r2
34007afe:	f000 fd31 	bl	34008564 <RCC_IC_CheckPLLSources>
34007b02:	4603      	mov	r3, r0
34007b04:	2b01      	cmp	r3, #1
34007b06:	d001      	beq.n	34007b0c <HAL_RCC_ClockConfig+0x5ac>
      {
        return HAL_ERROR;
34007b08:	2301      	movs	r3, #1
34007b0a:	e1a0      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
      }

      /* Configure IC2, IC6 and IC11 sources and dividers */
      WRITE_REG(RCC->IC2CFGR, pRCC_ClkInitStruct->IC2Selection.ClockSelection | \
34007b0c:	687b      	ldr	r3, [r7, #4]
34007b0e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34007b10:	687b      	ldr	r3, [r7, #4]
34007b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34007b14:	3b01      	subs	r3, #1
34007b16:	041b      	lsls	r3, r3, #16
34007b18:	4924      	ldr	r1, [pc, #144]	@ (34007bac <HAL_RCC_ClockConfig+0x64c>)
34007b1a:	4313      	orrs	r3, r2
34007b1c:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
                ((pRCC_ClkInitStruct->IC2Selection.ClockDivider - 1U) << RCC_IC2CFGR_IC2INT_Pos));
      WRITE_REG(RCC->IC6CFGR, pRCC_ClkInitStruct->IC6Selection.ClockSelection | \
34007b20:	687b      	ldr	r3, [r7, #4]
34007b22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34007b24:	687b      	ldr	r3, [r7, #4]
34007b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34007b28:	3b01      	subs	r3, #1
34007b2a:	041b      	lsls	r3, r3, #16
34007b2c:	491f      	ldr	r1, [pc, #124]	@ (34007bac <HAL_RCC_ClockConfig+0x64c>)
34007b2e:	4313      	orrs	r3, r2
34007b30:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
                ((pRCC_ClkInitStruct->IC6Selection.ClockDivider - 1U) << RCC_IC6CFGR_IC6INT_Pos));
      WRITE_REG(RCC->IC11CFGR, pRCC_ClkInitStruct->IC11Selection.ClockSelection | \
34007b34:	687b      	ldr	r3, [r7, #4]
34007b36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34007b38:	687b      	ldr	r3, [r7, #4]
34007b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34007b3c:	3b01      	subs	r3, #1
34007b3e:	041b      	lsls	r3, r3, #16
34007b40:	491a      	ldr	r1, [pc, #104]	@ (34007bac <HAL_RCC_ClockConfig+0x64c>)
34007b42:	4313      	orrs	r3, r2
34007b44:	f8c1 30ec 	str.w	r3, [r1, #236]	@ 0xec
                ((pRCC_ClkInitStruct->IC11Selection.ClockDivider - 1U) << RCC_IC11CFGR_IC11INT_Pos));

      /* Require to have IC2, IC6 and IC11 outputs enabled */
      WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC2ENS | RCC_DIVENSR_IC6ENS | RCC_DIVENSR_IC11ENS);
34007b48:	4b18      	ldr	r3, [pc, #96]	@ (34007bac <HAL_RCC_ClockConfig+0x64c>)
34007b4a:	f240 4222 	movw	r2, #1058	@ 0x422
34007b4e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
34007b52:	e011      	b.n	34007b78 <HAL_RCC_ClockConfig+0x618>
    }
    /* HSI is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
34007b54:	687b      	ldr	r3, [r7, #4]
34007b56:	689b      	ldr	r3, [r3, #8]
34007b58:	2b00      	cmp	r3, #0
34007b5a:	d106      	bne.n	34007b6a <HAL_RCC_ClockConfig+0x60a>
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34007b5c:	f7fe fd96 	bl	3400668c <LL_RCC_HSI_IsReady>
34007b60:	4603      	mov	r3, r0
34007b62:	2b00      	cmp	r3, #0
34007b64:	d108      	bne.n	34007b78 <HAL_RCC_ClockConfig+0x618>
      {
        return HAL_ERROR;
34007b66:	2301      	movs	r3, #1
34007b68:	e171      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
    }
    /* MSI is selected as System bus clock source */
    else
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
34007b6a:	f7fe fdf7 	bl	3400675c <LL_RCC_MSI_IsReady>
34007b6e:	4603      	mov	r3, r0
34007b70:	2b00      	cmp	r3, #0
34007b72:	d101      	bne.n	34007b78 <HAL_RCC_ClockConfig+0x618>
      {
        return HAL_ERROR;
34007b74:	2301      	movs	r3, #1
34007b76:	e16a      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
      }
    }

    /* Switch the system bus clocks */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, pRCC_ClkInitStruct->SYSCLKSource);
34007b78:	4b0c      	ldr	r3, [pc, #48]	@ (34007bac <HAL_RCC_ClockConfig+0x64c>)
34007b7a:	6a1b      	ldr	r3, [r3, #32]
34007b7c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34007b80:	687b      	ldr	r3, [r7, #4]
34007b82:	689b      	ldr	r3, [r3, #8]
34007b84:	4909      	ldr	r1, [pc, #36]	@ (34007bac <HAL_RCC_ClockConfig+0x64c>)
34007b86:	4313      	orrs	r3, r2
34007b88:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34007b8a:	f7fc fa59 	bl	34004040 <HAL_GetTick>
34007b8e:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
34007b90:	e00e      	b.n	34007bb0 <HAL_RCC_ClockConfig+0x650>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34007b92:	f7fc fa55 	bl	34004040 <HAL_GetTick>
34007b96:	4602      	mov	r2, r0
34007b98:	68fb      	ldr	r3, [r7, #12]
34007b9a:	1ad3      	subs	r3, r2, r3
34007b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
34007ba0:	4293      	cmp	r3, r2
34007ba2:	d905      	bls.n	34007bb0 <HAL_RCC_ClockConfig+0x650>
      {
        return HAL_TIMEOUT;
34007ba4:	2303      	movs	r3, #3
34007ba6:	e152      	b.n	34007e4e <HAL_RCC_ClockConfig+0x8ee>
34007ba8:	3401ec08 	.word	0x3401ec08
34007bac:	56028000 	.word	0x56028000
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
34007bb0:	f7fe fe6a 	bl	34006888 <LL_RCC_GetSysClkSource>
34007bb4:	4602      	mov	r2, r0
34007bb6:	687b      	ldr	r3, [r7, #4]
34007bb8:	689b      	ldr	r3, [r3, #8]
34007bba:	011b      	lsls	r3, r3, #4
34007bbc:	429a      	cmp	r2, r3
34007bbe:	d1e8      	bne.n	34007b92 <HAL_RCC_ClockConfig+0x632>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
34007bc0:	687b      	ldr	r3, [r7, #4]
34007bc2:	681b      	ldr	r3, [r3, #0]
34007bc4:	f003 0304 	and.w	r3, r3, #4
34007bc8:	2b00      	cmp	r3, #0
34007bca:	d03c      	beq.n	34007c46 <HAL_RCC_ClockConfig+0x6e6>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
34007bcc:	687b      	ldr	r3, [r7, #4]
34007bce:	68db      	ldr	r3, [r3, #12]
34007bd0:	2b00      	cmp	r3, #0
34007bd2:	d027      	beq.n	34007c24 <HAL_RCC_ClockConfig+0x6c4>
34007bd4:	687b      	ldr	r3, [r7, #4]
34007bd6:	68db      	ldr	r3, [r3, #12]
34007bd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34007bdc:	d022      	beq.n	34007c24 <HAL_RCC_ClockConfig+0x6c4>
34007bde:	687b      	ldr	r3, [r7, #4]
34007be0:	68db      	ldr	r3, [r3, #12]
34007be2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34007be6:	d01d      	beq.n	34007c24 <HAL_RCC_ClockConfig+0x6c4>
34007be8:	687b      	ldr	r3, [r7, #4]
34007bea:	68db      	ldr	r3, [r3, #12]
34007bec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007bf0:	d018      	beq.n	34007c24 <HAL_RCC_ClockConfig+0x6c4>
34007bf2:	687b      	ldr	r3, [r7, #4]
34007bf4:	68db      	ldr	r3, [r3, #12]
34007bf6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
34007bfa:	d013      	beq.n	34007c24 <HAL_RCC_ClockConfig+0x6c4>
34007bfc:	687b      	ldr	r3, [r7, #4]
34007bfe:	68db      	ldr	r3, [r3, #12]
34007c00:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
34007c04:	d00e      	beq.n	34007c24 <HAL_RCC_ClockConfig+0x6c4>
34007c06:	687b      	ldr	r3, [r7, #4]
34007c08:	68db      	ldr	r3, [r3, #12]
34007c0a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
34007c0e:	d009      	beq.n	34007c24 <HAL_RCC_ClockConfig+0x6c4>
34007c10:	687b      	ldr	r3, [r7, #4]
34007c12:	68db      	ldr	r3, [r3, #12]
34007c14:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
34007c18:	d004      	beq.n	34007c24 <HAL_RCC_ClockConfig+0x6c4>
34007c1a:	f44f 618b 	mov.w	r1, #1112	@ 0x458
34007c1e:	488e      	ldr	r0, [pc, #568]	@ (34007e58 <HAL_RCC_ClockConfig+0x8f8>)
34007c20:	f7fa f9ec 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
34007c24:	687b      	ldr	r3, [r7, #4]
34007c26:	68da      	ldr	r2, [r3, #12]
34007c28:	4b8c      	ldr	r3, [pc, #560]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007c2c:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
34007c30:	429a      	cmp	r2, r3
34007c32:	d208      	bcs.n	34007c46 <HAL_RCC_ClockConfig+0x6e6>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34007c34:	4b89      	ldr	r3, [pc, #548]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007c38:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
34007c3c:	687b      	ldr	r3, [r7, #4]
34007c3e:	68db      	ldr	r3, [r3, #12]
34007c40:	4986      	ldr	r1, [pc, #536]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007c42:	4313      	orrs	r3, r2
34007c44:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34007c46:	687b      	ldr	r3, [r7, #4]
34007c48:	681b      	ldr	r3, [r3, #0]
34007c4a:	f003 0308 	and.w	r3, r3, #8
34007c4e:	2b00      	cmp	r3, #0
34007c50:	d035      	beq.n	34007cbe <HAL_RCC_ClockConfig+0x75e>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
34007c52:	687b      	ldr	r3, [r7, #4]
34007c54:	691b      	ldr	r3, [r3, #16]
34007c56:	2b00      	cmp	r3, #0
34007c58:	d020      	beq.n	34007c9c <HAL_RCC_ClockConfig+0x73c>
34007c5a:	687b      	ldr	r3, [r7, #4]
34007c5c:	691b      	ldr	r3, [r3, #16]
34007c5e:	2b01      	cmp	r3, #1
34007c60:	d01c      	beq.n	34007c9c <HAL_RCC_ClockConfig+0x73c>
34007c62:	687b      	ldr	r3, [r7, #4]
34007c64:	691b      	ldr	r3, [r3, #16]
34007c66:	2b02      	cmp	r3, #2
34007c68:	d018      	beq.n	34007c9c <HAL_RCC_ClockConfig+0x73c>
34007c6a:	687b      	ldr	r3, [r7, #4]
34007c6c:	691b      	ldr	r3, [r3, #16]
34007c6e:	2b03      	cmp	r3, #3
34007c70:	d014      	beq.n	34007c9c <HAL_RCC_ClockConfig+0x73c>
34007c72:	687b      	ldr	r3, [r7, #4]
34007c74:	691b      	ldr	r3, [r3, #16]
34007c76:	2b04      	cmp	r3, #4
34007c78:	d010      	beq.n	34007c9c <HAL_RCC_ClockConfig+0x73c>
34007c7a:	687b      	ldr	r3, [r7, #4]
34007c7c:	691b      	ldr	r3, [r3, #16]
34007c7e:	2b05      	cmp	r3, #5
34007c80:	d00c      	beq.n	34007c9c <HAL_RCC_ClockConfig+0x73c>
34007c82:	687b      	ldr	r3, [r7, #4]
34007c84:	691b      	ldr	r3, [r3, #16]
34007c86:	2b06      	cmp	r3, #6
34007c88:	d008      	beq.n	34007c9c <HAL_RCC_ClockConfig+0x73c>
34007c8a:	687b      	ldr	r3, [r7, #4]
34007c8c:	691b      	ldr	r3, [r3, #16]
34007c8e:	2b07      	cmp	r3, #7
34007c90:	d004      	beq.n	34007c9c <HAL_RCC_ClockConfig+0x73c>
34007c92:	f240 4163 	movw	r1, #1123	@ 0x463
34007c96:	4870      	ldr	r0, [pc, #448]	@ (34007e58 <HAL_RCC_ClockConfig+0x8f8>)
34007c98:	f7fa f9b0 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
34007c9c:	687b      	ldr	r3, [r7, #4]
34007c9e:	691a      	ldr	r2, [r3, #16]
34007ca0:	4b6e      	ldr	r3, [pc, #440]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007ca4:	f003 0307 	and.w	r3, r3, #7
34007ca8:	429a      	cmp	r2, r3
34007caa:	d208      	bcs.n	34007cbe <HAL_RCC_ClockConfig+0x75e>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
34007cac:	4b6b      	ldr	r3, [pc, #428]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007cb0:	f023 0207 	bic.w	r2, r3, #7
34007cb4:	687b      	ldr	r3, [r7, #4]
34007cb6:	691b      	ldr	r3, [r3, #16]
34007cb8:	4968      	ldr	r1, [pc, #416]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007cba:	4313      	orrs	r3, r2
34007cbc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
34007cbe:	687b      	ldr	r3, [r7, #4]
34007cc0:	681b      	ldr	r3, [r3, #0]
34007cc2:	f003 0310 	and.w	r3, r3, #16
34007cc6:	2b00      	cmp	r3, #0
34007cc8:	d035      	beq.n	34007d36 <HAL_RCC_ClockConfig+0x7d6>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
34007cca:	687b      	ldr	r3, [r7, #4]
34007ccc:	695b      	ldr	r3, [r3, #20]
34007cce:	2b00      	cmp	r3, #0
34007cd0:	d020      	beq.n	34007d14 <HAL_RCC_ClockConfig+0x7b4>
34007cd2:	687b      	ldr	r3, [r7, #4]
34007cd4:	695b      	ldr	r3, [r3, #20]
34007cd6:	2b10      	cmp	r3, #16
34007cd8:	d01c      	beq.n	34007d14 <HAL_RCC_ClockConfig+0x7b4>
34007cda:	687b      	ldr	r3, [r7, #4]
34007cdc:	695b      	ldr	r3, [r3, #20]
34007cde:	2b20      	cmp	r3, #32
34007ce0:	d018      	beq.n	34007d14 <HAL_RCC_ClockConfig+0x7b4>
34007ce2:	687b      	ldr	r3, [r7, #4]
34007ce4:	695b      	ldr	r3, [r3, #20]
34007ce6:	2b30      	cmp	r3, #48	@ 0x30
34007ce8:	d014      	beq.n	34007d14 <HAL_RCC_ClockConfig+0x7b4>
34007cea:	687b      	ldr	r3, [r7, #4]
34007cec:	695b      	ldr	r3, [r3, #20]
34007cee:	2b40      	cmp	r3, #64	@ 0x40
34007cf0:	d010      	beq.n	34007d14 <HAL_RCC_ClockConfig+0x7b4>
34007cf2:	687b      	ldr	r3, [r7, #4]
34007cf4:	695b      	ldr	r3, [r3, #20]
34007cf6:	2b50      	cmp	r3, #80	@ 0x50
34007cf8:	d00c      	beq.n	34007d14 <HAL_RCC_ClockConfig+0x7b4>
34007cfa:	687b      	ldr	r3, [r7, #4]
34007cfc:	695b      	ldr	r3, [r3, #20]
34007cfe:	2b60      	cmp	r3, #96	@ 0x60
34007d00:	d008      	beq.n	34007d14 <HAL_RCC_ClockConfig+0x7b4>
34007d02:	687b      	ldr	r3, [r7, #4]
34007d04:	695b      	ldr	r3, [r3, #20]
34007d06:	2b70      	cmp	r3, #112	@ 0x70
34007d08:	d004      	beq.n	34007d14 <HAL_RCC_ClockConfig+0x7b4>
34007d0a:	f240 416d 	movw	r1, #1133	@ 0x46d
34007d0e:	4852      	ldr	r0, [pc, #328]	@ (34007e58 <HAL_RCC_ClockConfig+0x8f8>)
34007d10:	f7fa f974 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34007d14:	687b      	ldr	r3, [r7, #4]
34007d16:	695a      	ldr	r2, [r3, #20]
34007d18:	4b50      	ldr	r3, [pc, #320]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007d1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34007d20:	429a      	cmp	r2, r3
34007d22:	d208      	bcs.n	34007d36 <HAL_RCC_ClockConfig+0x7d6>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34007d24:	4b4d      	ldr	r3, [pc, #308]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007d28:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34007d2c:	687b      	ldr	r3, [r7, #4]
34007d2e:	695b      	ldr	r3, [r3, #20]
34007d30:	494a      	ldr	r1, [pc, #296]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007d32:	4313      	orrs	r3, r2
34007d34:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34007d36:	687b      	ldr	r3, [r7, #4]
34007d38:	681b      	ldr	r3, [r3, #0]
34007d3a:	f003 0320 	and.w	r3, r3, #32
34007d3e:	2b00      	cmp	r3, #0
34007d40:	d03c      	beq.n	34007dbc <HAL_RCC_ClockConfig+0x85c>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
34007d42:	687b      	ldr	r3, [r7, #4]
34007d44:	699b      	ldr	r3, [r3, #24]
34007d46:	2b00      	cmp	r3, #0
34007d48:	d027      	beq.n	34007d9a <HAL_RCC_ClockConfig+0x83a>
34007d4a:	687b      	ldr	r3, [r7, #4]
34007d4c:	699b      	ldr	r3, [r3, #24]
34007d4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34007d52:	d022      	beq.n	34007d9a <HAL_RCC_ClockConfig+0x83a>
34007d54:	687b      	ldr	r3, [r7, #4]
34007d56:	699b      	ldr	r3, [r3, #24]
34007d58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34007d5c:	d01d      	beq.n	34007d9a <HAL_RCC_ClockConfig+0x83a>
34007d5e:	687b      	ldr	r3, [r7, #4]
34007d60:	699b      	ldr	r3, [r3, #24]
34007d62:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34007d66:	d018      	beq.n	34007d9a <HAL_RCC_ClockConfig+0x83a>
34007d68:	687b      	ldr	r3, [r7, #4]
34007d6a:	699b      	ldr	r3, [r3, #24]
34007d6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
34007d70:	d013      	beq.n	34007d9a <HAL_RCC_ClockConfig+0x83a>
34007d72:	687b      	ldr	r3, [r7, #4]
34007d74:	699b      	ldr	r3, [r3, #24]
34007d76:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
34007d7a:	d00e      	beq.n	34007d9a <HAL_RCC_ClockConfig+0x83a>
34007d7c:	687b      	ldr	r3, [r7, #4]
34007d7e:	699b      	ldr	r3, [r3, #24]
34007d80:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
34007d84:	d009      	beq.n	34007d9a <HAL_RCC_ClockConfig+0x83a>
34007d86:	687b      	ldr	r3, [r7, #4]
34007d88:	699b      	ldr	r3, [r3, #24]
34007d8a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
34007d8e:	d004      	beq.n	34007d9a <HAL_RCC_ClockConfig+0x83a>
34007d90:	f240 4177 	movw	r1, #1143	@ 0x477
34007d94:	4830      	ldr	r0, [pc, #192]	@ (34007e58 <HAL_RCC_ClockConfig+0x8f8>)
34007d96:	f7fa f931 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->APB4CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34007d9a:	687b      	ldr	r3, [r7, #4]
34007d9c:	699a      	ldr	r2, [r3, #24]
34007d9e:	4b2f      	ldr	r3, [pc, #188]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007da2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34007da6:	429a      	cmp	r2, r3
34007da8:	d208      	bcs.n	34007dbc <HAL_RCC_ClockConfig+0x85c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34007daa:	4b2c      	ldr	r3, [pc, #176]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007dae:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
34007db2:	687b      	ldr	r3, [r7, #4]
34007db4:	699b      	ldr	r3, [r3, #24]
34007db6:	4929      	ldr	r1, [pc, #164]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007db8:	4313      	orrs	r3, r2
34007dba:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34007dbc:	687b      	ldr	r3, [r7, #4]
34007dbe:	681b      	ldr	r3, [r3, #0]
34007dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34007dc4:	2b00      	cmp	r3, #0
34007dc6:	d03c      	beq.n	34007e42 <HAL_RCC_ClockConfig+0x8e2>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
34007dc8:	687b      	ldr	r3, [r7, #4]
34007dca:	69db      	ldr	r3, [r3, #28]
34007dcc:	2b00      	cmp	r3, #0
34007dce:	d027      	beq.n	34007e20 <HAL_RCC_ClockConfig+0x8c0>
34007dd0:	687b      	ldr	r3, [r7, #4]
34007dd2:	69db      	ldr	r3, [r3, #28]
34007dd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34007dd8:	d022      	beq.n	34007e20 <HAL_RCC_ClockConfig+0x8c0>
34007dda:	687b      	ldr	r3, [r7, #4]
34007ddc:	69db      	ldr	r3, [r3, #28]
34007dde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34007de2:	d01d      	beq.n	34007e20 <HAL_RCC_ClockConfig+0x8c0>
34007de4:	687b      	ldr	r3, [r7, #4]
34007de6:	69db      	ldr	r3, [r3, #28]
34007de8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34007dec:	d018      	beq.n	34007e20 <HAL_RCC_ClockConfig+0x8c0>
34007dee:	687b      	ldr	r3, [r7, #4]
34007df0:	69db      	ldr	r3, [r3, #28]
34007df2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34007df6:	d013      	beq.n	34007e20 <HAL_RCC_ClockConfig+0x8c0>
34007df8:	687b      	ldr	r3, [r7, #4]
34007dfa:	69db      	ldr	r3, [r3, #28]
34007dfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
34007e00:	d00e      	beq.n	34007e20 <HAL_RCC_ClockConfig+0x8c0>
34007e02:	687b      	ldr	r3, [r7, #4]
34007e04:	69db      	ldr	r3, [r3, #28]
34007e06:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
34007e0a:	d009      	beq.n	34007e20 <HAL_RCC_ClockConfig+0x8c0>
34007e0c:	687b      	ldr	r3, [r7, #4]
34007e0e:	69db      	ldr	r3, [r3, #28]
34007e10:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34007e14:	d004      	beq.n	34007e20 <HAL_RCC_ClockConfig+0x8c0>
34007e16:	f240 4181 	movw	r1, #1153	@ 0x481
34007e1a:	480f      	ldr	r0, [pc, #60]	@ (34007e58 <HAL_RCC_ClockConfig+0x8f8>)
34007e1c:	f7fa f8ee 	bl	34001ffc <assert_failed>
    if ((pRCC_ClkInitStruct->APB5CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34007e20:	687b      	ldr	r3, [r7, #4]
34007e22:	69da      	ldr	r2, [r3, #28]
34007e24:	4b0d      	ldr	r3, [pc, #52]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007e28:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34007e2c:	429a      	cmp	r2, r3
34007e2e:	d208      	bcs.n	34007e42 <HAL_RCC_ClockConfig+0x8e2>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34007e30:	4b0a      	ldr	r3, [pc, #40]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007e34:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34007e38:	687b      	ldr	r3, [r7, #4]
34007e3a:	69db      	ldr	r3, [r3, #28]
34007e3c:	4907      	ldr	r1, [pc, #28]	@ (34007e5c <HAL_RCC_ClockConfig+0x8fc>)
34007e3e:	4313      	orrs	r3, r2
34007e40:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
34007e42:	4b07      	ldr	r3, [pc, #28]	@ (34007e60 <HAL_RCC_ClockConfig+0x900>)
34007e44:	681b      	ldr	r3, [r3, #0]
34007e46:	4618      	mov	r0, r3
34007e48:	f7fc f8b0 	bl	34003fac <HAL_InitTick>
34007e4c:	4603      	mov	r3, r0
}
34007e4e:	4618      	mov	r0, r3
34007e50:	3710      	adds	r7, #16
34007e52:	46bd      	mov	sp, r7
34007e54:	bd80      	pop	{r7, pc}
34007e56:	bf00      	nop
34007e58:	3401ec08 	.word	0x3401ec08
34007e5c:	56028000 	.word	0x56028000
34007e60:	34020aa8 	.word	0x34020aa8

34007e64 <HAL_RCC_GetCpuClockFreq>:
  *         will be incorrect.
  *
  * @retval CPUCLK frequency
  */
uint32_t HAL_RCC_GetCpuClockFreq(void)
{
34007e64:	b580      	push	{r7, lr}
34007e66:	b082      	sub	sp, #8
34007e68:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
34007e6a:	2300      	movs	r3, #0
34007e6c:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetCpuClkSource())
34007e6e:	f7fe fcfd 	bl	3400686c <LL_RCC_GetCpuClkSource>
34007e72:	4603      	mov	r3, r0
34007e74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007e78:	d025      	beq.n	34007ec6 <HAL_RCC_GetCpuClockFreq+0x62>
34007e7a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007e7e:	d860      	bhi.n	34007f42 <HAL_RCC_GetCpuClockFreq+0xde>
34007e80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34007e84:	d01c      	beq.n	34007ec0 <HAL_RCC_GetCpuClockFreq+0x5c>
34007e86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34007e8a:	d85a      	bhi.n	34007f42 <HAL_RCC_GetCpuClockFreq+0xde>
34007e8c:	2b00      	cmp	r3, #0
34007e8e:	d003      	beq.n	34007e98 <HAL_RCC_GetCpuClockFreq+0x34>
34007e90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34007e94:	d009      	beq.n	34007eaa <HAL_RCC_GetCpuClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
34007e96:	e054      	b.n	34007f42 <HAL_RCC_GetCpuClockFreq+0xde>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34007e98:	f7fe fc1e 	bl	340066d8 <LL_RCC_HSI_GetDivider>
34007e9c:	4603      	mov	r3, r0
34007e9e:	09db      	lsrs	r3, r3, #7
34007ea0:	4a2b      	ldr	r2, [pc, #172]	@ (34007f50 <HAL_RCC_GetCpuClockFreq+0xec>)
34007ea2:	fa22 f303 	lsr.w	r3, r2, r3
34007ea6:	607b      	str	r3, [r7, #4]
      break;
34007ea8:	e04c      	b.n	34007f44 <HAL_RCC_GetCpuClockFreq+0xe0>
      if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
34007eaa:	f7fe fc7d 	bl	340067a8 <LL_RCC_MSI_GetFrequency>
34007eae:	4603      	mov	r3, r0
34007eb0:	2b00      	cmp	r3, #0
34007eb2:	d102      	bne.n	34007eba <HAL_RCC_GetCpuClockFreq+0x56>
        frequency = MSI_VALUE;
34007eb4:	4b27      	ldr	r3, [pc, #156]	@ (34007f54 <HAL_RCC_GetCpuClockFreq+0xf0>)
34007eb6:	607b      	str	r3, [r7, #4]
      break;
34007eb8:	e044      	b.n	34007f44 <HAL_RCC_GetCpuClockFreq+0xe0>
        frequency = 16000000UL;
34007eba:	4b27      	ldr	r3, [pc, #156]	@ (34007f58 <HAL_RCC_GetCpuClockFreq+0xf4>)
34007ebc:	607b      	str	r3, [r7, #4]
      break;
34007ebe:	e041      	b.n	34007f44 <HAL_RCC_GetCpuClockFreq+0xe0>
      frequency = HSE_VALUE;
34007ec0:	4b26      	ldr	r3, [pc, #152]	@ (34007f5c <HAL_RCC_GetCpuClockFreq+0xf8>)
34007ec2:	607b      	str	r3, [r7, #4]
      break;
34007ec4:	e03e      	b.n	34007f44 <HAL_RCC_GetCpuClockFreq+0xe0>
      ic_divider = LL_RCC_IC1_GetDivider();
34007ec6:	f7fe fde1 	bl	34006a8c <LL_RCC_IC1_GetDivider>
34007eca:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC1_GetSource())
34007ecc:	f7fe fdd0 	bl	34006a70 <LL_RCC_IC1_GetSource>
34007ed0:	4603      	mov	r3, r0
34007ed2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007ed6:	d029      	beq.n	34007f2c <HAL_RCC_GetCpuClockFreq+0xc8>
34007ed8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007edc:	d82f      	bhi.n	34007f3e <HAL_RCC_GetCpuClockFreq+0xda>
34007ede:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007ee2:	d01a      	beq.n	34007f1a <HAL_RCC_GetCpuClockFreq+0xb6>
34007ee4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007ee8:	d829      	bhi.n	34007f3e <HAL_RCC_GetCpuClockFreq+0xda>
34007eea:	2b00      	cmp	r3, #0
34007eec:	d003      	beq.n	34007ef6 <HAL_RCC_GetCpuClockFreq+0x92>
34007eee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007ef2:	d009      	beq.n	34007f08 <HAL_RCC_GetCpuClockFreq+0xa4>
          break;
34007ef4:	e023      	b.n	34007f3e <HAL_RCC_GetCpuClockFreq+0xda>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34007ef6:	f009 f813 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34007efa:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007efc:	687a      	ldr	r2, [r7, #4]
34007efe:	683b      	ldr	r3, [r7, #0]
34007f00:	fbb2 f3f3 	udiv	r3, r2, r3
34007f04:	607b      	str	r3, [r7, #4]
          break;
34007f06:	e01b      	b.n	34007f40 <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34007f08:	f009 f850 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34007f0c:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007f0e:	687a      	ldr	r2, [r7, #4]
34007f10:	683b      	ldr	r3, [r7, #0]
34007f12:	fbb2 f3f3 	udiv	r3, r2, r3
34007f16:	607b      	str	r3, [r7, #4]
          break;
34007f18:	e012      	b.n	34007f40 <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34007f1a:	f009 f88d 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34007f1e:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007f20:	687a      	ldr	r2, [r7, #4]
34007f22:	683b      	ldr	r3, [r7, #0]
34007f24:	fbb2 f3f3 	udiv	r3, r2, r3
34007f28:	607b      	str	r3, [r7, #4]
          break;
34007f2a:	e009      	b.n	34007f40 <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34007f2c:	f009 f8ca 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34007f30:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007f32:	687a      	ldr	r2, [r7, #4]
34007f34:	683b      	ldr	r3, [r7, #0]
34007f36:	fbb2 f3f3 	udiv	r3, r2, r3
34007f3a:	607b      	str	r3, [r7, #4]
          break;
34007f3c:	e000      	b.n	34007f40 <HAL_RCC_GetCpuClockFreq+0xdc>
          break;
34007f3e:	bf00      	nop
      break;
34007f40:	e000      	b.n	34007f44 <HAL_RCC_GetCpuClockFreq+0xe0>
      break;
34007f42:	bf00      	nop
  }

  return frequency;
34007f44:	687b      	ldr	r3, [r7, #4]
}
34007f46:	4618      	mov	r0, r3
34007f48:	3708      	adds	r7, #8
34007f4a:	46bd      	mov	sp, r7
34007f4c:	bd80      	pop	{r7, pc}
34007f4e:	bf00      	nop
34007f50:	03d09000 	.word	0x03d09000
34007f54:	003d0900 	.word	0x003d0900
34007f58:	00f42400 	.word	0x00f42400
34007f5c:	02dc6c00 	.word	0x02dc6c00

34007f60 <HAL_RCC_GetSysClockFreq>:
  *         will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
34007f60:	b580      	push	{r7, lr}
34007f62:	b082      	sub	sp, #8
34007f64:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
34007f66:	2300      	movs	r3, #0
34007f68:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
34007f6a:	f7fe fc8d 	bl	34006888 <LL_RCC_GetSysClkSource>
34007f6e:	4603      	mov	r3, r0
34007f70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007f74:	d025      	beq.n	34007fc2 <HAL_RCC_GetSysClockFreq+0x62>
34007f76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007f7a:	d860      	bhi.n	3400803e <HAL_RCC_GetSysClockFreq+0xde>
34007f7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007f80:	d01c      	beq.n	34007fbc <HAL_RCC_GetSysClockFreq+0x5c>
34007f82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007f86:	d85a      	bhi.n	3400803e <HAL_RCC_GetSysClockFreq+0xde>
34007f88:	2b00      	cmp	r3, #0
34007f8a:	d003      	beq.n	34007f94 <HAL_RCC_GetSysClockFreq+0x34>
34007f8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007f90:	d009      	beq.n	34007fa6 <HAL_RCC_GetSysClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
34007f92:	e054      	b.n	3400803e <HAL_RCC_GetSysClockFreq+0xde>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34007f94:	f7fe fba0 	bl	340066d8 <LL_RCC_HSI_GetDivider>
34007f98:	4603      	mov	r3, r0
34007f9a:	09db      	lsrs	r3, r3, #7
34007f9c:	4a2b      	ldr	r2, [pc, #172]	@ (3400804c <HAL_RCC_GetSysClockFreq+0xec>)
34007f9e:	fa22 f303 	lsr.w	r3, r2, r3
34007fa2:	607b      	str	r3, [r7, #4]
      break;
34007fa4:	e04c      	b.n	34008040 <HAL_RCC_GetSysClockFreq+0xe0>
      if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
34007fa6:	f7fe fbff 	bl	340067a8 <LL_RCC_MSI_GetFrequency>
34007faa:	4603      	mov	r3, r0
34007fac:	2b00      	cmp	r3, #0
34007fae:	d102      	bne.n	34007fb6 <HAL_RCC_GetSysClockFreq+0x56>
        frequency = MSI_VALUE;
34007fb0:	4b27      	ldr	r3, [pc, #156]	@ (34008050 <HAL_RCC_GetSysClockFreq+0xf0>)
34007fb2:	607b      	str	r3, [r7, #4]
      break;
34007fb4:	e044      	b.n	34008040 <HAL_RCC_GetSysClockFreq+0xe0>
        frequency = 16000000UL;
34007fb6:	4b27      	ldr	r3, [pc, #156]	@ (34008054 <HAL_RCC_GetSysClockFreq+0xf4>)
34007fb8:	607b      	str	r3, [r7, #4]
      break;
34007fba:	e041      	b.n	34008040 <HAL_RCC_GetSysClockFreq+0xe0>
      frequency = HSE_VALUE;
34007fbc:	4b26      	ldr	r3, [pc, #152]	@ (34008058 <HAL_RCC_GetSysClockFreq+0xf8>)
34007fbe:	607b      	str	r3, [r7, #4]
      break;
34007fc0:	e03e      	b.n	34008040 <HAL_RCC_GetSysClockFreq+0xe0>
      ic_divider = LL_RCC_IC2_GetDivider();
34007fc2:	f7fe fd81 	bl	34006ac8 <LL_RCC_IC2_GetDivider>
34007fc6:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC2_GetSource())
34007fc8:	f7fe fd70 	bl	34006aac <LL_RCC_IC2_GetSource>
34007fcc:	4603      	mov	r3, r0
34007fce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007fd2:	d029      	beq.n	34008028 <HAL_RCC_GetSysClockFreq+0xc8>
34007fd4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007fd8:	d82f      	bhi.n	3400803a <HAL_RCC_GetSysClockFreq+0xda>
34007fda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007fde:	d01a      	beq.n	34008016 <HAL_RCC_GetSysClockFreq+0xb6>
34007fe0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007fe4:	d829      	bhi.n	3400803a <HAL_RCC_GetSysClockFreq+0xda>
34007fe6:	2b00      	cmp	r3, #0
34007fe8:	d003      	beq.n	34007ff2 <HAL_RCC_GetSysClockFreq+0x92>
34007fea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007fee:	d009      	beq.n	34008004 <HAL_RCC_GetSysClockFreq+0xa4>
          break;
34007ff0:	e023      	b.n	3400803a <HAL_RCC_GetSysClockFreq+0xda>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34007ff2:	f008 ff95 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34007ff6:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007ff8:	687a      	ldr	r2, [r7, #4]
34007ffa:	683b      	ldr	r3, [r7, #0]
34007ffc:	fbb2 f3f3 	udiv	r3, r2, r3
34008000:	607b      	str	r3, [r7, #4]
          break;
34008002:	e01b      	b.n	3400803c <HAL_RCC_GetSysClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34008004:	f008 ffd2 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34008008:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3400800a:	687a      	ldr	r2, [r7, #4]
3400800c:	683b      	ldr	r3, [r7, #0]
3400800e:	fbb2 f3f3 	udiv	r3, r2, r3
34008012:	607b      	str	r3, [r7, #4]
          break;
34008014:	e012      	b.n	3400803c <HAL_RCC_GetSysClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34008016:	f009 f80f 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3400801a:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3400801c:	687a      	ldr	r2, [r7, #4]
3400801e:	683b      	ldr	r3, [r7, #0]
34008020:	fbb2 f3f3 	udiv	r3, r2, r3
34008024:	607b      	str	r3, [r7, #4]
          break;
34008026:	e009      	b.n	3400803c <HAL_RCC_GetSysClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34008028:	f009 f84c 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3400802c:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3400802e:	687a      	ldr	r2, [r7, #4]
34008030:	683b      	ldr	r3, [r7, #0]
34008032:	fbb2 f3f3 	udiv	r3, r2, r3
34008036:	607b      	str	r3, [r7, #4]
          break;
34008038:	e000      	b.n	3400803c <HAL_RCC_GetSysClockFreq+0xdc>
          break;
3400803a:	bf00      	nop
      break;
3400803c:	e000      	b.n	34008040 <HAL_RCC_GetSysClockFreq+0xe0>
      break;
3400803e:	bf00      	nop
  }

  return frequency;
34008040:	687b      	ldr	r3, [r7, #4]
}
34008042:	4618      	mov	r0, r3
34008044:	3708      	adds	r7, #8
34008046:	46bd      	mov	sp, r7
34008048:	bd80      	pop	{r7, pc}
3400804a:	bf00      	nop
3400804c:	03d09000 	.word	0x03d09000
34008050:	003d0900 	.word	0x003d0900
34008054:	00f42400 	.word	0x00f42400
34008058:	02dc6c00 	.word	0x02dc6c00

3400805c <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
3400805c:	b580      	push	{r7, lr}
3400805e:	b088      	sub	sp, #32
34008060:	af00      	add	r7, sp, #0
34008062:	6078      	str	r0, [r7, #4]
34008064:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_cfgr1_reg;
  __IO uint32_t *p_rcc_pll_cfgr2_reg;
  __IO uint32_t *p_rcc_pll_cfgr3_reg;
  HAL_StatusTypeDef ret = HAL_OK;
34008066:	2300      	movs	r3, #0
34008068:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
3400806a:	687b      	ldr	r3, [r7, #4]
3400806c:	011a      	lsls	r2, r3, #4
3400806e:	4b9a      	ldr	r3, [pc, #616]	@ (340082d8 <RCC_PLL_Config+0x27c>)
34008070:	4413      	add	r3, r2
34008072:	61bb      	str	r3, [r7, #24]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34008074:	687b      	ldr	r3, [r7, #4]
34008076:	011a      	lsls	r2, r3, #4
34008078:	4b98      	ldr	r3, [pc, #608]	@ (340082dc <RCC_PLL_Config+0x280>)
3400807a:	4413      	add	r3, r2
3400807c:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
3400807e:	687b      	ldr	r3, [r7, #4]
34008080:	011a      	lsls	r2, r3, #4
34008082:	4b97      	ldr	r3, [pc, #604]	@ (340082e0 <RCC_PLL_Config+0x284>)
34008084:	4413      	add	r3, r2
34008086:	613b      	str	r3, [r7, #16]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */
  if (pPLLInit->PLLState == RCC_PLL_ON)
34008088:	683b      	ldr	r3, [r7, #0]
3400808a:	681b      	ldr	r3, [r3, #0]
3400808c:	2b02      	cmp	r3, #2
3400808e:	f040 80e9 	bne.w	34008264 <RCC_PLL_Config+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));
34008092:	683b      	ldr	r3, [r7, #0]
34008094:	685b      	ldr	r3, [r3, #4]
34008096:	2b00      	cmp	r3, #0
34008098:	d013      	beq.n	340080c2 <RCC_PLL_Config+0x66>
3400809a:	683b      	ldr	r3, [r7, #0]
3400809c:	685b      	ldr	r3, [r3, #4]
3400809e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340080a2:	d00e      	beq.n	340080c2 <RCC_PLL_Config+0x66>
340080a4:	683b      	ldr	r3, [r7, #0]
340080a6:	685b      	ldr	r3, [r3, #4]
340080a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340080ac:	d009      	beq.n	340080c2 <RCC_PLL_Config+0x66>
340080ae:	683b      	ldr	r3, [r7, #0]
340080b0:	685b      	ldr	r3, [r3, #4]
340080b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340080b6:	d004      	beq.n	340080c2 <RCC_PLL_Config+0x66>
340080b8:	f240 71fa 	movw	r1, #2042	@ 0x7fa
340080bc:	4889      	ldr	r0, [pc, #548]	@ (340082e4 <RCC_PLL_Config+0x288>)
340080be:	f7f9 ff9d 	bl	34001ffc <assert_failed>
    assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));
340080c2:	683b      	ldr	r3, [r7, #0]
340080c4:	68db      	ldr	r3, [r3, #12]
340080c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
340080ca:	d304      	bcc.n	340080d6 <RCC_PLL_Config+0x7a>
340080cc:	f240 71fb 	movw	r1, #2043	@ 0x7fb
340080d0:	4884      	ldr	r0, [pc, #528]	@ (340082e4 <RCC_PLL_Config+0x288>)
340080d2:	f7f9 ff93 	bl	34001ffc <assert_failed>
    assert_param(IS_RCC_PLLM_VALUE(pPLLInit->PLLM));
340080d6:	683b      	ldr	r3, [r7, #0]
340080d8:	689b      	ldr	r3, [r3, #8]
340080da:	2b00      	cmp	r3, #0
340080dc:	d003      	beq.n	340080e6 <RCC_PLL_Config+0x8a>
340080de:	683b      	ldr	r3, [r7, #0]
340080e0:	689b      	ldr	r3, [r3, #8]
340080e2:	2b3f      	cmp	r3, #63	@ 0x3f
340080e4:	d904      	bls.n	340080f0 <RCC_PLL_Config+0x94>
340080e6:	f240 71fc 	movw	r1, #2044	@ 0x7fc
340080ea:	487e      	ldr	r0, [pc, #504]	@ (340082e4 <RCC_PLL_Config+0x288>)
340080ec:	f7f9 ff86 	bl	34001ffc <assert_failed>
    assert_param(IS_RCC_PLLN_VALUE(pPLLInit->PLLN));
340080f0:	683b      	ldr	r3, [r7, #0]
340080f2:	691b      	ldr	r3, [r3, #16]
340080f4:	2b09      	cmp	r3, #9
340080f6:	d905      	bls.n	34008104 <RCC_PLL_Config+0xa8>
340080f8:	683b      	ldr	r3, [r7, #0]
340080fa:	691b      	ldr	r3, [r3, #16]
340080fc:	f640 12c4 	movw	r2, #2500	@ 0x9c4
34008100:	4293      	cmp	r3, r2
34008102:	d904      	bls.n	3400810e <RCC_PLL_Config+0xb2>
34008104:	f240 71fd 	movw	r1, #2045	@ 0x7fd
34008108:	4876      	ldr	r0, [pc, #472]	@ (340082e4 <RCC_PLL_Config+0x288>)
3400810a:	f7f9 ff77 	bl	34001ffc <assert_failed>
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP1));
3400810e:	683b      	ldr	r3, [r7, #0]
34008110:	695b      	ldr	r3, [r3, #20]
34008112:	2b00      	cmp	r3, #0
34008114:	d003      	beq.n	3400811e <RCC_PLL_Config+0xc2>
34008116:	683b      	ldr	r3, [r7, #0]
34008118:	695b      	ldr	r3, [r3, #20]
3400811a:	2b07      	cmp	r3, #7
3400811c:	d904      	bls.n	34008128 <RCC_PLL_Config+0xcc>
3400811e:	f240 71fe 	movw	r1, #2046	@ 0x7fe
34008122:	4870      	ldr	r0, [pc, #448]	@ (340082e4 <RCC_PLL_Config+0x288>)
34008124:	f7f9 ff6a 	bl	34001ffc <assert_failed>
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP2));
34008128:	683b      	ldr	r3, [r7, #0]
3400812a:	699b      	ldr	r3, [r3, #24]
3400812c:	2b00      	cmp	r3, #0
3400812e:	d003      	beq.n	34008138 <RCC_PLL_Config+0xdc>
34008130:	683b      	ldr	r3, [r7, #0]
34008132:	699b      	ldr	r3, [r3, #24]
34008134:	2b07      	cmp	r3, #7
34008136:	d904      	bls.n	34008142 <RCC_PLL_Config+0xe6>
34008138:	f240 71ff 	movw	r1, #2047	@ 0x7ff
3400813c:	4869      	ldr	r0, [pc, #420]	@ (340082e4 <RCC_PLL_Config+0x288>)
3400813e:	f7f9 ff5d 	bl	34001ffc <assert_failed>

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34008142:	4a69      	ldr	r2, [pc, #420]	@ (340082e8 <RCC_PLL_Config+0x28c>)
34008144:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008148:	687b      	ldr	r3, [r7, #4]
3400814a:	fa01 f303 	lsl.w	r3, r1, r3
3400814e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34008152:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34008154:	f7fb ff74 	bl	34004040 <HAL_GetTick>
34008158:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
3400815a:	e008      	b.n	3400816e <RCC_PLL_Config+0x112>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
3400815c:	f7fb ff70 	bl	34004040 <HAL_GetTick>
34008160:	4602      	mov	r2, r0
34008162:	68fb      	ldr	r3, [r7, #12]
34008164:	1ad3      	subs	r3, r2, r3
34008166:	2b01      	cmp	r3, #1
34008168:	d901      	bls.n	3400816e <RCC_PLL_Config+0x112>
      {
        return HAL_TIMEOUT;
3400816a:	2303      	movs	r3, #3
3400816c:	e114      	b.n	34008398 <RCC_PLL_Config+0x33c>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
3400816e:	4b5e      	ldr	r3, [pc, #376]	@ (340082e8 <RCC_PLL_Config+0x28c>)
34008170:	685a      	ldr	r2, [r3, #4]
34008172:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008176:	687b      	ldr	r3, [r7, #4]
34008178:	fa01 f303 	lsl.w	r3, r1, r3
3400817c:	401a      	ands	r2, r3
3400817e:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008182:	687b      	ldr	r3, [r7, #4]
34008184:	fa01 f303 	lsl.w	r3, r1, r3
34008188:	429a      	cmp	r2, r3
3400818a:	d0e7      	beq.n	3400815c <RCC_PLL_Config+0x100>
      }
    }

    /* Ensure PLLxMODSSDIS='1' */
    SET_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODSSDIS);
3400818c:	693b      	ldr	r3, [r7, #16]
3400818e:	681b      	ldr	r3, [r3, #0]
34008190:	f043 0204 	orr.w	r2, r3, #4
34008194:	693b      	ldr	r3, [r7, #16]
34008196:	601a      	str	r2, [r3, #0]

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
34008198:	69bb      	ldr	r3, [r7, #24]
3400819a:	681b      	ldr	r3, [r3, #0]
3400819c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
340081a0:	69bb      	ldr	r3, [r7, #24]
340081a2:	601a      	str	r2, [r3, #0]

    /* Configure the PLLx clock source, multiplication and division factors. */
    MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN), \
340081a4:	69bb      	ldr	r3, [r7, #24]
340081a6:	681a      	ldr	r2, [r3, #0]
340081a8:	4b50      	ldr	r3, [pc, #320]	@ (340082ec <RCC_PLL_Config+0x290>)
340081aa:	4013      	ands	r3, r2
340081ac:	683a      	ldr	r2, [r7, #0]
340081ae:	6851      	ldr	r1, [r2, #4]
340081b0:	683a      	ldr	r2, [r7, #0]
340081b2:	6892      	ldr	r2, [r2, #8]
340081b4:	0512      	lsls	r2, r2, #20
340081b6:	4311      	orrs	r1, r2
340081b8:	683a      	ldr	r2, [r7, #0]
340081ba:	6912      	ldr	r2, [r2, #16]
340081bc:	0212      	lsls	r2, r2, #8
340081be:	430a      	orrs	r2, r1
340081c0:	431a      	orrs	r2, r3
340081c2:	69bb      	ldr	r3, [r7, #24]
340081c4:	601a      	str	r2, [r3, #0]
               (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
                | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)));
    MODIFY_REG(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2), \
340081c6:	693b      	ldr	r3, [r7, #16]
340081c8:	681b      	ldr	r3, [r3, #0]
340081ca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
340081ce:	683b      	ldr	r3, [r7, #0]
340081d0:	695b      	ldr	r3, [r3, #20]
340081d2:	06d9      	lsls	r1, r3, #27
340081d4:	683b      	ldr	r3, [r7, #0]
340081d6:	699b      	ldr	r3, [r3, #24]
340081d8:	061b      	lsls	r3, r3, #24
340081da:	430b      	orrs	r3, r1
340081dc:	431a      	orrs	r2, r3
340081de:	693b      	ldr	r3, [r7, #16]
340081e0:	601a      	str	r2, [r3, #0]
               ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)));

    /* Configure PLLx DIVNFRAC */
    MODIFY_REG(*p_rcc_pll_cfgr2_reg, RCC_PLL1CFGR2_PLL1DIVNFRAC, \
340081e2:	697b      	ldr	r3, [r7, #20]
340081e4:	681b      	ldr	r3, [r3, #0]
340081e6:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
340081ea:	683b      	ldr	r3, [r7, #0]
340081ec:	68db      	ldr	r3, [r3, #12]
340081ee:	431a      	orrs	r2, r3
340081f0:	697b      	ldr	r3, [r7, #20]
340081f2:	601a      	str	r2, [r3, #0]
               pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);

    /* Clear PLLxMODDSEN (Also clear in Fractional Mode to ensure the latch of updated FRAC value when set again) */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODDSEN);
340081f4:	693b      	ldr	r3, [r7, #16]
340081f6:	681b      	ldr	r3, [r3, #0]
340081f8:	f023 0208 	bic.w	r2, r3, #8
340081fc:	693b      	ldr	r3, [r7, #16]
340081fe:	601a      	str	r2, [r3, #0]

    /* Fractional Mode specificities Management */
    if (pPLLInit->PLLFractional != 0U)
34008200:	683b      	ldr	r3, [r7, #0]
34008202:	68db      	ldr	r3, [r3, #12]
34008204:	2b00      	cmp	r3, #0
34008206:	d005      	beq.n	34008214 <RCC_PLL_Config+0x1b8>
    {
      /* Set PLLxMODDSEN and DACEN */
      SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODDSEN | RCC_PLL1CFGR3_PLL1DACEN));
34008208:	693b      	ldr	r3, [r7, #16]
3400820a:	681b      	ldr	r3, [r3, #0]
3400820c:	f043 020a 	orr.w	r2, r3, #10
34008210:	693b      	ldr	r3, [r7, #16]
34008212:	601a      	str	r2, [r3, #0]
    }

    /* Ensure PLLxMODSSRST='1' and Enable PLLx post divider output */
    SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODSSRST | RCC_PLL1CFGR3_PLL1PDIVEN));
34008214:	693b      	ldr	r3, [r7, #16]
34008216:	681b      	ldr	r3, [r3, #0]
34008218:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
3400821c:	f043 0301 	orr.w	r3, r3, #1
34008220:	693a      	ldr	r2, [r7, #16]
34008222:	6013      	str	r3, [r2, #0]

    /* Enable the PLLx */
    WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
34008224:	4a30      	ldr	r2, [pc, #192]	@ (340082e8 <RCC_PLL_Config+0x28c>)
34008226:	f44f 7180 	mov.w	r1, #256	@ 0x100
3400822a:	687b      	ldr	r3, [r7, #4]
3400822c:	fa01 f303 	lsl.w	r3, r1, r3
34008230:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34008234:	f7fb ff04 	bl	34004040 <HAL_GetTick>
34008238:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
3400823a:	e008      	b.n	3400824e <RCC_PLL_Config+0x1f2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
3400823c:	f7fb ff00 	bl	34004040 <HAL_GetTick>
34008240:	4602      	mov	r2, r0
34008242:	68fb      	ldr	r3, [r7, #12]
34008244:	1ad3      	subs	r3, r2, r3
34008246:	2b01      	cmp	r3, #1
34008248:	d901      	bls.n	3400824e <RCC_PLL_Config+0x1f2>
      {
        return HAL_TIMEOUT;
3400824a:	2303      	movs	r3, #3
3400824c:	e0a4      	b.n	34008398 <RCC_PLL_Config+0x33c>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
3400824e:	4b26      	ldr	r3, [pc, #152]	@ (340082e8 <RCC_PLL_Config+0x28c>)
34008250:	685a      	ldr	r2, [r3, #4]
34008252:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008256:	687b      	ldr	r3, [r7, #4]
34008258:	fa01 f303 	lsl.w	r3, r1, r3
3400825c:	4013      	ands	r3, r2
3400825e:	2b00      	cmp	r3, #0
34008260:	d0ec      	beq.n	3400823c <RCC_PLL_Config+0x1e0>
34008262:	e098      	b.n	34008396 <RCC_PLL_Config+0x33a>
      }
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_BYPASS)
34008264:	683b      	ldr	r3, [r7, #0]
34008266:	681b      	ldr	r3, [r3, #0]
34008268:	2b03      	cmp	r3, #3
3400826a:	d15f      	bne.n	3400832c <RCC_PLL_Config+0x2d0>
  {
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));
3400826c:	683b      	ldr	r3, [r7, #0]
3400826e:	685b      	ldr	r3, [r3, #4]
34008270:	2b00      	cmp	r3, #0
34008272:	d013      	beq.n	3400829c <RCC_PLL_Config+0x240>
34008274:	683b      	ldr	r3, [r7, #0]
34008276:	685b      	ldr	r3, [r3, #4]
34008278:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400827c:	d00e      	beq.n	3400829c <RCC_PLL_Config+0x240>
3400827e:	683b      	ldr	r3, [r7, #0]
34008280:	685b      	ldr	r3, [r3, #4]
34008282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008286:	d009      	beq.n	3400829c <RCC_PLL_Config+0x240>
34008288:	683b      	ldr	r3, [r7, #0]
3400828a:	685b      	ldr	r3, [r3, #4]
3400828c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008290:	d004      	beq.n	3400829c <RCC_PLL_Config+0x240>
34008292:	f640 013f 	movw	r1, #2111	@ 0x83f
34008296:	4813      	ldr	r0, [pc, #76]	@ (340082e4 <RCC_PLL_Config+0x288>)
34008298:	f7f9 feb0 	bl	34001ffc <assert_failed>

    /* Check selected source is ready */
    if (RCC_PLL_Source_IsReady(pPLLInit->PLLSource) == 1U)
3400829c:	683b      	ldr	r3, [r7, #0]
3400829e:	685b      	ldr	r3, [r3, #4]
340082a0:	4618      	mov	r0, r3
340082a2:	f000 f925 	bl	340084f0 <RCC_PLL_Source_IsReady>
340082a6:	4603      	mov	r3, r0
340082a8:	2b01      	cmp	r3, #1
340082aa:	d13c      	bne.n	34008326 <RCC_PLL_Config+0x2ca>
    {
      /* Ensure PLLx is disabled */
      WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
340082ac:	4a0e      	ldr	r2, [pc, #56]	@ (340082e8 <RCC_PLL_Config+0x28c>)
340082ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
340082b2:	687b      	ldr	r3, [r7, #4]
340082b4:	fa01 f303 	lsl.w	r3, r1, r3
340082b8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
340082bc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
340082be:	f7fb febf 	bl	34004040 <HAL_GetTick>
340082c2:	60f8      	str	r0, [r7, #12]

      /* Wait till PLLx is disabled */
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
340082c4:	e014      	b.n	340082f0 <RCC_PLL_Config+0x294>
      {
        if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
340082c6:	f7fb febb 	bl	34004040 <HAL_GetTick>
340082ca:	4602      	mov	r2, r0
340082cc:	68fb      	ldr	r3, [r7, #12]
340082ce:	1ad3      	subs	r3, r2, r3
340082d0:	2b01      	cmp	r3, #1
340082d2:	d90d      	bls.n	340082f0 <RCC_PLL_Config+0x294>
        {
          return HAL_TIMEOUT;
340082d4:	2303      	movs	r3, #3
340082d6:	e05f      	b.n	34008398 <RCC_PLL_Config+0x33c>
340082d8:	56028080 	.word	0x56028080
340082dc:	56028084 	.word	0x56028084
340082e0:	56028088 	.word	0x56028088
340082e4:	3401ec08 	.word	0x3401ec08
340082e8:	56028000 	.word	0x56028000
340082ec:	8c0000ff 	.word	0x8c0000ff
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
340082f0:	4b2b      	ldr	r3, [pc, #172]	@ (340083a0 <RCC_PLL_Config+0x344>)
340082f2:	685a      	ldr	r2, [r3, #4]
340082f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
340082f8:	687b      	ldr	r3, [r7, #4]
340082fa:	fa01 f303 	lsl.w	r3, r1, r3
340082fe:	401a      	ands	r2, r3
34008300:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008304:	687b      	ldr	r3, [r7, #4]
34008306:	fa01 f303 	lsl.w	r3, r1, r3
3400830a:	429a      	cmp	r2, r3
3400830c:	d0db      	beq.n	340082c6 <RCC_PLL_Config+0x26a>
        }
      }

      /* Set bypass mode with selected source */
      MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1SEL), \
3400830e:	69bb      	ldr	r3, [r7, #24]
34008310:	681b      	ldr	r3, [r3, #0]
34008312:	f023 42f0 	bic.w	r2, r3, #2013265920	@ 0x78000000
34008316:	683b      	ldr	r3, [r7, #0]
34008318:	685b      	ldr	r3, [r3, #4]
3400831a:	4313      	orrs	r3, r2
3400831c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
34008320:	69bb      	ldr	r3, [r7, #24]
34008322:	601a      	str	r2, [r3, #0]
34008324:	e037      	b.n	34008396 <RCC_PLL_Config+0x33a>
                 (RCC_PLL1CFGR1_PLL1BYP | pPLLInit->PLLSource));
    }
    else
    {
      ret = HAL_ERROR;
34008326:	2301      	movs	r3, #1
34008328:	77fb      	strb	r3, [r7, #31]
3400832a:	e034      	b.n	34008396 <RCC_PLL_Config+0x33a>
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_OFF)
3400832c:	683b      	ldr	r3, [r7, #0]
3400832e:	681b      	ldr	r3, [r3, #0]
34008330:	2b01      	cmp	r3, #1
34008332:	d130      	bne.n	34008396 <RCC_PLL_Config+0x33a>
  {
    /* Disable PLLx post divider output */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1PDIVEN);
34008334:	693b      	ldr	r3, [r7, #16]
34008336:	681b      	ldr	r3, [r3, #0]
34008338:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
3400833c:	693b      	ldr	r3, [r7, #16]
3400833e:	601a      	str	r2, [r3, #0]

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34008340:	4a17      	ldr	r2, [pc, #92]	@ (340083a0 <RCC_PLL_Config+0x344>)
34008342:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008346:	687b      	ldr	r3, [r7, #4]
34008348:	fa01 f303 	lsl.w	r3, r1, r3
3400834c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34008350:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34008352:	f7fb fe75 	bl	34004040 <HAL_GetTick>
34008356:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34008358:	e008      	b.n	3400836c <RCC_PLL_Config+0x310>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
3400835a:	f7fb fe71 	bl	34004040 <HAL_GetTick>
3400835e:	4602      	mov	r2, r0
34008360:	68fb      	ldr	r3, [r7, #12]
34008362:	1ad3      	subs	r3, r2, r3
34008364:	2b01      	cmp	r3, #1
34008366:	d901      	bls.n	3400836c <RCC_PLL_Config+0x310>
      {
        return HAL_TIMEOUT;
34008368:	2303      	movs	r3, #3
3400836a:	e015      	b.n	34008398 <RCC_PLL_Config+0x33c>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
3400836c:	4b0c      	ldr	r3, [pc, #48]	@ (340083a0 <RCC_PLL_Config+0x344>)
3400836e:	685a      	ldr	r2, [r3, #4]
34008370:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008374:	687b      	ldr	r3, [r7, #4]
34008376:	fa01 f303 	lsl.w	r3, r1, r3
3400837a:	401a      	ands	r2, r3
3400837c:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008380:	687b      	ldr	r3, [r7, #4]
34008382:	fa01 f303 	lsl.w	r3, r1, r3
34008386:	429a      	cmp	r2, r3
34008388:	d0e7      	beq.n	3400835a <RCC_PLL_Config+0x2fe>
      }
    }

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
3400838a:	69bb      	ldr	r3, [r7, #24]
3400838c:	681b      	ldr	r3, [r3, #0]
3400838e:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34008392:	69bb      	ldr	r3, [r7, #24]
34008394:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  return ret;
34008396:	7ffb      	ldrb	r3, [r7, #31]
}
34008398:	4618      	mov	r0, r3
3400839a:	3720      	adds	r7, #32
3400839c:	46bd      	mov	sp, r7
3400839e:	bd80      	pop	{r7, pc}
340083a0:	56028000 	.word	0x56028000

340083a4 <RCC_PLL_Enable>:
  * @param  PLLnumber PLL number to enable
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Enable(uint32_t PLLnumber)
{
340083a4:	b580      	push	{r7, lr}
340083a6:	b084      	sub	sp, #16
340083a8:	af00      	add	r7, sp, #0
340083aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
340083ac:	2300      	movs	r3, #0
340083ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Enable the PLLx */
  WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
340083b0:	4a11      	ldr	r2, [pc, #68]	@ (340083f8 <RCC_PLL_Enable+0x54>)
340083b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
340083b6:	687b      	ldr	r3, [r7, #4]
340083b8:	fa01 f303 	lsl.w	r3, r1, r3
340083bc:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
340083c0:	f7fb fe3e 	bl	34004040 <HAL_GetTick>
340083c4:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLx is ready */
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
340083c6:	e008      	b.n	340083da <RCC_PLL_Enable+0x36>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
340083c8:	f7fb fe3a 	bl	34004040 <HAL_GetTick>
340083cc:	4602      	mov	r2, r0
340083ce:	68bb      	ldr	r3, [r7, #8]
340083d0:	1ad3      	subs	r3, r2, r3
340083d2:	2b01      	cmp	r3, #1
340083d4:	d901      	bls.n	340083da <RCC_PLL_Enable+0x36>
    {
      return HAL_TIMEOUT;
340083d6:	2303      	movs	r3, #3
340083d8:	e00a      	b.n	340083f0 <RCC_PLL_Enable+0x4c>
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
340083da:	4b07      	ldr	r3, [pc, #28]	@ (340083f8 <RCC_PLL_Enable+0x54>)
340083dc:	685a      	ldr	r2, [r3, #4]
340083de:	f44f 7180 	mov.w	r1, #256	@ 0x100
340083e2:	687b      	ldr	r3, [r7, #4]
340083e4:	fa01 f303 	lsl.w	r3, r1, r3
340083e8:	4013      	ands	r3, r2
340083ea:	2b00      	cmp	r3, #0
340083ec:	d0ec      	beq.n	340083c8 <RCC_PLL_Enable+0x24>
    }
  }

  return ret;
340083ee:	7bfb      	ldrb	r3, [r7, #15]
}
340083f0:	4618      	mov	r0, r3
340083f2:	3710      	adds	r7, #16
340083f4:	46bd      	mov	sp, r7
340083f6:	bd80      	pop	{r7, pc}
340083f8:	56028000 	.word	0x56028000

340083fc <RCC_PLL_IsNewConfig>:
  * @param  pPLLInit Pointer to an RCC_PLLInitTypeDef structure that
  *                  contains the configuration parameters.  *
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_IsNewConfig(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
340083fc:	b480      	push	{r7}
340083fe:	b089      	sub	sp, #36	@ 0x24
34008400:	af00      	add	r7, sp, #0
34008402:	6078      	str	r0, [r7, #4]
34008404:	6039      	str	r1, [r7, #0]
  __IO const uint32_t *p_rcc_pll_cfgr1_reg, *p_rcc_pll_cfgr2_reg, *p_rcc_pll_cfgr3_reg;
  uint32_t ret = 0U;
34008406:	2300      	movs	r3, #0
34008408:	61fb      	str	r3, [r7, #28]

  /* No assert since done in calling function */

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
3400840a:	687b      	ldr	r3, [r7, #4]
3400840c:	011a      	lsls	r2, r3, #4
3400840e:	4b34      	ldr	r3, [pc, #208]	@ (340084e0 <RCC_PLL_IsNewConfig+0xe4>)
34008410:	4413      	add	r3, r2
34008412:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34008414:	687b      	ldr	r3, [r7, #4]
34008416:	011a      	lsls	r2, r3, #4
34008418:	4b32      	ldr	r3, [pc, #200]	@ (340084e4 <RCC_PLL_IsNewConfig+0xe8>)
3400841a:	4413      	add	r3, r2
3400841c:	613b      	str	r3, [r7, #16]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
3400841e:	687b      	ldr	r3, [r7, #4]
34008420:	011a      	lsls	r2, r3, #4
34008422:	4b31      	ldr	r3, [pc, #196]	@ (340084e8 <RCC_PLL_IsNewConfig+0xec>)
34008424:	4413      	add	r3, r2
34008426:	60fb      	str	r3, [r7, #12]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */

  /* Check for PLLCFGR1, PLLCFGR2 and PLLCFGR3 parameters updates */
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34008428:	697b      	ldr	r3, [r7, #20]
3400842a:	681b      	ldr	r3, [r3, #0]
3400842c:	f023 430c 	bic.w	r3, r3, #2348810240	@ 0x8c000000
34008430:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
      (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
34008434:	683a      	ldr	r2, [r7, #0]
34008436:	6851      	ldr	r1, [r2, #4]
34008438:	683a      	ldr	r2, [r7, #0]
3400843a:	6892      	ldr	r2, [r2, #8]
3400843c:	0512      	lsls	r2, r2, #20
3400843e:	4311      	orrs	r1, r2
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
34008440:	683a      	ldr	r2, [r7, #0]
34008442:	6912      	ldr	r2, [r2, #16]
34008444:	0212      	lsls	r2, r2, #8
34008446:	430a      	orrs	r2, r1
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34008448:	4293      	cmp	r3, r2
3400844a:	d002      	beq.n	34008452 <RCC_PLL_IsNewConfig+0x56>
  {
    ret = 1U; /* New PLL configuration */
3400844c:	2301      	movs	r3, #1
3400844e:	61fb      	str	r3, [r7, #28]
34008450:	e03e      	b.n	340084d0 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
34008452:	693b      	ldr	r3, [r7, #16]
34008454:	681b      	ldr	r3, [r3, #0]
34008456:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
           (pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos))
3400845a:	683b      	ldr	r3, [r7, #0]
3400845c:	68db      	ldr	r3, [r3, #12]
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
3400845e:	429a      	cmp	r2, r3
34008460:	d002      	beq.n	34008468 <RCC_PLL_IsNewConfig+0x6c>
  {
    ret = 1U; /* New PLL configuration */
34008462:	2301      	movs	r3, #1
34008464:	61fb      	str	r3, [r7, #28]
34008466:	e033      	b.n	340084d0 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
34008468:	68fb      	ldr	r3, [r7, #12]
3400846a:	681b      	ldr	r3, [r3, #0]
3400846c:	f003 527c 	and.w	r2, r3, #1056964608	@ 0x3f000000
           ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)))
34008470:	683b      	ldr	r3, [r7, #0]
34008472:	695b      	ldr	r3, [r3, #20]
34008474:	06d9      	lsls	r1, r3, #27
34008476:	683b      	ldr	r3, [r7, #0]
34008478:	699b      	ldr	r3, [r3, #24]
3400847a:	061b      	lsls	r3, r3, #24
3400847c:	430b      	orrs	r3, r1
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
3400847e:	429a      	cmp	r2, r3
34008480:	d002      	beq.n	34008488 <RCC_PLL_IsNewConfig+0x8c>
  {
    ret = 1U; /* New PLL configuration */
34008482:	2301      	movs	r3, #1
34008484:	61fb      	str	r3, [r7, #28]
34008486:	e023      	b.n	340084d0 <RCC_PLL_IsNewConfig+0xd4>
  {
    /* Mode change detection*/
    uint32_t pllState;

    /* Get current Mode*/
    if (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34008488:	4b18      	ldr	r3, [pc, #96]	@ (340084ec <RCC_PLL_IsNewConfig+0xf0>)
3400848a:	685a      	ldr	r2, [r3, #4]
3400848c:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008490:	687b      	ldr	r3, [r7, #4]
34008492:	fa01 f303 	lsl.w	r3, r1, r3
34008496:	401a      	ands	r2, r3
34008498:	f44f 7180 	mov.w	r1, #256	@ 0x100
3400849c:	687b      	ldr	r3, [r7, #4]
3400849e:	fa01 f303 	lsl.w	r3, r1, r3
340084a2:	429a      	cmp	r2, r3
340084a4:	d102      	bne.n	340084ac <RCC_PLL_IsNewConfig+0xb0>
    {
      pllState = RCC_PLL_ON;
340084a6:	2302      	movs	r3, #2
340084a8:	61bb      	str	r3, [r7, #24]
340084aa:	e00a      	b.n	340084c2 <RCC_PLL_IsNewConfig+0xc6>
    }
    else
    {
      if ((*p_rcc_pll_cfgr1_reg & RCC_PLL1CFGR1_PLL1BYP) != 0UL)
340084ac:	697b      	ldr	r3, [r7, #20]
340084ae:	681b      	ldr	r3, [r3, #0]
340084b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
340084b4:	2b00      	cmp	r3, #0
340084b6:	d002      	beq.n	340084be <RCC_PLL_IsNewConfig+0xc2>
      {
        pllState = RCC_PLL_BYPASS;
340084b8:	2303      	movs	r3, #3
340084ba:	61bb      	str	r3, [r7, #24]
340084bc:	e001      	b.n	340084c2 <RCC_PLL_IsNewConfig+0xc6>
      }
      else
      {
        pllState = RCC_PLL_OFF;
340084be:	2301      	movs	r3, #1
340084c0:	61bb      	str	r3, [r7, #24]
      }
    }

    /* Compare with new mode */
    if (pllState != pPLLInit->PLLState)
340084c2:	683b      	ldr	r3, [r7, #0]
340084c4:	681b      	ldr	r3, [r3, #0]
340084c6:	69ba      	ldr	r2, [r7, #24]
340084c8:	429a      	cmp	r2, r3
340084ca:	d001      	beq.n	340084d0 <RCC_PLL_IsNewConfig+0xd4>
    {
      ret = 1U; /* New PLL configuration */
340084cc:	2301      	movs	r3, #1
340084ce:	61fb      	str	r3, [r7, #28]
    }
  }

  return ret;
340084d0:	69fb      	ldr	r3, [r7, #28]
}
340084d2:	4618      	mov	r0, r3
340084d4:	3724      	adds	r7, #36	@ 0x24
340084d6:	46bd      	mov	sp, r7
340084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
340084dc:	4770      	bx	lr
340084de:	bf00      	nop
340084e0:	56028080 	.word	0x56028080
340084e4:	56028084 	.word	0x56028084
340084e8:	56028088 	.word	0x56028088
340084ec:	56028000 	.word	0x56028000

340084f0 <RCC_PLL_Source_IsReady>:
  * @brief  Check whether the PLL source is ready
  * @param  PLLSource PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_Source_IsReady(uint32_t PLLSource)
{
340084f0:	b580      	push	{r7, lr}
340084f2:	b084      	sub	sp, #16
340084f4:	af00      	add	r7, sp, #0
340084f6:	6078      	str	r0, [r7, #4]
  uint32_t ret = 1U;
340084f8:	2301      	movs	r3, #1
340084fa:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  switch (PLLSource)
340084fc:	687b      	ldr	r3, [r7, #4]
340084fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008502:	d01b      	beq.n	3400853c <RCC_PLL_Source_IsReady+0x4c>
34008504:	687b      	ldr	r3, [r7, #4]
34008506:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400850a:	d81f      	bhi.n	3400854c <RCC_PLL_Source_IsReady+0x5c>
3400850c:	687b      	ldr	r3, [r7, #4]
3400850e:	2b00      	cmp	r3, #0
34008510:	d004      	beq.n	3400851c <RCC_PLL_Source_IsReady+0x2c>
34008512:	687b      	ldr	r3, [r7, #4]
34008514:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34008518:	d008      	beq.n	3400852c <RCC_PLL_Source_IsReady+0x3c>
        ret = 0U;
      }
      break;
    case RCC_PLLSOURCE_PIN:
    default:
      break;
3400851a:	e017      	b.n	3400854c <RCC_PLL_Source_IsReady+0x5c>
      if (LL_RCC_HSI_IsReady() == 0U)
3400851c:	f7fe f8b6 	bl	3400668c <LL_RCC_HSI_IsReady>
34008520:	4603      	mov	r3, r0
34008522:	2b00      	cmp	r3, #0
34008524:	d114      	bne.n	34008550 <RCC_PLL_Source_IsReady+0x60>
        ret = 0U;
34008526:	2300      	movs	r3, #0
34008528:	60fb      	str	r3, [r7, #12]
      break;
3400852a:	e011      	b.n	34008550 <RCC_PLL_Source_IsReady+0x60>
      if (LL_RCC_MSI_IsReady() == 0U)
3400852c:	f7fe f916 	bl	3400675c <LL_RCC_MSI_IsReady>
34008530:	4603      	mov	r3, r0
34008532:	2b00      	cmp	r3, #0
34008534:	d10e      	bne.n	34008554 <RCC_PLL_Source_IsReady+0x64>
        ret = 0U;
34008536:	2300      	movs	r3, #0
34008538:	60fb      	str	r3, [r7, #12]
      break;
3400853a:	e00b      	b.n	34008554 <RCC_PLL_Source_IsReady+0x64>
      if (LL_RCC_HSE_IsReady() == 0U)
3400853c:	f7fe f876 	bl	3400662c <LL_RCC_HSE_IsReady>
34008540:	4603      	mov	r3, r0
34008542:	2b00      	cmp	r3, #0
34008544:	d108      	bne.n	34008558 <RCC_PLL_Source_IsReady+0x68>
        ret = 0U;
34008546:	2300      	movs	r3, #0
34008548:	60fb      	str	r3, [r7, #12]
      break;
3400854a:	e005      	b.n	34008558 <RCC_PLL_Source_IsReady+0x68>
      break;
3400854c:	bf00      	nop
3400854e:	e004      	b.n	3400855a <RCC_PLL_Source_IsReady+0x6a>
      break;
34008550:	bf00      	nop
34008552:	e002      	b.n	3400855a <RCC_PLL_Source_IsReady+0x6a>
      break;
34008554:	bf00      	nop
34008556:	e000      	b.n	3400855a <RCC_PLL_Source_IsReady+0x6a>
      break;
34008558:	bf00      	nop
  }

  return ret;
3400855a:	68fb      	ldr	r3, [r7, #12]
}
3400855c:	4618      	mov	r0, r3
3400855e:	3710      	adds	r7, #16
34008560:	46bd      	mov	sp, r7
34008562:	bd80      	pop	{r7, pc}

34008564 <RCC_IC_CheckPLLSources>:
  * @param  PLLSource1 First PLL source
  * @param  PLLSource2 Second PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_IC_CheckPLLSources(uint32_t PLLSource1, uint32_t PLLSource2)
{
34008564:	b580      	push	{r7, lr}
34008566:	b084      	sub	sp, #16
34008568:	af00      	add	r7, sp, #0
3400856a:	6078      	str	r0, [r7, #4]
3400856c:	6039      	str	r1, [r7, #0]
  uint32_t ret = 1U;
3400856e:	2301      	movs	r3, #1
34008570:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  /* Check PLLSource1 clock source */
  switch (PLLSource1)
34008572:	687b      	ldr	r3, [r7, #4]
34008574:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008578:	d03a      	beq.n	340085f0 <RCC_IC_CheckPLLSources+0x8c>
3400857a:	687b      	ldr	r3, [r7, #4]
3400857c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008580:	d843      	bhi.n	3400860a <RCC_IC_CheckPLLSources+0xa6>
34008582:	687b      	ldr	r3, [r7, #4]
34008584:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008588:	d025      	beq.n	340085d6 <RCC_IC_CheckPLLSources+0x72>
3400858a:	687b      	ldr	r3, [r7, #4]
3400858c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008590:	d83b      	bhi.n	3400860a <RCC_IC_CheckPLLSources+0xa6>
34008592:	687b      	ldr	r3, [r7, #4]
34008594:	2b00      	cmp	r3, #0
34008596:	d004      	beq.n	340085a2 <RCC_IC_CheckPLLSources+0x3e>
34008598:	687b      	ldr	r3, [r7, #4]
3400859a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400859e:	d00d      	beq.n	340085bc <RCC_IC_CheckPLLSources+0x58>
340085a0:	e033      	b.n	3400860a <RCC_IC_CheckPLLSources+0xa6>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
340085a2:	f7fe f98d 	bl	340068c0 <LL_RCC_PLL1_IsReady>
340085a6:	4603      	mov	r3, r0
340085a8:	2b00      	cmp	r3, #0
340085aa:	d131      	bne.n	34008610 <RCC_IC_CheckPLLSources+0xac>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
340085ac:	f7fe f99c 	bl	340068e8 <LL_RCC_PLL1_IsEnabledBypass>
340085b0:	4603      	mov	r3, r0
340085b2:	2b00      	cmp	r3, #0
340085b4:	d12c      	bne.n	34008610 <RCC_IC_CheckPLLSources+0xac>
        {
          ret = 0U;
340085b6:	2300      	movs	r3, #0
340085b8:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
340085ba:	e029      	b.n	34008610 <RCC_IC_CheckPLLSources+0xac>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
340085bc:	f7fe f9b6 	bl	3400692c <LL_RCC_PLL2_IsReady>
340085c0:	4603      	mov	r3, r0
340085c2:	2b00      	cmp	r3, #0
340085c4:	d126      	bne.n	34008614 <RCC_IC_CheckPLLSources+0xb0>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
340085c6:	f7fe f9c5 	bl	34006954 <LL_RCC_PLL2_IsEnabledBypass>
340085ca:	4603      	mov	r3, r0
340085cc:	2b00      	cmp	r3, #0
340085ce:	d121      	bne.n	34008614 <RCC_IC_CheckPLLSources+0xb0>
        {
          ret = 0U;
340085d0:	2300      	movs	r3, #0
340085d2:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
340085d4:	e01e      	b.n	34008614 <RCC_IC_CheckPLLSources+0xb0>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
340085d6:	f7fe f9df 	bl	34006998 <LL_RCC_PLL3_IsReady>
340085da:	4603      	mov	r3, r0
340085dc:	2b00      	cmp	r3, #0
340085de:	d11b      	bne.n	34008618 <RCC_IC_CheckPLLSources+0xb4>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
340085e0:	f7fe f9ee 	bl	340069c0 <LL_RCC_PLL3_IsEnabledBypass>
340085e4:	4603      	mov	r3, r0
340085e6:	2b00      	cmp	r3, #0
340085e8:	d116      	bne.n	34008618 <RCC_IC_CheckPLLSources+0xb4>
        {
          ret = 0U;
340085ea:	2300      	movs	r3, #0
340085ec:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
340085ee:	e013      	b.n	34008618 <RCC_IC_CheckPLLSources+0xb4>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
340085f0:	f7fe fa08 	bl	34006a04 <LL_RCC_PLL4_IsReady>
340085f4:	4603      	mov	r3, r0
340085f6:	2b00      	cmp	r3, #0
340085f8:	d110      	bne.n	3400861c <RCC_IC_CheckPLLSources+0xb8>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
340085fa:	f7fe fa17 	bl	34006a2c <LL_RCC_PLL4_IsEnabledBypass>
340085fe:	4603      	mov	r3, r0
34008600:	2b00      	cmp	r3, #0
34008602:	d10b      	bne.n	3400861c <RCC_IC_CheckPLLSources+0xb8>
        {
          ret = 0U;
34008604:	2300      	movs	r3, #0
34008606:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34008608:	e008      	b.n	3400861c <RCC_IC_CheckPLLSources+0xb8>
    default:
      /* Unexpected */
      ret = 0U;
3400860a:	2300      	movs	r3, #0
3400860c:	60fb      	str	r3, [r7, #12]
      break;
3400860e:	e006      	b.n	3400861e <RCC_IC_CheckPLLSources+0xba>
      break;
34008610:	bf00      	nop
34008612:	e004      	b.n	3400861e <RCC_IC_CheckPLLSources+0xba>
      break;
34008614:	bf00      	nop
34008616:	e002      	b.n	3400861e <RCC_IC_CheckPLLSources+0xba>
      break;
34008618:	bf00      	nop
3400861a:	e000      	b.n	3400861e <RCC_IC_CheckPLLSources+0xba>
      break;
3400861c:	bf00      	nop
  }

  /* Check PLLSource2 clock source */
  switch (PLLSource2)
3400861e:	683b      	ldr	r3, [r7, #0]
34008620:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008624:	d03a      	beq.n	3400869c <RCC_IC_CheckPLLSources+0x138>
34008626:	683b      	ldr	r3, [r7, #0]
34008628:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400862c:	d843      	bhi.n	340086b6 <RCC_IC_CheckPLLSources+0x152>
3400862e:	683b      	ldr	r3, [r7, #0]
34008630:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008634:	d025      	beq.n	34008682 <RCC_IC_CheckPLLSources+0x11e>
34008636:	683b      	ldr	r3, [r7, #0]
34008638:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400863c:	d83b      	bhi.n	340086b6 <RCC_IC_CheckPLLSources+0x152>
3400863e:	683b      	ldr	r3, [r7, #0]
34008640:	2b00      	cmp	r3, #0
34008642:	d004      	beq.n	3400864e <RCC_IC_CheckPLLSources+0xea>
34008644:	683b      	ldr	r3, [r7, #0]
34008646:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400864a:	d00d      	beq.n	34008668 <RCC_IC_CheckPLLSources+0x104>
3400864c:	e033      	b.n	340086b6 <RCC_IC_CheckPLLSources+0x152>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
3400864e:	f7fe f937 	bl	340068c0 <LL_RCC_PLL1_IsReady>
34008652:	4603      	mov	r3, r0
34008654:	2b00      	cmp	r3, #0
34008656:	d131      	bne.n	340086bc <RCC_IC_CheckPLLSources+0x158>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
34008658:	f7fe f946 	bl	340068e8 <LL_RCC_PLL1_IsEnabledBypass>
3400865c:	4603      	mov	r3, r0
3400865e:	2b00      	cmp	r3, #0
34008660:	d12c      	bne.n	340086bc <RCC_IC_CheckPLLSources+0x158>
        {
          ret = 0U;
34008662:	2300      	movs	r3, #0
34008664:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34008666:	e029      	b.n	340086bc <RCC_IC_CheckPLLSources+0x158>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
34008668:	f7fe f960 	bl	3400692c <LL_RCC_PLL2_IsReady>
3400866c:	4603      	mov	r3, r0
3400866e:	2b00      	cmp	r3, #0
34008670:	d126      	bne.n	340086c0 <RCC_IC_CheckPLLSources+0x15c>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
34008672:	f7fe f96f 	bl	34006954 <LL_RCC_PLL2_IsEnabledBypass>
34008676:	4603      	mov	r3, r0
34008678:	2b00      	cmp	r3, #0
3400867a:	d121      	bne.n	340086c0 <RCC_IC_CheckPLLSources+0x15c>
        {
          ret = 0U;
3400867c:	2300      	movs	r3, #0
3400867e:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34008680:	e01e      	b.n	340086c0 <RCC_IC_CheckPLLSources+0x15c>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
34008682:	f7fe f989 	bl	34006998 <LL_RCC_PLL3_IsReady>
34008686:	4603      	mov	r3, r0
34008688:	2b00      	cmp	r3, #0
3400868a:	d11b      	bne.n	340086c4 <RCC_IC_CheckPLLSources+0x160>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
3400868c:	f7fe f998 	bl	340069c0 <LL_RCC_PLL3_IsEnabledBypass>
34008690:	4603      	mov	r3, r0
34008692:	2b00      	cmp	r3, #0
34008694:	d116      	bne.n	340086c4 <RCC_IC_CheckPLLSources+0x160>
        {
          ret = 0U;
34008696:	2300      	movs	r3, #0
34008698:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
3400869a:	e013      	b.n	340086c4 <RCC_IC_CheckPLLSources+0x160>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
3400869c:	f7fe f9b2 	bl	34006a04 <LL_RCC_PLL4_IsReady>
340086a0:	4603      	mov	r3, r0
340086a2:	2b00      	cmp	r3, #0
340086a4:	d110      	bne.n	340086c8 <RCC_IC_CheckPLLSources+0x164>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
340086a6:	f7fe f9c1 	bl	34006a2c <LL_RCC_PLL4_IsEnabledBypass>
340086aa:	4603      	mov	r3, r0
340086ac:	2b00      	cmp	r3, #0
340086ae:	d10b      	bne.n	340086c8 <RCC_IC_CheckPLLSources+0x164>
        {
          ret = 0U;
340086b0:	2300      	movs	r3, #0
340086b2:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
340086b4:	e008      	b.n	340086c8 <RCC_IC_CheckPLLSources+0x164>
    default:
      /* Unexpected */
      ret = 0U;
340086b6:	2300      	movs	r3, #0
340086b8:	60fb      	str	r3, [r7, #12]
      break;
340086ba:	e006      	b.n	340086ca <RCC_IC_CheckPLLSources+0x166>
      break;
340086bc:	bf00      	nop
340086be:	e004      	b.n	340086ca <RCC_IC_CheckPLLSources+0x166>
      break;
340086c0:	bf00      	nop
340086c2:	e002      	b.n	340086ca <RCC_IC_CheckPLLSources+0x166>
      break;
340086c4:	bf00      	nop
340086c6:	e000      	b.n	340086ca <RCC_IC_CheckPLLSources+0x166>
      break;
340086c8:	bf00      	nop
  }

  return ret;
340086ca:	68fb      	ldr	r3, [r7, #12]
}
340086cc:	4618      	mov	r0, r3
340086ce:	3710      	adds	r7, #16
340086d0:	46bd      	mov	sp, r7
340086d2:	bd80      	pop	{r7, pc}

340086d4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>:
{
340086d4:	b480      	push	{r7}
340086d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
340086d8:	4b05      	ldr	r3, [pc, #20]	@ (340086f0 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
340086da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
340086dc:	4a04      	ldr	r2, [pc, #16]	@ (340086f0 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
340086de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
340086e2:	6553      	str	r3, [r2, #84]	@ 0x54
}
340086e4:	bf00      	nop
340086e6:	46bd      	mov	sp, r7
340086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
340086ec:	4770      	bx	lr
340086ee:	bf00      	nop
340086f0:	56028000 	.word	0x56028000

340086f4 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>:
{
340086f4:	b480      	push	{r7}
340086f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
340086f8:	4b05      	ldr	r3, [pc, #20]	@ (34008710 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
340086fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
340086fc:	4a04      	ldr	r2, [pc, #16]	@ (34008710 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
340086fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
34008702:	6553      	str	r3, [r2, #84]	@ 0x54
}
34008704:	bf00      	nop
34008706:	46bd      	mov	sp, r7
34008708:	f85d 7b04 	ldr.w	r7, [sp], #4
3400870c:	4770      	bx	lr
3400870e:	bf00      	nop
34008710:	56028000 	.word	0x56028000

34008714 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>:
{
34008714:	b480      	push	{r7}
34008716:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL) == RCC_HSECFGR_HSEDIV2SEL) ? 1UL : 0UL);
34008718:	4b06      	ldr	r3, [pc, #24]	@ (34008734 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x20>)
3400871a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400871c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34008720:	2b40      	cmp	r3, #64	@ 0x40
34008722:	d101      	bne.n	34008728 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x14>
34008724:	2301      	movs	r3, #1
34008726:	e000      	b.n	3400872a <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x16>
34008728:	2300      	movs	r3, #0
}
3400872a:	4618      	mov	r0, r3
3400872c:	46bd      	mov	sp, r7
3400872e:	f85d 7b04 	ldr.w	r7, [sp], #4
34008732:	4770      	bx	lr
34008734:	56028000 	.word	0x56028000

34008738 <LL_RCC_HSE_IsReady>:
{
34008738:	b480      	push	{r7}
3400873a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
3400873c:	4b06      	ldr	r3, [pc, #24]	@ (34008758 <LL_RCC_HSE_IsReady+0x20>)
3400873e:	685b      	ldr	r3, [r3, #4]
34008740:	f003 0310 	and.w	r3, r3, #16
34008744:	2b00      	cmp	r3, #0
34008746:	d001      	beq.n	3400874c <LL_RCC_HSE_IsReady+0x14>
34008748:	2301      	movs	r3, #1
3400874a:	e000      	b.n	3400874e <LL_RCC_HSE_IsReady+0x16>
3400874c:	2300      	movs	r3, #0
}
3400874e:	4618      	mov	r0, r3
34008750:	46bd      	mov	sp, r7
34008752:	f85d 7b04 	ldr.w	r7, [sp], #4
34008756:	4770      	bx	lr
34008758:	56028000 	.word	0x56028000

3400875c <LL_RCC_HSI_IsReady>:
{
3400875c:	b480      	push	{r7}
3400875e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34008760:	4b06      	ldr	r3, [pc, #24]	@ (3400877c <LL_RCC_HSI_IsReady+0x20>)
34008762:	685b      	ldr	r3, [r3, #4]
34008764:	f003 0308 	and.w	r3, r3, #8
34008768:	2b00      	cmp	r3, #0
3400876a:	d001      	beq.n	34008770 <LL_RCC_HSI_IsReady+0x14>
3400876c:	2301      	movs	r3, #1
3400876e:	e000      	b.n	34008772 <LL_RCC_HSI_IsReady+0x16>
34008770:	2300      	movs	r3, #0
}
34008772:	4618      	mov	r0, r3
34008774:	46bd      	mov	sp, r7
34008776:	f85d 7b04 	ldr.w	r7, [sp], #4
3400877a:	4770      	bx	lr
3400877c:	56028000 	.word	0x56028000

34008780 <LL_RCC_HSI_GetDivider>:
{
34008780:	b480      	push	{r7}
34008782:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34008784:	4b04      	ldr	r3, [pc, #16]	@ (34008798 <LL_RCC_HSI_GetDivider+0x18>)
34008786:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34008788:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
3400878c:	4618      	mov	r0, r3
3400878e:	46bd      	mov	sp, r7
34008790:	f85d 7b04 	ldr.w	r7, [sp], #4
34008794:	4770      	bx	lr
34008796:	bf00      	nop
34008798:	56028000 	.word	0x56028000

3400879c <LL_RCC_MSI_IsReady>:
{
3400879c:	b480      	push	{r7}
3400879e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
340087a0:	4b06      	ldr	r3, [pc, #24]	@ (340087bc <LL_RCC_MSI_IsReady+0x20>)
340087a2:	685b      	ldr	r3, [r3, #4]
340087a4:	f003 0304 	and.w	r3, r3, #4
340087a8:	2b00      	cmp	r3, #0
340087aa:	d001      	beq.n	340087b0 <LL_RCC_MSI_IsReady+0x14>
340087ac:	2301      	movs	r3, #1
340087ae:	e000      	b.n	340087b2 <LL_RCC_MSI_IsReady+0x16>
340087b0:	2300      	movs	r3, #0
}
340087b2:	4618      	mov	r0, r3
340087b4:	46bd      	mov	sp, r7
340087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
340087ba:	4770      	bx	lr
340087bc:	56028000 	.word	0x56028000

340087c0 <LL_RCC_MSI_GetFrequency>:
{
340087c0:	b480      	push	{r7}
340087c2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
340087c4:	4b04      	ldr	r3, [pc, #16]	@ (340087d8 <LL_RCC_MSI_GetFrequency+0x18>)
340087c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340087c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
340087cc:	4618      	mov	r0, r3
340087ce:	46bd      	mov	sp, r7
340087d0:	f85d 7b04 	ldr.w	r7, [sp], #4
340087d4:	4770      	bx	lr
340087d6:	bf00      	nop
340087d8:	56028000 	.word	0x56028000

340087dc <LL_RCC_LSE_IsReady>:
{
340087dc:	b480      	push	{r7}
340087de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
340087e0:	4b06      	ldr	r3, [pc, #24]	@ (340087fc <LL_RCC_LSE_IsReady+0x20>)
340087e2:	685b      	ldr	r3, [r3, #4]
340087e4:	f003 0302 	and.w	r3, r3, #2
340087e8:	2b00      	cmp	r3, #0
340087ea:	d001      	beq.n	340087f0 <LL_RCC_LSE_IsReady+0x14>
340087ec:	2301      	movs	r3, #1
340087ee:	e000      	b.n	340087f2 <LL_RCC_LSE_IsReady+0x16>
340087f0:	2300      	movs	r3, #0
}
340087f2:	4618      	mov	r0, r3
340087f4:	46bd      	mov	sp, r7
340087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
340087fa:	4770      	bx	lr
340087fc:	56028000 	.word	0x56028000

34008800 <LL_RCC_LSI_IsReady>:
{
34008800:	b480      	push	{r7}
34008802:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34008804:	4b04      	ldr	r3, [pc, #16]	@ (34008818 <LL_RCC_LSI_IsReady+0x18>)
34008806:	685b      	ldr	r3, [r3, #4]
34008808:	f003 0301 	and.w	r3, r3, #1
}
3400880c:	4618      	mov	r0, r3
3400880e:	46bd      	mov	sp, r7
34008810:	f85d 7b04 	ldr.w	r7, [sp], #4
34008814:	4770      	bx	lr
34008816:	bf00      	nop
34008818:	56028000 	.word	0x56028000

3400881c <LL_RCC_GetAHBPrescaler>:
{
3400881c:	b480      	push	{r7}
3400881e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
34008820:	4b04      	ldr	r3, [pc, #16]	@ (34008834 <LL_RCC_GetAHBPrescaler+0x18>)
34008822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008824:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
}
34008828:	4618      	mov	r0, r3
3400882a:	46bd      	mov	sp, r7
3400882c:	f85d 7b04 	ldr.w	r7, [sp], #4
34008830:	4770      	bx	lr
34008832:	bf00      	nop
34008834:	56028000 	.word	0x56028000

34008838 <LL_RCC_GetAPB1Prescaler>:
{
34008838:	b480      	push	{r7}
3400883a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
3400883c:	4b04      	ldr	r3, [pc, #16]	@ (34008850 <LL_RCC_GetAPB1Prescaler+0x18>)
3400883e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008840:	f003 0307 	and.w	r3, r3, #7
}
34008844:	4618      	mov	r0, r3
34008846:	46bd      	mov	sp, r7
34008848:	f85d 7b04 	ldr.w	r7, [sp], #4
3400884c:	4770      	bx	lr
3400884e:	bf00      	nop
34008850:	56028000 	.word	0x56028000

34008854 <LL_RCC_GetAPB2Prescaler>:
{
34008854:	b480      	push	{r7}
34008856:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
34008858:	4b04      	ldr	r3, [pc, #16]	@ (3400886c <LL_RCC_GetAPB2Prescaler+0x18>)
3400885a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400885c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
34008860:	4618      	mov	r0, r3
34008862:	46bd      	mov	sp, r7
34008864:	f85d 7b04 	ldr.w	r7, [sp], #4
34008868:	4770      	bx	lr
3400886a:	bf00      	nop
3400886c:	56028000 	.word	0x56028000

34008870 <LL_RCC_GetAPB4Prescaler>:
{
34008870:	b480      	push	{r7}
34008872:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
34008874:	4b04      	ldr	r3, [pc, #16]	@ (34008888 <LL_RCC_GetAPB4Prescaler+0x18>)
34008876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008878:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
}
3400887c:	4618      	mov	r0, r3
3400887e:	46bd      	mov	sp, r7
34008880:	f85d 7b04 	ldr.w	r7, [sp], #4
34008884:	4770      	bx	lr
34008886:	bf00      	nop
34008888:	56028000 	.word	0x56028000

3400888c <LL_RCC_GetAPB5Prescaler>:
{
3400888c:	b480      	push	{r7}
3400888e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE5));
34008890:	4b04      	ldr	r3, [pc, #16]	@ (340088a4 <LL_RCC_GetAPB5Prescaler+0x18>)
34008892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008894:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
34008898:	4618      	mov	r0, r3
3400889a:	46bd      	mov	sp, r7
3400889c:	f85d 7b04 	ldr.w	r7, [sp], #4
340088a0:	4770      	bx	lr
340088a2:	bf00      	nop
340088a4:	56028000 	.word	0x56028000

340088a8 <LL_RCC_SetClockSource>:
{
340088a8:	b480      	push	{r7}
340088aa:	b085      	sub	sp, #20
340088ac:	af00      	add	r7, sp, #0
340088ae:	6078      	str	r0, [r7, #4]
  volatile uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
340088b0:	687b      	ldr	r3, [r7, #4]
340088b2:	b2da      	uxtb	r2, r3
340088b4:	4b10      	ldr	r3, [pc, #64]	@ (340088f8 <LL_RCC_SetClockSource+0x50>)
340088b6:	4413      	add	r3, r2
340088b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
340088ba:	68fb      	ldr	r3, [r7, #12]
340088bc:	681a      	ldr	r2, [r3, #0]
340088be:	687b      	ldr	r3, [r7, #4]
340088c0:	0e19      	lsrs	r1, r3, #24
340088c2:	687b      	ldr	r3, [r7, #4]
340088c4:	0a1b      	lsrs	r3, r3, #8
340088c6:	f003 031f 	and.w	r3, r3, #31
340088ca:	fa01 f303 	lsl.w	r3, r1, r3
340088ce:	43db      	mvns	r3, r3
340088d0:	401a      	ands	r2, r3
340088d2:	687b      	ldr	r3, [r7, #4]
340088d4:	0c1b      	lsrs	r3, r3, #16
340088d6:	b2d9      	uxtb	r1, r3
340088d8:	687b      	ldr	r3, [r7, #4]
340088da:	0a1b      	lsrs	r3, r3, #8
340088dc:	f003 031f 	and.w	r3, r3, #31
340088e0:	fa01 f303 	lsl.w	r3, r1, r3
340088e4:	431a      	orrs	r2, r3
340088e6:	68fb      	ldr	r3, [r7, #12]
340088e8:	601a      	str	r2, [r3, #0]
}
340088ea:	bf00      	nop
340088ec:	3714      	adds	r7, #20
340088ee:	46bd      	mov	sp, r7
340088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
340088f4:	4770      	bx	lr
340088f6:	bf00      	nop
340088f8:	56028144 	.word	0x56028144

340088fc <LL_RCC_GetADCPrescaler>:
{
340088fc:	b480      	push	{r7}
340088fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADCPRE) >> RCC_CCIPR1_ADCPRE_Pos);
34008900:	4b04      	ldr	r3, [pc, #16]	@ (34008914 <LL_RCC_GetADCPrescaler+0x18>)
34008902:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008906:	0a1b      	lsrs	r3, r3, #8
34008908:	b2db      	uxtb	r3, r3
}
3400890a:	4618      	mov	r0, r3
3400890c:	46bd      	mov	sp, r7
3400890e:	f85d 7b04 	ldr.w	r7, [sp], #4
34008912:	4770      	bx	lr
34008914:	56028000 	.word	0x56028000

34008918 <LL_RCC_SetADFClockSource>:
{
34008918:	b480      	push	{r7}
3400891a:	b083      	sub	sp, #12
3400891c:	af00      	add	r7, sp, #0
3400891e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL, ClkSource);
34008920:	4b07      	ldr	r3, [pc, #28]	@ (34008940 <LL_RCC_SetADFClockSource+0x28>)
34008922:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008926:	f023 0207 	bic.w	r2, r3, #7
3400892a:	4905      	ldr	r1, [pc, #20]	@ (34008940 <LL_RCC_SetADFClockSource+0x28>)
3400892c:	687b      	ldr	r3, [r7, #4]
3400892e:	4313      	orrs	r3, r2
34008930:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
34008934:	bf00      	nop
34008936:	370c      	adds	r7, #12
34008938:	46bd      	mov	sp, r7
3400893a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400893e:	4770      	bx	lr
34008940:	56028000 	.word	0x56028000

34008944 <LL_RCC_SetCLKPClockSource>:
{
34008944:	b480      	push	{r7}
34008946:	b083      	sub	sp, #12
34008948:	af00      	add	r7, sp, #0
3400894a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PERSEL, ClkSource);
3400894c:	4b07      	ldr	r3, [pc, #28]	@ (3400896c <LL_RCC_SetCLKPClockSource+0x28>)
3400894e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008952:	f023 0207 	bic.w	r2, r3, #7
34008956:	4905      	ldr	r1, [pc, #20]	@ (3400896c <LL_RCC_SetCLKPClockSource+0x28>)
34008958:	687b      	ldr	r3, [r7, #4]
3400895a:	4313      	orrs	r3, r2
3400895c:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34008960:	bf00      	nop
34008962:	370c      	adds	r7, #12
34008964:	46bd      	mov	sp, r7
34008966:	f85d 7b04 	ldr.w	r7, [sp], #4
3400896a:	4770      	bx	lr
3400896c:	56028000 	.word	0x56028000

34008970 <LL_RCC_SetDCMIPPClockSource>:
{
34008970:	b480      	push	{r7}
34008972:	b083      	sub	sp, #12
34008974:	af00      	add	r7, sp, #0
34008976:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL, ClkSource);
34008978:	4b07      	ldr	r3, [pc, #28]	@ (34008998 <LL_RCC_SetDCMIPPClockSource+0x28>)
3400897a:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3400897e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
34008982:	4905      	ldr	r1, [pc, #20]	@ (34008998 <LL_RCC_SetDCMIPPClockSource+0x28>)
34008984:	687b      	ldr	r3, [r7, #4]
34008986:	4313      	orrs	r3, r2
34008988:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
3400898c:	bf00      	nop
3400898e:	370c      	adds	r7, #12
34008990:	46bd      	mov	sp, r7
34008992:	f85d 7b04 	ldr.w	r7, [sp], #4
34008996:	4770      	bx	lr
34008998:	56028000 	.word	0x56028000

3400899c <LL_RCC_SetETHClockSource>:
{
3400899c:	b480      	push	{r7}
3400899e:	b083      	sub	sp, #12
340089a0:	af00      	add	r7, sp, #0
340089a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL, ClkSource);
340089a4:	4b07      	ldr	r3, [pc, #28]	@ (340089c4 <LL_RCC_SetETHClockSource+0x28>)
340089a6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
340089aa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
340089ae:	4905      	ldr	r1, [pc, #20]	@ (340089c4 <LL_RCC_SetETHClockSource+0x28>)
340089b0:	687b      	ldr	r3, [r7, #4]
340089b2:	4313      	orrs	r3, r2
340089b4:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
340089b8:	bf00      	nop
340089ba:	370c      	adds	r7, #12
340089bc:	46bd      	mov	sp, r7
340089be:	f85d 7b04 	ldr.w	r7, [sp], #4
340089c2:	4770      	bx	lr
340089c4:	56028000 	.word	0x56028000

340089c8 <LL_RCC_SetETHPHYInterface>:
{
340089c8:	b480      	push	{r7}
340089ca:	b083      	sub	sp, #12
340089cc:	af00      	add	r7, sp, #0
340089ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL, Interface);
340089d0:	4b07      	ldr	r3, [pc, #28]	@ (340089f0 <LL_RCC_SetETHPHYInterface+0x28>)
340089d2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
340089d6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
340089da:	4905      	ldr	r1, [pc, #20]	@ (340089f0 <LL_RCC_SetETHPHYInterface+0x28>)
340089dc:	687b      	ldr	r3, [r7, #4]
340089de:	4313      	orrs	r3, r2
340089e0:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
340089e4:	bf00      	nop
340089e6:	370c      	adds	r7, #12
340089e8:	46bd      	mov	sp, r7
340089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
340089ee:	4770      	bx	lr
340089f0:	56028000 	.word	0x56028000

340089f4 <LL_RCC_GetETH1PTPDivider>:
{
340089f4:	b480      	push	{r7}
340089f6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV));
340089f8:	4b04      	ldr	r3, [pc, #16]	@ (34008a0c <LL_RCC_GetETH1PTPDivider+0x18>)
340089fa:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
340089fe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
34008a02:	4618      	mov	r0, r3
34008a04:	46bd      	mov	sp, r7
34008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
34008a0a:	4770      	bx	lr
34008a0c:	56028000 	.word	0x56028000

34008a10 <LL_RCC_SetETHREFRXClockSource>:
{
34008a10:	b480      	push	{r7}
34008a12:	b083      	sub	sp, #12
34008a14:	af00      	add	r7, sp, #0
34008a16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1REFCLKSEL, ClkSource);
34008a18:	4b07      	ldr	r3, [pc, #28]	@ (34008a38 <LL_RCC_SetETHREFRXClockSource+0x28>)
34008a1a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34008a1e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
34008a22:	4905      	ldr	r1, [pc, #20]	@ (34008a38 <LL_RCC_SetETHREFRXClockSource+0x28>)
34008a24:	687b      	ldr	r3, [r7, #4]
34008a26:	4313      	orrs	r3, r2
34008a28:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34008a2c:	bf00      	nop
34008a2e:	370c      	adds	r7, #12
34008a30:	46bd      	mov	sp, r7
34008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
34008a36:	4770      	bx	lr
34008a38:	56028000 	.word	0x56028000

34008a3c <LL_RCC_SetETHREFTXClockSource>:
{
34008a3c:	b480      	push	{r7}
34008a3e:	b083      	sub	sp, #12
34008a40:	af00      	add	r7, sp, #0
34008a42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1GTXCLKSEL, ClkSource);
34008a44:	4b07      	ldr	r3, [pc, #28]	@ (34008a64 <LL_RCC_SetETHREFTXClockSource+0x28>)
34008a46:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34008a4a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34008a4e:	4905      	ldr	r1, [pc, #20]	@ (34008a64 <LL_RCC_SetETHREFTXClockSource+0x28>)
34008a50:	687b      	ldr	r3, [r7, #4]
34008a52:	4313      	orrs	r3, r2
34008a54:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34008a58:	bf00      	nop
34008a5a:	370c      	adds	r7, #12
34008a5c:	46bd      	mov	sp, r7
34008a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
34008a62:	4770      	bx	lr
34008a64:	56028000 	.word	0x56028000

34008a68 <LL_RCC_SetFDCANClockSource>:
{
34008a68:	b480      	push	{r7}
34008a6a:	b083      	sub	sp, #12
34008a6c:	af00      	add	r7, sp, #0
34008a6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL, ClkSource);
34008a70:	4b07      	ldr	r3, [pc, #28]	@ (34008a90 <LL_RCC_SetFDCANClockSource+0x28>)
34008a72:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34008a76:	f023 0203 	bic.w	r2, r3, #3
34008a7a:	4905      	ldr	r1, [pc, #20]	@ (34008a90 <LL_RCC_SetFDCANClockSource+0x28>)
34008a7c:	687b      	ldr	r3, [r7, #4]
34008a7e:	4313      	orrs	r3, r2
34008a80:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
34008a84:	bf00      	nop
34008a86:	370c      	adds	r7, #12
34008a88:	46bd      	mov	sp, r7
34008a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
34008a8e:	4770      	bx	lr
34008a90:	56028000 	.word	0x56028000

34008a94 <LL_RCC_SetFMCClockSource>:
{
34008a94:	b480      	push	{r7}
34008a96:	b083      	sub	sp, #12
34008a98:	af00      	add	r7, sp, #0
34008a9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FMCSEL, ClkSource);
34008a9c:	4b07      	ldr	r3, [pc, #28]	@ (34008abc <LL_RCC_SetFMCClockSource+0x28>)
34008a9e:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34008aa2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34008aa6:	4905      	ldr	r1, [pc, #20]	@ (34008abc <LL_RCC_SetFMCClockSource+0x28>)
34008aa8:	687b      	ldr	r3, [r7, #4]
34008aaa:	4313      	orrs	r3, r2
34008aac:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
34008ab0:	bf00      	nop
34008ab2:	370c      	adds	r7, #12
34008ab4:	46bd      	mov	sp, r7
34008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
34008aba:	4770      	bx	lr
34008abc:	56028000 	.word	0x56028000

34008ac0 <LL_RCC_SetI2CClockSource>:
{
34008ac0:	b580      	push	{r7, lr}
34008ac2:	b082      	sub	sp, #8
34008ac4:	af00      	add	r7, sp, #0
34008ac6:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008ac8:	6878      	ldr	r0, [r7, #4]
34008aca:	f7ff feed 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008ace:	bf00      	nop
34008ad0:	3708      	adds	r7, #8
34008ad2:	46bd      	mov	sp, r7
34008ad4:	bd80      	pop	{r7, pc}

34008ad6 <LL_RCC_SetI3CClockSource>:
{
34008ad6:	b580      	push	{r7, lr}
34008ad8:	b082      	sub	sp, #8
34008ada:	af00      	add	r7, sp, #0
34008adc:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008ade:	6878      	ldr	r0, [r7, #4]
34008ae0:	f7ff fee2 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008ae4:	bf00      	nop
34008ae6:	3708      	adds	r7, #8
34008ae8:	46bd      	mov	sp, r7
34008aea:	bd80      	pop	{r7, pc}

34008aec <LL_RCC_SetLPTIMClockSource>:
{
34008aec:	b580      	push	{r7, lr}
34008aee:	b082      	sub	sp, #8
34008af0:	af00      	add	r7, sp, #0
34008af2:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008af4:	6878      	ldr	r0, [r7, #4]
34008af6:	f7ff fed7 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008afa:	bf00      	nop
34008afc:	3708      	adds	r7, #8
34008afe:	46bd      	mov	sp, r7
34008b00:	bd80      	pop	{r7, pc}
	...

34008b04 <LL_RCC_SetLPUARTClockSource>:
{
34008b04:	b480      	push	{r7}
34008b06:	b083      	sub	sp, #12
34008b08:	af00      	add	r7, sp, #0
34008b0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL, ClkSource);
34008b0c:	4b07      	ldr	r3, [pc, #28]	@ (34008b2c <LL_RCC_SetLPUARTClockSource+0x28>)
34008b0e:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34008b12:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
34008b16:	4905      	ldr	r1, [pc, #20]	@ (34008b2c <LL_RCC_SetLPUARTClockSource+0x28>)
34008b18:	687b      	ldr	r3, [r7, #4]
34008b1a:	4313      	orrs	r3, r2
34008b1c:	f8c1 3178 	str.w	r3, [r1, #376]	@ 0x178
}
34008b20:	bf00      	nop
34008b22:	370c      	adds	r7, #12
34008b24:	46bd      	mov	sp, r7
34008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
34008b2a:	4770      	bx	lr
34008b2c:	56028000 	.word	0x56028000

34008b30 <LL_RCC_SetLTDCClockSource>:
{
34008b30:	b480      	push	{r7}
34008b32:	b083      	sub	sp, #12
34008b34:	af00      	add	r7, sp, #0
34008b36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL, ClkSource);
34008b38:	4b07      	ldr	r3, [pc, #28]	@ (34008b58 <LL_RCC_SetLTDCClockSource+0x28>)
34008b3a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34008b3e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34008b42:	4905      	ldr	r1, [pc, #20]	@ (34008b58 <LL_RCC_SetLTDCClockSource+0x28>)
34008b44:	687b      	ldr	r3, [r7, #4]
34008b46:	4313      	orrs	r3, r2
34008b48:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
}
34008b4c:	bf00      	nop
34008b4e:	370c      	adds	r7, #12
34008b50:	46bd      	mov	sp, r7
34008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
34008b56:	4770      	bx	lr
34008b58:	56028000 	.word	0x56028000

34008b5c <LL_RCC_SetMDFClockSource>:
{
34008b5c:	b480      	push	{r7}
34008b5e:	b083      	sub	sp, #12
34008b60:	af00      	add	r7, sp, #0
34008b62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL, ClkSource);
34008b64:	4b07      	ldr	r3, [pc, #28]	@ (34008b84 <LL_RCC_SetMDFClockSource+0x28>)
34008b66:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34008b6a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34008b6e:	4905      	ldr	r1, [pc, #20]	@ (34008b84 <LL_RCC_SetMDFClockSource+0x28>)
34008b70:	687b      	ldr	r3, [r7, #4]
34008b72:	4313      	orrs	r3, r2
34008b74:	f8c1 3154 	str.w	r3, [r1, #340]	@ 0x154
}
34008b78:	bf00      	nop
34008b7a:	370c      	adds	r7, #12
34008b7c:	46bd      	mov	sp, r7
34008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
34008b82:	4770      	bx	lr
34008b84:	56028000 	.word	0x56028000

34008b88 <LL_RCC_SetOTGPHYClockSource>:
{
34008b88:	b580      	push	{r7, lr}
34008b8a:	b082      	sub	sp, #8
34008b8c:	af00      	add	r7, sp, #0
34008b8e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008b90:	6878      	ldr	r0, [r7, #4]
34008b92:	f7ff fe89 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008b96:	bf00      	nop
34008b98:	3708      	adds	r7, #8
34008b9a:	46bd      	mov	sp, r7
34008b9c:	bd80      	pop	{r7, pc}

34008b9e <LL_RCC_SetOTGPHYCKREFClockSource>:
{
34008b9e:	b580      	push	{r7, lr}
34008ba0:	b082      	sub	sp, #8
34008ba2:	af00      	add	r7, sp, #0
34008ba4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008ba6:	6878      	ldr	r0, [r7, #4]
34008ba8:	f7ff fe7e 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008bac:	bf00      	nop
34008bae:	3708      	adds	r7, #8
34008bb0:	46bd      	mov	sp, r7
34008bb2:	bd80      	pop	{r7, pc}

34008bb4 <LL_RCC_SetPSSIClockSource>:
{
34008bb4:	b480      	push	{r7}
34008bb6:	b083      	sub	sp, #12
34008bb8:	af00      	add	r7, sp, #0
34008bba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PSSISEL, ClkSource);
34008bbc:	4b07      	ldr	r3, [pc, #28]	@ (34008bdc <LL_RCC_SetPSSIClockSource+0x28>)
34008bbe:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008bc2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34008bc6:	4905      	ldr	r1, [pc, #20]	@ (34008bdc <LL_RCC_SetPSSIClockSource+0x28>)
34008bc8:	687b      	ldr	r3, [r7, #4]
34008bca:	4313      	orrs	r3, r2
34008bcc:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34008bd0:	bf00      	nop
34008bd2:	370c      	adds	r7, #12
34008bd4:	46bd      	mov	sp, r7
34008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
34008bda:	4770      	bx	lr
34008bdc:	56028000 	.word	0x56028000

34008be0 <LL_RCC_SetSAIClockSource>:
{
34008be0:	b580      	push	{r7, lr}
34008be2:	b082      	sub	sp, #8
34008be4:	af00      	add	r7, sp, #0
34008be6:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008be8:	6878      	ldr	r0, [r7, #4]
34008bea:	f7ff fe5d 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008bee:	bf00      	nop
34008bf0:	3708      	adds	r7, #8
34008bf2:	46bd      	mov	sp, r7
34008bf4:	bd80      	pop	{r7, pc}

34008bf6 <LL_RCC_SetSDMMCClockSource>:
{
34008bf6:	b580      	push	{r7, lr}
34008bf8:	b082      	sub	sp, #8
34008bfa:	af00      	add	r7, sp, #0
34008bfc:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008bfe:	6878      	ldr	r0, [r7, #4]
34008c00:	f7ff fe52 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008c04:	bf00      	nop
34008c06:	3708      	adds	r7, #8
34008c08:	46bd      	mov	sp, r7
34008c0a:	bd80      	pop	{r7, pc}

34008c0c <LL_RCC_SetSPDIFRXClockSource>:
{
34008c0c:	b480      	push	{r7}
34008c0e:	b083      	sub	sp, #12
34008c10:	af00      	add	r7, sp, #0
34008c12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL, ClkSource);
34008c14:	4b07      	ldr	r3, [pc, #28]	@ (34008c34 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34008c16:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34008c1a:	f023 0207 	bic.w	r2, r3, #7
34008c1e:	4905      	ldr	r1, [pc, #20]	@ (34008c34 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34008c20:	687b      	ldr	r3, [r7, #4]
34008c22:	4313      	orrs	r3, r2
34008c24:	f8c1 3164 	str.w	r3, [r1, #356]	@ 0x164
}
34008c28:	bf00      	nop
34008c2a:	370c      	adds	r7, #12
34008c2c:	46bd      	mov	sp, r7
34008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
34008c32:	4770      	bx	lr
34008c34:	56028000 	.word	0x56028000

34008c38 <LL_RCC_SetSPIClockSource>:
{
34008c38:	b580      	push	{r7, lr}
34008c3a:	b082      	sub	sp, #8
34008c3c:	af00      	add	r7, sp, #0
34008c3e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008c40:	6878      	ldr	r0, [r7, #4]
34008c42:	f7ff fe31 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008c46:	bf00      	nop
34008c48:	3708      	adds	r7, #8
34008c4a:	46bd      	mov	sp, r7
34008c4c:	bd80      	pop	{r7, pc}

34008c4e <LL_RCC_SetUSARTClockSource>:
{
34008c4e:	b580      	push	{r7, lr}
34008c50:	b082      	sub	sp, #8
34008c52:	af00      	add	r7, sp, #0
34008c54:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008c56:	6878      	ldr	r0, [r7, #4]
34008c58:	f7ff fe26 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008c5c:	bf00      	nop
34008c5e:	3708      	adds	r7, #8
34008c60:	46bd      	mov	sp, r7
34008c62:	bd80      	pop	{r7, pc}

34008c64 <LL_RCC_SetXSPIClockSource>:
{
34008c64:	b580      	push	{r7, lr}
34008c66:	b082      	sub	sp, #8
34008c68:	af00      	add	r7, sp, #0
34008c6a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008c6c:	6878      	ldr	r0, [r7, #4]
34008c6e:	f7ff fe1b 	bl	340088a8 <LL_RCC_SetClockSource>
}
34008c72:	bf00      	nop
34008c74:	3708      	adds	r7, #8
34008c76:	46bd      	mov	sp, r7
34008c78:	bd80      	pop	{r7, pc}
	...

34008c7c <LL_RCC_GetClockSource>:
{
34008c7c:	b480      	push	{r7}
34008c7e:	b085      	sub	sp, #20
34008c80:	af00      	add	r7, sp, #0
34008c82:	6078      	str	r0, [r7, #4]
  const volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CCIPR1) + LL_CLKSOURCE_REG(Periph)));
34008c84:	687b      	ldr	r3, [r7, #4]
34008c86:	b2da      	uxtb	r2, r3
34008c88:	4b0e      	ldr	r3, [pc, #56]	@ (34008cc4 <LL_RCC_GetClockSource+0x48>)
34008c8a:	4413      	add	r3, r2
34008c8c:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
34008c8e:	68fb      	ldr	r3, [r7, #12]
34008c90:	681a      	ldr	r2, [r3, #0]
34008c92:	687b      	ldr	r3, [r7, #4]
34008c94:	0e19      	lsrs	r1, r3, #24
34008c96:	687b      	ldr	r3, [r7, #4]
34008c98:	0a1b      	lsrs	r3, r3, #8
34008c9a:	f003 031f 	and.w	r3, r3, #31
34008c9e:	fa01 f303 	lsl.w	r3, r1, r3
34008ca2:	401a      	ands	r2, r3
34008ca4:	687b      	ldr	r3, [r7, #4]
34008ca6:	0a1b      	lsrs	r3, r3, #8
34008ca8:	f003 031f 	and.w	r3, r3, #31
34008cac:	fa22 f303 	lsr.w	r3, r2, r3
34008cb0:	041a      	lsls	r2, r3, #16
34008cb2:	687b      	ldr	r3, [r7, #4]
34008cb4:	4313      	orrs	r3, r2
}
34008cb6:	4618      	mov	r0, r3
34008cb8:	3714      	adds	r7, #20
34008cba:	46bd      	mov	sp, r7
34008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
34008cc0:	4770      	bx	lr
34008cc2:	bf00      	nop
34008cc4:	56028144 	.word	0x56028144

34008cc8 <LL_RCC_GetADCClockSource>:
{
34008cc8:	b480      	push	{r7}
34008cca:	b083      	sub	sp, #12
34008ccc:	af00      	add	r7, sp, #0
34008cce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADC12SEL));
34008cd0:	4b05      	ldr	r3, [pc, #20]	@ (34008ce8 <LL_RCC_GetADCClockSource+0x20>)
34008cd2:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008cd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
34008cda:	4618      	mov	r0, r3
34008cdc:	370c      	adds	r7, #12
34008cde:	46bd      	mov	sp, r7
34008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
34008ce4:	4770      	bx	lr
34008ce6:	bf00      	nop
34008ce8:	56028000 	.word	0x56028000

34008cec <LL_RCC_GetADFClockSource>:
{
34008cec:	b480      	push	{r7}
34008cee:	b083      	sub	sp, #12
34008cf0:	af00      	add	r7, sp, #0
34008cf2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL));
34008cf4:	4b05      	ldr	r3, [pc, #20]	@ (34008d0c <LL_RCC_GetADFClockSource+0x20>)
34008cf6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008cfa:	f003 0307 	and.w	r3, r3, #7
}
34008cfe:	4618      	mov	r0, r3
34008d00:	370c      	adds	r7, #12
34008d02:	46bd      	mov	sp, r7
34008d04:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d08:	4770      	bx	lr
34008d0a:	bf00      	nop
34008d0c:	56028000 	.word	0x56028000

34008d10 <LL_RCC_GetCLKPClockSource>:
{
34008d10:	b480      	push	{r7}
34008d12:	b083      	sub	sp, #12
34008d14:	af00      	add	r7, sp, #0
34008d16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PERSEL));
34008d18:	4b05      	ldr	r3, [pc, #20]	@ (34008d30 <LL_RCC_GetCLKPClockSource+0x20>)
34008d1a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008d1e:	f003 0307 	and.w	r3, r3, #7
}
34008d22:	4618      	mov	r0, r3
34008d24:	370c      	adds	r7, #12
34008d26:	46bd      	mov	sp, r7
34008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d2c:	4770      	bx	lr
34008d2e:	bf00      	nop
34008d30:	56028000 	.word	0x56028000

34008d34 <LL_RCC_GetDCMIPPClockSource>:
{
34008d34:	b480      	push	{r7}
34008d36:	b083      	sub	sp, #12
34008d38:	af00      	add	r7, sp, #0
34008d3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL));
34008d3c:	4b05      	ldr	r3, [pc, #20]	@ (34008d54 <LL_RCC_GetDCMIPPClockSource+0x20>)
34008d3e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008d42:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34008d46:	4618      	mov	r0, r3
34008d48:	370c      	adds	r7, #12
34008d4a:	46bd      	mov	sp, r7
34008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d50:	4770      	bx	lr
34008d52:	bf00      	nop
34008d54:	56028000 	.word	0x56028000

34008d58 <LL_RCC_GetETHClockSource>:
{
34008d58:	b480      	push	{r7}
34008d5a:	b083      	sub	sp, #12
34008d5c:	af00      	add	r7, sp, #0
34008d5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL));
34008d60:	4b05      	ldr	r3, [pc, #20]	@ (34008d78 <LL_RCC_GetETHClockSource+0x20>)
34008d62:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34008d66:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
}
34008d6a:	4618      	mov	r0, r3
34008d6c:	370c      	adds	r7, #12
34008d6e:	46bd      	mov	sp, r7
34008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d74:	4770      	bx	lr
34008d76:	bf00      	nop
34008d78:	56028000 	.word	0x56028000

34008d7c <LL_RCC_GetETHPTPClockSource>:
{
34008d7c:	b480      	push	{r7}
34008d7e:	b083      	sub	sp, #12
34008d80:	af00      	add	r7, sp, #0
34008d82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL));
34008d84:	4b05      	ldr	r3, [pc, #20]	@ (34008d9c <LL_RCC_GetETHPTPClockSource+0x20>)
34008d86:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34008d8a:	f003 0303 	and.w	r3, r3, #3
}
34008d8e:	4618      	mov	r0, r3
34008d90:	370c      	adds	r7, #12
34008d92:	46bd      	mov	sp, r7
34008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d98:	4770      	bx	lr
34008d9a:	bf00      	nop
34008d9c:	56028000 	.word	0x56028000

34008da0 <LL_RCC_GetFDCANClockSource>:
{
34008da0:	b480      	push	{r7}
34008da2:	b083      	sub	sp, #12
34008da4:	af00      	add	r7, sp, #0
34008da6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL));
34008da8:	4b05      	ldr	r3, [pc, #20]	@ (34008dc0 <LL_RCC_GetFDCANClockSource+0x20>)
34008daa:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34008dae:	f003 0303 	and.w	r3, r3, #3
}
34008db2:	4618      	mov	r0, r3
34008db4:	370c      	adds	r7, #12
34008db6:	46bd      	mov	sp, r7
34008db8:	f85d 7b04 	ldr.w	r7, [sp], #4
34008dbc:	4770      	bx	lr
34008dbe:	bf00      	nop
34008dc0:	56028000 	.word	0x56028000

34008dc4 <LL_RCC_GetFMCClockSource>:
{
34008dc4:	b480      	push	{r7}
34008dc6:	b083      	sub	sp, #12
34008dc8:	af00      	add	r7, sp, #0
34008dca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FMCSEL));
34008dcc:	4b05      	ldr	r3, [pc, #20]	@ (34008de4 <LL_RCC_GetFMCClockSource+0x20>)
34008dce:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34008dd2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34008dd6:	4618      	mov	r0, r3
34008dd8:	370c      	adds	r7, #12
34008dda:	46bd      	mov	sp, r7
34008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
34008de0:	4770      	bx	lr
34008de2:	bf00      	nop
34008de4:	56028000 	.word	0x56028000

34008de8 <LL_RCC_GetI2CClockSource>:
{
34008de8:	b580      	push	{r7, lr}
34008dea:	b082      	sub	sp, #8
34008dec:	af00      	add	r7, sp, #0
34008dee:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008df0:	6878      	ldr	r0, [r7, #4]
34008df2:	f7ff ff43 	bl	34008c7c <LL_RCC_GetClockSource>
34008df6:	4603      	mov	r3, r0
}
34008df8:	4618      	mov	r0, r3
34008dfa:	3708      	adds	r7, #8
34008dfc:	46bd      	mov	sp, r7
34008dfe:	bd80      	pop	{r7, pc}

34008e00 <LL_RCC_GetI3CClockSource>:
{
34008e00:	b580      	push	{r7, lr}
34008e02:	b082      	sub	sp, #8
34008e04:	af00      	add	r7, sp, #0
34008e06:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008e08:	6878      	ldr	r0, [r7, #4]
34008e0a:	f7ff ff37 	bl	34008c7c <LL_RCC_GetClockSource>
34008e0e:	4603      	mov	r3, r0
}
34008e10:	4618      	mov	r0, r3
34008e12:	3708      	adds	r7, #8
34008e14:	46bd      	mov	sp, r7
34008e16:	bd80      	pop	{r7, pc}

34008e18 <LL_RCC_GetLPTIMClockSource>:
{
34008e18:	b580      	push	{r7, lr}
34008e1a:	b082      	sub	sp, #8
34008e1c:	af00      	add	r7, sp, #0
34008e1e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008e20:	6878      	ldr	r0, [r7, #4]
34008e22:	f7ff ff2b 	bl	34008c7c <LL_RCC_GetClockSource>
34008e26:	4603      	mov	r3, r0
}
34008e28:	4618      	mov	r0, r3
34008e2a:	3708      	adds	r7, #8
34008e2c:	46bd      	mov	sp, r7
34008e2e:	bd80      	pop	{r7, pc}

34008e30 <LL_RCC_GetLPUARTClockSource>:
{
34008e30:	b480      	push	{r7}
34008e32:	b083      	sub	sp, #12
34008e34:	af00      	add	r7, sp, #0
34008e36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL));
34008e38:	4b05      	ldr	r3, [pc, #20]	@ (34008e50 <LL_RCC_GetLPUARTClockSource+0x20>)
34008e3a:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34008e3e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
34008e42:	4618      	mov	r0, r3
34008e44:	370c      	adds	r7, #12
34008e46:	46bd      	mov	sp, r7
34008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
34008e4c:	4770      	bx	lr
34008e4e:	bf00      	nop
34008e50:	56028000 	.word	0x56028000

34008e54 <LL_RCC_GetLTDCClockSource>:
{
34008e54:	b480      	push	{r7}
34008e56:	b083      	sub	sp, #12
34008e58:	af00      	add	r7, sp, #0
34008e5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL));
34008e5c:	4b05      	ldr	r3, [pc, #20]	@ (34008e74 <LL_RCC_GetLTDCClockSource+0x20>)
34008e5e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34008e62:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
}
34008e66:	4618      	mov	r0, r3
34008e68:	370c      	adds	r7, #12
34008e6a:	46bd      	mov	sp, r7
34008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
34008e70:	4770      	bx	lr
34008e72:	bf00      	nop
34008e74:	56028000 	.word	0x56028000

34008e78 <LL_RCC_GetMDFClockSource>:
{
34008e78:	b480      	push	{r7}
34008e7a:	b083      	sub	sp, #12
34008e7c:	af00      	add	r7, sp, #0
34008e7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL));
34008e80:	4b05      	ldr	r3, [pc, #20]	@ (34008e98 <LL_RCC_GetMDFClockSource+0x20>)
34008e82:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34008e86:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
34008e8a:	4618      	mov	r0, r3
34008e8c:	370c      	adds	r7, #12
34008e8e:	46bd      	mov	sp, r7
34008e90:	f85d 7b04 	ldr.w	r7, [sp], #4
34008e94:	4770      	bx	lr
34008e96:	bf00      	nop
34008e98:	56028000 	.word	0x56028000

34008e9c <LL_RCC_GetPSSIClockSource>:
{
34008e9c:	b480      	push	{r7}
34008e9e:	b083      	sub	sp, #12
34008ea0:	af00      	add	r7, sp, #0
34008ea2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PSSISEL));
34008ea4:	4b05      	ldr	r3, [pc, #20]	@ (34008ebc <LL_RCC_GetPSSIClockSource+0x20>)
34008ea6:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008eaa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34008eae:	4618      	mov	r0, r3
34008eb0:	370c      	adds	r7, #12
34008eb2:	46bd      	mov	sp, r7
34008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
34008eb8:	4770      	bx	lr
34008eba:	bf00      	nop
34008ebc:	56028000 	.word	0x56028000

34008ec0 <LL_RCC_GetSAIClockSource>:
{
34008ec0:	b580      	push	{r7, lr}
34008ec2:	b082      	sub	sp, #8
34008ec4:	af00      	add	r7, sp, #0
34008ec6:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008ec8:	6878      	ldr	r0, [r7, #4]
34008eca:	f7ff fed7 	bl	34008c7c <LL_RCC_GetClockSource>
34008ece:	4603      	mov	r3, r0
}
34008ed0:	4618      	mov	r0, r3
34008ed2:	3708      	adds	r7, #8
34008ed4:	46bd      	mov	sp, r7
34008ed6:	bd80      	pop	{r7, pc}

34008ed8 <LL_RCC_GetSDMMCClockSource>:
{
34008ed8:	b580      	push	{r7, lr}
34008eda:	b082      	sub	sp, #8
34008edc:	af00      	add	r7, sp, #0
34008ede:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008ee0:	6878      	ldr	r0, [r7, #4]
34008ee2:	f7ff fecb 	bl	34008c7c <LL_RCC_GetClockSource>
34008ee6:	4603      	mov	r3, r0
}
34008ee8:	4618      	mov	r0, r3
34008eea:	3708      	adds	r7, #8
34008eec:	46bd      	mov	sp, r7
34008eee:	bd80      	pop	{r7, pc}

34008ef0 <LL_RCC_GetSPDIFRXClockSource>:
{
34008ef0:	b480      	push	{r7}
34008ef2:	b083      	sub	sp, #12
34008ef4:	af00      	add	r7, sp, #0
34008ef6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL));
34008ef8:	4b05      	ldr	r3, [pc, #20]	@ (34008f10 <LL_RCC_GetSPDIFRXClockSource+0x20>)
34008efa:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34008efe:	f003 0307 	and.w	r3, r3, #7
}
34008f02:	4618      	mov	r0, r3
34008f04:	370c      	adds	r7, #12
34008f06:	46bd      	mov	sp, r7
34008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
34008f0c:	4770      	bx	lr
34008f0e:	bf00      	nop
34008f10:	56028000 	.word	0x56028000

34008f14 <LL_RCC_GetSPIClockSource>:
{
34008f14:	b580      	push	{r7, lr}
34008f16:	b082      	sub	sp, #8
34008f18:	af00      	add	r7, sp, #0
34008f1a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008f1c:	6878      	ldr	r0, [r7, #4]
34008f1e:	f7ff fead 	bl	34008c7c <LL_RCC_GetClockSource>
34008f22:	4603      	mov	r3, r0
}
34008f24:	4618      	mov	r0, r3
34008f26:	3708      	adds	r7, #8
34008f28:	46bd      	mov	sp, r7
34008f2a:	bd80      	pop	{r7, pc}

34008f2c <LL_RCC_GetUSARTClockSource>:
{
34008f2c:	b580      	push	{r7, lr}
34008f2e:	b082      	sub	sp, #8
34008f30:	af00      	add	r7, sp, #0
34008f32:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008f34:	6878      	ldr	r0, [r7, #4]
34008f36:	f7ff fea1 	bl	34008c7c <LL_RCC_GetClockSource>
34008f3a:	4603      	mov	r3, r0
}
34008f3c:	4618      	mov	r0, r3
34008f3e:	3708      	adds	r7, #8
34008f40:	46bd      	mov	sp, r7
34008f42:	bd80      	pop	{r7, pc}

34008f44 <LL_RCC_GetUARTClockSource>:
{
34008f44:	b580      	push	{r7, lr}
34008f46:	b082      	sub	sp, #8
34008f48:	af00      	add	r7, sp, #0
34008f4a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008f4c:	6878      	ldr	r0, [r7, #4]
34008f4e:	f7ff fe95 	bl	34008c7c <LL_RCC_GetClockSource>
34008f52:	4603      	mov	r3, r0
}
34008f54:	4618      	mov	r0, r3
34008f56:	3708      	adds	r7, #8
34008f58:	46bd      	mov	sp, r7
34008f5a:	bd80      	pop	{r7, pc}

34008f5c <LL_RCC_GetUSBClockSource>:
{
34008f5c:	b580      	push	{r7, lr}
34008f5e:	b082      	sub	sp, #8
34008f60:	af00      	add	r7, sp, #0
34008f62:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008f64:	6878      	ldr	r0, [r7, #4]
34008f66:	f7ff fe89 	bl	34008c7c <LL_RCC_GetClockSource>
34008f6a:	4603      	mov	r3, r0
}
34008f6c:	4618      	mov	r0, r3
34008f6e:	3708      	adds	r7, #8
34008f70:	46bd      	mov	sp, r7
34008f72:	bd80      	pop	{r7, pc}

34008f74 <LL_RCC_GetXSPIClockSource>:
{
34008f74:	b580      	push	{r7, lr}
34008f76:	b082      	sub	sp, #8
34008f78:	af00      	add	r7, sp, #0
34008f7a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008f7c:	6878      	ldr	r0, [r7, #4]
34008f7e:	f7ff fe7d 	bl	34008c7c <LL_RCC_GetClockSource>
34008f82:	4603      	mov	r3, r0
}
34008f84:	4618      	mov	r0, r3
34008f86:	3708      	adds	r7, #8
34008f88:	46bd      	mov	sp, r7
34008f8a:	bd80      	pop	{r7, pc}

34008f8c <LL_RCC_SetRTCClockSource>:
{
34008f8c:	b480      	push	{r7}
34008f8e:	b083      	sub	sp, #12
34008f90:	af00      	add	r7, sp, #0
34008f92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCSEL, Source);
34008f94:	4b07      	ldr	r3, [pc, #28]	@ (34008fb4 <LL_RCC_SetRTCClockSource+0x28>)
34008f96:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008f9a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
34008f9e:	4905      	ldr	r1, [pc, #20]	@ (34008fb4 <LL_RCC_SetRTCClockSource+0x28>)
34008fa0:	687b      	ldr	r3, [r7, #4]
34008fa2:	4313      	orrs	r3, r2
34008fa4:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34008fa8:	bf00      	nop
34008faa:	370c      	adds	r7, #12
34008fac:	46bd      	mov	sp, r7
34008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
34008fb2:	4770      	bx	lr
34008fb4:	56028000 	.word	0x56028000

34008fb8 <LL_RCC_GetRTCClockSource>:
{
34008fb8:	b480      	push	{r7}
34008fba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCSEL));
34008fbc:	4b04      	ldr	r3, [pc, #16]	@ (34008fd0 <LL_RCC_GetRTCClockSource+0x18>)
34008fbe:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008fc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
34008fc6:	4618      	mov	r0, r3
34008fc8:	46bd      	mov	sp, r7
34008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
34008fce:	4770      	bx	lr
34008fd0:	56028000 	.word	0x56028000

34008fd4 <LL_RCC_SetRTC_HSEPrescaler>:
{
34008fd4:	b480      	push	{r7}
34008fd6:	b083      	sub	sp, #12
34008fd8:	af00      	add	r7, sp, #0
34008fda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCPRE, Prescaler);
34008fdc:	4b07      	ldr	r3, [pc, #28]	@ (34008ffc <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34008fde:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008fe2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
34008fe6:	4905      	ldr	r1, [pc, #20]	@ (34008ffc <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34008fe8:	687b      	ldr	r3, [r7, #4]
34008fea:	4313      	orrs	r3, r2
34008fec:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34008ff0:	bf00      	nop
34008ff2:	370c      	adds	r7, #12
34008ff4:	46bd      	mov	sp, r7
34008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
34008ffa:	4770      	bx	lr
34008ffc:	56028000 	.word	0x56028000

34009000 <LL_RCC_SetTIMPrescaler>:
{
34009000:	b480      	push	{r7}
34009002:	b083      	sub	sp, #12
34009004:	af00      	add	r7, sp, #0
34009006:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_TIMPRE, Prescaler << RCC_CFGR2_TIMPRE_Pos);
34009008:	4b07      	ldr	r3, [pc, #28]	@ (34009028 <LL_RCC_SetTIMPrescaler+0x28>)
3400900a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400900c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34009010:	687b      	ldr	r3, [r7, #4]
34009012:	061b      	lsls	r3, r3, #24
34009014:	4904      	ldr	r1, [pc, #16]	@ (34009028 <LL_RCC_SetTIMPrescaler+0x28>)
34009016:	4313      	orrs	r3, r2
34009018:	624b      	str	r3, [r1, #36]	@ 0x24
}
3400901a:	bf00      	nop
3400901c:	370c      	adds	r7, #12
3400901e:	46bd      	mov	sp, r7
34009020:	f85d 7b04 	ldr.w	r7, [sp], #4
34009024:	4770      	bx	lr
34009026:	bf00      	nop
34009028:	56028000 	.word	0x56028000

3400902c <LL_RCC_GetTIMPrescaler>:
{
3400902c:	b480      	push	{r7}
3400902e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
34009030:	4b04      	ldr	r3, [pc, #16]	@ (34009044 <LL_RCC_GetTIMPrescaler+0x18>)
34009032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34009034:	0e1b      	lsrs	r3, r3, #24
34009036:	f003 0303 	and.w	r3, r3, #3
}
3400903a:	4618      	mov	r0, r3
3400903c:	46bd      	mov	sp, r7
3400903e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009042:	4770      	bx	lr
34009044:	56028000 	.word	0x56028000

34009048 <LL_RCC_PLL1_GetSource>:
{
34009048:	b480      	push	{r7}
3400904a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
3400904c:	4b04      	ldr	r3, [pc, #16]	@ (34009060 <LL_RCC_PLL1_GetSource+0x18>)
3400904e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34009052:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34009056:	4618      	mov	r0, r3
34009058:	46bd      	mov	sp, r7
3400905a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400905e:	4770      	bx	lr
34009060:	56028000 	.word	0x56028000

34009064 <LL_RCC_PLL1_IsReady>:
{
34009064:	b480      	push	{r7}
34009066:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
34009068:	4b07      	ldr	r3, [pc, #28]	@ (34009088 <LL_RCC_PLL1_IsReady+0x24>)
3400906a:	685b      	ldr	r3, [r3, #4]
3400906c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34009070:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34009074:	d101      	bne.n	3400907a <LL_RCC_PLL1_IsReady+0x16>
34009076:	2301      	movs	r3, #1
34009078:	e000      	b.n	3400907c <LL_RCC_PLL1_IsReady+0x18>
3400907a:	2300      	movs	r3, #0
}
3400907c:	4618      	mov	r0, r3
3400907e:	46bd      	mov	sp, r7
34009080:	f85d 7b04 	ldr.w	r7, [sp], #4
34009084:	4770      	bx	lr
34009086:	bf00      	nop
34009088:	56028000 	.word	0x56028000

3400908c <LL_RCC_PLL1_IsEnabledBypass>:
{
3400908c:	b480      	push	{r7}
3400908e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34009090:	4b07      	ldr	r3, [pc, #28]	@ (340090b0 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
34009092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34009096:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3400909a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3400909e:	d101      	bne.n	340090a4 <LL_RCC_PLL1_IsEnabledBypass+0x18>
340090a0:	2301      	movs	r3, #1
340090a2:	e000      	b.n	340090a6 <LL_RCC_PLL1_IsEnabledBypass+0x1a>
340090a4:	2300      	movs	r3, #0
}
340090a6:	4618      	mov	r0, r3
340090a8:	46bd      	mov	sp, r7
340090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
340090ae:	4770      	bx	lr
340090b0:	56028000 	.word	0x56028000

340090b4 <LL_RCC_PLL1_GetN>:
{
340090b4:	b480      	push	{r7}
340090b6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVN) >> RCC_PLL1CFGR1_PLL1DIVN_Pos));
340090b8:	4b05      	ldr	r3, [pc, #20]	@ (340090d0 <LL_RCC_PLL1_GetN+0x1c>)
340090ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340090be:	0a1b      	lsrs	r3, r3, #8
340090c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
340090c4:	4618      	mov	r0, r3
340090c6:	46bd      	mov	sp, r7
340090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
340090cc:	4770      	bx	lr
340090ce:	bf00      	nop
340090d0:	56028000 	.word	0x56028000

340090d4 <LL_RCC_PLL1_GetM>:
{
340090d4:	b480      	push	{r7}
340090d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVM) >> RCC_PLL1CFGR1_PLL1DIVM_Pos);
340090d8:	4b05      	ldr	r3, [pc, #20]	@ (340090f0 <LL_RCC_PLL1_GetM+0x1c>)
340090da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340090de:	0d1b      	lsrs	r3, r3, #20
340090e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
340090e4:	4618      	mov	r0, r3
340090e6:	46bd      	mov	sp, r7
340090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
340090ec:	4770      	bx	lr
340090ee:	bf00      	nop
340090f0:	56028000 	.word	0x56028000

340090f4 <LL_RCC_PLL1_GetP1>:
{
340090f4:	b480      	push	{r7}
340090f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV1) >> RCC_PLL1CFGR3_PLL1PDIV1_Pos);
340090f8:	4b05      	ldr	r3, [pc, #20]	@ (34009110 <LL_RCC_PLL1_GetP1+0x1c>)
340090fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
340090fe:	0edb      	lsrs	r3, r3, #27
34009100:	f003 0307 	and.w	r3, r3, #7
}
34009104:	4618      	mov	r0, r3
34009106:	46bd      	mov	sp, r7
34009108:	f85d 7b04 	ldr.w	r7, [sp], #4
3400910c:	4770      	bx	lr
3400910e:	bf00      	nop
34009110:	56028000 	.word	0x56028000

34009114 <LL_RCC_PLL1_GetP2>:
{
34009114:	b480      	push	{r7}
34009116:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV2) >> RCC_PLL1CFGR3_PLL1PDIV2_Pos);
34009118:	4b05      	ldr	r3, [pc, #20]	@ (34009130 <LL_RCC_PLL1_GetP2+0x1c>)
3400911a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400911e:	0e1b      	lsrs	r3, r3, #24
34009120:	f003 0307 	and.w	r3, r3, #7
}
34009124:	4618      	mov	r0, r3
34009126:	46bd      	mov	sp, r7
34009128:	f85d 7b04 	ldr.w	r7, [sp], #4
3400912c:	4770      	bx	lr
3400912e:	bf00      	nop
34009130:	56028000 	.word	0x56028000

34009134 <LL_RCC_PLL1P_IsEnabled>:
{
34009134:	b480      	push	{r7}
34009136:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIVEN) == RCC_PLL1CFGR3_PLL1PDIVEN) ? 1UL : 0UL);
34009138:	4b07      	ldr	r3, [pc, #28]	@ (34009158 <LL_RCC_PLL1P_IsEnabled+0x24>)
3400913a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400913e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34009142:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34009146:	d101      	bne.n	3400914c <LL_RCC_PLL1P_IsEnabled+0x18>
34009148:	2301      	movs	r3, #1
3400914a:	e000      	b.n	3400914e <LL_RCC_PLL1P_IsEnabled+0x1a>
3400914c:	2300      	movs	r3, #0
}
3400914e:	4618      	mov	r0, r3
34009150:	46bd      	mov	sp, r7
34009152:	f85d 7b04 	ldr.w	r7, [sp], #4
34009156:	4770      	bx	lr
34009158:	56028000 	.word	0x56028000

3400915c <LL_RCC_PLL1_GetFRACN>:
{
3400915c:	b480      	push	{r7}
3400915e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >> RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);
34009160:	4b04      	ldr	r3, [pc, #16]	@ (34009174 <LL_RCC_PLL1_GetFRACN+0x18>)
34009162:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34009166:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
3400916a:	4618      	mov	r0, r3
3400916c:	46bd      	mov	sp, r7
3400916e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009172:	4770      	bx	lr
34009174:	56028000 	.word	0x56028000

34009178 <LL_RCC_PLL2_GetSource>:
{
34009178:	b480      	push	{r7}
3400917a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
3400917c:	4b04      	ldr	r3, [pc, #16]	@ (34009190 <LL_RCC_PLL2_GetSource+0x18>)
3400917e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34009182:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34009186:	4618      	mov	r0, r3
34009188:	46bd      	mov	sp, r7
3400918a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400918e:	4770      	bx	lr
34009190:	56028000 	.word	0x56028000

34009194 <LL_RCC_PLL2_IsReady>:
{
34009194:	b480      	push	{r7}
34009196:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34009198:	4b07      	ldr	r3, [pc, #28]	@ (340091b8 <LL_RCC_PLL2_IsReady+0x24>)
3400919a:	685b      	ldr	r3, [r3, #4]
3400919c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
340091a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
340091a4:	d101      	bne.n	340091aa <LL_RCC_PLL2_IsReady+0x16>
340091a6:	2301      	movs	r3, #1
340091a8:	e000      	b.n	340091ac <LL_RCC_PLL2_IsReady+0x18>
340091aa:	2300      	movs	r3, #0
}
340091ac:	4618      	mov	r0, r3
340091ae:	46bd      	mov	sp, r7
340091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
340091b4:	4770      	bx	lr
340091b6:	bf00      	nop
340091b8:	56028000 	.word	0x56028000

340091bc <LL_RCC_PLL2_IsEnabledBypass>:
{
340091bc:	b480      	push	{r7}
340091be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
340091c0:	4b07      	ldr	r3, [pc, #28]	@ (340091e0 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
340091c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
340091c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
340091ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
340091ce:	d101      	bne.n	340091d4 <LL_RCC_PLL2_IsEnabledBypass+0x18>
340091d0:	2301      	movs	r3, #1
340091d2:	e000      	b.n	340091d6 <LL_RCC_PLL2_IsEnabledBypass+0x1a>
340091d4:	2300      	movs	r3, #0
}
340091d6:	4618      	mov	r0, r3
340091d8:	46bd      	mov	sp, r7
340091da:	f85d 7b04 	ldr.w	r7, [sp], #4
340091de:	4770      	bx	lr
340091e0:	56028000 	.word	0x56028000

340091e4 <LL_RCC_PLL2_GetN>:
{
340091e4:	b480      	push	{r7}
340091e6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVN) >> RCC_PLL2CFGR1_PLL2DIVN_Pos));
340091e8:	4b05      	ldr	r3, [pc, #20]	@ (34009200 <LL_RCC_PLL2_GetN+0x1c>)
340091ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
340091ee:	0a1b      	lsrs	r3, r3, #8
340091f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
340091f4:	4618      	mov	r0, r3
340091f6:	46bd      	mov	sp, r7
340091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
340091fc:	4770      	bx	lr
340091fe:	bf00      	nop
34009200:	56028000 	.word	0x56028000

34009204 <LL_RCC_PLL2_GetM>:
{
34009204:	b480      	push	{r7}
34009206:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVM) >> RCC_PLL2CFGR1_PLL2DIVM_Pos);
34009208:	4b05      	ldr	r3, [pc, #20]	@ (34009220 <LL_RCC_PLL2_GetM+0x1c>)
3400920a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400920e:	0d1b      	lsrs	r3, r3, #20
34009210:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34009214:	4618      	mov	r0, r3
34009216:	46bd      	mov	sp, r7
34009218:	f85d 7b04 	ldr.w	r7, [sp], #4
3400921c:	4770      	bx	lr
3400921e:	bf00      	nop
34009220:	56028000 	.word	0x56028000

34009224 <LL_RCC_PLL2_GetP1>:
{
34009224:	b480      	push	{r7}
34009226:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV1) >> RCC_PLL2CFGR3_PLL2PDIV1_Pos);
34009228:	4b05      	ldr	r3, [pc, #20]	@ (34009240 <LL_RCC_PLL2_GetP1+0x1c>)
3400922a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400922e:	0edb      	lsrs	r3, r3, #27
34009230:	f003 0307 	and.w	r3, r3, #7
}
34009234:	4618      	mov	r0, r3
34009236:	46bd      	mov	sp, r7
34009238:	f85d 7b04 	ldr.w	r7, [sp], #4
3400923c:	4770      	bx	lr
3400923e:	bf00      	nop
34009240:	56028000 	.word	0x56028000

34009244 <LL_RCC_PLL2_GetP2>:
{
34009244:	b480      	push	{r7}
34009246:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV2) >> RCC_PLL2CFGR3_PLL2PDIV2_Pos);
34009248:	4b05      	ldr	r3, [pc, #20]	@ (34009260 <LL_RCC_PLL2_GetP2+0x1c>)
3400924a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400924e:	0e1b      	lsrs	r3, r3, #24
34009250:	f003 0307 	and.w	r3, r3, #7
}
34009254:	4618      	mov	r0, r3
34009256:	46bd      	mov	sp, r7
34009258:	f85d 7b04 	ldr.w	r7, [sp], #4
3400925c:	4770      	bx	lr
3400925e:	bf00      	nop
34009260:	56028000 	.word	0x56028000

34009264 <LL_RCC_PLL2P_IsEnabled>:
{
34009264:	b480      	push	{r7}
34009266:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIVEN) == RCC_PLL2CFGR3_PLL2PDIVEN) ? 1UL : 0UL);
34009268:	4b07      	ldr	r3, [pc, #28]	@ (34009288 <LL_RCC_PLL2P_IsEnabled+0x24>)
3400926a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400926e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34009272:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34009276:	d101      	bne.n	3400927c <LL_RCC_PLL2P_IsEnabled+0x18>
34009278:	2301      	movs	r3, #1
3400927a:	e000      	b.n	3400927e <LL_RCC_PLL2P_IsEnabled+0x1a>
3400927c:	2300      	movs	r3, #0
}
3400927e:	4618      	mov	r0, r3
34009280:	46bd      	mov	sp, r7
34009282:	f85d 7b04 	ldr.w	r7, [sp], #4
34009286:	4770      	bx	lr
34009288:	56028000 	.word	0x56028000

3400928c <LL_RCC_PLL2_GetFRACN>:
{
3400928c:	b480      	push	{r7}
3400928e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >> RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos);
34009290:	4b04      	ldr	r3, [pc, #16]	@ (340092a4 <LL_RCC_PLL2_GetFRACN+0x18>)
34009292:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34009296:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
3400929a:	4618      	mov	r0, r3
3400929c:	46bd      	mov	sp, r7
3400929e:	f85d 7b04 	ldr.w	r7, [sp], #4
340092a2:	4770      	bx	lr
340092a4:	56028000 	.word	0x56028000

340092a8 <LL_RCC_PLL3_GetSource>:
{
340092a8:	b480      	push	{r7}
340092aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
340092ac:	4b04      	ldr	r3, [pc, #16]	@ (340092c0 <LL_RCC_PLL3_GetSource+0x18>)
340092ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
340092b2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
340092b6:	4618      	mov	r0, r3
340092b8:	46bd      	mov	sp, r7
340092ba:	f85d 7b04 	ldr.w	r7, [sp], #4
340092be:	4770      	bx	lr
340092c0:	56028000 	.word	0x56028000

340092c4 <LL_RCC_PLL3_IsReady>:
{
340092c4:	b480      	push	{r7}
340092c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
340092c8:	4b07      	ldr	r3, [pc, #28]	@ (340092e8 <LL_RCC_PLL3_IsReady+0x24>)
340092ca:	685b      	ldr	r3, [r3, #4]
340092cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340092d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
340092d4:	d101      	bne.n	340092da <LL_RCC_PLL3_IsReady+0x16>
340092d6:	2301      	movs	r3, #1
340092d8:	e000      	b.n	340092dc <LL_RCC_PLL3_IsReady+0x18>
340092da:	2300      	movs	r3, #0
}
340092dc:	4618      	mov	r0, r3
340092de:	46bd      	mov	sp, r7
340092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
340092e4:	4770      	bx	lr
340092e6:	bf00      	nop
340092e8:	56028000 	.word	0x56028000

340092ec <LL_RCC_PLL3_IsEnabledBypass>:
{
340092ec:	b480      	push	{r7}
340092ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
340092f0:	4b07      	ldr	r3, [pc, #28]	@ (34009310 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
340092f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
340092f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
340092fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
340092fe:	d101      	bne.n	34009304 <LL_RCC_PLL3_IsEnabledBypass+0x18>
34009300:	2301      	movs	r3, #1
34009302:	e000      	b.n	34009306 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34009304:	2300      	movs	r3, #0
}
34009306:	4618      	mov	r0, r3
34009308:	46bd      	mov	sp, r7
3400930a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400930e:	4770      	bx	lr
34009310:	56028000 	.word	0x56028000

34009314 <LL_RCC_PLL3_GetN>:
{
34009314:	b480      	push	{r7}
34009316:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVN) >> RCC_PLL3CFGR1_PLL3DIVN_Pos));
34009318:	4b05      	ldr	r3, [pc, #20]	@ (34009330 <LL_RCC_PLL3_GetN+0x1c>)
3400931a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400931e:	0a1b      	lsrs	r3, r3, #8
34009320:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34009324:	4618      	mov	r0, r3
34009326:	46bd      	mov	sp, r7
34009328:	f85d 7b04 	ldr.w	r7, [sp], #4
3400932c:	4770      	bx	lr
3400932e:	bf00      	nop
34009330:	56028000 	.word	0x56028000

34009334 <LL_RCC_PLL3_GetM>:
{
34009334:	b480      	push	{r7}
34009336:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVM) >> RCC_PLL3CFGR1_PLL3DIVM_Pos);
34009338:	4b05      	ldr	r3, [pc, #20]	@ (34009350 <LL_RCC_PLL3_GetM+0x1c>)
3400933a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400933e:	0d1b      	lsrs	r3, r3, #20
34009340:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34009344:	4618      	mov	r0, r3
34009346:	46bd      	mov	sp, r7
34009348:	f85d 7b04 	ldr.w	r7, [sp], #4
3400934c:	4770      	bx	lr
3400934e:	bf00      	nop
34009350:	56028000 	.word	0x56028000

34009354 <LL_RCC_PLL3_GetP1>:
{
34009354:	b480      	push	{r7}
34009356:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV1) >> RCC_PLL3CFGR3_PLL3PDIV1_Pos);
34009358:	4b05      	ldr	r3, [pc, #20]	@ (34009370 <LL_RCC_PLL3_GetP1+0x1c>)
3400935a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400935e:	0edb      	lsrs	r3, r3, #27
34009360:	f003 0307 	and.w	r3, r3, #7
}
34009364:	4618      	mov	r0, r3
34009366:	46bd      	mov	sp, r7
34009368:	f85d 7b04 	ldr.w	r7, [sp], #4
3400936c:	4770      	bx	lr
3400936e:	bf00      	nop
34009370:	56028000 	.word	0x56028000

34009374 <LL_RCC_PLL3_GetP2>:
{
34009374:	b480      	push	{r7}
34009376:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV2) >> RCC_PLL3CFGR3_PLL3PDIV2_Pos);
34009378:	4b05      	ldr	r3, [pc, #20]	@ (34009390 <LL_RCC_PLL3_GetP2+0x1c>)
3400937a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400937e:	0e1b      	lsrs	r3, r3, #24
34009380:	f003 0307 	and.w	r3, r3, #7
}
34009384:	4618      	mov	r0, r3
34009386:	46bd      	mov	sp, r7
34009388:	f85d 7b04 	ldr.w	r7, [sp], #4
3400938c:	4770      	bx	lr
3400938e:	bf00      	nop
34009390:	56028000 	.word	0x56028000

34009394 <LL_RCC_PLL3P_IsEnabled>:
{
34009394:	b480      	push	{r7}
34009396:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIVEN) == RCC_PLL3CFGR3_PLL3PDIVEN) ? 1UL : 0UL);
34009398:	4b07      	ldr	r3, [pc, #28]	@ (340093b8 <LL_RCC_PLL3P_IsEnabled+0x24>)
3400939a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400939e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
340093a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
340093a6:	d101      	bne.n	340093ac <LL_RCC_PLL3P_IsEnabled+0x18>
340093a8:	2301      	movs	r3, #1
340093aa:	e000      	b.n	340093ae <LL_RCC_PLL3P_IsEnabled+0x1a>
340093ac:	2300      	movs	r3, #0
}
340093ae:	4618      	mov	r0, r3
340093b0:	46bd      	mov	sp, r7
340093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
340093b6:	4770      	bx	lr
340093b8:	56028000 	.word	0x56028000

340093bc <LL_RCC_PLL3_GetFRACN>:
{
340093bc:	b480      	push	{r7}
340093be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >> RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos);
340093c0:	4b04      	ldr	r3, [pc, #16]	@ (340093d4 <LL_RCC_PLL3_GetFRACN+0x18>)
340093c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
340093c6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
340093ca:	4618      	mov	r0, r3
340093cc:	46bd      	mov	sp, r7
340093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
340093d2:	4770      	bx	lr
340093d4:	56028000 	.word	0x56028000

340093d8 <LL_RCC_PLL4_GetSource>:
{
340093d8:	b480      	push	{r7}
340093da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
340093dc:	4b04      	ldr	r3, [pc, #16]	@ (340093f0 <LL_RCC_PLL4_GetSource+0x18>)
340093de:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
340093e2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
340093e6:	4618      	mov	r0, r3
340093e8:	46bd      	mov	sp, r7
340093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
340093ee:	4770      	bx	lr
340093f0:	56028000 	.word	0x56028000

340093f4 <LL_RCC_PLL4_IsReady>:
{
340093f4:	b480      	push	{r7}
340093f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
340093f8:	4b07      	ldr	r3, [pc, #28]	@ (34009418 <LL_RCC_PLL4_IsReady+0x24>)
340093fa:	685b      	ldr	r3, [r3, #4]
340093fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34009400:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34009404:	d101      	bne.n	3400940a <LL_RCC_PLL4_IsReady+0x16>
34009406:	2301      	movs	r3, #1
34009408:	e000      	b.n	3400940c <LL_RCC_PLL4_IsReady+0x18>
3400940a:	2300      	movs	r3, #0
}
3400940c:	4618      	mov	r0, r3
3400940e:	46bd      	mov	sp, r7
34009410:	f85d 7b04 	ldr.w	r7, [sp], #4
34009414:	4770      	bx	lr
34009416:	bf00      	nop
34009418:	56028000 	.word	0x56028000

3400941c <LL_RCC_PLL4_IsEnabledBypass>:
{
3400941c:	b480      	push	{r7}
3400941e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34009420:	4b07      	ldr	r3, [pc, #28]	@ (34009440 <LL_RCC_PLL4_IsEnabledBypass+0x24>)
34009422:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34009426:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3400942a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3400942e:	d101      	bne.n	34009434 <LL_RCC_PLL4_IsEnabledBypass+0x18>
34009430:	2301      	movs	r3, #1
34009432:	e000      	b.n	34009436 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34009434:	2300      	movs	r3, #0
}
34009436:	4618      	mov	r0, r3
34009438:	46bd      	mov	sp, r7
3400943a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400943e:	4770      	bx	lr
34009440:	56028000 	.word	0x56028000

34009444 <LL_RCC_PLL4_GetN>:
{
34009444:	b480      	push	{r7}
34009446:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVN) >> RCC_PLL4CFGR1_PLL4DIVN_Pos));
34009448:	4b05      	ldr	r3, [pc, #20]	@ (34009460 <LL_RCC_PLL4_GetN+0x1c>)
3400944a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3400944e:	0a1b      	lsrs	r3, r3, #8
34009450:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34009454:	4618      	mov	r0, r3
34009456:	46bd      	mov	sp, r7
34009458:	f85d 7b04 	ldr.w	r7, [sp], #4
3400945c:	4770      	bx	lr
3400945e:	bf00      	nop
34009460:	56028000 	.word	0x56028000

34009464 <LL_RCC_PLL4_GetM>:
{
34009464:	b480      	push	{r7}
34009466:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVM) >> RCC_PLL4CFGR1_PLL4DIVM_Pos);
34009468:	4b05      	ldr	r3, [pc, #20]	@ (34009480 <LL_RCC_PLL4_GetM+0x1c>)
3400946a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3400946e:	0d1b      	lsrs	r3, r3, #20
34009470:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34009474:	4618      	mov	r0, r3
34009476:	46bd      	mov	sp, r7
34009478:	f85d 7b04 	ldr.w	r7, [sp], #4
3400947c:	4770      	bx	lr
3400947e:	bf00      	nop
34009480:	56028000 	.word	0x56028000

34009484 <LL_RCC_PLL4_GetP1>:
{
34009484:	b480      	push	{r7}
34009486:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV1) >> RCC_PLL4CFGR3_PLL4PDIV1_Pos);
34009488:	4b05      	ldr	r3, [pc, #20]	@ (340094a0 <LL_RCC_PLL4_GetP1+0x1c>)
3400948a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400948e:	0edb      	lsrs	r3, r3, #27
34009490:	f003 0307 	and.w	r3, r3, #7
}
34009494:	4618      	mov	r0, r3
34009496:	46bd      	mov	sp, r7
34009498:	f85d 7b04 	ldr.w	r7, [sp], #4
3400949c:	4770      	bx	lr
3400949e:	bf00      	nop
340094a0:	56028000 	.word	0x56028000

340094a4 <LL_RCC_PLL4_GetP2>:
{
340094a4:	b480      	push	{r7}
340094a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV2) >> RCC_PLL4CFGR3_PLL4PDIV2_Pos);
340094a8:	4b05      	ldr	r3, [pc, #20]	@ (340094c0 <LL_RCC_PLL4_GetP2+0x1c>)
340094aa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
340094ae:	0e1b      	lsrs	r3, r3, #24
340094b0:	f003 0307 	and.w	r3, r3, #7
}
340094b4:	4618      	mov	r0, r3
340094b6:	46bd      	mov	sp, r7
340094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340094bc:	4770      	bx	lr
340094be:	bf00      	nop
340094c0:	56028000 	.word	0x56028000

340094c4 <LL_RCC_PLL4P_IsEnabled>:
{
340094c4:	b480      	push	{r7}
340094c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIVEN) == RCC_PLL4CFGR3_PLL4PDIVEN) ? 1UL : 0UL);
340094c8:	4b07      	ldr	r3, [pc, #28]	@ (340094e8 <LL_RCC_PLL4P_IsEnabled+0x24>)
340094ca:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
340094ce:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
340094d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
340094d6:	d101      	bne.n	340094dc <LL_RCC_PLL4P_IsEnabled+0x18>
340094d8:	2301      	movs	r3, #1
340094da:	e000      	b.n	340094de <LL_RCC_PLL4P_IsEnabled+0x1a>
340094dc:	2300      	movs	r3, #0
}
340094de:	4618      	mov	r0, r3
340094e0:	46bd      	mov	sp, r7
340094e2:	f85d 7b04 	ldr.w	r7, [sp], #4
340094e6:	4770      	bx	lr
340094e8:	56028000 	.word	0x56028000

340094ec <LL_RCC_PLL4_GetFRACN>:
{
340094ec:	b480      	push	{r7}
340094ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos);
340094f0:	4b04      	ldr	r3, [pc, #16]	@ (34009504 <LL_RCC_PLL4_GetFRACN+0x18>)
340094f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
340094f6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
340094fa:	4618      	mov	r0, r3
340094fc:	46bd      	mov	sp, r7
340094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34009502:	4770      	bx	lr
34009504:	56028000 	.word	0x56028000

34009508 <LL_RCC_IC3_Enable>:
{
34009508:	b480      	push	{r7}
3400950a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
3400950c:	4b04      	ldr	r3, [pc, #16]	@ (34009520 <LL_RCC_IC3_Enable+0x18>)
3400950e:	2204      	movs	r2, #4
34009510:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009514:	bf00      	nop
34009516:	46bd      	mov	sp, r7
34009518:	f85d 7b04 	ldr.w	r7, [sp], #4
3400951c:	4770      	bx	lr
3400951e:	bf00      	nop
34009520:	56028000 	.word	0x56028000

34009524 <LL_RCC_IC3_IsEnabled>:
{
34009524:	b480      	push	{r7}
34009526:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC3EN) == RCC_DIVENR_IC3EN) ? 1UL : 0UL);
34009528:	4b07      	ldr	r3, [pc, #28]	@ (34009548 <LL_RCC_IC3_IsEnabled+0x24>)
3400952a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400952e:	f003 0304 	and.w	r3, r3, #4
34009532:	2b04      	cmp	r3, #4
34009534:	d101      	bne.n	3400953a <LL_RCC_IC3_IsEnabled+0x16>
34009536:	2301      	movs	r3, #1
34009538:	e000      	b.n	3400953c <LL_RCC_IC3_IsEnabled+0x18>
3400953a:	2300      	movs	r3, #0
}
3400953c:	4618      	mov	r0, r3
3400953e:	46bd      	mov	sp, r7
34009540:	f85d 7b04 	ldr.w	r7, [sp], #4
34009544:	4770      	bx	lr
34009546:	bf00      	nop
34009548:	56028000 	.word	0x56028000

3400954c <LL_RCC_IC3_GetSource>:
{
3400954c:	b480      	push	{r7}
3400954e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
34009550:	4b04      	ldr	r3, [pc, #16]	@ (34009564 <LL_RCC_IC3_GetSource+0x18>)
34009552:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34009556:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3400955a:	4618      	mov	r0, r3
3400955c:	46bd      	mov	sp, r7
3400955e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009562:	4770      	bx	lr
34009564:	56028000 	.word	0x56028000

34009568 <LL_RCC_IC3_GetDivider>:
{
34009568:	b480      	push	{r7}
3400956a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
3400956c:	4b05      	ldr	r3, [pc, #20]	@ (34009584 <LL_RCC_IC3_GetDivider+0x1c>)
3400956e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34009572:	0c1b      	lsrs	r3, r3, #16
34009574:	b2db      	uxtb	r3, r3
34009576:	3301      	adds	r3, #1
}
34009578:	4618      	mov	r0, r3
3400957a:	46bd      	mov	sp, r7
3400957c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009580:	4770      	bx	lr
34009582:	bf00      	nop
34009584:	56028000 	.word	0x56028000

34009588 <LL_RCC_IC4_Enable>:
{
34009588:	b480      	push	{r7}
3400958a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
3400958c:	4b04      	ldr	r3, [pc, #16]	@ (340095a0 <LL_RCC_IC4_Enable+0x18>)
3400958e:	2208      	movs	r2, #8
34009590:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009594:	bf00      	nop
34009596:	46bd      	mov	sp, r7
34009598:	f85d 7b04 	ldr.w	r7, [sp], #4
3400959c:	4770      	bx	lr
3400959e:	bf00      	nop
340095a0:	56028000 	.word	0x56028000

340095a4 <LL_RCC_IC4_IsEnabled>:
{
340095a4:	b480      	push	{r7}
340095a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
340095a8:	4b07      	ldr	r3, [pc, #28]	@ (340095c8 <LL_RCC_IC4_IsEnabled+0x24>)
340095aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340095ae:	f003 0308 	and.w	r3, r3, #8
340095b2:	2b08      	cmp	r3, #8
340095b4:	d101      	bne.n	340095ba <LL_RCC_IC4_IsEnabled+0x16>
340095b6:	2301      	movs	r3, #1
340095b8:	e000      	b.n	340095bc <LL_RCC_IC4_IsEnabled+0x18>
340095ba:	2300      	movs	r3, #0
}
340095bc:	4618      	mov	r0, r3
340095be:	46bd      	mov	sp, r7
340095c0:	f85d 7b04 	ldr.w	r7, [sp], #4
340095c4:	4770      	bx	lr
340095c6:	bf00      	nop
340095c8:	56028000 	.word	0x56028000

340095cc <LL_RCC_IC4_GetSource>:
{
340095cc:	b480      	push	{r7}
340095ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
340095d0:	4b04      	ldr	r3, [pc, #16]	@ (340095e4 <LL_RCC_IC4_GetSource+0x18>)
340095d2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
340095d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
340095da:	4618      	mov	r0, r3
340095dc:	46bd      	mov	sp, r7
340095de:	f85d 7b04 	ldr.w	r7, [sp], #4
340095e2:	4770      	bx	lr
340095e4:	56028000 	.word	0x56028000

340095e8 <LL_RCC_IC4_GetDivider>:
{
340095e8:	b480      	push	{r7}
340095ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
340095ec:	4b05      	ldr	r3, [pc, #20]	@ (34009604 <LL_RCC_IC4_GetDivider+0x1c>)
340095ee:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
340095f2:	0c1b      	lsrs	r3, r3, #16
340095f4:	b2db      	uxtb	r3, r3
340095f6:	3301      	adds	r3, #1
}
340095f8:	4618      	mov	r0, r3
340095fa:	46bd      	mov	sp, r7
340095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009600:	4770      	bx	lr
34009602:	bf00      	nop
34009604:	56028000 	.word	0x56028000

34009608 <LL_RCC_IC5_Enable>:
{
34009608:	b480      	push	{r7}
3400960a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
3400960c:	4b04      	ldr	r3, [pc, #16]	@ (34009620 <LL_RCC_IC5_Enable+0x18>)
3400960e:	2210      	movs	r2, #16
34009610:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009614:	bf00      	nop
34009616:	46bd      	mov	sp, r7
34009618:	f85d 7b04 	ldr.w	r7, [sp], #4
3400961c:	4770      	bx	lr
3400961e:	bf00      	nop
34009620:	56028000 	.word	0x56028000

34009624 <LL_RCC_IC5_IsEnabled>:
{
34009624:	b480      	push	{r7}
34009626:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC5EN) == RCC_DIVENR_IC5EN) ? 1UL : 0UL);
34009628:	4b07      	ldr	r3, [pc, #28]	@ (34009648 <LL_RCC_IC5_IsEnabled+0x24>)
3400962a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400962e:	f003 0310 	and.w	r3, r3, #16
34009632:	2b10      	cmp	r3, #16
34009634:	d101      	bne.n	3400963a <LL_RCC_IC5_IsEnabled+0x16>
34009636:	2301      	movs	r3, #1
34009638:	e000      	b.n	3400963c <LL_RCC_IC5_IsEnabled+0x18>
3400963a:	2300      	movs	r3, #0
}
3400963c:	4618      	mov	r0, r3
3400963e:	46bd      	mov	sp, r7
34009640:	f85d 7b04 	ldr.w	r7, [sp], #4
34009644:	4770      	bx	lr
34009646:	bf00      	nop
34009648:	56028000 	.word	0x56028000

3400964c <LL_RCC_IC5_GetSource>:
{
3400964c:	b480      	push	{r7}
3400964e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
34009650:	4b04      	ldr	r3, [pc, #16]	@ (34009664 <LL_RCC_IC5_GetSource+0x18>)
34009652:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34009656:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3400965a:	4618      	mov	r0, r3
3400965c:	46bd      	mov	sp, r7
3400965e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009662:	4770      	bx	lr
34009664:	56028000 	.word	0x56028000

34009668 <LL_RCC_IC5_GetDivider>:
{
34009668:	b480      	push	{r7}
3400966a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
3400966c:	4b05      	ldr	r3, [pc, #20]	@ (34009684 <LL_RCC_IC5_GetDivider+0x1c>)
3400966e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34009672:	0c1b      	lsrs	r3, r3, #16
34009674:	b2db      	uxtb	r3, r3
34009676:	3301      	adds	r3, #1
}
34009678:	4618      	mov	r0, r3
3400967a:	46bd      	mov	sp, r7
3400967c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009680:	4770      	bx	lr
34009682:	bf00      	nop
34009684:	56028000 	.word	0x56028000

34009688 <LL_RCC_IC7_Enable>:
{
34009688:	b480      	push	{r7}
3400968a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
3400968c:	4b04      	ldr	r3, [pc, #16]	@ (340096a0 <LL_RCC_IC7_Enable+0x18>)
3400968e:	2240      	movs	r2, #64	@ 0x40
34009690:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009694:	bf00      	nop
34009696:	46bd      	mov	sp, r7
34009698:	f85d 7b04 	ldr.w	r7, [sp], #4
3400969c:	4770      	bx	lr
3400969e:	bf00      	nop
340096a0:	56028000 	.word	0x56028000

340096a4 <LL_RCC_IC7_IsEnabled>:
{
340096a4:	b480      	push	{r7}
340096a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC7EN) == RCC_DIVENR_IC7EN) ? 1UL : 0UL);
340096a8:	4b07      	ldr	r3, [pc, #28]	@ (340096c8 <LL_RCC_IC7_IsEnabled+0x24>)
340096aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340096ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
340096b2:	2b40      	cmp	r3, #64	@ 0x40
340096b4:	d101      	bne.n	340096ba <LL_RCC_IC7_IsEnabled+0x16>
340096b6:	2301      	movs	r3, #1
340096b8:	e000      	b.n	340096bc <LL_RCC_IC7_IsEnabled+0x18>
340096ba:	2300      	movs	r3, #0
}
340096bc:	4618      	mov	r0, r3
340096be:	46bd      	mov	sp, r7
340096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
340096c4:	4770      	bx	lr
340096c6:	bf00      	nop
340096c8:	56028000 	.word	0x56028000

340096cc <LL_RCC_IC7_GetSource>:
{
340096cc:	b480      	push	{r7}
340096ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
340096d0:	4b04      	ldr	r3, [pc, #16]	@ (340096e4 <LL_RCC_IC7_GetSource+0x18>)
340096d2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
340096d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
340096da:	4618      	mov	r0, r3
340096dc:	46bd      	mov	sp, r7
340096de:	f85d 7b04 	ldr.w	r7, [sp], #4
340096e2:	4770      	bx	lr
340096e4:	56028000 	.word	0x56028000

340096e8 <LL_RCC_IC7_GetDivider>:
{
340096e8:	b480      	push	{r7}
340096ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7INT) >> RCC_IC7CFGR_IC7INT_Pos) + 1UL);
340096ec:	4b05      	ldr	r3, [pc, #20]	@ (34009704 <LL_RCC_IC7_GetDivider+0x1c>)
340096ee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
340096f2:	0c1b      	lsrs	r3, r3, #16
340096f4:	b2db      	uxtb	r3, r3
340096f6:	3301      	adds	r3, #1
}
340096f8:	4618      	mov	r0, r3
340096fa:	46bd      	mov	sp, r7
340096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009700:	4770      	bx	lr
34009702:	bf00      	nop
34009704:	56028000 	.word	0x56028000

34009708 <LL_RCC_IC8_Enable>:
{
34009708:	b480      	push	{r7}
3400970a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
3400970c:	4b04      	ldr	r3, [pc, #16]	@ (34009720 <LL_RCC_IC8_Enable+0x18>)
3400970e:	2280      	movs	r2, #128	@ 0x80
34009710:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009714:	bf00      	nop
34009716:	46bd      	mov	sp, r7
34009718:	f85d 7b04 	ldr.w	r7, [sp], #4
3400971c:	4770      	bx	lr
3400971e:	bf00      	nop
34009720:	56028000 	.word	0x56028000

34009724 <LL_RCC_IC8_IsEnabled>:
{
34009724:	b480      	push	{r7}
34009726:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC8EN) == RCC_DIVENR_IC8EN) ? 1UL : 0UL);
34009728:	4b07      	ldr	r3, [pc, #28]	@ (34009748 <LL_RCC_IC8_IsEnabled+0x24>)
3400972a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400972e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34009732:	2b80      	cmp	r3, #128	@ 0x80
34009734:	d101      	bne.n	3400973a <LL_RCC_IC8_IsEnabled+0x16>
34009736:	2301      	movs	r3, #1
34009738:	e000      	b.n	3400973c <LL_RCC_IC8_IsEnabled+0x18>
3400973a:	2300      	movs	r3, #0
}
3400973c:	4618      	mov	r0, r3
3400973e:	46bd      	mov	sp, r7
34009740:	f85d 7b04 	ldr.w	r7, [sp], #4
34009744:	4770      	bx	lr
34009746:	bf00      	nop
34009748:	56028000 	.word	0x56028000

3400974c <LL_RCC_IC8_GetSource>:
{
3400974c:	b480      	push	{r7}
3400974e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
34009750:	4b04      	ldr	r3, [pc, #16]	@ (34009764 <LL_RCC_IC8_GetSource+0x18>)
34009752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34009756:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3400975a:	4618      	mov	r0, r3
3400975c:	46bd      	mov	sp, r7
3400975e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009762:	4770      	bx	lr
34009764:	56028000 	.word	0x56028000

34009768 <LL_RCC_IC8_GetDivider>:
{
34009768:	b480      	push	{r7}
3400976a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8INT) >> RCC_IC8CFGR_IC8INT_Pos) + 1UL);
3400976c:	4b05      	ldr	r3, [pc, #20]	@ (34009784 <LL_RCC_IC8_GetDivider+0x1c>)
3400976e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34009772:	0c1b      	lsrs	r3, r3, #16
34009774:	b2db      	uxtb	r3, r3
34009776:	3301      	adds	r3, #1
}
34009778:	4618      	mov	r0, r3
3400977a:	46bd      	mov	sp, r7
3400977c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009780:	4770      	bx	lr
34009782:	bf00      	nop
34009784:	56028000 	.word	0x56028000

34009788 <LL_RCC_IC9_Enable>:
{
34009788:	b480      	push	{r7}
3400978a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
3400978c:	4b04      	ldr	r3, [pc, #16]	@ (340097a0 <LL_RCC_IC9_Enable+0x18>)
3400978e:	f44f 7280 	mov.w	r2, #256	@ 0x100
34009792:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009796:	bf00      	nop
34009798:	46bd      	mov	sp, r7
3400979a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400979e:	4770      	bx	lr
340097a0:	56028000 	.word	0x56028000

340097a4 <LL_RCC_IC9_IsEnabled>:
{
340097a4:	b480      	push	{r7}
340097a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC9EN) == RCC_DIVENR_IC9EN) ? 1UL : 0UL);
340097a8:	4b07      	ldr	r3, [pc, #28]	@ (340097c8 <LL_RCC_IC9_IsEnabled+0x24>)
340097aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340097ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340097b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340097b6:	d101      	bne.n	340097bc <LL_RCC_IC9_IsEnabled+0x18>
340097b8:	2301      	movs	r3, #1
340097ba:	e000      	b.n	340097be <LL_RCC_IC9_IsEnabled+0x1a>
340097bc:	2300      	movs	r3, #0
}
340097be:	4618      	mov	r0, r3
340097c0:	46bd      	mov	sp, r7
340097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
340097c6:	4770      	bx	lr
340097c8:	56028000 	.word	0x56028000

340097cc <LL_RCC_IC9_GetSource>:
{
340097cc:	b480      	push	{r7}
340097ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
340097d0:	4b04      	ldr	r3, [pc, #16]	@ (340097e4 <LL_RCC_IC9_GetSource+0x18>)
340097d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
340097d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
340097da:	4618      	mov	r0, r3
340097dc:	46bd      	mov	sp, r7
340097de:	f85d 7b04 	ldr.w	r7, [sp], #4
340097e2:	4770      	bx	lr
340097e4:	56028000 	.word	0x56028000

340097e8 <LL_RCC_IC9_GetDivider>:
{
340097e8:	b480      	push	{r7}
340097ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9INT) >> RCC_IC9CFGR_IC9INT_Pos) + 1UL);
340097ec:	4b05      	ldr	r3, [pc, #20]	@ (34009804 <LL_RCC_IC9_GetDivider+0x1c>)
340097ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
340097f2:	0c1b      	lsrs	r3, r3, #16
340097f4:	b2db      	uxtb	r3, r3
340097f6:	3301      	adds	r3, #1
}
340097f8:	4618      	mov	r0, r3
340097fa:	46bd      	mov	sp, r7
340097fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009800:	4770      	bx	lr
34009802:	bf00      	nop
34009804:	56028000 	.word	0x56028000

34009808 <LL_RCC_IC10_Enable>:
{
34009808:	b480      	push	{r7}
3400980a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
3400980c:	4b04      	ldr	r3, [pc, #16]	@ (34009820 <LL_RCC_IC10_Enable+0x18>)
3400980e:	f44f 7200 	mov.w	r2, #512	@ 0x200
34009812:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009816:	bf00      	nop
34009818:	46bd      	mov	sp, r7
3400981a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400981e:	4770      	bx	lr
34009820:	56028000 	.word	0x56028000

34009824 <LL_RCC_IC10_IsEnabled>:
{
34009824:	b480      	push	{r7}
34009826:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
34009828:	4b07      	ldr	r3, [pc, #28]	@ (34009848 <LL_RCC_IC10_IsEnabled+0x24>)
3400982a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400982e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34009832:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34009836:	d101      	bne.n	3400983c <LL_RCC_IC10_IsEnabled+0x18>
34009838:	2301      	movs	r3, #1
3400983a:	e000      	b.n	3400983e <LL_RCC_IC10_IsEnabled+0x1a>
3400983c:	2300      	movs	r3, #0
}
3400983e:	4618      	mov	r0, r3
34009840:	46bd      	mov	sp, r7
34009842:	f85d 7b04 	ldr.w	r7, [sp], #4
34009846:	4770      	bx	lr
34009848:	56028000 	.word	0x56028000

3400984c <LL_RCC_IC10_GetSource>:
{
3400984c:	b480      	push	{r7}
3400984e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
34009850:	4b04      	ldr	r3, [pc, #16]	@ (34009864 <LL_RCC_IC10_GetSource+0x18>)
34009852:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34009856:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3400985a:	4618      	mov	r0, r3
3400985c:	46bd      	mov	sp, r7
3400985e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009862:	4770      	bx	lr
34009864:	56028000 	.word	0x56028000

34009868 <LL_RCC_IC10_GetDivider>:
{
34009868:	b480      	push	{r7}
3400986a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
3400986c:	4b05      	ldr	r3, [pc, #20]	@ (34009884 <LL_RCC_IC10_GetDivider+0x1c>)
3400986e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34009872:	0c1b      	lsrs	r3, r3, #16
34009874:	b2db      	uxtb	r3, r3
34009876:	3301      	adds	r3, #1
}
34009878:	4618      	mov	r0, r3
3400987a:	46bd      	mov	sp, r7
3400987c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009880:	4770      	bx	lr
34009882:	bf00      	nop
34009884:	56028000 	.word	0x56028000

34009888 <LL_RCC_IC12_Enable>:
  * @brief  Enable IC12
  * @rmtoll DIVENSR       IC12ENS        LL_RCC_IC12_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC12_Enable(void)
{
34009888:	b480      	push	{r7}
3400988a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC12ENS);
3400988c:	4b04      	ldr	r3, [pc, #16]	@ (340098a0 <LL_RCC_IC12_Enable+0x18>)
3400988e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34009892:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009896:	bf00      	nop
34009898:	46bd      	mov	sp, r7
3400989a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400989e:	4770      	bx	lr
340098a0:	56028000 	.word	0x56028000

340098a4 <LL_RCC_IC12_IsEnabled>:
  * @brief  Check if IC12 is enabled
  * @rmtoll DIVENR       IC12EN         LL_RCC_IC12_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_IsEnabled(void)
{
340098a4:	b480      	push	{r7}
340098a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC12EN) == RCC_DIVENR_IC12EN) ? 1UL : 0UL);
340098a8:	4b07      	ldr	r3, [pc, #28]	@ (340098c8 <LL_RCC_IC12_IsEnabled+0x24>)
340098aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340098ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
340098b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
340098b6:	d101      	bne.n	340098bc <LL_RCC_IC12_IsEnabled+0x18>
340098b8:	2301      	movs	r3, #1
340098ba:	e000      	b.n	340098be <LL_RCC_IC12_IsEnabled+0x1a>
340098bc:	2300      	movs	r3, #0
}
340098be:	4618      	mov	r0, r3
340098c0:	46bd      	mov	sp, r7
340098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
340098c6:	4770      	bx	lr
340098c8:	56028000 	.word	0x56028000

340098cc <LL_RCC_IC12_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetSource(void)
{
340098cc:	b480      	push	{r7}
340098ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL));
340098d0:	4b04      	ldr	r3, [pc, #16]	@ (340098e4 <LL_RCC_IC12_GetSource+0x18>)
340098d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
340098d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
340098da:	4618      	mov	r0, r3
340098dc:	46bd      	mov	sp, r7
340098de:	f85d 7b04 	ldr.w	r7, [sp], #4
340098e2:	4770      	bx	lr
340098e4:	56028000 	.word	0x56028000

340098e8 <LL_RCC_IC12_GetDivider>:
  * @brief  Get IC12 divider
  * @rmtoll IC12CFGR      IC12INT        LL_RCC_IC12_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetDivider(void)
{
340098e8:	b480      	push	{r7}
340098ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12INT) >> RCC_IC12CFGR_IC12INT_Pos) + 1UL);
340098ec:	4b05      	ldr	r3, [pc, #20]	@ (34009904 <LL_RCC_IC12_GetDivider+0x1c>)
340098ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
340098f2:	0c1b      	lsrs	r3, r3, #16
340098f4:	b2db      	uxtb	r3, r3
340098f6:	3301      	adds	r3, #1
}
340098f8:	4618      	mov	r0, r3
340098fa:	46bd      	mov	sp, r7
340098fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009900:	4770      	bx	lr
34009902:	bf00      	nop
34009904:	56028000 	.word	0x56028000

34009908 <LL_RCC_IC13_Enable>:
  * @brief  Enable IC13
  * @rmtoll DIVENSR       IC13ENS        LL_RCC_IC13_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC13_Enable(void)
{
34009908:	b480      	push	{r7}
3400990a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC13ENS);
3400990c:	4b04      	ldr	r3, [pc, #16]	@ (34009920 <LL_RCC_IC13_Enable+0x18>)
3400990e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34009912:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009916:	bf00      	nop
34009918:	46bd      	mov	sp, r7
3400991a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400991e:	4770      	bx	lr
34009920:	56028000 	.word	0x56028000

34009924 <LL_RCC_IC13_IsEnabled>:
  * @brief  Check if IC13 is enabled
  * @rmtoll DIVENR       IC13EN         LL_RCC_IC13_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_IsEnabled(void)
{
34009924:	b480      	push	{r7}
34009926:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC13EN) == RCC_DIVENR_IC13EN) ? 1UL : 0UL);
34009928:	4b07      	ldr	r3, [pc, #28]	@ (34009948 <LL_RCC_IC13_IsEnabled+0x24>)
3400992a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400992e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34009932:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34009936:	d101      	bne.n	3400993c <LL_RCC_IC13_IsEnabled+0x18>
34009938:	2301      	movs	r3, #1
3400993a:	e000      	b.n	3400993e <LL_RCC_IC13_IsEnabled+0x1a>
3400993c:	2300      	movs	r3, #0
}
3400993e:	4618      	mov	r0, r3
34009940:	46bd      	mov	sp, r7
34009942:	f85d 7b04 	ldr.w	r7, [sp], #4
34009946:	4770      	bx	lr
34009948:	56028000 	.word	0x56028000

3400994c <LL_RCC_IC13_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetSource(void)
{
3400994c:	b480      	push	{r7}
3400994e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL));
34009950:	4b04      	ldr	r3, [pc, #16]	@ (34009964 <LL_RCC_IC13_GetSource+0x18>)
34009952:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34009956:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3400995a:	4618      	mov	r0, r3
3400995c:	46bd      	mov	sp, r7
3400995e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009962:	4770      	bx	lr
34009964:	56028000 	.word	0x56028000

34009968 <LL_RCC_IC13_GetDivider>:
  * @brief  Get IC13 divider
  * @rmtoll IC13CFGR      IC13INT        LL_RCC_IC13_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetDivider(void)
{
34009968:	b480      	push	{r7}
3400996a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
3400996c:	4b05      	ldr	r3, [pc, #20]	@ (34009984 <LL_RCC_IC13_GetDivider+0x1c>)
3400996e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34009972:	0c1b      	lsrs	r3, r3, #16
34009974:	b2db      	uxtb	r3, r3
34009976:	3301      	adds	r3, #1
}
34009978:	4618      	mov	r0, r3
3400997a:	46bd      	mov	sp, r7
3400997c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009980:	4770      	bx	lr
34009982:	bf00      	nop
34009984:	56028000 	.word	0x56028000

34009988 <LL_RCC_IC14_Enable>:
  * @brief  Enable IC14
  * @rmtoll DIVENSR       IC14ENS        LL_RCC_IC14_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC14_Enable(void)
{
34009988:	b480      	push	{r7}
3400998a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
3400998c:	4b04      	ldr	r3, [pc, #16]	@ (340099a0 <LL_RCC_IC14_Enable+0x18>)
3400998e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34009992:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009996:	bf00      	nop
34009998:	46bd      	mov	sp, r7
3400999a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400999e:	4770      	bx	lr
340099a0:	56028000 	.word	0x56028000

340099a4 <LL_RCC_IC14_IsEnabled>:
  * @brief  Check if IC14 is enabled
  * @rmtoll DIVENR       IC14EN         LL_RCC_IC14_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_IsEnabled(void)
{
340099a4:	b480      	push	{r7}
340099a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC14EN) == RCC_DIVENR_IC14EN) ? 1UL : 0UL);
340099a8:	4b07      	ldr	r3, [pc, #28]	@ (340099c8 <LL_RCC_IC14_IsEnabled+0x24>)
340099aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340099ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
340099b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
340099b6:	d101      	bne.n	340099bc <LL_RCC_IC14_IsEnabled+0x18>
340099b8:	2301      	movs	r3, #1
340099ba:	e000      	b.n	340099be <LL_RCC_IC14_IsEnabled+0x1a>
340099bc:	2300      	movs	r3, #0
}
340099be:	4618      	mov	r0, r3
340099c0:	46bd      	mov	sp, r7
340099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
340099c6:	4770      	bx	lr
340099c8:	56028000 	.word	0x56028000

340099cc <LL_RCC_IC14_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetSource(void)
{
340099cc:	b480      	push	{r7}
340099ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
340099d0:	4b04      	ldr	r3, [pc, #16]	@ (340099e4 <LL_RCC_IC14_GetSource+0x18>)
340099d2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
340099d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
340099da:	4618      	mov	r0, r3
340099dc:	46bd      	mov	sp, r7
340099de:	f85d 7b04 	ldr.w	r7, [sp], #4
340099e2:	4770      	bx	lr
340099e4:	56028000 	.word	0x56028000

340099e8 <LL_RCC_IC14_GetDivider>:
  * @brief  Get IC14 divider
  * @rmtoll IC14CFGR      IC14INT        LL_RCC_IC14_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetDivider(void)
{
340099e8:	b480      	push	{r7}
340099ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14INT) >> RCC_IC14CFGR_IC14INT_Pos) + 1UL);
340099ec:	4b05      	ldr	r3, [pc, #20]	@ (34009a04 <LL_RCC_IC14_GetDivider+0x1c>)
340099ee:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
340099f2:	0c1b      	lsrs	r3, r3, #16
340099f4:	b2db      	uxtb	r3, r3
340099f6:	3301      	adds	r3, #1
}
340099f8:	4618      	mov	r0, r3
340099fa:	46bd      	mov	sp, r7
340099fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a00:	4770      	bx	lr
34009a02:	bf00      	nop
34009a04:	56028000 	.word	0x56028000

34009a08 <LL_RCC_IC15_Enable>:
  * @brief  Enable IC15
  * @rmtoll DIVENSR       IC15ENS        LL_RCC_IC15_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC15_Enable(void)
{
34009a08:	b480      	push	{r7}
34009a0a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34009a0c:	4b04      	ldr	r3, [pc, #16]	@ (34009a20 <LL_RCC_IC15_Enable+0x18>)
34009a0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34009a12:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009a16:	bf00      	nop
34009a18:	46bd      	mov	sp, r7
34009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a1e:	4770      	bx	lr
34009a20:	56028000 	.word	0x56028000

34009a24 <LL_RCC_IC15_IsEnabled>:
  * @brief  Check if IC15 is enabled
  * @rmtoll DIVENR       IC15EN         LL_RCC_IC15_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_IsEnabled(void)
{
34009a24:	b480      	push	{r7}
34009a26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC15EN) == RCC_DIVENR_IC15EN) ? 1UL : 0UL);
34009a28:	4b07      	ldr	r3, [pc, #28]	@ (34009a48 <LL_RCC_IC15_IsEnabled+0x24>)
34009a2a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34009a2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34009a32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
34009a36:	d101      	bne.n	34009a3c <LL_RCC_IC15_IsEnabled+0x18>
34009a38:	2301      	movs	r3, #1
34009a3a:	e000      	b.n	34009a3e <LL_RCC_IC15_IsEnabled+0x1a>
34009a3c:	2300      	movs	r3, #0
}
34009a3e:	4618      	mov	r0, r3
34009a40:	46bd      	mov	sp, r7
34009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a46:	4770      	bx	lr
34009a48:	56028000 	.word	0x56028000

34009a4c <LL_RCC_IC15_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetSource(void)
{
34009a4c:	b480      	push	{r7}
34009a4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
34009a50:	4b04      	ldr	r3, [pc, #16]	@ (34009a64 <LL_RCC_IC15_GetSource+0x18>)
34009a52:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34009a56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009a5a:	4618      	mov	r0, r3
34009a5c:	46bd      	mov	sp, r7
34009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a62:	4770      	bx	lr
34009a64:	56028000 	.word	0x56028000

34009a68 <LL_RCC_IC15_GetDivider>:
  * @brief  Get IC15 divider
  * @rmtoll IC15CFGR      IC15INT        LL_RCC_IC15_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetDivider(void)
{
34009a68:	b480      	push	{r7}
34009a6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15INT) >> RCC_IC15CFGR_IC15INT_Pos) + 1UL);
34009a6c:	4b05      	ldr	r3, [pc, #20]	@ (34009a84 <LL_RCC_IC15_GetDivider+0x1c>)
34009a6e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34009a72:	0c1b      	lsrs	r3, r3, #16
34009a74:	b2db      	uxtb	r3, r3
34009a76:	3301      	adds	r3, #1
}
34009a78:	4618      	mov	r0, r3
34009a7a:	46bd      	mov	sp, r7
34009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a80:	4770      	bx	lr
34009a82:	bf00      	nop
34009a84:	56028000 	.word	0x56028000

34009a88 <LL_RCC_IC16_Enable>:
  * @brief  Enable IC16
  * @rmtoll DIVENSR       IC16ENS        LL_RCC_IC16_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC16_Enable(void)
{
34009a88:	b480      	push	{r7}
34009a8a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC16ENS);
34009a8c:	4b04      	ldr	r3, [pc, #16]	@ (34009aa0 <LL_RCC_IC16_Enable+0x18>)
34009a8e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34009a92:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009a96:	bf00      	nop
34009a98:	46bd      	mov	sp, r7
34009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a9e:	4770      	bx	lr
34009aa0:	56028000 	.word	0x56028000

34009aa4 <LL_RCC_IC16_IsEnabled>:
  * @brief  Check if IC16 is enabled
  * @rmtoll DIVENR       IC16EN         LL_RCC_IC16_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_IsEnabled(void)
{
34009aa4:	b480      	push	{r7}
34009aa6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC16EN) == RCC_DIVENR_IC16EN) ? 1UL : 0UL);
34009aa8:	4b07      	ldr	r3, [pc, #28]	@ (34009ac8 <LL_RCC_IC16_IsEnabled+0x24>)
34009aaa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34009aae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34009ab2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
34009ab6:	d101      	bne.n	34009abc <LL_RCC_IC16_IsEnabled+0x18>
34009ab8:	2301      	movs	r3, #1
34009aba:	e000      	b.n	34009abe <LL_RCC_IC16_IsEnabled+0x1a>
34009abc:	2300      	movs	r3, #0
}
34009abe:	4618      	mov	r0, r3
34009ac0:	46bd      	mov	sp, r7
34009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
34009ac6:	4770      	bx	lr
34009ac8:	56028000 	.word	0x56028000

34009acc <LL_RCC_IC16_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetSource(void)
{
34009acc:	b480      	push	{r7}
34009ace:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL));
34009ad0:	4b04      	ldr	r3, [pc, #16]	@ (34009ae4 <LL_RCC_IC16_GetSource+0x18>)
34009ad2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34009ad6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009ada:	4618      	mov	r0, r3
34009adc:	46bd      	mov	sp, r7
34009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
34009ae2:	4770      	bx	lr
34009ae4:	56028000 	.word	0x56028000

34009ae8 <LL_RCC_IC16_GetDivider>:
  * @brief  Get IC16 divider
  * @rmtoll IC16CFGR      IC16INT        LL_RCC_IC16_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetDivider(void)
{
34009ae8:	b480      	push	{r7}
34009aea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16INT) >> RCC_IC16CFGR_IC16INT_Pos) + 1UL);
34009aec:	4b05      	ldr	r3, [pc, #20]	@ (34009b04 <LL_RCC_IC16_GetDivider+0x1c>)
34009aee:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34009af2:	0c1b      	lsrs	r3, r3, #16
34009af4:	b2db      	uxtb	r3, r3
34009af6:	3301      	adds	r3, #1
}
34009af8:	4618      	mov	r0, r3
34009afa:	46bd      	mov	sp, r7
34009afc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009b00:	4770      	bx	lr
34009b02:	bf00      	nop
34009b04:	56028000 	.word	0x56028000

34009b08 <LL_RCC_IC17_Enable>:
  * @brief  Enable IC17
  * @rmtoll DIVENSR       IC17ENS        LL_RCC_IC17_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC17_Enable(void)
{
34009b08:	b480      	push	{r7}
34009b0a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC17ENS);
34009b0c:	4b04      	ldr	r3, [pc, #16]	@ (34009b20 <LL_RCC_IC17_Enable+0x18>)
34009b0e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34009b12:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009b16:	bf00      	nop
34009b18:	46bd      	mov	sp, r7
34009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34009b1e:	4770      	bx	lr
34009b20:	56028000 	.word	0x56028000

34009b24 <LL_RCC_IC17_IsEnabled>:
  * @brief  Check if IC17 is enabled
  * @rmtoll DIVENR       IC17EN         LL_RCC_IC17_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_IsEnabled(void)
{
34009b24:	b480      	push	{r7}
34009b26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC17EN) == RCC_DIVENR_IC17EN) ? 1UL : 0UL);
34009b28:	4b07      	ldr	r3, [pc, #28]	@ (34009b48 <LL_RCC_IC17_IsEnabled+0x24>)
34009b2a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34009b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34009b32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34009b36:	d101      	bne.n	34009b3c <LL_RCC_IC17_IsEnabled+0x18>
34009b38:	2301      	movs	r3, #1
34009b3a:	e000      	b.n	34009b3e <LL_RCC_IC17_IsEnabled+0x1a>
34009b3c:	2300      	movs	r3, #0
}
34009b3e:	4618      	mov	r0, r3
34009b40:	46bd      	mov	sp, r7
34009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
34009b46:	4770      	bx	lr
34009b48:	56028000 	.word	0x56028000

34009b4c <LL_RCC_IC17_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetSource(void)
{
34009b4c:	b480      	push	{r7}
34009b4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL));
34009b50:	4b04      	ldr	r3, [pc, #16]	@ (34009b64 <LL_RCC_IC17_GetSource+0x18>)
34009b52:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34009b56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009b5a:	4618      	mov	r0, r3
34009b5c:	46bd      	mov	sp, r7
34009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009b62:	4770      	bx	lr
34009b64:	56028000 	.word	0x56028000

34009b68 <LL_RCC_IC17_GetDivider>:
  * @brief  Get IC17 divider
  * @rmtoll IC17CFGR      IC17INT        LL_RCC_IC17_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetDivider(void)
{
34009b68:	b480      	push	{r7}
34009b6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17INT) >> RCC_IC17CFGR_IC17INT_Pos) + 1UL);
34009b6c:	4b05      	ldr	r3, [pc, #20]	@ (34009b84 <LL_RCC_IC17_GetDivider+0x1c>)
34009b6e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34009b72:	0c1b      	lsrs	r3, r3, #16
34009b74:	b2db      	uxtb	r3, r3
34009b76:	3301      	adds	r3, #1
}
34009b78:	4618      	mov	r0, r3
34009b7a:	46bd      	mov	sp, r7
34009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009b80:	4770      	bx	lr
34009b82:	bf00      	nop
34009b84:	56028000 	.word	0x56028000

34009b88 <LL_RCC_IC18_Enable>:
  * @brief  Enable IC18
  * @rmtoll DIVENSR       IC18ENS        LL_RCC_IC18_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC18_Enable(void)
{
34009b88:	b480      	push	{r7}
34009b8a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC18ENS);
34009b8c:	4b04      	ldr	r3, [pc, #16]	@ (34009ba0 <LL_RCC_IC18_Enable+0x18>)
34009b8e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
34009b92:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009b96:	bf00      	nop
34009b98:	46bd      	mov	sp, r7
34009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
34009b9e:	4770      	bx	lr
34009ba0:	56028000 	.word	0x56028000

34009ba4 <LL_RCC_IC18_IsEnabled>:
  * @brief  Check if IC18 is enabled
  * @rmtoll DIVENR       IC18EN         LL_RCC_IC18_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_IsEnabled(void)
{
34009ba4:	b480      	push	{r7}
34009ba6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC18EN) == RCC_DIVENR_IC18EN) ? 1UL : 0UL);
34009ba8:	4b07      	ldr	r3, [pc, #28]	@ (34009bc8 <LL_RCC_IC18_IsEnabled+0x24>)
34009baa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34009bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34009bb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34009bb6:	d101      	bne.n	34009bbc <LL_RCC_IC18_IsEnabled+0x18>
34009bb8:	2301      	movs	r3, #1
34009bba:	e000      	b.n	34009bbe <LL_RCC_IC18_IsEnabled+0x1a>
34009bbc:	2300      	movs	r3, #0
}
34009bbe:	4618      	mov	r0, r3
34009bc0:	46bd      	mov	sp, r7
34009bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
34009bc6:	4770      	bx	lr
34009bc8:	56028000 	.word	0x56028000

34009bcc <LL_RCC_IC18_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetSource(void)
{
34009bcc:	b480      	push	{r7}
34009bce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL));
34009bd0:	4b04      	ldr	r3, [pc, #16]	@ (34009be4 <LL_RCC_IC18_GetSource+0x18>)
34009bd2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34009bd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009bda:	4618      	mov	r0, r3
34009bdc:	46bd      	mov	sp, r7
34009bde:	f85d 7b04 	ldr.w	r7, [sp], #4
34009be2:	4770      	bx	lr
34009be4:	56028000 	.word	0x56028000

34009be8 <LL_RCC_IC18_GetDivider>:
  * @brief  Get IC18 divider
  * @rmtoll IC18CFGR      IC18INT        LL_RCC_IC18_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetDivider(void)
{
34009be8:	b480      	push	{r7}
34009bea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18INT) >> RCC_IC18CFGR_IC18INT_Pos) + 1UL);
34009bec:	4b05      	ldr	r3, [pc, #20]	@ (34009c04 <LL_RCC_IC18_GetDivider+0x1c>)
34009bee:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34009bf2:	0c1b      	lsrs	r3, r3, #16
34009bf4:	b2db      	uxtb	r3, r3
34009bf6:	3301      	adds	r3, #1
}
34009bf8:	4618      	mov	r0, r3
34009bfa:	46bd      	mov	sp, r7
34009bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009c00:	4770      	bx	lr
34009c02:	bf00      	nop
34009c04:	56028000 	.word	0x56028000

34009c08 <LL_RCC_IC19_Enable>:
  * @brief  Enable IC19
  * @rmtoll DIVENSR       IC19ENS        LL_RCC_IC19_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC19_Enable(void)
{
34009c08:	b480      	push	{r7}
34009c0a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC19ENS);
34009c0c:	4b04      	ldr	r3, [pc, #16]	@ (34009c20 <LL_RCC_IC19_Enable+0x18>)
34009c0e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
34009c12:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009c16:	bf00      	nop
34009c18:	46bd      	mov	sp, r7
34009c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34009c1e:	4770      	bx	lr
34009c20:	56028000 	.word	0x56028000

34009c24 <LL_RCC_IC19_IsEnabled>:
  * @brief  Check if IC19 is enabled
  * @rmtoll DIVENR       IC19EN         LL_RCC_IC19_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_IsEnabled(void)
{
34009c24:	b480      	push	{r7}
34009c26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC19EN) == RCC_DIVENR_IC19EN) ? 1UL : 0UL);
34009c28:	4b07      	ldr	r3, [pc, #28]	@ (34009c48 <LL_RCC_IC19_IsEnabled+0x24>)
34009c2a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34009c2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34009c32:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34009c36:	d101      	bne.n	34009c3c <LL_RCC_IC19_IsEnabled+0x18>
34009c38:	2301      	movs	r3, #1
34009c3a:	e000      	b.n	34009c3e <LL_RCC_IC19_IsEnabled+0x1a>
34009c3c:	2300      	movs	r3, #0
}
34009c3e:	4618      	mov	r0, r3
34009c40:	46bd      	mov	sp, r7
34009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
34009c46:	4770      	bx	lr
34009c48:	56028000 	.word	0x56028000

34009c4c <LL_RCC_IC19_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetSource(void)
{
34009c4c:	b480      	push	{r7}
34009c4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
34009c50:	4b04      	ldr	r3, [pc, #16]	@ (34009c64 <LL_RCC_IC19_GetSource+0x18>)
34009c52:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34009c56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009c5a:	4618      	mov	r0, r3
34009c5c:	46bd      	mov	sp, r7
34009c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009c62:	4770      	bx	lr
34009c64:	56028000 	.word	0x56028000

34009c68 <LL_RCC_IC19_GetDivider>:
  * @brief  Get IC19 divider
  * @rmtoll IC19CFGR      IC19INT        LL_RCC_IC19_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetDivider(void)
{
34009c68:	b480      	push	{r7}
34009c6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
34009c6c:	4b05      	ldr	r3, [pc, #20]	@ (34009c84 <LL_RCC_IC19_GetDivider+0x1c>)
34009c6e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34009c72:	0c1b      	lsrs	r3, r3, #16
34009c74:	b2db      	uxtb	r3, r3
34009c76:	3301      	adds	r3, #1
}
34009c78:	4618      	mov	r0, r3
34009c7a:	46bd      	mov	sp, r7
34009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009c80:	4770      	bx	lr
34009c82:	bf00      	nop
34009c84:	56028000 	.word	0x56028000

34009c88 <LL_RCC_IC20_Enable>:
  * @brief  Enable IC20
  * @rmtoll DIVENSR       IC20ENS        LL_RCC_IC20_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC20_Enable(void)
{
34009c88:	b480      	push	{r7}
34009c8a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
34009c8c:	4b04      	ldr	r3, [pc, #16]	@ (34009ca0 <LL_RCC_IC20_Enable+0x18>)
34009c8e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
34009c92:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009c96:	bf00      	nop
34009c98:	46bd      	mov	sp, r7
34009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
34009c9e:	4770      	bx	lr
34009ca0:	56028000 	.word	0x56028000

34009ca4 <LL_RCC_IC20_IsEnabled>:
  * @brief  Check if IC20 is enabled
  * @rmtoll DIVENR       IC20EN         LL_RCC_IC20_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_IsEnabled(void)
{
34009ca4:	b480      	push	{r7}
34009ca6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC20EN) == RCC_DIVENR_IC20EN) ? 1UL : 0UL);
34009ca8:	4b07      	ldr	r3, [pc, #28]	@ (34009cc8 <LL_RCC_IC20_IsEnabled+0x24>)
34009caa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34009cae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
34009cb2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
34009cb6:	d101      	bne.n	34009cbc <LL_RCC_IC20_IsEnabled+0x18>
34009cb8:	2301      	movs	r3, #1
34009cba:	e000      	b.n	34009cbe <LL_RCC_IC20_IsEnabled+0x1a>
34009cbc:	2300      	movs	r3, #0
}
34009cbe:	4618      	mov	r0, r3
34009cc0:	46bd      	mov	sp, r7
34009cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
34009cc6:	4770      	bx	lr
34009cc8:	56028000 	.word	0x56028000

34009ccc <LL_RCC_IC20_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetSource(void)
{
34009ccc:	b480      	push	{r7}
34009cce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
34009cd0:	4b04      	ldr	r3, [pc, #16]	@ (34009ce4 <LL_RCC_IC20_GetSource+0x18>)
34009cd2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34009cd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009cda:	4618      	mov	r0, r3
34009cdc:	46bd      	mov	sp, r7
34009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
34009ce2:	4770      	bx	lr
34009ce4:	56028000 	.word	0x56028000

34009ce8 <LL_RCC_IC20_GetDivider>:
  * @brief  Get IC20 divider
  * @rmtoll IC20CFGR      IC20INT        LL_RCC_IC20_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetDivider(void)
{
34009ce8:	b480      	push	{r7}
34009cea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
34009cec:	4b05      	ldr	r3, [pc, #20]	@ (34009d04 <LL_RCC_IC20_GetDivider+0x1c>)
34009cee:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34009cf2:	0c1b      	lsrs	r3, r3, #16
34009cf4:	b2db      	uxtb	r3, r3
34009cf6:	3301      	adds	r3, #1
}
34009cf8:	4618      	mov	r0, r3
34009cfa:	46bd      	mov	sp, r7
34009cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009d00:	4770      	bx	lr
34009d02:	bf00      	nop
34009d04:	56028000 	.word	0x56028000

34009d08 <LL_RCC_CLKP_Enable>:
  * @brief  Enable CLKP
  * @rmtoll MISCENSR      PERENS        LL_RCC_CLKP_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_CLKP_Enable(void)
{
34009d08:	b480      	push	{r7}
34009d0a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34009d0c:	4b04      	ldr	r3, [pc, #16]	@ (34009d20 <LL_RCC_CLKP_Enable+0x18>)
34009d0e:	2240      	movs	r2, #64	@ 0x40
34009d10:	f8c3 2a48 	str.w	r2, [r3, #2632]	@ 0xa48
}
34009d14:	bf00      	nop
34009d16:	46bd      	mov	sp, r7
34009d18:	f85d 7b04 	ldr.w	r7, [sp], #4
34009d1c:	4770      	bx	lr
34009d1e:	bf00      	nop
34009d20:	56028000 	.word	0x56028000

34009d24 <LL_RCC_CLKP_IsEnabled>:
  * @brief  Check if CLKP is enabled
  * @rmtoll MISCENR       PEREN         LL_RCC_CLKP_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CLKP_IsEnabled(void)
{
34009d24:	b480      	push	{r7}
34009d26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->MISCENR, RCC_MISCENR_PEREN) == RCC_MISCENR_PEREN) ? 1UL : 0UL);
34009d28:	4b07      	ldr	r3, [pc, #28]	@ (34009d48 <LL_RCC_CLKP_IsEnabled+0x24>)
34009d2a:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
34009d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34009d32:	2b40      	cmp	r3, #64	@ 0x40
34009d34:	d101      	bne.n	34009d3a <LL_RCC_CLKP_IsEnabled+0x16>
34009d36:	2301      	movs	r3, #1
34009d38:	e000      	b.n	34009d3c <LL_RCC_CLKP_IsEnabled+0x18>
34009d3a:	2300      	movs	r3, #0
}
34009d3c:	4618      	mov	r0, r3
34009d3e:	46bd      	mov	sp, r7
34009d40:	f85d 7b04 	ldr.w	r7, [sp], #4
34009d44:	4770      	bx	lr
34009d46:	bf00      	nop
34009d48:	56028000 	.word	0x56028000

34009d4c <HAL_RCCEx_PeriphCLKConfig>:
  *         modification indeed impacts all peripherals using this ICx as clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
34009d4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
34009d50:	f5ad 7d64 	sub.w	sp, sp, #912	@ 0x390
34009d54:	af00      	add	r7, sp, #0
34009d56:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
34009d5a:	2300      	movs	r3, #0
34009d5c:	f887 338f 	strb.w	r3, [r7, #911]	@ 0x38f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
34009d60:	2300      	movs	r3, #0
34009d62:	f887 338e 	strb.w	r3, [r7, #910]	@ 0x38e

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
34009d66:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
34009d6e:	f402 6400 	and.w	r4, r2, #2048	@ 0x800
34009d72:	2500      	movs	r5, #0
34009d74:	ea54 0305 	orrs.w	r3, r4, r5
34009d78:	f040 83e0 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009d7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009d80:	e9d3 2300 	ldrd	r2, r3, [r3]
34009d84:	f04f 0800 	mov.w	r8, #0
34009d88:	f403 0980 	and.w	r9, r3, #4194304	@ 0x400000
34009d8c:	ea58 0309 	orrs.w	r3, r8, r9
34009d90:	f040 83d4 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009d94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009d98:	e9d3 2300 	ldrd	r2, r3, [r3]
34009d9c:	f04f 0a00 	mov.w	sl, #0
34009da0:	f403 0b00 	and.w	fp, r3, #8388608	@ 0x800000
34009da4:	ea5a 030b 	orrs.w	r3, sl, fp
34009da8:	f040 83c8 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009dac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009db0:	e9d3 2300 	ldrd	r2, r3, [r3]
34009db4:	2100      	movs	r1, #0
34009db6:	f8c7 1370 	str.w	r1, [r7, #880]	@ 0x370
34009dba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34009dbe:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
34009dc2:	e9d7 01dc 	ldrd	r0, r1, [r7, #880]	@ 0x370
34009dc6:	4603      	mov	r3, r0
34009dc8:	460a      	mov	r2, r1
34009dca:	4313      	orrs	r3, r2
34009dcc:	f040 83b6 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009dd0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
34009dd8:	f002 0304 	and.w	r3, r2, #4
34009ddc:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368
34009de0:	2300      	movs	r3, #0
34009de2:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c
34009de6:	e9d7 01da 	ldrd	r0, r1, [r7, #872]	@ 0x368
34009dea:	4603      	mov	r3, r0
34009dec:	460a      	mov	r2, r1
34009dee:	4313      	orrs	r3, r2
34009df0:	f040 83a4 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009df4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009df8:	e9d3 2300 	ldrd	r2, r3, [r3]
34009dfc:	f002 0301 	and.w	r3, r2, #1
34009e00:	f8c7 3360 	str.w	r3, [r7, #864]	@ 0x360
34009e04:	2300      	movs	r3, #0
34009e06:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
34009e0a:	e9d7 01d8 	ldrd	r0, r1, [r7, #864]	@ 0x360
34009e0e:	4603      	mov	r3, r0
34009e10:	460a      	mov	r2, r1
34009e12:	4313      	orrs	r3, r2
34009e14:	f040 8392 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009e18:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
34009e20:	f002 0302 	and.w	r3, r2, #2
34009e24:	f8c7 3358 	str.w	r3, [r7, #856]	@ 0x358
34009e28:	2300      	movs	r3, #0
34009e2a:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
34009e2e:	e9d7 01d6 	ldrd	r0, r1, [r7, #856]	@ 0x358
34009e32:	4603      	mov	r3, r0
34009e34:	460a      	mov	r2, r1
34009e36:	4313      	orrs	r3, r2
34009e38:	f040 8380 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009e3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009e40:	e9d3 2300 	ldrd	r2, r3, [r3]
34009e44:	f002 0308 	and.w	r3, r2, #8
34009e48:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
34009e4c:	2300      	movs	r3, #0
34009e4e:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
34009e52:	e9d7 01d4 	ldrd	r0, r1, [r7, #848]	@ 0x350
34009e56:	4603      	mov	r3, r0
34009e58:	460a      	mov	r2, r1
34009e5a:	4313      	orrs	r3, r2
34009e5c:	f040 836e 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009e60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009e64:	e9d3 2300 	ldrd	r2, r3, [r3]
34009e68:	f002 0310 	and.w	r3, r2, #16
34009e6c:	f8c7 3348 	str.w	r3, [r7, #840]	@ 0x348
34009e70:	2300      	movs	r3, #0
34009e72:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
34009e76:	e9d7 01d2 	ldrd	r0, r1, [r7, #840]	@ 0x348
34009e7a:	4603      	mov	r3, r0
34009e7c:	460a      	mov	r2, r1
34009e7e:	4313      	orrs	r3, r2
34009e80:	f040 835c 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009e84:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009e88:	e9d3 2300 	ldrd	r2, r3, [r3]
34009e8c:	f002 0320 	and.w	r3, r2, #32
34009e90:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
34009e94:	2300      	movs	r3, #0
34009e96:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
34009e9a:	e9d7 01d0 	ldrd	r0, r1, [r7, #832]	@ 0x340
34009e9e:	4603      	mov	r3, r0
34009ea0:	460a      	mov	r2, r1
34009ea2:	4313      	orrs	r3, r2
34009ea4:	f040 834a 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ea8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009eac:	e9d3 2300 	ldrd	r2, r3, [r3]
34009eb0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
34009eb4:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
34009eb8:	2300      	movs	r3, #0
34009eba:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
34009ebe:	e9d7 01ce 	ldrd	r0, r1, [r7, #824]	@ 0x338
34009ec2:	4603      	mov	r3, r0
34009ec4:	460a      	mov	r2, r1
34009ec6:	4313      	orrs	r3, r2
34009ec8:	f040 8338 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ecc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ed4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
34009ed8:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
34009edc:	2300      	movs	r3, #0
34009ede:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
34009ee2:	e9d7 01cc 	ldrd	r0, r1, [r7, #816]	@ 0x330
34009ee6:	4603      	mov	r3, r0
34009ee8:	460a      	mov	r2, r1
34009eea:	4313      	orrs	r3, r2
34009eec:	f040 8326 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ef0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ef8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
34009efc:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
34009f00:	2300      	movs	r3, #0
34009f02:	f8c7 332c 	str.w	r3, [r7, #812]	@ 0x32c
34009f06:	e9d7 01ca 	ldrd	r0, r1, [r7, #808]	@ 0x328
34009f0a:	4603      	mov	r3, r0
34009f0c:	460a      	mov	r2, r1
34009f0e:	4313      	orrs	r3, r2
34009f10:	f040 8314 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009f14:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009f18:	e9d3 2300 	ldrd	r2, r3, [r3]
34009f1c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
34009f20:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
34009f24:	2300      	movs	r3, #0
34009f26:	f8c7 3324 	str.w	r3, [r7, #804]	@ 0x324
34009f2a:	e9d7 01c8 	ldrd	r0, r1, [r7, #800]	@ 0x320
34009f2e:	4603      	mov	r3, r0
34009f30:	460a      	mov	r2, r1
34009f32:	4313      	orrs	r3, r2
34009f34:	f040 8302 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009f38:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
34009f40:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
34009f44:	f8c7 3318 	str.w	r3, [r7, #792]	@ 0x318
34009f48:	2300      	movs	r3, #0
34009f4a:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
34009f4e:	e9d7 01c6 	ldrd	r0, r1, [r7, #792]	@ 0x318
34009f52:	4603      	mov	r3, r0
34009f54:	460a      	mov	r2, r1
34009f56:	4313      	orrs	r3, r2
34009f58:	f040 82f0 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009f5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009f60:	e9d3 2300 	ldrd	r2, r3, [r3]
34009f64:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
34009f68:	f8c7 3310 	str.w	r3, [r7, #784]	@ 0x310
34009f6c:	2300      	movs	r3, #0
34009f6e:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
34009f72:	e9d7 01c4 	ldrd	r0, r1, [r7, #784]	@ 0x310
34009f76:	4603      	mov	r3, r0
34009f78:	460a      	mov	r2, r1
34009f7a:	4313      	orrs	r3, r2
34009f7c:	f040 82de 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009f80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009f84:	e9d3 2300 	ldrd	r2, r3, [r3]
34009f88:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
34009f8c:	f8c7 3308 	str.w	r3, [r7, #776]	@ 0x308
34009f90:	2300      	movs	r3, #0
34009f92:	f8c7 330c 	str.w	r3, [r7, #780]	@ 0x30c
34009f96:	e9d7 01c2 	ldrd	r0, r1, [r7, #776]	@ 0x308
34009f9a:	4603      	mov	r3, r0
34009f9c:	460a      	mov	r2, r1
34009f9e:	4313      	orrs	r3, r2
34009fa0:	f040 82cc 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009fa4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
34009fac:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
34009fb0:	f8c7 3300 	str.w	r3, [r7, #768]	@ 0x300
34009fb4:	2300      	movs	r3, #0
34009fb6:	f8c7 3304 	str.w	r3, [r7, #772]	@ 0x304
34009fba:	e9d7 01c0 	ldrd	r0, r1, [r7, #768]	@ 0x300
34009fbe:	4603      	mov	r3, r0
34009fc0:	460a      	mov	r2, r1
34009fc2:	4313      	orrs	r3, r2
34009fc4:	f040 82ba 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009fc8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
34009fd0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
34009fd4:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8
34009fd8:	2300      	movs	r3, #0
34009fda:	f8c7 32fc 	str.w	r3, [r7, #764]	@ 0x2fc
34009fde:	e9d7 01be 	ldrd	r0, r1, [r7, #760]	@ 0x2f8
34009fe2:	4603      	mov	r3, r0
34009fe4:	460a      	mov	r2, r1
34009fe6:	4313      	orrs	r3, r2
34009fe8:	f040 82a8 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009fec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ff4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
34009ff8:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
34009ffc:	2300      	movs	r3, #0
34009ffe:	f8c7 32f4 	str.w	r3, [r7, #756]	@ 0x2f4
3400a002:	e9d7 01bc 	ldrd	r0, r1, [r7, #752]	@ 0x2f0
3400a006:	4603      	mov	r3, r0
3400a008:	460a      	mov	r2, r1
3400a00a:	4313      	orrs	r3, r2
3400a00c:	f040 8296 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a010:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a014:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a018:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
3400a01c:	f8c7 32e8 	str.w	r3, [r7, #744]	@ 0x2e8
3400a020:	2300      	movs	r3, #0
3400a022:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
3400a026:	e9d7 01ba 	ldrd	r0, r1, [r7, #744]	@ 0x2e8
3400a02a:	4603      	mov	r3, r0
3400a02c:	460a      	mov	r2, r1
3400a02e:	4313      	orrs	r3, r2
3400a030:	f040 8284 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a034:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a038:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a03c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
3400a040:	f8c7 32e0 	str.w	r3, [r7, #736]	@ 0x2e0
3400a044:	2300      	movs	r3, #0
3400a046:	f8c7 32e4 	str.w	r3, [r7, #740]	@ 0x2e4
3400a04a:	e9d7 01b8 	ldrd	r0, r1, [r7, #736]	@ 0x2e0
3400a04e:	4603      	mov	r3, r0
3400a050:	460a      	mov	r2, r1
3400a052:	4313      	orrs	r3, r2
3400a054:	f040 8272 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a058:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a05c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a060:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
3400a064:	f8c7 32d8 	str.w	r3, [r7, #728]	@ 0x2d8
3400a068:	2300      	movs	r3, #0
3400a06a:	f8c7 32dc 	str.w	r3, [r7, #732]	@ 0x2dc
3400a06e:	e9d7 01b6 	ldrd	r0, r1, [r7, #728]	@ 0x2d8
3400a072:	4603      	mov	r3, r0
3400a074:	460a      	mov	r2, r1
3400a076:	4313      	orrs	r3, r2
3400a078:	f040 8260 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a07c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a080:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a084:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
3400a088:	f8c7 32d0 	str.w	r3, [r7, #720]	@ 0x2d0
3400a08c:	2300      	movs	r3, #0
3400a08e:	f8c7 32d4 	str.w	r3, [r7, #724]	@ 0x2d4
3400a092:	e9d7 01b4 	ldrd	r0, r1, [r7, #720]	@ 0x2d0
3400a096:	4603      	mov	r3, r0
3400a098:	460a      	mov	r2, r1
3400a09a:	4313      	orrs	r3, r2
3400a09c:	f040 824e 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a0a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a0a8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
3400a0ac:	f8c7 32c8 	str.w	r3, [r7, #712]	@ 0x2c8
3400a0b0:	2300      	movs	r3, #0
3400a0b2:	f8c7 32cc 	str.w	r3, [r7, #716]	@ 0x2cc
3400a0b6:	e9d7 01b2 	ldrd	r0, r1, [r7, #712]	@ 0x2c8
3400a0ba:	4603      	mov	r3, r0
3400a0bc:	460a      	mov	r2, r1
3400a0be:	4313      	orrs	r3, r2
3400a0c0:	f040 823c 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a0c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a0cc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
3400a0d0:	f8c7 32c0 	str.w	r3, [r7, #704]	@ 0x2c0
3400a0d4:	2300      	movs	r3, #0
3400a0d6:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
3400a0da:	e9d7 01b0 	ldrd	r0, r1, [r7, #704]	@ 0x2c0
3400a0de:	4603      	mov	r3, r0
3400a0e0:	460a      	mov	r2, r1
3400a0e2:	4313      	orrs	r3, r2
3400a0e4:	f040 822a 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a0e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a0f0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
3400a0f4:	f8c7 32b8 	str.w	r3, [r7, #696]	@ 0x2b8
3400a0f8:	2300      	movs	r3, #0
3400a0fa:	f8c7 32bc 	str.w	r3, [r7, #700]	@ 0x2bc
3400a0fe:	e9d7 01ae 	ldrd	r0, r1, [r7, #696]	@ 0x2b8
3400a102:	4603      	mov	r3, r0
3400a104:	460a      	mov	r2, r1
3400a106:	4313      	orrs	r3, r2
3400a108:	f040 8218 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a10c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a110:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a114:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
3400a118:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
3400a11c:	2300      	movs	r3, #0
3400a11e:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
3400a122:	e9d7 01ac 	ldrd	r0, r1, [r7, #688]	@ 0x2b0
3400a126:	4603      	mov	r3, r0
3400a128:	460a      	mov	r2, r1
3400a12a:	4313      	orrs	r3, r2
3400a12c:	f040 8206 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a130:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a134:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a138:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
3400a13c:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
3400a140:	2300      	movs	r3, #0
3400a142:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
3400a146:	e9d7 01aa 	ldrd	r0, r1, [r7, #680]	@ 0x2a8
3400a14a:	4603      	mov	r3, r0
3400a14c:	460a      	mov	r2, r1
3400a14e:	4313      	orrs	r3, r2
3400a150:	f040 81f4 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a154:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a158:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a15c:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
3400a160:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
3400a164:	2300      	movs	r3, #0
3400a166:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
3400a16a:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	@ 0x2a0
3400a16e:	4603      	mov	r3, r0
3400a170:	460a      	mov	r2, r1
3400a172:	4313      	orrs	r3, r2
3400a174:	f040 81e2 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a178:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a17c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a180:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
3400a184:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
3400a188:	2300      	movs	r3, #0
3400a18a:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
3400a18e:	e9d7 01a6 	ldrd	r0, r1, [r7, #664]	@ 0x298
3400a192:	4603      	mov	r3, r0
3400a194:	460a      	mov	r2, r1
3400a196:	4313      	orrs	r3, r2
3400a198:	f040 81d0 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a19c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a1a4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
3400a1a8:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290
3400a1ac:	2300      	movs	r3, #0
3400a1ae:	f8c7 3294 	str.w	r3, [r7, #660]	@ 0x294
3400a1b2:	e9d7 01a4 	ldrd	r0, r1, [r7, #656]	@ 0x290
3400a1b6:	4603      	mov	r3, r0
3400a1b8:	460a      	mov	r2, r1
3400a1ba:	4313      	orrs	r3, r2
3400a1bc:	f040 81be 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a1c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a1c8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
3400a1cc:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
3400a1d0:	2300      	movs	r3, #0
3400a1d2:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c
3400a1d6:	e9d7 01a2 	ldrd	r0, r1, [r7, #648]	@ 0x288
3400a1da:	4603      	mov	r3, r0
3400a1dc:	460a      	mov	r2, r1
3400a1de:	4313      	orrs	r3, r2
3400a1e0:	f040 81ac 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a1e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a1ec:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
3400a1f0:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
3400a1f4:	2300      	movs	r3, #0
3400a1f6:	f8c7 3284 	str.w	r3, [r7, #644]	@ 0x284
3400a1fa:	e9d7 01a0 	ldrd	r0, r1, [r7, #640]	@ 0x280
3400a1fe:	4603      	mov	r3, r0
3400a200:	460a      	mov	r2, r1
3400a202:	4313      	orrs	r3, r2
3400a204:	f040 819a 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a208:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a20c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a210:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
3400a214:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
3400a218:	2300      	movs	r3, #0
3400a21a:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
3400a21e:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	@ 0x278
3400a222:	4603      	mov	r3, r0
3400a224:	460a      	mov	r2, r1
3400a226:	4313      	orrs	r3, r2
3400a228:	f040 8188 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a22c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a230:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a234:	2100      	movs	r1, #0
3400a236:	f8c7 1270 	str.w	r1, [r7, #624]	@ 0x270
3400a23a:	f003 0301 	and.w	r3, r3, #1
3400a23e:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
3400a242:	e9d7 019c 	ldrd	r0, r1, [r7, #624]	@ 0x270
3400a246:	4603      	mov	r3, r0
3400a248:	460a      	mov	r2, r1
3400a24a:	4313      	orrs	r3, r2
3400a24c:	f040 8176 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a250:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a254:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a258:	2100      	movs	r1, #0
3400a25a:	f8c7 1268 	str.w	r1, [r7, #616]	@ 0x268
3400a25e:	f003 0302 	and.w	r3, r3, #2
3400a262:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
3400a266:	e9d7 019a 	ldrd	r0, r1, [r7, #616]	@ 0x268
3400a26a:	4603      	mov	r3, r0
3400a26c:	460a      	mov	r2, r1
3400a26e:	4313      	orrs	r3, r2
3400a270:	f040 8164 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a274:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a278:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a27c:	2100      	movs	r1, #0
3400a27e:	f8c7 1260 	str.w	r1, [r7, #608]	@ 0x260
3400a282:	f003 0304 	and.w	r3, r3, #4
3400a286:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
3400a28a:	e9d7 0198 	ldrd	r0, r1, [r7, #608]	@ 0x260
3400a28e:	4603      	mov	r3, r0
3400a290:	460a      	mov	r2, r1
3400a292:	4313      	orrs	r3, r2
3400a294:	f040 8152 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a298:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a29c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a2a0:	2100      	movs	r1, #0
3400a2a2:	f8c7 1258 	str.w	r1, [r7, #600]	@ 0x258
3400a2a6:	f003 0308 	and.w	r3, r3, #8
3400a2aa:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
3400a2ae:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	@ 0x258
3400a2b2:	4603      	mov	r3, r0
3400a2b4:	460a      	mov	r2, r1
3400a2b6:	4313      	orrs	r3, r2
3400a2b8:	f040 8140 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a2bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a2c4:	2100      	movs	r1, #0
3400a2c6:	f8c7 1250 	str.w	r1, [r7, #592]	@ 0x250
3400a2ca:	f003 0310 	and.w	r3, r3, #16
3400a2ce:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
3400a2d2:	e9d7 0194 	ldrd	r0, r1, [r7, #592]	@ 0x250
3400a2d6:	4603      	mov	r3, r0
3400a2d8:	460a      	mov	r2, r1
3400a2da:	4313      	orrs	r3, r2
3400a2dc:	f040 812e 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a2e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a2e8:	2100      	movs	r1, #0
3400a2ea:	f8c7 1248 	str.w	r1, [r7, #584]	@ 0x248
3400a2ee:	f003 0320 	and.w	r3, r3, #32
3400a2f2:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
3400a2f6:	e9d7 0192 	ldrd	r0, r1, [r7, #584]	@ 0x248
3400a2fa:	4603      	mov	r3, r0
3400a2fc:	460a      	mov	r2, r1
3400a2fe:	4313      	orrs	r3, r2
3400a300:	f040 811c 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a304:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a308:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a30c:	2100      	movs	r1, #0
3400a30e:	f8c7 1240 	str.w	r1, [r7, #576]	@ 0x240
3400a312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3400a316:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
3400a31a:	e9d7 0190 	ldrd	r0, r1, [r7, #576]	@ 0x240
3400a31e:	4603      	mov	r3, r0
3400a320:	460a      	mov	r2, r1
3400a322:	4313      	orrs	r3, r2
3400a324:	f040 810a 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a328:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a32c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a330:	2100      	movs	r1, #0
3400a332:	f8c7 1238 	str.w	r1, [r7, #568]	@ 0x238
3400a336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3400a33a:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
3400a33e:	e9d7 018e 	ldrd	r0, r1, [r7, #568]	@ 0x238
3400a342:	4603      	mov	r3, r0
3400a344:	460a      	mov	r2, r1
3400a346:	4313      	orrs	r3, r2
3400a348:	f040 80f8 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a34c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a350:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a354:	2100      	movs	r1, #0
3400a356:	f8c7 1230 	str.w	r1, [r7, #560]	@ 0x230
3400a35a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3400a35e:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
3400a362:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	@ 0x230
3400a366:	4603      	mov	r3, r0
3400a368:	460a      	mov	r2, r1
3400a36a:	4313      	orrs	r3, r2
3400a36c:	f040 80e6 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a370:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a374:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a378:	2100      	movs	r1, #0
3400a37a:	f8c7 1228 	str.w	r1, [r7, #552]	@ 0x228
3400a37e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400a382:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
3400a386:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	@ 0x228
3400a38a:	4603      	mov	r3, r0
3400a38c:	460a      	mov	r2, r1
3400a38e:	4313      	orrs	r3, r2
3400a390:	f040 80d4 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a394:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a398:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a39c:	2100      	movs	r1, #0
3400a39e:	f8c7 1220 	str.w	r1, [r7, #544]	@ 0x220
3400a3a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3400a3a6:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
3400a3aa:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	@ 0x220
3400a3ae:	4603      	mov	r3, r0
3400a3b0:	460a      	mov	r2, r1
3400a3b2:	4313      	orrs	r3, r2
3400a3b4:	f040 80c2 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a3b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a3bc:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a3c0:	2100      	movs	r1, #0
3400a3c2:	f8c7 1218 	str.w	r1, [r7, #536]	@ 0x218
3400a3c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3400a3ca:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
3400a3ce:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	@ 0x218
3400a3d2:	4603      	mov	r3, r0
3400a3d4:	460a      	mov	r2, r1
3400a3d6:	4313      	orrs	r3, r2
3400a3d8:	f040 80b0 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a3dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a3e4:	2100      	movs	r1, #0
3400a3e6:	f8c7 1210 	str.w	r1, [r7, #528]	@ 0x210
3400a3ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3400a3ee:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
3400a3f2:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	@ 0x210
3400a3f6:	4603      	mov	r3, r0
3400a3f8:	460a      	mov	r2, r1
3400a3fa:	4313      	orrs	r3, r2
3400a3fc:	f040 809e 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a400:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a404:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a408:	2100      	movs	r1, #0
3400a40a:	f8c7 1208 	str.w	r1, [r7, #520]	@ 0x208
3400a40e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3400a412:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
3400a416:	e9d7 0182 	ldrd	r0, r1, [r7, #520]	@ 0x208
3400a41a:	4603      	mov	r3, r0
3400a41c:	460a      	mov	r2, r1
3400a41e:	4313      	orrs	r3, r2
3400a420:	f040 808c 	bne.w	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a424:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a428:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a42c:	2100      	movs	r1, #0
3400a42e:	f8c7 1200 	str.w	r1, [r7, #512]	@ 0x200
3400a432:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
3400a436:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
3400a43a:	e9d7 0180 	ldrd	r0, r1, [r7, #512]	@ 0x200
3400a43e:	4603      	mov	r3, r0
3400a440:	460a      	mov	r2, r1
3400a442:	4313      	orrs	r3, r2
3400a444:	d17a      	bne.n	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a446:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a44a:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a44e:	2100      	movs	r1, #0
3400a450:	f8c7 11f8 	str.w	r1, [r7, #504]	@ 0x1f8
3400a454:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
3400a458:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
3400a45c:	e9d7 017e 	ldrd	r0, r1, [r7, #504]	@ 0x1f8
3400a460:	4603      	mov	r3, r0
3400a462:	460a      	mov	r2, r1
3400a464:	4313      	orrs	r3, r2
3400a466:	d169      	bne.n	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a468:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a46c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a470:	2100      	movs	r1, #0
3400a472:	f8c7 11f0 	str.w	r1, [r7, #496]	@ 0x1f0
3400a476:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400a47a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
3400a47e:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	@ 0x1f0
3400a482:	4603      	mov	r3, r0
3400a484:	460a      	mov	r2, r1
3400a486:	4313      	orrs	r3, r2
3400a488:	d158      	bne.n	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a48a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a48e:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a492:	2100      	movs	r1, #0
3400a494:	f8c7 11e8 	str.w	r1, [r7, #488]	@ 0x1e8
3400a498:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3400a49c:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
3400a4a0:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
3400a4a4:	4603      	mov	r3, r0
3400a4a6:	460a      	mov	r2, r1
3400a4a8:	4313      	orrs	r3, r2
3400a4aa:	d147      	bne.n	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a4ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a4b4:	2100      	movs	r1, #0
3400a4b6:	f8c7 11e0 	str.w	r1, [r7, #480]	@ 0x1e0
3400a4ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3400a4be:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
3400a4c2:	e9d7 0178 	ldrd	r0, r1, [r7, #480]	@ 0x1e0
3400a4c6:	4603      	mov	r3, r0
3400a4c8:	460a      	mov	r2, r1
3400a4ca:	4313      	orrs	r3, r2
3400a4cc:	d136      	bne.n	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a4ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a4d6:	2100      	movs	r1, #0
3400a4d8:	f8c7 11d8 	str.w	r1, [r7, #472]	@ 0x1d8
3400a4dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
3400a4e0:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
3400a4e4:	e9d7 0176 	ldrd	r0, r1, [r7, #472]	@ 0x1d8
3400a4e8:	4603      	mov	r3, r0
3400a4ea:	460a      	mov	r2, r1
3400a4ec:	4313      	orrs	r3, r2
3400a4ee:	d125      	bne.n	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a4f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a4f8:	2100      	movs	r1, #0
3400a4fa:	f8c7 11d0 	str.w	r1, [r7, #464]	@ 0x1d0
3400a4fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
3400a502:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
3400a506:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	@ 0x1d0
3400a50a:	4603      	mov	r3, r0
3400a50c:	460a      	mov	r2, r1
3400a50e:	4313      	orrs	r3, r2
3400a510:	d114      	bne.n	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a512:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a516:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a51a:	2100      	movs	r1, #0
3400a51c:	f8c7 11c8 	str.w	r1, [r7, #456]	@ 0x1c8
3400a520:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
3400a524:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
3400a528:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	@ 0x1c8
3400a52c:	4603      	mov	r3, r0
3400a52e:	460a      	mov	r2, r1
3400a530:	4313      	orrs	r3, r2
3400a532:	d103      	bne.n	3400a53c <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a534:	2188      	movs	r1, #136	@ 0x88
3400a536:	48d3      	ldr	r0, [pc, #844]	@ (3400a884 <HAL_RCCEx_PeriphCLKConfig+0xb38>)
3400a538:	f7f7 fd60 	bl	34001ffc <assert_failed>

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
3400a53c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a540:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a544:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
3400a548:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
3400a54c:	2300      	movs	r3, #0
3400a54e:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
3400a552:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	@ 0x1c0
3400a556:	4603      	mov	r3, r0
3400a558:	460a      	mov	r2, r1
3400a55a:	4313      	orrs	r3, r2
3400a55c:	f000 82b5 	beq.w	3400aaca <HAL_RCCEx_PeriphCLKConfig+0xd7e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
3400a560:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a564:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a568:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400a56c:	f000 8240 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a570:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a574:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a578:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400a57c:	f000 8238 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a580:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a584:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a588:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400a58c:	f000 8230 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a590:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a594:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a598:	f5b3 5f98 	cmp.w	r3, #4864	@ 0x1300
3400a59c:	f000 8228 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a5a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a5a4:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a5a8:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
3400a5ac:	f000 8220 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a5b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a5b4:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a5b8:	f5b3 5f4c 	cmp.w	r3, #13056	@ 0x3300
3400a5bc:	f000 8218 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a5c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a5c4:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a5c8:	f5b3 4f86 	cmp.w	r3, #17152	@ 0x4300
3400a5cc:	f000 8210 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a5d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a5d4:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a5d8:	f5b3 4fa6 	cmp.w	r3, #21248	@ 0x5300
3400a5dc:	f000 8208 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a5e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a5e4:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a5e8:	f5b3 4fc6 	cmp.w	r3, #25344	@ 0x6300
3400a5ec:	f000 8200 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a5f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a5f4:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a5f8:	f5b3 4fe6 	cmp.w	r3, #29440	@ 0x7300
3400a5fc:	f000 81f8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a600:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a604:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a608:	f5b3 4f03 	cmp.w	r3, #33536	@ 0x8300
3400a60c:	f000 81f0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a610:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a614:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a618:	f5b3 4f13 	cmp.w	r3, #37632	@ 0x9300
3400a61c:	f000 81e8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a620:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a624:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a628:	f5b3 4f23 	cmp.w	r3, #41728	@ 0xa300
3400a62c:	f000 81e0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a630:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a634:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a638:	f5b3 4f33 	cmp.w	r3, #45824	@ 0xb300
3400a63c:	f000 81d8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a640:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a644:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a648:	f5b3 4f43 	cmp.w	r3, #49920	@ 0xc300
3400a64c:	f000 81d0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a650:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a654:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a658:	f5b3 4f53 	cmp.w	r3, #54016	@ 0xd300
3400a65c:	f000 81c8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a660:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a664:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a668:	f5b3 4f63 	cmp.w	r3, #58112	@ 0xe300
3400a66c:	f000 81c0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a670:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a674:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a678:	f5b3 4f73 	cmp.w	r3, #62208	@ 0xf300
3400a67c:	f000 81b8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a680:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a684:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a688:	4b7f      	ldr	r3, [pc, #508]	@ (3400a888 <HAL_RCCEx_PeriphCLKConfig+0xb3c>)
3400a68a:	429a      	cmp	r2, r3
3400a68c:	f000 81b0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a690:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a694:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a698:	4b7c      	ldr	r3, [pc, #496]	@ (3400a88c <HAL_RCCEx_PeriphCLKConfig+0xb40>)
3400a69a:	429a      	cmp	r2, r3
3400a69c:	f000 81a8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6a4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6a8:	4b79      	ldr	r3, [pc, #484]	@ (3400a890 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
3400a6aa:	429a      	cmp	r2, r3
3400a6ac:	f000 81a0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6b4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6b8:	4b76      	ldr	r3, [pc, #472]	@ (3400a894 <HAL_RCCEx_PeriphCLKConfig+0xb48>)
3400a6ba:	429a      	cmp	r2, r3
3400a6bc:	f000 8198 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6c4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6c8:	4b73      	ldr	r3, [pc, #460]	@ (3400a898 <HAL_RCCEx_PeriphCLKConfig+0xb4c>)
3400a6ca:	429a      	cmp	r2, r3
3400a6cc:	f000 8190 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6d4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6d8:	4b70      	ldr	r3, [pc, #448]	@ (3400a89c <HAL_RCCEx_PeriphCLKConfig+0xb50>)
3400a6da:	429a      	cmp	r2, r3
3400a6dc:	f000 8188 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6e4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6e8:	4b6d      	ldr	r3, [pc, #436]	@ (3400a8a0 <HAL_RCCEx_PeriphCLKConfig+0xb54>)
3400a6ea:	429a      	cmp	r2, r3
3400a6ec:	f000 8180 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6f4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6f8:	4b6a      	ldr	r3, [pc, #424]	@ (3400a8a4 <HAL_RCCEx_PeriphCLKConfig+0xb58>)
3400a6fa:	429a      	cmp	r2, r3
3400a6fc:	f000 8178 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a700:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a704:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a708:	4b67      	ldr	r3, [pc, #412]	@ (3400a8a8 <HAL_RCCEx_PeriphCLKConfig+0xb5c>)
3400a70a:	429a      	cmp	r2, r3
3400a70c:	f000 8170 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a710:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a714:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a718:	4b64      	ldr	r3, [pc, #400]	@ (3400a8ac <HAL_RCCEx_PeriphCLKConfig+0xb60>)
3400a71a:	429a      	cmp	r2, r3
3400a71c:	f000 8168 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a720:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a724:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a728:	4b61      	ldr	r3, [pc, #388]	@ (3400a8b0 <HAL_RCCEx_PeriphCLKConfig+0xb64>)
3400a72a:	429a      	cmp	r2, r3
3400a72c:	f000 8160 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a730:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a734:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a738:	4b5e      	ldr	r3, [pc, #376]	@ (3400a8b4 <HAL_RCCEx_PeriphCLKConfig+0xb68>)
3400a73a:	429a      	cmp	r2, r3
3400a73c:	f000 8158 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a740:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a744:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a748:	4b5b      	ldr	r3, [pc, #364]	@ (3400a8b8 <HAL_RCCEx_PeriphCLKConfig+0xb6c>)
3400a74a:	429a      	cmp	r2, r3
3400a74c:	f000 8150 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a750:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a754:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a758:	4b58      	ldr	r3, [pc, #352]	@ (3400a8bc <HAL_RCCEx_PeriphCLKConfig+0xb70>)
3400a75a:	429a      	cmp	r2, r3
3400a75c:	f000 8148 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a760:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a764:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a768:	4b55      	ldr	r3, [pc, #340]	@ (3400a8c0 <HAL_RCCEx_PeriphCLKConfig+0xb74>)
3400a76a:	429a      	cmp	r2, r3
3400a76c:	f000 8140 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a770:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a774:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a778:	4b52      	ldr	r3, [pc, #328]	@ (3400a8c4 <HAL_RCCEx_PeriphCLKConfig+0xb78>)
3400a77a:	429a      	cmp	r2, r3
3400a77c:	f000 8138 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a780:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a784:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a788:	4b4f      	ldr	r3, [pc, #316]	@ (3400a8c8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
3400a78a:	429a      	cmp	r2, r3
3400a78c:	f000 8130 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a790:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a794:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a798:	4b4c      	ldr	r3, [pc, #304]	@ (3400a8cc <HAL_RCCEx_PeriphCLKConfig+0xb80>)
3400a79a:	429a      	cmp	r2, r3
3400a79c:	f000 8128 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a7a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a7a4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a7a8:	4b49      	ldr	r3, [pc, #292]	@ (3400a8d0 <HAL_RCCEx_PeriphCLKConfig+0xb84>)
3400a7aa:	429a      	cmp	r2, r3
3400a7ac:	f000 8120 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a7b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a7b4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a7b8:	4b46      	ldr	r3, [pc, #280]	@ (3400a8d4 <HAL_RCCEx_PeriphCLKConfig+0xb88>)
3400a7ba:	429a      	cmp	r2, r3
3400a7bc:	f000 8118 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a7c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a7c4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a7c8:	4b43      	ldr	r3, [pc, #268]	@ (3400a8d8 <HAL_RCCEx_PeriphCLKConfig+0xb8c>)
3400a7ca:	429a      	cmp	r2, r3
3400a7cc:	f000 8110 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a7d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a7d4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a7d8:	4b40      	ldr	r3, [pc, #256]	@ (3400a8dc <HAL_RCCEx_PeriphCLKConfig+0xb90>)
3400a7da:	429a      	cmp	r2, r3
3400a7dc:	f000 8108 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a7e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a7e4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a7e8:	4b3d      	ldr	r3, [pc, #244]	@ (3400a8e0 <HAL_RCCEx_PeriphCLKConfig+0xb94>)
3400a7ea:	429a      	cmp	r2, r3
3400a7ec:	f000 8100 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a7f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a7f4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a7f8:	4b3a      	ldr	r3, [pc, #232]	@ (3400a8e4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
3400a7fa:	429a      	cmp	r2, r3
3400a7fc:	f000 80f8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a800:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a804:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a808:	4b37      	ldr	r3, [pc, #220]	@ (3400a8e8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>)
3400a80a:	429a      	cmp	r2, r3
3400a80c:	f000 80f0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a810:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a814:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a818:	4b34      	ldr	r3, [pc, #208]	@ (3400a8ec <HAL_RCCEx_PeriphCLKConfig+0xba0>)
3400a81a:	429a      	cmp	r2, r3
3400a81c:	f000 80e8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a820:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a824:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a828:	4b31      	ldr	r3, [pc, #196]	@ (3400a8f0 <HAL_RCCEx_PeriphCLKConfig+0xba4>)
3400a82a:	429a      	cmp	r2, r3
3400a82c:	f000 80e0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a830:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a834:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a838:	4b2e      	ldr	r3, [pc, #184]	@ (3400a8f4 <HAL_RCCEx_PeriphCLKConfig+0xba8>)
3400a83a:	429a      	cmp	r2, r3
3400a83c:	f000 80d8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a840:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a844:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a848:	4b2b      	ldr	r3, [pc, #172]	@ (3400a8f8 <HAL_RCCEx_PeriphCLKConfig+0xbac>)
3400a84a:	429a      	cmp	r2, r3
3400a84c:	f000 80d0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a850:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a854:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a858:	4b28      	ldr	r3, [pc, #160]	@ (3400a8fc <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
3400a85a:	429a      	cmp	r2, r3
3400a85c:	f000 80c8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a860:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a864:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a868:	4b25      	ldr	r3, [pc, #148]	@ (3400a900 <HAL_RCCEx_PeriphCLKConfig+0xbb4>)
3400a86a:	429a      	cmp	r2, r3
3400a86c:	f000 80c0 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a870:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a874:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a878:	4b22      	ldr	r3, [pc, #136]	@ (3400a904 <HAL_RCCEx_PeriphCLKConfig+0xbb8>)
3400a87a:	429a      	cmp	r2, r3
3400a87c:	f000 80b8 	beq.w	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a880:	e042      	b.n	3400a908 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
3400a882:	bf00      	nop
3400a884:	3401ecb0 	.word	0x3401ecb0
3400a888:	00010300 	.word	0x00010300
3400a88c:	00011300 	.word	0x00011300
3400a890:	00012300 	.word	0x00012300
3400a894:	00013300 	.word	0x00013300
3400a898:	00014300 	.word	0x00014300
3400a89c:	00015300 	.word	0x00015300
3400a8a0:	00016300 	.word	0x00016300
3400a8a4:	00017300 	.word	0x00017300
3400a8a8:	00018300 	.word	0x00018300
3400a8ac:	00019300 	.word	0x00019300
3400a8b0:	0001a300 	.word	0x0001a300
3400a8b4:	0001b300 	.word	0x0001b300
3400a8b8:	0001c300 	.word	0x0001c300
3400a8bc:	0001d300 	.word	0x0001d300
3400a8c0:	0001e300 	.word	0x0001e300
3400a8c4:	0001f300 	.word	0x0001f300
3400a8c8:	00020300 	.word	0x00020300
3400a8cc:	00021300 	.word	0x00021300
3400a8d0:	00022300 	.word	0x00022300
3400a8d4:	00023300 	.word	0x00023300
3400a8d8:	00024300 	.word	0x00024300
3400a8dc:	00025300 	.word	0x00025300
3400a8e0:	00026300 	.word	0x00026300
3400a8e4:	00027300 	.word	0x00027300
3400a8e8:	00028300 	.word	0x00028300
3400a8ec:	00029300 	.word	0x00029300
3400a8f0:	0002a300 	.word	0x0002a300
3400a8f4:	0002b300 	.word	0x0002b300
3400a8f8:	0002c300 	.word	0x0002c300
3400a8fc:	0002d300 	.word	0x0002d300
3400a900:	0002e300 	.word	0x0002e300
3400a904:	0002f300 	.word	0x0002f300
3400a908:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a90c:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a910:	4bb4      	ldr	r3, [pc, #720]	@ (3400abe4 <HAL_RCCEx_PeriphCLKConfig+0xe98>)
3400a912:	429a      	cmp	r2, r3
3400a914:	d06c      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a916:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a91a:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a91e:	4bb2      	ldr	r3, [pc, #712]	@ (3400abe8 <HAL_RCCEx_PeriphCLKConfig+0xe9c>)
3400a920:	429a      	cmp	r2, r3
3400a922:	d065      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a924:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a928:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a92c:	4baf      	ldr	r3, [pc, #700]	@ (3400abec <HAL_RCCEx_PeriphCLKConfig+0xea0>)
3400a92e:	429a      	cmp	r2, r3
3400a930:	d05e      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a932:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a936:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a93a:	4bad      	ldr	r3, [pc, #692]	@ (3400abf0 <HAL_RCCEx_PeriphCLKConfig+0xea4>)
3400a93c:	429a      	cmp	r2, r3
3400a93e:	d057      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a940:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a944:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a948:	4baa      	ldr	r3, [pc, #680]	@ (3400abf4 <HAL_RCCEx_PeriphCLKConfig+0xea8>)
3400a94a:	429a      	cmp	r2, r3
3400a94c:	d050      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a94e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a952:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a956:	4ba8      	ldr	r3, [pc, #672]	@ (3400abf8 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
3400a958:	429a      	cmp	r2, r3
3400a95a:	d049      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a95c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a960:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a964:	4ba5      	ldr	r3, [pc, #660]	@ (3400abfc <HAL_RCCEx_PeriphCLKConfig+0xeb0>)
3400a966:	429a      	cmp	r2, r3
3400a968:	d042      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a96a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a96e:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a972:	4ba3      	ldr	r3, [pc, #652]	@ (3400ac00 <HAL_RCCEx_PeriphCLKConfig+0xeb4>)
3400a974:	429a      	cmp	r2, r3
3400a976:	d03b      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a978:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a97c:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a980:	4ba0      	ldr	r3, [pc, #640]	@ (3400ac04 <HAL_RCCEx_PeriphCLKConfig+0xeb8>)
3400a982:	429a      	cmp	r2, r3
3400a984:	d034      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a986:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a98a:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a98e:	4b9e      	ldr	r3, [pc, #632]	@ (3400ac08 <HAL_RCCEx_PeriphCLKConfig+0xebc>)
3400a990:	429a      	cmp	r2, r3
3400a992:	d02d      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a994:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a998:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a99c:	4b9b      	ldr	r3, [pc, #620]	@ (3400ac0c <HAL_RCCEx_PeriphCLKConfig+0xec0>)
3400a99e:	429a      	cmp	r2, r3
3400a9a0:	d026      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a9a2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9a6:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a9aa:	4b99      	ldr	r3, [pc, #612]	@ (3400ac10 <HAL_RCCEx_PeriphCLKConfig+0xec4>)
3400a9ac:	429a      	cmp	r2, r3
3400a9ae:	d01f      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a9b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9b4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a9b8:	4b96      	ldr	r3, [pc, #600]	@ (3400ac14 <HAL_RCCEx_PeriphCLKConfig+0xec8>)
3400a9ba:	429a      	cmp	r2, r3
3400a9bc:	d018      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a9be:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9c2:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a9c6:	4b94      	ldr	r3, [pc, #592]	@ (3400ac18 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
3400a9c8:	429a      	cmp	r2, r3
3400a9ca:	d011      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a9cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9d0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a9d4:	4b91      	ldr	r3, [pc, #580]	@ (3400ac1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
3400a9d6:	429a      	cmp	r2, r3
3400a9d8:	d00a      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a9da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9de:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a9e2:	4b8f      	ldr	r3, [pc, #572]	@ (3400ac20 <HAL_RCCEx_PeriphCLKConfig+0xed4>)
3400a9e4:	429a      	cmp	r2, r3
3400a9e6:	d003      	beq.n	3400a9f0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a9e8:	218e      	movs	r1, #142	@ 0x8e
3400a9ea:	488e      	ldr	r0, [pc, #568]	@ (3400ac24 <HAL_RCCEx_PeriphCLKConfig+0xed8>)
3400a9ec:	f7f7 fb06 	bl	34001ffc <assert_failed>

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = LL_RCC_GetRTCClockSource();
3400a9f0:	f7fe fae2 	bl	34008fb8 <LL_RCC_GetRTCClockSource>
3400a9f4:	f8c7 0388 	str.w	r0, [r7, #904]	@ 0x388

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_CCIPR7_RTCSEL)))
3400a9f8:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
3400a9fc:	2b00      	cmp	r3, #0
3400a9fe:	d018      	beq.n	3400aa32 <HAL_RCCEx_PeriphCLKConfig+0xce6>
3400aa00:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa04:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400aa08:	f403 7240 	and.w	r2, r3, #768	@ 0x300
3400aa0c:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
3400aa10:	4293      	cmp	r3, r2
3400aa12:	d00e      	beq.n	3400aa32 <HAL_RCCEx_PeriphCLKConfig+0xce6>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
3400aa14:	4b84      	ldr	r3, [pc, #528]	@ (3400ac28 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
3400aa16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400aa18:	4a83      	ldr	r2, [pc, #524]	@ (3400ac28 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
3400aa1a:	f043 0301 	orr.w	r3, r3, #1
3400aa1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->DBPCR, PWR_DBPCR_DBP) == 0U)
3400aa20:	4b81      	ldr	r3, [pc, #516]	@ (3400ac28 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
3400aa22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400aa24:	f003 0301 	and.w	r3, r3, #1
3400aa28:	2b00      	cmp	r3, #0
3400aa2a:	d102      	bne.n	3400aa32 <HAL_RCCEx_PeriphCLKConfig+0xce6>
      {
        ret = HAL_ERROR;
3400aa2c:	2301      	movs	r3, #1
3400aa2e:	f887 338f 	strb.w	r3, [r7, #911]	@ 0x38f
        WRITE_REG(RCC->BDCR, tmpreg);
#endif /* #if 0  TO DO */
      }
    }

    if (ret == HAL_OK)
3400aa32:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
3400aa36:	2b00      	cmp	r3, #0
3400aa38:	d143      	bne.n	3400aac2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
3400aa3a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa3e:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400aa42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400aa46:	d117      	bne.n	3400aa78 <HAL_RCCEx_PeriphCLKConfig+0xd2c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
3400aa48:	f7f9 fafa 	bl	34004040 <HAL_GetTick>
3400aa4c:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() == 0U)
3400aa50:	e00d      	b.n	3400aa6e <HAL_RCCEx_PeriphCLKConfig+0xd22>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
3400aa52:	f7f9 faf5 	bl	34004040 <HAL_GetTick>
3400aa56:	4602      	mov	r2, r0
3400aa58:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
3400aa5c:	1ad2      	subs	r2, r2, r3
3400aa5e:	f241 3388 	movw	r3, #5000	@ 0x1388
3400aa62:	429a      	cmp	r2, r3
3400aa64:	d903      	bls.n	3400aa6e <HAL_RCCEx_PeriphCLKConfig+0xd22>
          {
            ret = HAL_TIMEOUT;
3400aa66:	2303      	movs	r3, #3
3400aa68:	f887 338f 	strb.w	r3, [r7, #911]	@ 0x38f
            break;
3400aa6c:	e004      	b.n	3400aa78 <HAL_RCCEx_PeriphCLKConfig+0xd2c>
        while (LL_RCC_LSE_IsReady() == 0U)
3400aa6e:	f7fd feb5 	bl	340087dc <LL_RCC_LSE_IsReady>
3400aa72:	4603      	mov	r3, r0
3400aa74:	2b00      	cmp	r3, #0
3400aa76:	d0ec      	beq.n	3400aa52 <HAL_RCCEx_PeriphCLKConfig+0xd06>
          }
        }
      }

      if (ret == HAL_OK)
3400aa78:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
3400aa7c:	2b00      	cmp	r3, #0
3400aa7e:	d11b      	bne.n	3400aab8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
3400aa80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa84:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400aa88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
3400aa8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400aa90:	d108      	bne.n	3400aaa4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
3400aa92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa96:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400aa9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
3400aa9e:	4618      	mov	r0, r3
3400aaa0:	f7fe fa98 	bl	34008fd4 <LL_RCC_SetRTC_HSEPrescaler>
3400aaa4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aaa8:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400aaac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
3400aab0:	4618      	mov	r0, r3
3400aab2:	f7fe fa6b 	bl	34008f8c <LL_RCC_SetRTCClockSource>
3400aab6:	e008      	b.n	3400aaca <HAL_RCCEx_PeriphCLKConfig+0xd7e>
      }
      else
      {
        /* set overall return value */
        status = ret;
3400aab8:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
3400aabc:	f887 338e 	strb.w	r3, [r7, #910]	@ 0x38e
3400aac0:	e003      	b.n	3400aaca <HAL_RCCEx_PeriphCLKConfig+0xd7e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
3400aac2:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
3400aac6:	f887 338e 	strb.w	r3, [r7, #910]	@ 0x38e
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
3400aaca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aace:	e9d3 2300 	ldrd	r2, r3, [r3]
3400aad2:	f002 0304 	and.w	r3, r2, #4
3400aad6:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
3400aada:	2300      	movs	r3, #0
3400aadc:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
3400aae0:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
3400aae4:	4603      	mov	r3, r0
3400aae6:	460a      	mov	r2, r1
3400aae8:	4313      	orrs	r3, r2
3400aaea:	f000 81dc 	beq.w	3400aea6 <HAL_RCCEx_PeriphCLKConfig+0x115a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));
3400aaee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aaf2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400aaf6:	2b00      	cmp	r3, #0
3400aaf8:	d02d      	beq.n	3400ab56 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400aafa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aafe:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ab02:	2b01      	cmp	r3, #1
3400ab04:	d027      	beq.n	3400ab56 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400ab06:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab0a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ab0e:	2b02      	cmp	r3, #2
3400ab10:	d021      	beq.n	3400ab56 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400ab12:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab16:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ab1a:	2b03      	cmp	r3, #3
3400ab1c:	d01b      	beq.n	3400ab56 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400ab1e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab22:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ab26:	2b04      	cmp	r3, #4
3400ab28:	d015      	beq.n	3400ab56 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400ab2a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab2e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ab32:	2b05      	cmp	r3, #5
3400ab34:	d00f      	beq.n	3400ab56 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400ab36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab3a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ab3e:	2b06      	cmp	r3, #6
3400ab40:	d009      	beq.n	3400ab56 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400ab42:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab46:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ab4a:	2b07      	cmp	r3, #7
3400ab4c:	d003      	beq.n	3400ab56 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400ab4e:	21d4      	movs	r1, #212	@ 0xd4
3400ab50:	4834      	ldr	r0, [pc, #208]	@ (3400ac24 <HAL_RCCEx_PeriphCLKConfig+0xed8>)
3400ab52:	f7f7 fa53 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC5)
3400ab56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab5a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ab5e:	2b04      	cmp	r3, #4
3400ab60:	d166      	bne.n	3400ac30 <HAL_RCCEx_PeriphCLKConfig+0xee4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
3400ab62:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400ab68:	2b00      	cmp	r3, #0
3400ab6a:	d015      	beq.n	3400ab98 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
3400ab6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400ab72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ab76:	d00f      	beq.n	3400ab98 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
3400ab78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400ab7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ab82:	d009      	beq.n	3400ab98 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
3400ab84:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400ab8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ab8e:	d003      	beq.n	3400ab98 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
3400ab90:	21d9      	movs	r1, #217	@ 0xd9
3400ab92:	4824      	ldr	r0, [pc, #144]	@ (3400ac24 <HAL_RCCEx_PeriphCLKConfig+0xed8>)
3400ab94:	f7f7 fa32 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));
3400ab98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400ab9e:	2b00      	cmp	r3, #0
3400aba0:	d005      	beq.n	3400abae <HAL_RCCEx_PeriphCLKConfig+0xe62>
3400aba2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400aba8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400abac:	d903      	bls.n	3400abb6 <HAL_RCCEx_PeriphCLKConfig+0xe6a>
3400abae:	21da      	movs	r1, #218	@ 0xda
3400abb0:	481c      	ldr	r0, [pc, #112]	@ (3400ac24 <HAL_RCCEx_PeriphCLKConfig+0xed8>)
3400abb2:	f7f7 fa23 	bl	34001ffc <assert_failed>

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
3400abb6:	4b1d      	ldr	r3, [pc, #116]	@ (3400ac2c <HAL_RCCEx_PeriphCLKConfig+0xee0>)
3400abb8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400abbc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400abc0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400abc4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400abc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3400abca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400abce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400abd0:	3b01      	subs	r3, #1
3400abd2:	041b      	lsls	r3, r3, #16
3400abd4:	4313      	orrs	r3, r2
3400abd6:	4a15      	ldr	r2, [pc, #84]	@ (3400ac2c <HAL_RCCEx_PeriphCLKConfig+0xee0>)
3400abd8:	430b      	orrs	r3, r1
3400abda:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3400abde:	f7fe fd13 	bl	34009608 <LL_RCC_IC5_Enable>
3400abe2:	e159      	b.n	3400ae98 <HAL_RCCEx_PeriphCLKConfig+0x114c>
3400abe4:	00030300 	.word	0x00030300
3400abe8:	00031300 	.word	0x00031300
3400abec:	00032300 	.word	0x00032300
3400abf0:	00033300 	.word	0x00033300
3400abf4:	00034300 	.word	0x00034300
3400abf8:	00035300 	.word	0x00035300
3400abfc:	00036300 	.word	0x00036300
3400ac00:	00037300 	.word	0x00037300
3400ac04:	00038300 	.word	0x00038300
3400ac08:	00039300 	.word	0x00039300
3400ac0c:	0003a300 	.word	0x0003a300
3400ac10:	0003b300 	.word	0x0003b300
3400ac14:	0003c300 	.word	0x0003c300
3400ac18:	0003d300 	.word	0x0003d300
3400ac1c:	0003e300 	.word	0x0003e300
3400ac20:	0003f300 	.word	0x0003f300
3400ac24:	3401ecb0 	.word	0x3401ecb0
3400ac28:	56024800 	.word	0x56024800
3400ac2c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC10)
3400ac30:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac34:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ac38:	2b05      	cmp	r3, #5
3400ac3a:	d140      	bne.n	3400acbe <HAL_RCCEx_PeriphCLKConfig+0xf72>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400ac3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400ac42:	2b00      	cmp	r3, #0
3400ac44:	d015      	beq.n	3400ac72 <HAL_RCCEx_PeriphCLKConfig+0xf26>
3400ac46:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400ac4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ac50:	d00f      	beq.n	3400ac72 <HAL_RCCEx_PeriphCLKConfig+0xf26>
3400ac52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400ac58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ac5c:	d009      	beq.n	3400ac72 <HAL_RCCEx_PeriphCLKConfig+0xf26>
3400ac5e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400ac64:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ac68:	d003      	beq.n	3400ac72 <HAL_RCCEx_PeriphCLKConfig+0xf26>
3400ac6a:	21e6      	movs	r1, #230	@ 0xe6
3400ac6c:	4860      	ldr	r0, [pc, #384]	@ (3400adf0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400ac6e:	f7f7 f9c5 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400ac72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400ac78:	2b00      	cmp	r3, #0
3400ac7a:	d005      	beq.n	3400ac88 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
3400ac7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400ac82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ac86:	d903      	bls.n	3400ac90 <HAL_RCCEx_PeriphCLKConfig+0xf44>
3400ac88:	21e7      	movs	r1, #231	@ 0xe7
3400ac8a:	4859      	ldr	r0, [pc, #356]	@ (3400adf0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400ac8c:	f7f7 f9b6 	bl	34001ffc <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400ac90:	4b58      	ldr	r3, [pc, #352]	@ (3400adf4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400ac92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400ac96:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ac9a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ac9e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aca2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400aca4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400acaa:	3b01      	subs	r3, #1
3400acac:	041b      	lsls	r3, r3, #16
3400acae:	4313      	orrs	r3, r2
3400acb0:	4a50      	ldr	r2, [pc, #320]	@ (3400adf4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400acb2:	430b      	orrs	r3, r1
3400acb4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400acb8:	f7fe fda6 	bl	34009808 <LL_RCC_IC10_Enable>
3400acbc:	e0ec      	b.n	3400ae98 <HAL_RCCEx_PeriphCLKConfig+0x114c>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC15)
3400acbe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400acc2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400acc6:	2b06      	cmp	r3, #6
3400acc8:	d140      	bne.n	3400ad4c <HAL_RCCEx_PeriphCLKConfig+0x1000>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400acca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400acce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400acd0:	2b00      	cmp	r3, #0
3400acd2:	d015      	beq.n	3400ad00 <HAL_RCCEx_PeriphCLKConfig+0xfb4>
3400acd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400acd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400acda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400acde:	d00f      	beq.n	3400ad00 <HAL_RCCEx_PeriphCLKConfig+0xfb4>
3400ace0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ace4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ace6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400acea:	d009      	beq.n	3400ad00 <HAL_RCCEx_PeriphCLKConfig+0xfb4>
3400acec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400acf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400acf2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400acf6:	d003      	beq.n	3400ad00 <HAL_RCCEx_PeriphCLKConfig+0xfb4>
3400acf8:	21f3      	movs	r1, #243	@ 0xf3
3400acfa:	483d      	ldr	r0, [pc, #244]	@ (3400adf0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400acfc:	f7f7 f97e 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400ad00:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ad06:	2b00      	cmp	r3, #0
3400ad08:	d005      	beq.n	3400ad16 <HAL_RCCEx_PeriphCLKConfig+0xfca>
3400ad0a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ad10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ad14:	d903      	bls.n	3400ad1e <HAL_RCCEx_PeriphCLKConfig+0xfd2>
3400ad16:	21f4      	movs	r1, #244	@ 0xf4
3400ad18:	4835      	ldr	r0, [pc, #212]	@ (3400adf0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400ad1a:	f7f7 f96f 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400ad1e:	4b35      	ldr	r3, [pc, #212]	@ (3400adf4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400ad20:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400ad24:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ad28:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ad2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad30:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400ad32:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ad38:	3b01      	subs	r3, #1
3400ad3a:	041b      	lsls	r3, r3, #16
3400ad3c:	4313      	orrs	r3, r2
3400ad3e:	4a2d      	ldr	r2, [pc, #180]	@ (3400adf4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400ad40:	430b      	orrs	r3, r1
3400ad42:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400ad46:	f7fe fe5f 	bl	34009a08 <LL_RCC_IC15_Enable>
3400ad4a:	e0a5      	b.n	3400ae98 <HAL_RCCEx_PeriphCLKConfig+0x114c>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC19)
3400ad4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad50:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ad54:	2b03      	cmp	r3, #3
3400ad56:	d14f      	bne.n	3400adf8 <HAL_RCCEx_PeriphCLKConfig+0x10ac>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
3400ad58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400ad60:	2b00      	cmp	r3, #0
3400ad62:	d019      	beq.n	3400ad98 <HAL_RCCEx_PeriphCLKConfig+0x104c>
3400ad64:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400ad6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ad70:	d012      	beq.n	3400ad98 <HAL_RCCEx_PeriphCLKConfig+0x104c>
3400ad72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400ad7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ad7e:	d00b      	beq.n	3400ad98 <HAL_RCCEx_PeriphCLKConfig+0x104c>
3400ad80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad84:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400ad88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ad8c:	d004      	beq.n	3400ad98 <HAL_RCCEx_PeriphCLKConfig+0x104c>
3400ad8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
3400ad92:	4817      	ldr	r0, [pc, #92]	@ (3400adf0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400ad94:	f7f7 f932 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));
3400ad98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400ada0:	2b00      	cmp	r3, #0
3400ada2:	d006      	beq.n	3400adb2 <HAL_RCCEx_PeriphCLKConfig+0x1066>
3400ada4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ada8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400adac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400adb0:	d904      	bls.n	3400adbc <HAL_RCCEx_PeriphCLKConfig+0x1070>
3400adb2:	f240 1101 	movw	r1, #257	@ 0x101
3400adb6:	480e      	ldr	r0, [pc, #56]	@ (3400adf0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400adb8:	f7f7 f920 	bl	34001ffc <assert_failed>

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
3400adbc:	4b0d      	ldr	r3, [pc, #52]	@ (3400adf4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400adbe:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3400adc2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400adc6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400adca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400adce:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
3400add2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400add6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400adda:	3b01      	subs	r3, #1
3400addc:	041b      	lsls	r3, r3, #16
3400adde:	4313      	orrs	r3, r2
3400ade0:	4a04      	ldr	r2, [pc, #16]	@ (3400adf4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400ade2:	430b      	orrs	r3, r1
3400ade4:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
3400ade8:	f7fe ff0e 	bl	34009c08 <LL_RCC_IC19_Enable>
3400adec:	e054      	b.n	3400ae98 <HAL_RCCEx_PeriphCLKConfig+0x114c>
3400adee:	bf00      	nop
3400adf0:	3401ecb0 	.word	0x3401ecb0
3400adf4:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC20)
3400adf8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400adfc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ae00:	2b07      	cmp	r3, #7
3400ae02:	d149      	bne.n	3400ae98 <HAL_RCCEx_PeriphCLKConfig+0x114c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
3400ae04:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400ae0c:	2b00      	cmp	r3, #0
3400ae0e:	d019      	beq.n	3400ae44 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
3400ae10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400ae18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ae1c:	d012      	beq.n	3400ae44 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
3400ae1e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400ae26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ae2a:	d00b      	beq.n	3400ae44 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
3400ae2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae30:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400ae34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ae38:	d004      	beq.n	3400ae44 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
3400ae3a:	f240 110d 	movw	r1, #269	@ 0x10d
3400ae3e:	487d      	ldr	r0, [pc, #500]	@ (3400b034 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400ae40:	f7f7 f8dc 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));
3400ae44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400ae4c:	2b00      	cmp	r3, #0
3400ae4e:	d006      	beq.n	3400ae5e <HAL_RCCEx_PeriphCLKConfig+0x1112>
3400ae50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400ae58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ae5c:	d904      	bls.n	3400ae68 <HAL_RCCEx_PeriphCLKConfig+0x111c>
3400ae5e:	f44f 7187 	mov.w	r1, #270	@ 0x10e
3400ae62:	4874      	ldr	r0, [pc, #464]	@ (3400b034 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400ae64:	f7f7 f8ca 	bl	34001ffc <assert_failed>

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
3400ae68:	4b73      	ldr	r3, [pc, #460]	@ (3400b038 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400ae6a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3400ae6e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ae72:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ae76:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae7a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
3400ae7e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400ae86:	3b01      	subs	r3, #1
3400ae88:	041b      	lsls	r3, r3, #16
3400ae8a:	4313      	orrs	r3, r2
3400ae8c:	4a6a      	ldr	r2, [pc, #424]	@ (3400b038 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400ae8e:	430b      	orrs	r3, r1
3400ae90:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
3400ae94:	f7fe fef8 	bl	34009c88 <LL_RCC_IC20_Enable>
    {
      /* No ICx selected as source */
    }

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
3400ae98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae9c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400aea0:	4618      	mov	r0, r3
3400aea2:	f7fd fd4f 	bl	34008944 <LL_RCC_SetCLKPClockSource>
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
3400aea6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aeaa:	e9d3 2300 	ldrd	r2, r3, [r3]
3400aeae:	2100      	movs	r1, #0
3400aeb0:	f8c7 11b0 	str.w	r1, [r7, #432]	@ 0x1b0
3400aeb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
3400aeb8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
3400aebc:	e9d7 016c 	ldrd	r0, r1, [r7, #432]	@ 0x1b0
3400aec0:	4603      	mov	r3, r0
3400aec2:	460a      	mov	r2, r1
3400aec4:	4313      	orrs	r3, r2
3400aec6:	f000 80d1 	beq.w	3400b06c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));
3400aeca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aece:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400aed2:	4b5a      	ldr	r3, [pc, #360]	@ (3400b03c <HAL_RCCEx_PeriphCLKConfig+0x12f0>)
3400aed4:	429a      	cmp	r2, r3
3400aed6:	d019      	beq.n	3400af0c <HAL_RCCEx_PeriphCLKConfig+0x11c0>
3400aed8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aedc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400aee0:	4b57      	ldr	r3, [pc, #348]	@ (3400b040 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
3400aee2:	429a      	cmp	r2, r3
3400aee4:	d012      	beq.n	3400af0c <HAL_RCCEx_PeriphCLKConfig+0x11c0>
3400aee6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aeea:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400aeee:	4b55      	ldr	r3, [pc, #340]	@ (3400b044 <HAL_RCCEx_PeriphCLKConfig+0x12f8>)
3400aef0:	429a      	cmp	r2, r3
3400aef2:	d00b      	beq.n	3400af0c <HAL_RCCEx_PeriphCLKConfig+0x11c0>
3400aef4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aef8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400aefc:	4b52      	ldr	r3, [pc, #328]	@ (3400b048 <HAL_RCCEx_PeriphCLKConfig+0x12fc>)
3400aefe:	429a      	cmp	r2, r3
3400af00:	d004      	beq.n	3400af0c <HAL_RCCEx_PeriphCLKConfig+0x11c0>
3400af02:	f44f 7192 	mov.w	r1, #292	@ 0x124
3400af06:	484b      	ldr	r0, [pc, #300]	@ (3400b034 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400af08:	f7f7 f878 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC3)
3400af0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af10:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400af14:	4b4b      	ldr	r3, [pc, #300]	@ (3400b044 <HAL_RCCEx_PeriphCLKConfig+0x12f8>)
3400af16:	429a      	cmp	r2, r3
3400af18:	d142      	bne.n	3400afa0 <HAL_RCCEx_PeriphCLKConfig+0x1254>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400af1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af1e:	699b      	ldr	r3, [r3, #24]
3400af20:	2b00      	cmp	r3, #0
3400af22:	d016      	beq.n	3400af52 <HAL_RCCEx_PeriphCLKConfig+0x1206>
3400af24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af28:	699b      	ldr	r3, [r3, #24]
3400af2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400af2e:	d010      	beq.n	3400af52 <HAL_RCCEx_PeriphCLKConfig+0x1206>
3400af30:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af34:	699b      	ldr	r3, [r3, #24]
3400af36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400af3a:	d00a      	beq.n	3400af52 <HAL_RCCEx_PeriphCLKConfig+0x1206>
3400af3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af40:	699b      	ldr	r3, [r3, #24]
3400af42:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400af46:	d004      	beq.n	3400af52 <HAL_RCCEx_PeriphCLKConfig+0x1206>
3400af48:	f240 1129 	movw	r1, #297	@ 0x129
3400af4c:	4839      	ldr	r0, [pc, #228]	@ (3400b034 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400af4e:	f7f7 f855 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
3400af52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af56:	69db      	ldr	r3, [r3, #28]
3400af58:	2b00      	cmp	r3, #0
3400af5a:	d005      	beq.n	3400af68 <HAL_RCCEx_PeriphCLKConfig+0x121c>
3400af5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af60:	69db      	ldr	r3, [r3, #28]
3400af62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400af66:	d904      	bls.n	3400af72 <HAL_RCCEx_PeriphCLKConfig+0x1226>
3400af68:	f44f 7195 	mov.w	r1, #298	@ 0x12a
3400af6c:	4831      	ldr	r0, [pc, #196]	@ (3400b034 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400af6e:	f7f7 f845 	bl	34001ffc <assert_failed>

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3400af72:	4b31      	ldr	r3, [pc, #196]	@ (3400b038 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400af74:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400af78:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400af7c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400af80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af84:	699a      	ldr	r2, [r3, #24]
3400af86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af8a:	69db      	ldr	r3, [r3, #28]
3400af8c:	3b01      	subs	r3, #1
3400af8e:	041b      	lsls	r3, r3, #16
3400af90:	4313      	orrs	r3, r2
3400af92:	4a29      	ldr	r2, [pc, #164]	@ (3400b038 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400af94:	430b      	orrs	r3, r1
3400af96:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3400af9a:	f7fe fab5 	bl	34009508 <LL_RCC_IC3_Enable>
3400af9e:	e05e      	b.n	3400b05e <HAL_RCCEx_PeriphCLKConfig+0x1312>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC4)
3400afa0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afa4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400afa8:	4b27      	ldr	r3, [pc, #156]	@ (3400b048 <HAL_RCCEx_PeriphCLKConfig+0x12fc>)
3400afaa:	429a      	cmp	r2, r3
3400afac:	d14e      	bne.n	3400b04c <HAL_RCCEx_PeriphCLKConfig+0x1300>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400afae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afb2:	6a1b      	ldr	r3, [r3, #32]
3400afb4:	2b00      	cmp	r3, #0
3400afb6:	d016      	beq.n	3400afe6 <HAL_RCCEx_PeriphCLKConfig+0x129a>
3400afb8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afbc:	6a1b      	ldr	r3, [r3, #32]
3400afbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400afc2:	d010      	beq.n	3400afe6 <HAL_RCCEx_PeriphCLKConfig+0x129a>
3400afc4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afc8:	6a1b      	ldr	r3, [r3, #32]
3400afca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400afce:	d00a      	beq.n	3400afe6 <HAL_RCCEx_PeriphCLKConfig+0x129a>
3400afd0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afd4:	6a1b      	ldr	r3, [r3, #32]
3400afd6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400afda:	d004      	beq.n	3400afe6 <HAL_RCCEx_PeriphCLKConfig+0x129a>
3400afdc:	f44f 719b 	mov.w	r1, #310	@ 0x136
3400afe0:	4814      	ldr	r0, [pc, #80]	@ (3400b034 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400afe2:	f7f7 f80b 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400afe6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400afec:	2b00      	cmp	r3, #0
3400afee:	d005      	beq.n	3400affc <HAL_RCCEx_PeriphCLKConfig+0x12b0>
3400aff0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400aff6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400affa:	d904      	bls.n	3400b006 <HAL_RCCEx_PeriphCLKConfig+0x12ba>
3400affc:	f240 1137 	movw	r1, #311	@ 0x137
3400b000:	480c      	ldr	r0, [pc, #48]	@ (3400b034 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400b002:	f7f6 fffb 	bl	34001ffc <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b006:	4b0c      	ldr	r3, [pc, #48]	@ (3400b038 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400b008:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b00c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b010:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b014:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b018:	6a1a      	ldr	r2, [r3, #32]
3400b01a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b01e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b020:	3b01      	subs	r3, #1
3400b022:	041b      	lsls	r3, r3, #16
3400b024:	4313      	orrs	r3, r2
3400b026:	4a04      	ldr	r2, [pc, #16]	@ (3400b038 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400b028:	430b      	orrs	r3, r1
3400b02a:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b02e:	f7fe faab 	bl	34009588 <LL_RCC_IC4_Enable>
3400b032:	e014      	b.n	3400b05e <HAL_RCCEx_PeriphCLKConfig+0x1312>
3400b034:	3401ecb0 	.word	0x3401ecb0
3400b038:	56028000 	.word	0x56028000
3400b03c:	03000014 	.word	0x03000014
3400b040:	03010014 	.word	0x03010014
3400b044:	03020014 	.word	0x03020014
3400b048:	03030014 	.word	0x03030014
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_CLKP)
3400b04c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b050:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400b054:	4baf      	ldr	r3, [pc, #700]	@ (3400b314 <HAL_RCCEx_PeriphCLKConfig+0x15c8>)
3400b056:	429a      	cmp	r2, r3
3400b058:	d101      	bne.n	3400b05e <HAL_RCCEx_PeriphCLKConfig+0x1312>
    {
      LL_RCC_CLKP_Enable();
3400b05a:	f7fe fe55 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI1 clock source */
    __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
3400b05e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b062:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
3400b066:	4618      	mov	r0, r3
3400b068:	f7fd fdfc 	bl	34008c64 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
3400b06c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b070:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b074:	2100      	movs	r1, #0
3400b076:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
3400b07a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
3400b07e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
3400b082:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
3400b086:	4603      	mov	r3, r0
3400b088:	460a      	mov	r2, r1
3400b08a:	4313      	orrs	r3, r2
3400b08c:	f000 80c5 	beq.w	3400b21a <HAL_RCCEx_PeriphCLKConfig+0x14ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));
3400b090:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b094:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400b098:	4b9f      	ldr	r3, [pc, #636]	@ (3400b318 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
3400b09a:	429a      	cmp	r2, r3
3400b09c:	d019      	beq.n	3400b0d2 <HAL_RCCEx_PeriphCLKConfig+0x1386>
3400b09e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400b0a6:	4b9d      	ldr	r3, [pc, #628]	@ (3400b31c <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
3400b0a8:	429a      	cmp	r2, r3
3400b0aa:	d012      	beq.n	3400b0d2 <HAL_RCCEx_PeriphCLKConfig+0x1386>
3400b0ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0b0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400b0b4:	4b9a      	ldr	r3, [pc, #616]	@ (3400b320 <HAL_RCCEx_PeriphCLKConfig+0x15d4>)
3400b0b6:	429a      	cmp	r2, r3
3400b0b8:	d00b      	beq.n	3400b0d2 <HAL_RCCEx_PeriphCLKConfig+0x1386>
3400b0ba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0be:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400b0c2:	4b98      	ldr	r3, [pc, #608]	@ (3400b324 <HAL_RCCEx_PeriphCLKConfig+0x15d8>)
3400b0c4:	429a      	cmp	r2, r3
3400b0c6:	d004      	beq.n	3400b0d2 <HAL_RCCEx_PeriphCLKConfig+0x1386>
3400b0c8:	f240 1151 	movw	r1, #337	@ 0x151
3400b0cc:	4896      	ldr	r0, [pc, #600]	@ (3400b328 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400b0ce:	f7f6 ff95 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC3)
3400b0d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400b0da:	4b91      	ldr	r3, [pc, #580]	@ (3400b320 <HAL_RCCEx_PeriphCLKConfig+0x15d4>)
3400b0dc:	429a      	cmp	r2, r3
3400b0de:	d142      	bne.n	3400b166 <HAL_RCCEx_PeriphCLKConfig+0x141a>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400b0e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0e4:	699b      	ldr	r3, [r3, #24]
3400b0e6:	2b00      	cmp	r3, #0
3400b0e8:	d016      	beq.n	3400b118 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
3400b0ea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0ee:	699b      	ldr	r3, [r3, #24]
3400b0f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b0f4:	d010      	beq.n	3400b118 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
3400b0f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0fa:	699b      	ldr	r3, [r3, #24]
3400b0fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b100:	d00a      	beq.n	3400b118 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
3400b102:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b106:	699b      	ldr	r3, [r3, #24]
3400b108:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b10c:	d004      	beq.n	3400b118 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
3400b10e:	f44f 71ab 	mov.w	r1, #342	@ 0x156
3400b112:	4885      	ldr	r0, [pc, #532]	@ (3400b328 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400b114:	f7f6 ff72 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
3400b118:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b11c:	69db      	ldr	r3, [r3, #28]
3400b11e:	2b00      	cmp	r3, #0
3400b120:	d005      	beq.n	3400b12e <HAL_RCCEx_PeriphCLKConfig+0x13e2>
3400b122:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b126:	69db      	ldr	r3, [r3, #28]
3400b128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b12c:	d904      	bls.n	3400b138 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
3400b12e:	f240 1157 	movw	r1, #343	@ 0x157
3400b132:	487d      	ldr	r0, [pc, #500]	@ (3400b328 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400b134:	f7f6 ff62 	bl	34001ffc <assert_failed>

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3400b138:	4b7c      	ldr	r3, [pc, #496]	@ (3400b32c <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400b13a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400b13e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b142:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b146:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b14a:	699a      	ldr	r2, [r3, #24]
3400b14c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b150:	69db      	ldr	r3, [r3, #28]
3400b152:	3b01      	subs	r3, #1
3400b154:	041b      	lsls	r3, r3, #16
3400b156:	4313      	orrs	r3, r2
3400b158:	4a74      	ldr	r2, [pc, #464]	@ (3400b32c <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400b15a:	430b      	orrs	r3, r1
3400b15c:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3400b160:	f7fe f9d2 	bl	34009508 <LL_RCC_IC3_Enable>
3400b164:	e052      	b.n	3400b20c <HAL_RCCEx_PeriphCLKConfig+0x14c0>
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC4)
3400b166:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b16a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400b16e:	4b6d      	ldr	r3, [pc, #436]	@ (3400b324 <HAL_RCCEx_PeriphCLKConfig+0x15d8>)
3400b170:	429a      	cmp	r2, r3
3400b172:	d142      	bne.n	3400b1fa <HAL_RCCEx_PeriphCLKConfig+0x14ae>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400b174:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b178:	6a1b      	ldr	r3, [r3, #32]
3400b17a:	2b00      	cmp	r3, #0
3400b17c:	d016      	beq.n	3400b1ac <HAL_RCCEx_PeriphCLKConfig+0x1460>
3400b17e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b182:	6a1b      	ldr	r3, [r3, #32]
3400b184:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b188:	d010      	beq.n	3400b1ac <HAL_RCCEx_PeriphCLKConfig+0x1460>
3400b18a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b18e:	6a1b      	ldr	r3, [r3, #32]
3400b190:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b194:	d00a      	beq.n	3400b1ac <HAL_RCCEx_PeriphCLKConfig+0x1460>
3400b196:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b19a:	6a1b      	ldr	r3, [r3, #32]
3400b19c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b1a0:	d004      	beq.n	3400b1ac <HAL_RCCEx_PeriphCLKConfig+0x1460>
3400b1a2:	f240 1163 	movw	r1, #355	@ 0x163
3400b1a6:	4860      	ldr	r0, [pc, #384]	@ (3400b328 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400b1a8:	f7f6 ff28 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400b1ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b1b2:	2b00      	cmp	r3, #0
3400b1b4:	d005      	beq.n	3400b1c2 <HAL_RCCEx_PeriphCLKConfig+0x1476>
3400b1b6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b1bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b1c0:	d904      	bls.n	3400b1cc <HAL_RCCEx_PeriphCLKConfig+0x1480>
3400b1c2:	f44f 71b2 	mov.w	r1, #356	@ 0x164
3400b1c6:	4858      	ldr	r0, [pc, #352]	@ (3400b328 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400b1c8:	f7f6 ff18 	bl	34001ffc <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b1cc:	4b57      	ldr	r3, [pc, #348]	@ (3400b32c <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400b1ce:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b1d2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b1d6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b1da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1de:	6a1a      	ldr	r2, [r3, #32]
3400b1e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b1e6:	3b01      	subs	r3, #1
3400b1e8:	041b      	lsls	r3, r3, #16
3400b1ea:	4313      	orrs	r3, r2
3400b1ec:	4a4f      	ldr	r2, [pc, #316]	@ (3400b32c <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400b1ee:	430b      	orrs	r3, r1
3400b1f0:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b1f4:	f7fe f9c8 	bl	34009588 <LL_RCC_IC4_Enable>
3400b1f8:	e008      	b.n	3400b20c <HAL_RCCEx_PeriphCLKConfig+0x14c0>
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_CLKP)
3400b1fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400b202:	4b46      	ldr	r3, [pc, #280]	@ (3400b31c <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
3400b204:	429a      	cmp	r2, r3
3400b206:	d101      	bne.n	3400b20c <HAL_RCCEx_PeriphCLKConfig+0x14c0>
    {
      LL_RCC_CLKP_Enable();
3400b208:	f7fe fd7e 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI2 clock source */
    __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
3400b20c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b210:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3400b214:	4618      	mov	r0, r3
3400b216:	f7fd fd25 	bl	34008c64 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI3 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI3) == RCC_PERIPHCLK_XSPI3)
3400b21a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b21e:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b222:	2100      	movs	r1, #0
3400b224:	f8c7 11a0 	str.w	r1, [r7, #416]	@ 0x1a0
3400b228:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
3400b22c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
3400b230:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
3400b234:	4603      	mov	r3, r0
3400b236:	460a      	mov	r2, r1
3400b238:	4313      	orrs	r3, r2
3400b23a:	f000 80db 	beq.w	3400b3f4 <HAL_RCCEx_PeriphCLKConfig+0x16a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI3CLKSOURCE(PeriphClkInit->Xspi3ClockSelection));
3400b23e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b242:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400b246:	4b3a      	ldr	r3, [pc, #232]	@ (3400b330 <HAL_RCCEx_PeriphCLKConfig+0x15e4>)
3400b248:	429a      	cmp	r2, r3
3400b24a:	d019      	beq.n	3400b280 <HAL_RCCEx_PeriphCLKConfig+0x1534>
3400b24c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b250:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400b254:	4b37      	ldr	r3, [pc, #220]	@ (3400b334 <HAL_RCCEx_PeriphCLKConfig+0x15e8>)
3400b256:	429a      	cmp	r2, r3
3400b258:	d012      	beq.n	3400b280 <HAL_RCCEx_PeriphCLKConfig+0x1534>
3400b25a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b25e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400b262:	4b35      	ldr	r3, [pc, #212]	@ (3400b338 <HAL_RCCEx_PeriphCLKConfig+0x15ec>)
3400b264:	429a      	cmp	r2, r3
3400b266:	d00b      	beq.n	3400b280 <HAL_RCCEx_PeriphCLKConfig+0x1534>
3400b268:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b26c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400b270:	4b32      	ldr	r3, [pc, #200]	@ (3400b33c <HAL_RCCEx_PeriphCLKConfig+0x15f0>)
3400b272:	429a      	cmp	r2, r3
3400b274:	d004      	beq.n	3400b280 <HAL_RCCEx_PeriphCLKConfig+0x1534>
3400b276:	f44f 71bf 	mov.w	r1, #382	@ 0x17e
3400b27a:	482b      	ldr	r0, [pc, #172]	@ (3400b328 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400b27c:	f7f6 febe 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC3)
3400b280:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b284:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400b288:	4b2b      	ldr	r3, [pc, #172]	@ (3400b338 <HAL_RCCEx_PeriphCLKConfig+0x15ec>)
3400b28a:	429a      	cmp	r2, r3
3400b28c:	d158      	bne.n	3400b340 <HAL_RCCEx_PeriphCLKConfig+0x15f4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400b28e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b292:	699b      	ldr	r3, [r3, #24]
3400b294:	2b00      	cmp	r3, #0
3400b296:	d016      	beq.n	3400b2c6 <HAL_RCCEx_PeriphCLKConfig+0x157a>
3400b298:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b29c:	699b      	ldr	r3, [r3, #24]
3400b29e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b2a2:	d010      	beq.n	3400b2c6 <HAL_RCCEx_PeriphCLKConfig+0x157a>
3400b2a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b2a8:	699b      	ldr	r3, [r3, #24]
3400b2aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b2ae:	d00a      	beq.n	3400b2c6 <HAL_RCCEx_PeriphCLKConfig+0x157a>
3400b2b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b2b4:	699b      	ldr	r3, [r3, #24]
3400b2b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b2ba:	d004      	beq.n	3400b2c6 <HAL_RCCEx_PeriphCLKConfig+0x157a>
3400b2bc:	f240 1183 	movw	r1, #387	@ 0x183
3400b2c0:	4819      	ldr	r0, [pc, #100]	@ (3400b328 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400b2c2:	f7f6 fe9b 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
3400b2c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b2ca:	69db      	ldr	r3, [r3, #28]
3400b2cc:	2b00      	cmp	r3, #0
3400b2ce:	d005      	beq.n	3400b2dc <HAL_RCCEx_PeriphCLKConfig+0x1590>
3400b2d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b2d4:	69db      	ldr	r3, [r3, #28]
3400b2d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b2da:	d904      	bls.n	3400b2e6 <HAL_RCCEx_PeriphCLKConfig+0x159a>
3400b2dc:	f44f 71c2 	mov.w	r1, #388	@ 0x184
3400b2e0:	4811      	ldr	r0, [pc, #68]	@ (3400b328 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400b2e2:	f7f6 fe8b 	bl	34001ffc <assert_failed>

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3400b2e6:	4b11      	ldr	r3, [pc, #68]	@ (3400b32c <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400b2e8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400b2ec:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b2f0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b2f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b2f8:	699a      	ldr	r2, [r3, #24]
3400b2fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b2fe:	69db      	ldr	r3, [r3, #28]
3400b300:	3b01      	subs	r3, #1
3400b302:	041b      	lsls	r3, r3, #16
3400b304:	4313      	orrs	r3, r2
3400b306:	4a09      	ldr	r2, [pc, #36]	@ (3400b32c <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400b308:	430b      	orrs	r3, r1
3400b30a:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3400b30e:	f7fe f8fb 	bl	34009508 <LL_RCC_IC3_Enable>
3400b312:	e068      	b.n	3400b3e6 <HAL_RCCEx_PeriphCLKConfig+0x169a>
3400b314:	03010014 	.word	0x03010014
3400b318:	03000414 	.word	0x03000414
3400b31c:	03010414 	.word	0x03010414
3400b320:	03020414 	.word	0x03020414
3400b324:	03030414 	.word	0x03030414
3400b328:	3401ecb0 	.word	0x3401ecb0
3400b32c:	56028000 	.word	0x56028000
3400b330:	03000814 	.word	0x03000814
3400b334:	03010814 	.word	0x03010814
3400b338:	03020814 	.word	0x03020814
3400b33c:	03030814 	.word	0x03030814
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC4)
3400b340:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b344:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400b348:	4b8b      	ldr	r3, [pc, #556]	@ (3400b578 <HAL_RCCEx_PeriphCLKConfig+0x182c>)
3400b34a:	429a      	cmp	r2, r3
3400b34c:	d142      	bne.n	3400b3d4 <HAL_RCCEx_PeriphCLKConfig+0x1688>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400b34e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b352:	6a1b      	ldr	r3, [r3, #32]
3400b354:	2b00      	cmp	r3, #0
3400b356:	d016      	beq.n	3400b386 <HAL_RCCEx_PeriphCLKConfig+0x163a>
3400b358:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b35c:	6a1b      	ldr	r3, [r3, #32]
3400b35e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b362:	d010      	beq.n	3400b386 <HAL_RCCEx_PeriphCLKConfig+0x163a>
3400b364:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b368:	6a1b      	ldr	r3, [r3, #32]
3400b36a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b36e:	d00a      	beq.n	3400b386 <HAL_RCCEx_PeriphCLKConfig+0x163a>
3400b370:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b374:	6a1b      	ldr	r3, [r3, #32]
3400b376:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b37a:	d004      	beq.n	3400b386 <HAL_RCCEx_PeriphCLKConfig+0x163a>
3400b37c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
3400b380:	487e      	ldr	r0, [pc, #504]	@ (3400b57c <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b382:	f7f6 fe3b 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400b386:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b38a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b38c:	2b00      	cmp	r3, #0
3400b38e:	d005      	beq.n	3400b39c <HAL_RCCEx_PeriphCLKConfig+0x1650>
3400b390:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b396:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b39a:	d904      	bls.n	3400b3a6 <HAL_RCCEx_PeriphCLKConfig+0x165a>
3400b39c:	f240 1191 	movw	r1, #401	@ 0x191
3400b3a0:	4876      	ldr	r0, [pc, #472]	@ (3400b57c <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b3a2:	f7f6 fe2b 	bl	34001ffc <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b3a6:	4b76      	ldr	r3, [pc, #472]	@ (3400b580 <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b3a8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b3ac:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b3b0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b3b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3b8:	6a1a      	ldr	r2, [r3, #32]
3400b3ba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b3c0:	3b01      	subs	r3, #1
3400b3c2:	041b      	lsls	r3, r3, #16
3400b3c4:	4313      	orrs	r3, r2
3400b3c6:	4a6e      	ldr	r2, [pc, #440]	@ (3400b580 <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b3c8:	430b      	orrs	r3, r1
3400b3ca:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b3ce:	f7fe f8db 	bl	34009588 <LL_RCC_IC4_Enable>
3400b3d2:	e008      	b.n	3400b3e6 <HAL_RCCEx_PeriphCLKConfig+0x169a>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_CLKP)
3400b3d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3d8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400b3dc:	4b69      	ldr	r3, [pc, #420]	@ (3400b584 <HAL_RCCEx_PeriphCLKConfig+0x1838>)
3400b3de:	429a      	cmp	r2, r3
3400b3e0:	d101      	bne.n	3400b3e6 <HAL_RCCEx_PeriphCLKConfig+0x169a>
    {
      LL_RCC_CLKP_Enable();
3400b3e2:	f7fe fc91 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI3 clock source */
    __HAL_RCC_XSPI3_CONFIG(PeriphClkInit->Xspi3ClockSelection);
3400b3e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
3400b3ee:	4618      	mov	r0, r3
3400b3f0:	f7fd fc38 	bl	34008c64 <LL_RCC_SetXSPIClockSource>
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
3400b3f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b3fc:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
3400b400:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
3400b404:	2300      	movs	r3, #0
3400b406:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
3400b40a:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	@ 0x198
3400b40e:	4603      	mov	r3, r0
3400b410:	460a      	mov	r2, r1
3400b412:	4313      	orrs	r3, r2
3400b414:	f000 80c7 	beq.w	3400b5a6 <HAL_RCCEx_PeriphCLKConfig+0x185a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));
3400b418:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b41c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b420:	2b00      	cmp	r3, #0
3400b422:	d016      	beq.n	3400b452 <HAL_RCCEx_PeriphCLKConfig+0x1706>
3400b424:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b428:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b42c:	2b10      	cmp	r3, #16
3400b42e:	d010      	beq.n	3400b452 <HAL_RCCEx_PeriphCLKConfig+0x1706>
3400b430:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b434:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b438:	2b20      	cmp	r3, #32
3400b43a:	d00a      	beq.n	3400b452 <HAL_RCCEx_PeriphCLKConfig+0x1706>
3400b43c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b440:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b444:	2b30      	cmp	r3, #48	@ 0x30
3400b446:	d004      	beq.n	3400b452 <HAL_RCCEx_PeriphCLKConfig+0x1706>
3400b448:	f240 11ab 	movw	r1, #427	@ 0x1ab
3400b44c:	484b      	ldr	r0, [pc, #300]	@ (3400b57c <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b44e:	f7f6 fdd5 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC3)
3400b452:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b456:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b45a:	2b20      	cmp	r3, #32
3400b45c:	d142      	bne.n	3400b4e4 <HAL_RCCEx_PeriphCLKConfig+0x1798>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400b45e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b462:	699b      	ldr	r3, [r3, #24]
3400b464:	2b00      	cmp	r3, #0
3400b466:	d016      	beq.n	3400b496 <HAL_RCCEx_PeriphCLKConfig+0x174a>
3400b468:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b46c:	699b      	ldr	r3, [r3, #24]
3400b46e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b472:	d010      	beq.n	3400b496 <HAL_RCCEx_PeriphCLKConfig+0x174a>
3400b474:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b478:	699b      	ldr	r3, [r3, #24]
3400b47a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b47e:	d00a      	beq.n	3400b496 <HAL_RCCEx_PeriphCLKConfig+0x174a>
3400b480:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b484:	699b      	ldr	r3, [r3, #24]
3400b486:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b48a:	d004      	beq.n	3400b496 <HAL_RCCEx_PeriphCLKConfig+0x174a>
3400b48c:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
3400b490:	483a      	ldr	r0, [pc, #232]	@ (3400b57c <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b492:	f7f6 fdb3 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
3400b496:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b49a:	69db      	ldr	r3, [r3, #28]
3400b49c:	2b00      	cmp	r3, #0
3400b49e:	d005      	beq.n	3400b4ac <HAL_RCCEx_PeriphCLKConfig+0x1760>
3400b4a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4a4:	69db      	ldr	r3, [r3, #28]
3400b4a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b4aa:	d904      	bls.n	3400b4b6 <HAL_RCCEx_PeriphCLKConfig+0x176a>
3400b4ac:	f240 11b1 	movw	r1, #433	@ 0x1b1
3400b4b0:	4832      	ldr	r0, [pc, #200]	@ (3400b57c <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b4b2:	f7f6 fda3 	bl	34001ffc <assert_failed>

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3400b4b6:	4b32      	ldr	r3, [pc, #200]	@ (3400b580 <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b4b8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400b4bc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b4c0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b4c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4c8:	699a      	ldr	r2, [r3, #24]
3400b4ca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4ce:	69db      	ldr	r3, [r3, #28]
3400b4d0:	3b01      	subs	r3, #1
3400b4d2:	041b      	lsls	r3, r3, #16
3400b4d4:	4313      	orrs	r3, r2
3400b4d6:	4a2a      	ldr	r2, [pc, #168]	@ (3400b580 <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b4d8:	430b      	orrs	r3, r1
3400b4da:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3400b4de:	f7fe f813 	bl	34009508 <LL_RCC_IC3_Enable>
3400b4e2:	e059      	b.n	3400b598 <HAL_RCCEx_PeriphCLKConfig+0x184c>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC4)
3400b4e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b4ec:	2b30      	cmp	r3, #48	@ 0x30
3400b4ee:	d14b      	bne.n	3400b588 <HAL_RCCEx_PeriphCLKConfig+0x183c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400b4f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4f4:	6a1b      	ldr	r3, [r3, #32]
3400b4f6:	2b00      	cmp	r3, #0
3400b4f8:	d016      	beq.n	3400b528 <HAL_RCCEx_PeriphCLKConfig+0x17dc>
3400b4fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4fe:	6a1b      	ldr	r3, [r3, #32]
3400b500:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b504:	d010      	beq.n	3400b528 <HAL_RCCEx_PeriphCLKConfig+0x17dc>
3400b506:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b50a:	6a1b      	ldr	r3, [r3, #32]
3400b50c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b510:	d00a      	beq.n	3400b528 <HAL_RCCEx_PeriphCLKConfig+0x17dc>
3400b512:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b516:	6a1b      	ldr	r3, [r3, #32]
3400b518:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b51c:	d004      	beq.n	3400b528 <HAL_RCCEx_PeriphCLKConfig+0x17dc>
3400b51e:	f240 11bd 	movw	r1, #445	@ 0x1bd
3400b522:	4816      	ldr	r0, [pc, #88]	@ (3400b57c <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b524:	f7f6 fd6a 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400b528:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b52c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b52e:	2b00      	cmp	r3, #0
3400b530:	d005      	beq.n	3400b53e <HAL_RCCEx_PeriphCLKConfig+0x17f2>
3400b532:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b538:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b53c:	d904      	bls.n	3400b548 <HAL_RCCEx_PeriphCLKConfig+0x17fc>
3400b53e:	f44f 71df 	mov.w	r1, #446	@ 0x1be
3400b542:	480e      	ldr	r0, [pc, #56]	@ (3400b57c <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b544:	f7f6 fd5a 	bl	34001ffc <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b548:	4b0d      	ldr	r3, [pc, #52]	@ (3400b580 <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b54a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b54e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b552:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b556:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b55a:	6a1a      	ldr	r2, [r3, #32]
3400b55c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b562:	3b01      	subs	r3, #1
3400b564:	041b      	lsls	r3, r3, #16
3400b566:	4313      	orrs	r3, r2
3400b568:	4a05      	ldr	r2, [pc, #20]	@ (3400b580 <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b56a:	430b      	orrs	r3, r1
3400b56c:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b570:	f7fe f80a 	bl	34009588 <LL_RCC_IC4_Enable>
3400b574:	e010      	b.n	3400b598 <HAL_RCCEx_PeriphCLKConfig+0x184c>
3400b576:	bf00      	nop
3400b578:	03030814 	.word	0x03030814
3400b57c:	3401ecb0 	.word	0x3401ecb0
3400b580:	56028000 	.word	0x56028000
3400b584:	03010814 	.word	0x03010814
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_CLKP)
3400b588:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b58c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b590:	2b10      	cmp	r3, #16
3400b592:	d101      	bne.n	3400b598 <HAL_RCCEx_PeriphCLKConfig+0x184c>
    {
      LL_RCC_CLKP_Enable();
3400b594:	f7fe fbb8 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FMC kernel clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
3400b598:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b59c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b5a0:	4618      	mov	r0, r3
3400b5a2:	f7fd fa77 	bl	34008a94 <LL_RCC_SetFMCClockSource>
  }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
3400b5a6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b5ae:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
3400b5b2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
3400b5b6:	2300      	movs	r3, #0
3400b5b8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
3400b5bc:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
3400b5c0:	4603      	mov	r3, r0
3400b5c2:	460a      	mov	r2, r1
3400b5c4:	4313      	orrs	r3, r2
3400b5c6:	f000 80c5 	beq.w	3400b754 <HAL_RCCEx_PeriphCLKConfig+0x1a08>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
3400b5ca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5ce:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b5d2:	4b9f      	ldr	r3, [pc, #636]	@ (3400b850 <HAL_RCCEx_PeriphCLKConfig+0x1b04>)
3400b5d4:	429a      	cmp	r2, r3
3400b5d6:	d019      	beq.n	3400b60c <HAL_RCCEx_PeriphCLKConfig+0x18c0>
3400b5d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5dc:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b5e0:	4b9c      	ldr	r3, [pc, #624]	@ (3400b854 <HAL_RCCEx_PeriphCLKConfig+0x1b08>)
3400b5e2:	429a      	cmp	r2, r3
3400b5e4:	d012      	beq.n	3400b60c <HAL_RCCEx_PeriphCLKConfig+0x18c0>
3400b5e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5ea:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b5ee:	4b9a      	ldr	r3, [pc, #616]	@ (3400b858 <HAL_RCCEx_PeriphCLKConfig+0x1b0c>)
3400b5f0:	429a      	cmp	r2, r3
3400b5f2:	d00b      	beq.n	3400b60c <HAL_RCCEx_PeriphCLKConfig+0x18c0>
3400b5f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5f8:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b5fc:	4b97      	ldr	r3, [pc, #604]	@ (3400b85c <HAL_RCCEx_PeriphCLKConfig+0x1b10>)
3400b5fe:	429a      	cmp	r2, r3
3400b600:	d004      	beq.n	3400b60c <HAL_RCCEx_PeriphCLKConfig+0x18c0>
3400b602:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
3400b606:	4896      	ldr	r0, [pc, #600]	@ (3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b608:	f7f6 fcf8 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC4)
3400b60c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b610:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b614:	4b90      	ldr	r3, [pc, #576]	@ (3400b858 <HAL_RCCEx_PeriphCLKConfig+0x1b0c>)
3400b616:	429a      	cmp	r2, r3
3400b618:	d142      	bne.n	3400b6a0 <HAL_RCCEx_PeriphCLKConfig+0x1954>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400b61a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b61e:	6a1b      	ldr	r3, [r3, #32]
3400b620:	2b00      	cmp	r3, #0
3400b622:	d016      	beq.n	3400b652 <HAL_RCCEx_PeriphCLKConfig+0x1906>
3400b624:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b628:	6a1b      	ldr	r3, [r3, #32]
3400b62a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b62e:	d010      	beq.n	3400b652 <HAL_RCCEx_PeriphCLKConfig+0x1906>
3400b630:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b634:	6a1b      	ldr	r3, [r3, #32]
3400b636:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b63a:	d00a      	beq.n	3400b652 <HAL_RCCEx_PeriphCLKConfig+0x1906>
3400b63c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b640:	6a1b      	ldr	r3, [r3, #32]
3400b642:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b646:	d004      	beq.n	3400b652 <HAL_RCCEx_PeriphCLKConfig+0x1906>
3400b648:	f240 11dd 	movw	r1, #477	@ 0x1dd
3400b64c:	4884      	ldr	r0, [pc, #528]	@ (3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b64e:	f7f6 fcd5 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400b652:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b658:	2b00      	cmp	r3, #0
3400b65a:	d005      	beq.n	3400b668 <HAL_RCCEx_PeriphCLKConfig+0x191c>
3400b65c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b666:	d904      	bls.n	3400b672 <HAL_RCCEx_PeriphCLKConfig+0x1926>
3400b668:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
3400b66c:	487c      	ldr	r0, [pc, #496]	@ (3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b66e:	f7f6 fcc5 	bl	34001ffc <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b672:	4b7c      	ldr	r3, [pc, #496]	@ (3400b864 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b674:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b678:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b67c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b680:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b684:	6a1a      	ldr	r2, [r3, #32]
3400b686:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b68a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b68c:	3b01      	subs	r3, #1
3400b68e:	041b      	lsls	r3, r3, #16
3400b690:	4313      	orrs	r3, r2
3400b692:	4a74      	ldr	r2, [pc, #464]	@ (3400b864 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b694:	430b      	orrs	r3, r1
3400b696:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b69a:	f7fd ff75 	bl	34009588 <LL_RCC_IC4_Enable>
3400b69e:	e052      	b.n	3400b746 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC5)
3400b6a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6a4:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b6a8:	4b6c      	ldr	r3, [pc, #432]	@ (3400b85c <HAL_RCCEx_PeriphCLKConfig+0x1b10>)
3400b6aa:	429a      	cmp	r2, r3
3400b6ac:	d142      	bne.n	3400b734 <HAL_RCCEx_PeriphCLKConfig+0x19e8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
3400b6ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b6b4:	2b00      	cmp	r3, #0
3400b6b6:	d016      	beq.n	3400b6e6 <HAL_RCCEx_PeriphCLKConfig+0x199a>
3400b6b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b6be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b6c2:	d010      	beq.n	3400b6e6 <HAL_RCCEx_PeriphCLKConfig+0x199a>
3400b6c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b6ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b6ce:	d00a      	beq.n	3400b6e6 <HAL_RCCEx_PeriphCLKConfig+0x199a>
3400b6d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b6d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b6da:	d004      	beq.n	3400b6e6 <HAL_RCCEx_PeriphCLKConfig+0x199a>
3400b6dc:	f44f 71f5 	mov.w	r1, #490	@ 0x1ea
3400b6e0:	485f      	ldr	r0, [pc, #380]	@ (3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b6e2:	f7f6 fc8b 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));
3400b6e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b6ec:	2b00      	cmp	r3, #0
3400b6ee:	d005      	beq.n	3400b6fc <HAL_RCCEx_PeriphCLKConfig+0x19b0>
3400b6f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b6f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b6fa:	d904      	bls.n	3400b706 <HAL_RCCEx_PeriphCLKConfig+0x19ba>
3400b6fc:	f240 11eb 	movw	r1, #491	@ 0x1eb
3400b700:	4857      	ldr	r0, [pc, #348]	@ (3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b702:	f7f6 fc7b 	bl	34001ffc <assert_failed>

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
3400b706:	4b57      	ldr	r3, [pc, #348]	@ (3400b864 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b708:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400b70c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b710:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b714:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b718:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3400b71a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b71e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b720:	3b01      	subs	r3, #1
3400b722:	041b      	lsls	r3, r3, #16
3400b724:	4313      	orrs	r3, r2
3400b726:	4a4f      	ldr	r2, [pc, #316]	@ (3400b864 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b728:	430b      	orrs	r3, r1
3400b72a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3400b72e:	f7fd ff6b 	bl	34009608 <LL_RCC_IC5_Enable>
3400b732:	e008      	b.n	3400b746 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_CLKP)
3400b734:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b738:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b73c:	4b45      	ldr	r3, [pc, #276]	@ (3400b854 <HAL_RCCEx_PeriphCLKConfig+0x1b08>)
3400b73e:	429a      	cmp	r2, r3
3400b740:	d101      	bne.n	3400b746 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
    {
      LL_RCC_CLKP_Enable();
3400b742:	f7fe fae1 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC1 clock*/
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
3400b746:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b74a:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
3400b74e:	4618      	mov	r0, r3
3400b750:	f7fd fa51 	bl	34008bf6 <LL_RCC_SetSDMMCClockSource>
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
3400b754:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b758:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b75c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
3400b760:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
3400b764:	2300      	movs	r3, #0
3400b766:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
3400b76a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
3400b76e:	4603      	mov	r3, r0
3400b770:	460a      	mov	r2, r1
3400b772:	4313      	orrs	r3, r2
3400b774:	f000 80da 	beq.w	3400b92c <HAL_RCCEx_PeriphCLKConfig+0x1be0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
3400b778:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b77c:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b780:	4b39      	ldr	r3, [pc, #228]	@ (3400b868 <HAL_RCCEx_PeriphCLKConfig+0x1b1c>)
3400b782:	429a      	cmp	r2, r3
3400b784:	d019      	beq.n	3400b7ba <HAL_RCCEx_PeriphCLKConfig+0x1a6e>
3400b786:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b78a:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b78e:	4b37      	ldr	r3, [pc, #220]	@ (3400b86c <HAL_RCCEx_PeriphCLKConfig+0x1b20>)
3400b790:	429a      	cmp	r2, r3
3400b792:	d012      	beq.n	3400b7ba <HAL_RCCEx_PeriphCLKConfig+0x1a6e>
3400b794:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b798:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b79c:	4b34      	ldr	r3, [pc, #208]	@ (3400b870 <HAL_RCCEx_PeriphCLKConfig+0x1b24>)
3400b79e:	429a      	cmp	r2, r3
3400b7a0:	d00b      	beq.n	3400b7ba <HAL_RCCEx_PeriphCLKConfig+0x1a6e>
3400b7a2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7a6:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b7aa:	4b32      	ldr	r3, [pc, #200]	@ (3400b874 <HAL_RCCEx_PeriphCLKConfig+0x1b28>)
3400b7ac:	429a      	cmp	r2, r3
3400b7ae:	d004      	beq.n	3400b7ba <HAL_RCCEx_PeriphCLKConfig+0x1a6e>
3400b7b0:	f240 2105 	movw	r1, #517	@ 0x205
3400b7b4:	482a      	ldr	r0, [pc, #168]	@ (3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b7b6:	f7f6 fc21 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC4)
3400b7ba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7be:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b7c2:	4b2b      	ldr	r3, [pc, #172]	@ (3400b870 <HAL_RCCEx_PeriphCLKConfig+0x1b24>)
3400b7c4:	429a      	cmp	r2, r3
3400b7c6:	d157      	bne.n	3400b878 <HAL_RCCEx_PeriphCLKConfig+0x1b2c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400b7c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7cc:	6a1b      	ldr	r3, [r3, #32]
3400b7ce:	2b00      	cmp	r3, #0
3400b7d0:	d016      	beq.n	3400b800 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
3400b7d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7d6:	6a1b      	ldr	r3, [r3, #32]
3400b7d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b7dc:	d010      	beq.n	3400b800 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
3400b7de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7e2:	6a1b      	ldr	r3, [r3, #32]
3400b7e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b7e8:	d00a      	beq.n	3400b800 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
3400b7ea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7ee:	6a1b      	ldr	r3, [r3, #32]
3400b7f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b7f4:	d004      	beq.n	3400b800 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
3400b7f6:	f240 210a 	movw	r1, #522	@ 0x20a
3400b7fa:	4819      	ldr	r0, [pc, #100]	@ (3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b7fc:	f7f6 fbfe 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400b800:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b806:	2b00      	cmp	r3, #0
3400b808:	d005      	beq.n	3400b816 <HAL_RCCEx_PeriphCLKConfig+0x1aca>
3400b80a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b80e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b810:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b814:	d904      	bls.n	3400b820 <HAL_RCCEx_PeriphCLKConfig+0x1ad4>
3400b816:	f240 210b 	movw	r1, #523	@ 0x20b
3400b81a:	4811      	ldr	r0, [pc, #68]	@ (3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b81c:	f7f6 fbee 	bl	34001ffc <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b820:	4b10      	ldr	r3, [pc, #64]	@ (3400b864 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b822:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b826:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b82a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b82e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b832:	6a1a      	ldr	r2, [r3, #32]
3400b834:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b83a:	3b01      	subs	r3, #1
3400b83c:	041b      	lsls	r3, r3, #16
3400b83e:	4313      	orrs	r3, r2
3400b840:	4a08      	ldr	r2, [pc, #32]	@ (3400b864 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b842:	430b      	orrs	r3, r1
3400b844:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b848:	f7fd fe9e 	bl	34009588 <LL_RCC_IC4_Enable>
3400b84c:	e067      	b.n	3400b91e <HAL_RCCEx_PeriphCLKConfig+0x1bd2>
3400b84e:	bf00      	nop
3400b850:	0300001c 	.word	0x0300001c
3400b854:	0301001c 	.word	0x0301001c
3400b858:	0302001c 	.word	0x0302001c
3400b85c:	0303001c 	.word	0x0303001c
3400b860:	3401ecb0 	.word	0x3401ecb0
3400b864:	56028000 	.word	0x56028000
3400b868:	0300041c 	.word	0x0300041c
3400b86c:	0301041c 	.word	0x0301041c
3400b870:	0302041c 	.word	0x0302041c
3400b874:	0303041c 	.word	0x0303041c
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC5)
3400b878:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b87c:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b880:	4ba0      	ldr	r3, [pc, #640]	@ (3400bb04 <HAL_RCCEx_PeriphCLKConfig+0x1db8>)
3400b882:	429a      	cmp	r2, r3
3400b884:	d142      	bne.n	3400b90c <HAL_RCCEx_PeriphCLKConfig+0x1bc0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
3400b886:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b88a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b88c:	2b00      	cmp	r3, #0
3400b88e:	d016      	beq.n	3400b8be <HAL_RCCEx_PeriphCLKConfig+0x1b72>
3400b890:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b896:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b89a:	d010      	beq.n	3400b8be <HAL_RCCEx_PeriphCLKConfig+0x1b72>
3400b89c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b8a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b8a6:	d00a      	beq.n	3400b8be <HAL_RCCEx_PeriphCLKConfig+0x1b72>
3400b8a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b8ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b8b2:	d004      	beq.n	3400b8be <HAL_RCCEx_PeriphCLKConfig+0x1b72>
3400b8b4:	f240 2117 	movw	r1, #535	@ 0x217
3400b8b8:	4893      	ldr	r0, [pc, #588]	@ (3400bb08 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b8ba:	f7f6 fb9f 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));
3400b8be:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b8c4:	2b00      	cmp	r3, #0
3400b8c6:	d005      	beq.n	3400b8d4 <HAL_RCCEx_PeriphCLKConfig+0x1b88>
3400b8c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b8ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b8d2:	d904      	bls.n	3400b8de <HAL_RCCEx_PeriphCLKConfig+0x1b92>
3400b8d4:	f44f 7106 	mov.w	r1, #536	@ 0x218
3400b8d8:	488b      	ldr	r0, [pc, #556]	@ (3400bb08 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b8da:	f7f6 fb8f 	bl	34001ffc <assert_failed>

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
3400b8de:	4b8b      	ldr	r3, [pc, #556]	@ (3400bb0c <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400b8e0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400b8e4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b8e8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b8ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3400b8f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b8f8:	3b01      	subs	r3, #1
3400b8fa:	041b      	lsls	r3, r3, #16
3400b8fc:	4313      	orrs	r3, r2
3400b8fe:	4a83      	ldr	r2, [pc, #524]	@ (3400bb0c <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400b900:	430b      	orrs	r3, r1
3400b902:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3400b906:	f7fd fe7f 	bl	34009608 <LL_RCC_IC5_Enable>
3400b90a:	e008      	b.n	3400b91e <HAL_RCCEx_PeriphCLKConfig+0x1bd2>
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_CLKP)
3400b90c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b910:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b914:	4b7e      	ldr	r3, [pc, #504]	@ (3400bb10 <HAL_RCCEx_PeriphCLKConfig+0x1dc4>)
3400b916:	429a      	cmp	r2, r3
3400b918:	d101      	bne.n	3400b91e <HAL_RCCEx_PeriphCLKConfig+0x1bd2>
    {
      LL_RCC_CLKP_Enable();
3400b91a:	f7fe f9f5 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC2 clock*/
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
3400b91e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b922:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
3400b926:	4618      	mov	r0, r3
3400b928:	f7fd f965 	bl	34008bf6 <LL_RCC_SetSDMMCClockSource>
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
3400b92c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b930:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b934:	f002 0301 	and.w	r3, r2, #1
3400b938:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
3400b93c:	2300      	movs	r3, #0
3400b93e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
3400b942:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
3400b946:	4603      	mov	r3, r0
3400b948:	460a      	mov	r2, r1
3400b94a:	4313      	orrs	r3, r2
3400b94c:	f000 8100 	beq.w	3400bb50 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
3400b950:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b954:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b958:	2b00      	cmp	r3, #0
3400b95a:	d02e      	beq.n	3400b9ba <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b95c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b960:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b964:	2b10      	cmp	r3, #16
3400b966:	d028      	beq.n	3400b9ba <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b968:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b96c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b970:	2b20      	cmp	r3, #32
3400b972:	d022      	beq.n	3400b9ba <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b974:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b978:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b97c:	2b30      	cmp	r3, #48	@ 0x30
3400b97e:	d01c      	beq.n	3400b9ba <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b980:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b984:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b988:	2b40      	cmp	r3, #64	@ 0x40
3400b98a:	d016      	beq.n	3400b9ba <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b98c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b990:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b994:	2b50      	cmp	r3, #80	@ 0x50
3400b996:	d010      	beq.n	3400b9ba <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b998:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b99c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b9a0:	2b60      	cmp	r3, #96	@ 0x60
3400b9a2:	d00a      	beq.n	3400b9ba <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b9a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9a8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b9ac:	2b70      	cmp	r3, #112	@ 0x70
3400b9ae:	d004      	beq.n	3400b9ba <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b9b0:	f240 2132 	movw	r1, #562	@ 0x232
3400b9b4:	4854      	ldr	r0, [pc, #336]	@ (3400bb08 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b9b6:	f7f6 fb21 	bl	34001ffc <assert_failed>
    assert_param(IS_RCC_ADCDIVIDER(PeriphClkInit->AdcDivider));
3400b9ba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
3400b9c2:	2b00      	cmp	r3, #0
3400b9c4:	d006      	beq.n	3400b9d4 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
3400b9c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9ca:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
3400b9ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b9d2:	d904      	bls.n	3400b9de <HAL_RCCEx_PeriphCLKConfig+0x1c92>
3400b9d4:	f240 2133 	movw	r1, #563	@ 0x233
3400b9d8:	484b      	ldr	r0, [pc, #300]	@ (3400bb08 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b9da:	f7f6 fb0f 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC7)
3400b9de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9e2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b9e6:	2b20      	cmp	r3, #32
3400b9e8:	d142      	bne.n	3400ba70 <HAL_RCCEx_PeriphCLKConfig+0x1d24>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400b9ea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b9f0:	2b00      	cmp	r3, #0
3400b9f2:	d016      	beq.n	3400ba22 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
3400b9f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b9fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b9fe:	d010      	beq.n	3400ba22 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
3400ba00:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400ba06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ba0a:	d00a      	beq.n	3400ba22 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
3400ba0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400ba12:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ba16:	d004      	beq.n	3400ba22 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
3400ba18:	f44f 710e 	mov.w	r1, #568	@ 0x238
3400ba1c:	483a      	ldr	r0, [pc, #232]	@ (3400bb08 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400ba1e:	f7f6 faed 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400ba22:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400ba28:	2b00      	cmp	r3, #0
3400ba2a:	d005      	beq.n	3400ba38 <HAL_RCCEx_PeriphCLKConfig+0x1cec>
3400ba2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400ba32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ba36:	d904      	bls.n	3400ba42 <HAL_RCCEx_PeriphCLKConfig+0x1cf6>
3400ba38:	f240 2139 	movw	r1, #569	@ 0x239
3400ba3c:	4832      	ldr	r0, [pc, #200]	@ (3400bb08 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400ba3e:	f7f6 fadd 	bl	34001ffc <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400ba42:	4b32      	ldr	r3, [pc, #200]	@ (3400bb0c <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400ba44:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400ba48:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ba4c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ba50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400ba56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400ba5c:	3b01      	subs	r3, #1
3400ba5e:	041b      	lsls	r3, r3, #16
3400ba60:	4313      	orrs	r3, r2
3400ba62:	4a2a      	ldr	r2, [pc, #168]	@ (3400bb0c <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400ba64:	430b      	orrs	r3, r1
3400ba66:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400ba6a:	f7fd fe0d 	bl	34009688 <LL_RCC_IC7_Enable>
3400ba6e:	e059      	b.n	3400bb24 <HAL_RCCEx_PeriphCLKConfig+0x1dd8>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC8)
3400ba70:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba74:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400ba78:	2b30      	cmp	r3, #48	@ 0x30
3400ba7a:	d14b      	bne.n	3400bb14 <HAL_RCCEx_PeriphCLKConfig+0x1dc8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400ba7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400ba82:	2b00      	cmp	r3, #0
3400ba84:	d016      	beq.n	3400bab4 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
3400ba86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400ba8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ba90:	d010      	beq.n	3400bab4 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
3400ba92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400ba98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ba9c:	d00a      	beq.n	3400bab4 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
3400ba9e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400baa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400baa4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400baa8:	d004      	beq.n	3400bab4 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
3400baaa:	f240 2145 	movw	r1, #581	@ 0x245
3400baae:	4816      	ldr	r0, [pc, #88]	@ (3400bb08 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400bab0:	f7f6 faa4 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400bab4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400baba:	2b00      	cmp	r3, #0
3400babc:	d005      	beq.n	3400baca <HAL_RCCEx_PeriphCLKConfig+0x1d7e>
3400babe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400bac4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400bac8:	d904      	bls.n	3400bad4 <HAL_RCCEx_PeriphCLKConfig+0x1d88>
3400baca:	f240 2146 	movw	r1, #582	@ 0x246
3400bace:	480e      	ldr	r0, [pc, #56]	@ (3400bb08 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400bad0:	f7f6 fa94 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400bad4:	4b0d      	ldr	r3, [pc, #52]	@ (3400bb0c <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400bad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400bada:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400bade:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bae2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bae6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400bae8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400baec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400baee:	3b01      	subs	r3, #1
3400baf0:	041b      	lsls	r3, r3, #16
3400baf2:	4313      	orrs	r3, r2
3400baf4:	4a05      	ldr	r2, [pc, #20]	@ (3400bb0c <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400baf6:	430b      	orrs	r3, r1
3400baf8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400bafc:	f7fd fe04 	bl	34009708 <LL_RCC_IC8_Enable>
3400bb00:	e010      	b.n	3400bb24 <HAL_RCCEx_PeriphCLKConfig+0x1dd8>
3400bb02:	bf00      	nop
3400bb04:	0303041c 	.word	0x0303041c
3400bb08:	3401ecb0 	.word	0x3401ecb0
3400bb0c:	56028000 	.word	0x56028000
3400bb10:	0301041c 	.word	0x0301041c
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_CLKP)
3400bb14:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb18:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400bb1c:	2b10      	cmp	r3, #16
3400bb1e:	d101      	bne.n	3400bb24 <HAL_RCCEx_PeriphCLKConfig+0x1dd8>
    {
      LL_RCC_CLKP_Enable();
3400bb20:	f7fe f8f2 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ADC clock source and divider */
    MODIFY_REG(RCC->CCIPR1, (RCC_CCIPR1_ADCPRE | RCC_CCIPR1_ADC12SEL), \
3400bb24:	4b77      	ldr	r3, [pc, #476]	@ (3400bd04 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400bb26:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3400bb2a:	f423 417f 	bic.w	r1, r3, #65280	@ 0xff00
3400bb2e:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
3400bb32:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb36:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
3400bb3a:	3b01      	subs	r3, #1
3400bb3c:	021a      	lsls	r2, r3, #8
3400bb3e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb42:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400bb46:	4313      	orrs	r3, r2
3400bb48:	4a6e      	ldr	r2, [pc, #440]	@ (3400bd04 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400bb4a:	430b      	orrs	r3, r1
3400bb4c:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
               (((PeriphClkInit->AdcDivider - 1U) << RCC_CCIPR1_ADCPRE_Pos) | (PeriphClkInit->AdcClockSelection)));
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
3400bb50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb54:	e9d3 2300 	ldrd	r2, r3, [r3]
3400bb58:	f002 0302 	and.w	r3, r2, #2
3400bb5c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
3400bb60:	2300      	movs	r3, #0
3400bb62:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
3400bb66:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
3400bb6a:	4603      	mov	r3, r0
3400bb6c:	460a      	mov	r2, r1
3400bb6e:	4313      	orrs	r3, r2
3400bb70:	f000 80db 	beq.w	3400bd2a <HAL_RCCEx_PeriphCLKConfig+0x1fde>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));
3400bb74:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb78:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bb7c:	2b00      	cmp	r3, #0
3400bb7e:	d02e      	beq.n	3400bbde <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400bb80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb84:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bb88:	2b01      	cmp	r3, #1
3400bb8a:	d028      	beq.n	3400bbde <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400bb8c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb90:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bb94:	2b02      	cmp	r3, #2
3400bb96:	d022      	beq.n	3400bbde <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400bb98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb9c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bba0:	2b03      	cmp	r3, #3
3400bba2:	d01c      	beq.n	3400bbde <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400bba4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bba8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bbac:	2b04      	cmp	r3, #4
3400bbae:	d016      	beq.n	3400bbde <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400bbb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbb4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bbb8:	2b05      	cmp	r3, #5
3400bbba:	d010      	beq.n	3400bbde <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400bbbc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbc0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bbc4:	2b06      	cmp	r3, #6
3400bbc6:	d00a      	beq.n	3400bbde <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400bbc8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbcc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bbd0:	2b07      	cmp	r3, #7
3400bbd2:	d004      	beq.n	3400bbde <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400bbd4:	f240 2161 	movw	r1, #609	@ 0x261
3400bbd8:	484b      	ldr	r0, [pc, #300]	@ (3400bd08 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400bbda:	f7f6 fa0f 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC7)
3400bbde:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbe2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bbe6:	2b02      	cmp	r3, #2
3400bbe8:	d142      	bne.n	3400bc70 <HAL_RCCEx_PeriphCLKConfig+0x1f24>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400bbea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400bbf0:	2b00      	cmp	r3, #0
3400bbf2:	d016      	beq.n	3400bc22 <HAL_RCCEx_PeriphCLKConfig+0x1ed6>
3400bbf4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400bbfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400bbfe:	d010      	beq.n	3400bc22 <HAL_RCCEx_PeriphCLKConfig+0x1ed6>
3400bc00:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400bc06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400bc0a:	d00a      	beq.n	3400bc22 <HAL_RCCEx_PeriphCLKConfig+0x1ed6>
3400bc0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400bc12:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400bc16:	d004      	beq.n	3400bc22 <HAL_RCCEx_PeriphCLKConfig+0x1ed6>
3400bc18:	f240 2166 	movw	r1, #614	@ 0x266
3400bc1c:	483a      	ldr	r0, [pc, #232]	@ (3400bd08 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400bc1e:	f7f6 f9ed 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400bc22:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400bc28:	2b00      	cmp	r3, #0
3400bc2a:	d005      	beq.n	3400bc38 <HAL_RCCEx_PeriphCLKConfig+0x1eec>
3400bc2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400bc32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400bc36:	d904      	bls.n	3400bc42 <HAL_RCCEx_PeriphCLKConfig+0x1ef6>
3400bc38:	f240 2167 	movw	r1, #615	@ 0x267
3400bc3c:	4832      	ldr	r0, [pc, #200]	@ (3400bd08 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400bc3e:	f7f6 f9dd 	bl	34001ffc <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400bc42:	4b30      	ldr	r3, [pc, #192]	@ (3400bd04 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400bc44:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400bc48:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400bc4c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bc50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400bc56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400bc5c:	3b01      	subs	r3, #1
3400bc5e:	041b      	lsls	r3, r3, #16
3400bc60:	4313      	orrs	r3, r2
3400bc62:	4a28      	ldr	r2, [pc, #160]	@ (3400bd04 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400bc64:	430b      	orrs	r3, r1
3400bc66:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400bc6a:	f7fd fd0d 	bl	34009688 <LL_RCC_IC7_Enable>
3400bc6e:	e055      	b.n	3400bd1c <HAL_RCCEx_PeriphCLKConfig+0x1fd0>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC8)
3400bc70:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc74:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bc78:	2b03      	cmp	r3, #3
3400bc7a:	d147      	bne.n	3400bd0c <HAL_RCCEx_PeriphCLKConfig+0x1fc0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400bc7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400bc82:	2b00      	cmp	r3, #0
3400bc84:	d016      	beq.n	3400bcb4 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
3400bc86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400bc8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400bc90:	d010      	beq.n	3400bcb4 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
3400bc92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400bc98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400bc9c:	d00a      	beq.n	3400bcb4 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
3400bc9e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400bca4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400bca8:	d004      	beq.n	3400bcb4 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
3400bcaa:	f240 2173 	movw	r1, #627	@ 0x273
3400bcae:	4816      	ldr	r0, [pc, #88]	@ (3400bd08 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400bcb0:	f7f6 f9a4 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400bcb4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400bcba:	2b00      	cmp	r3, #0
3400bcbc:	d005      	beq.n	3400bcca <HAL_RCCEx_PeriphCLKConfig+0x1f7e>
3400bcbe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400bcc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400bcc8:	d904      	bls.n	3400bcd4 <HAL_RCCEx_PeriphCLKConfig+0x1f88>
3400bcca:	f44f 711d 	mov.w	r1, #628	@ 0x274
3400bcce:	480e      	ldr	r0, [pc, #56]	@ (3400bd08 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400bcd0:	f7f6 f994 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400bcd4:	4b0b      	ldr	r3, [pc, #44]	@ (3400bd04 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400bcd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400bcda:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400bcde:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bce2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bce6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400bce8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400bcee:	3b01      	subs	r3, #1
3400bcf0:	041b      	lsls	r3, r3, #16
3400bcf2:	4313      	orrs	r3, r2
3400bcf4:	4a03      	ldr	r2, [pc, #12]	@ (3400bd04 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400bcf6:	430b      	orrs	r3, r1
3400bcf8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400bcfc:	f7fd fd04 	bl	34009708 <LL_RCC_IC8_Enable>
3400bd00:	e00c      	b.n	3400bd1c <HAL_RCCEx_PeriphCLKConfig+0x1fd0>
3400bd02:	bf00      	nop
3400bd04:	56028000 	.word	0x56028000
3400bd08:	3401ecb0 	.word	0x3401ecb0
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_CLKP)
3400bd0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd10:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bd14:	2b01      	cmp	r3, #1
3400bd16:	d101      	bne.n	3400bd1c <HAL_RCCEx_PeriphCLKConfig+0x1fd0>
    {
      LL_RCC_CLKP_Enable();
3400bd18:	f7fd fff6 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of ADF1 clock*/
    __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
3400bd1c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd20:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400bd24:	4618      	mov	r0, r3
3400bd26:	f7fc fdf7 	bl	34008918 <LL_RCC_SetADFClockSource>
  }

  /*------------------------------------ CSI configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CSI) == RCC_PERIPHCLK_CSI)
3400bd2a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
3400bd32:	f002 0308 	and.w	r3, r2, #8
3400bd36:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
3400bd3a:	2300      	movs	r3, #0
3400bd3c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
3400bd40:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
3400bd44:	4603      	mov	r3, r0
3400bd46:	460a      	mov	r2, r1
3400bd48:	4313      	orrs	r3, r2
3400bd4a:	d049      	beq.n	3400bde0 <HAL_RCCEx_PeriphCLKConfig+0x2094>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC18].ClockSelection));
3400bd4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400bd54:	2b00      	cmp	r3, #0
3400bd56:	d019      	beq.n	3400bd8c <HAL_RCCEx_PeriphCLKConfig+0x2040>
3400bd58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400bd60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400bd64:	d012      	beq.n	3400bd8c <HAL_RCCEx_PeriphCLKConfig+0x2040>
3400bd66:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400bd6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400bd72:	d00b      	beq.n	3400bd8c <HAL_RCCEx_PeriphCLKConfig+0x2040>
3400bd74:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400bd7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400bd80:	d004      	beq.n	3400bd8c <HAL_RCCEx_PeriphCLKConfig+0x2040>
3400bd82:	f240 218e 	movw	r1, #654	@ 0x28e
3400bd86:	489e      	ldr	r0, [pc, #632]	@ (3400c000 <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bd88:	f7f6 f938 	bl	34001ffc <assert_failed>
    assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC18].ClockDivider));
3400bd8c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3400bd94:	2b00      	cmp	r3, #0
3400bd96:	d006      	beq.n	3400bda6 <HAL_RCCEx_PeriphCLKConfig+0x205a>
3400bd98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3400bda0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400bda4:	d904      	bls.n	3400bdb0 <HAL_RCCEx_PeriphCLKConfig+0x2064>
3400bda6:	f240 218f 	movw	r1, #655	@ 0x28f
3400bdaa:	4895      	ldr	r0, [pc, #596]	@ (3400c000 <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bdac:	f7f6 f926 	bl	34001ffc <assert_failed>

    /* Set IC18 configuration */
    MODIFY_REG(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL | RCC_IC18CFGR_IC18INT,
3400bdb0:	4b94      	ldr	r3, [pc, #592]	@ (3400c004 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bdb2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3400bdb6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400bdba:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bdbe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bdc2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
3400bdc6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bdca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3400bdce:	3b01      	subs	r3, #1
3400bdd0:	041b      	lsls	r3, r3, #16
3400bdd2:	4313      	orrs	r3, r2
3400bdd4:	4a8b      	ldr	r2, [pc, #556]	@ (3400c004 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bdd6:	430b      	orrs	r3, r1
3400bdd8:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
               PeriphClkInit->ICSelection[RCC_IC18].ClockSelection | \
               ((PeriphClkInit->ICSelection[RCC_IC18].ClockDivider - 1U) << RCC_IC18CFGR_IC18INT_Pos));

    LL_RCC_IC18_Enable();
3400bddc:	f7fd fed4 	bl	34009b88 <LL_RCC_IC18_Enable>
  }

  /*---------------------- DCMIPP configuration ------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_DCMIPP) == RCC_PERIPHCLK_DCMIPP)
3400bde0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bde4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400bde8:	f002 0310 	and.w	r3, r2, #16
3400bdec:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
3400bdf0:	2300      	movs	r3, #0
3400bdf2:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
3400bdf6:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
3400bdfa:	4603      	mov	r3, r0
3400bdfc:	460a      	mov	r2, r1
3400bdfe:	4313      	orrs	r3, r2
3400be00:	f000 8082 	beq.w	3400bf08 <HAL_RCCEx_PeriphCLKConfig+0x21bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DCMIPPCLKSOURCE(PeriphClkInit->DcmippClockSelection));
3400be04:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be08:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400be0c:	2b00      	cmp	r3, #0
3400be0e:	d019      	beq.n	3400be44 <HAL_RCCEx_PeriphCLKConfig+0x20f8>
3400be10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be14:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400be18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3400be1c:	d012      	beq.n	3400be44 <HAL_RCCEx_PeriphCLKConfig+0x20f8>
3400be1e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be22:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400be26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3400be2a:	d00b      	beq.n	3400be44 <HAL_RCCEx_PeriphCLKConfig+0x20f8>
3400be2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be30:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400be34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3400be38:	d004      	beq.n	3400be44 <HAL_RCCEx_PeriphCLKConfig+0x20f8>
3400be3a:	f240 219d 	movw	r1, #669	@ 0x29d
3400be3e:	4870      	ldr	r0, [pc, #448]	@ (3400c000 <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400be40:	f7f6 f8dc 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_IC17)
3400be44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be48:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400be4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3400be50:	d14a      	bne.n	3400bee8 <HAL_RCCEx_PeriphCLKConfig+0x219c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC17].ClockSelection));
3400be52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400be5a:	2b00      	cmp	r3, #0
3400be5c:	d019      	beq.n	3400be92 <HAL_RCCEx_PeriphCLKConfig+0x2146>
3400be5e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400be66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400be6a:	d012      	beq.n	3400be92 <HAL_RCCEx_PeriphCLKConfig+0x2146>
3400be6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400be74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400be78:	d00b      	beq.n	3400be92 <HAL_RCCEx_PeriphCLKConfig+0x2146>
3400be7a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400be82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400be86:	d004      	beq.n	3400be92 <HAL_RCCEx_PeriphCLKConfig+0x2146>
3400be88:	f240 21a2 	movw	r1, #674	@ 0x2a2
3400be8c:	485c      	ldr	r0, [pc, #368]	@ (3400c000 <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400be8e:	f7f6 f8b5 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC17].ClockDivider));
3400be92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3400be9a:	2b00      	cmp	r3, #0
3400be9c:	d006      	beq.n	3400beac <HAL_RCCEx_PeriphCLKConfig+0x2160>
3400be9e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bea2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3400bea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400beaa:	d904      	bls.n	3400beb6 <HAL_RCCEx_PeriphCLKConfig+0x216a>
3400beac:	f240 21a3 	movw	r1, #675	@ 0x2a3
3400beb0:	4853      	ldr	r0, [pc, #332]	@ (3400c000 <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400beb2:	f7f6 f8a3 	bl	34001ffc <assert_failed>

      /* Set IC17 configuration */
      MODIFY_REG(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL | RCC_IC17CFGR_IC17INT,
3400beb6:	4b53      	ldr	r3, [pc, #332]	@ (3400c004 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400beb8:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
3400bebc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400bec0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bec4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bec8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
3400becc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bed0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3400bed4:	3b01      	subs	r3, #1
3400bed6:	041b      	lsls	r3, r3, #16
3400bed8:	4313      	orrs	r3, r2
3400beda:	4a4a      	ldr	r2, [pc, #296]	@ (3400c004 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bedc:	430b      	orrs	r3, r1
3400bede:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
                 PeriphClkInit->ICSelection[RCC_IC17].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC17].ClockDivider - 1U) << RCC_IC17CFGR_IC17INT_Pos));

      LL_RCC_IC17_Enable();
3400bee2:	f7fd fe11 	bl	34009b08 <LL_RCC_IC17_Enable>
3400bee6:	e008      	b.n	3400befa <HAL_RCCEx_PeriphCLKConfig+0x21ae>
    }
    else if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_CLKP)
3400bee8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400beec:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400bef0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3400bef4:	d101      	bne.n	3400befa <HAL_RCCEx_PeriphCLKConfig+0x21ae>
    {
      LL_RCC_CLKP_Enable();
3400bef6:	f7fd ff07 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the CEC clock source */
    __HAL_RCC_DCMIPP_CONFIG(PeriphClkInit->DcmippClockSelection);
3400befa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400befe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400bf02:	4618      	mov	r0, r3
3400bf04:	f7fc fd34 	bl	34008970 <LL_RCC_SetDCMIPPClockSource>
  }

  /*---------------------- ETH1 configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1) == RCC_PERIPHCLK_ETH1)
3400bf08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf0c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400bf10:	f002 0320 	and.w	r3, r2, #32
3400bf14:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
3400bf18:	2300      	movs	r3, #0
3400bf1a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
3400bf1e:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
3400bf22:	4603      	mov	r3, r0
3400bf24:	460a      	mov	r2, r1
3400bf26:	4313      	orrs	r3, r2
3400bf28:	d07e      	beq.n	3400c028 <HAL_RCCEx_PeriphCLKConfig+0x22dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1CLKSOURCE(PeriphClkInit->Eth1ClockSelection));
3400bf2a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf2e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bf32:	2b00      	cmp	r3, #0
3400bf34:	d019      	beq.n	3400bf6a <HAL_RCCEx_PeriphCLKConfig+0x221e>
3400bf36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf3a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bf3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3400bf42:	d012      	beq.n	3400bf6a <HAL_RCCEx_PeriphCLKConfig+0x221e>
3400bf44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf48:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bf4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3400bf50:	d00b      	beq.n	3400bf6a <HAL_RCCEx_PeriphCLKConfig+0x221e>
3400bf52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf56:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bf5a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3400bf5e:	d004      	beq.n	3400bf6a <HAL_RCCEx_PeriphCLKConfig+0x221e>
3400bf60:	f240 21bd 	movw	r1, #701	@ 0x2bd
3400bf64:	4826      	ldr	r0, [pc, #152]	@ (3400c000 <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bf66:	f7f6 f849 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_IC12)
3400bf6a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf6e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bf72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3400bf76:	d147      	bne.n	3400c008 <HAL_RCCEx_PeriphCLKConfig+0x22bc>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC12].ClockSelection));
3400bf78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3400bf7e:	2b00      	cmp	r3, #0
3400bf80:	d016      	beq.n	3400bfb0 <HAL_RCCEx_PeriphCLKConfig+0x2264>
3400bf82:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3400bf88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400bf8c:	d010      	beq.n	3400bfb0 <HAL_RCCEx_PeriphCLKConfig+0x2264>
3400bf8e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3400bf94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400bf98:	d00a      	beq.n	3400bfb0 <HAL_RCCEx_PeriphCLKConfig+0x2264>
3400bf9a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3400bfa0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400bfa4:	d004      	beq.n	3400bfb0 <HAL_RCCEx_PeriphCLKConfig+0x2264>
3400bfa6:	f240 21c2 	movw	r1, #706	@ 0x2c2
3400bfaa:	4815      	ldr	r0, [pc, #84]	@ (3400c000 <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bfac:	f7f6 f826 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC12].ClockDivider));
3400bfb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bfb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3400bfb6:	2b00      	cmp	r3, #0
3400bfb8:	d005      	beq.n	3400bfc6 <HAL_RCCEx_PeriphCLKConfig+0x227a>
3400bfba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bfbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3400bfc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400bfc4:	d904      	bls.n	3400bfd0 <HAL_RCCEx_PeriphCLKConfig+0x2284>
3400bfc6:	f240 21c3 	movw	r1, #707	@ 0x2c3
3400bfca:	480d      	ldr	r0, [pc, #52]	@ (3400c000 <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bfcc:	f7f6 f816 	bl	34001ffc <assert_failed>

      /* Set IC12 configuration */
      MODIFY_REG(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL | RCC_IC12CFGR_IC12INT,
3400bfd0:	4b0c      	ldr	r3, [pc, #48]	@ (3400c004 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bfd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
3400bfd6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400bfda:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bfde:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bfe2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
3400bfe4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bfe8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3400bfea:	3b01      	subs	r3, #1
3400bfec:	041b      	lsls	r3, r3, #16
3400bfee:	4313      	orrs	r3, r2
3400bff0:	4a04      	ldr	r2, [pc, #16]	@ (3400c004 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bff2:	430b      	orrs	r3, r1
3400bff4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
                 PeriphClkInit->ICSelection[RCC_IC12].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC12].ClockDivider - 1U) << RCC_IC12CFGR_IC12INT_Pos));

      LL_RCC_IC12_Enable();
3400bff8:	f7fd fc46 	bl	34009888 <LL_RCC_IC12_Enable>
3400bffc:	e00d      	b.n	3400c01a <HAL_RCCEx_PeriphCLKConfig+0x22ce>
3400bffe:	bf00      	nop
3400c000:	3401ecb0 	.word	0x3401ecb0
3400c004:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_CLKP)
3400c008:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c00c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400c010:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3400c014:	d101      	bne.n	3400c01a <HAL_RCCEx_PeriphCLKConfig+0x22ce>
    {
      LL_RCC_CLKP_Enable();
3400c016:	f7fd fe77 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 clock source */
    __HAL_RCC_ETH1_CONFIG(PeriphClkInit->Eth1ClockSelection);
3400c01a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c01e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400c022:	4618      	mov	r0, r3
3400c024:	f7fc fcba 	bl	3400899c <LL_RCC_SetETHClockSource>
  }

  /*---------------------- ETH1PHY configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
3400c028:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c02c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c030:	f002 0340 	and.w	r3, r2, #64	@ 0x40
3400c034:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
3400c038:	2300      	movs	r3, #0
3400c03a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
3400c03e:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
3400c042:	4603      	mov	r3, r0
3400c044:	460a      	mov	r2, r1
3400c046:	4313      	orrs	r3, r2
3400c048:	d01f      	beq.n	3400c08a <HAL_RCCEx_PeriphCLKConfig+0x233e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYIF(PeriphClkInit->Eth1PhyInterfaceSelection));
3400c04a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c04e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400c052:	2b00      	cmp	r3, #0
3400c054:	d012      	beq.n	3400c07c <HAL_RCCEx_PeriphCLKConfig+0x2330>
3400c056:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c05a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400c05e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3400c062:	d00b      	beq.n	3400c07c <HAL_RCCEx_PeriphCLKConfig+0x2330>
3400c064:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c068:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400c06c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3400c070:	d004      	beq.n	3400c07c <HAL_RCCEx_PeriphCLKConfig+0x2330>
3400c072:	f240 21dd 	movw	r1, #733	@ 0x2dd
3400c076:	48c1      	ldr	r0, [pc, #772]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c078:	f7f5 ffc0 	bl	34001ffc <assert_failed>

    /* Configure the source of ETH1 PHY interface */
    __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyInterfaceSelection);
3400c07c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c080:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400c084:	4618      	mov	r0, r3
3400c086:	f7fc fc9f 	bl	340089c8 <LL_RCC_SetETHPHYInterface>
  }

  /*---------------------- ETH1 RX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1RX) == RCC_PERIPHCLK_ETH1RX)
3400c08a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c08e:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c092:	f002 0380 	and.w	r3, r2, #128	@ 0x80
3400c096:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
3400c09a:	2300      	movs	r3, #0
3400c09c:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
3400c0a0:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
3400c0a4:	4603      	mov	r3, r0
3400c0a6:	460a      	mov	r2, r1
3400c0a8:	4313      	orrs	r3, r2
3400c0aa:	d018      	beq.n	3400c0de <HAL_RCCEx_PeriphCLKConfig+0x2392>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1RXCLKSOURCE(PeriphClkInit->Eth1RxClockSelection));
3400c0ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c0b0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400c0b4:	2b00      	cmp	r3, #0
3400c0b6:	d00b      	beq.n	3400c0d0 <HAL_RCCEx_PeriphCLKConfig+0x2384>
3400c0b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c0bc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400c0c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3400c0c4:	d004      	beq.n	3400c0d0 <HAL_RCCEx_PeriphCLKConfig+0x2384>
3400c0c6:	f240 21e7 	movw	r1, #743	@ 0x2e7
3400c0ca:	48ac      	ldr	r0, [pc, #688]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c0cc:	f7f5 ff96 	bl	34001ffc <assert_failed>

    /* Configure the ETH1 RX clock source */
    __HAL_RCC_ETH1RX_CONFIG(PeriphClkInit->Eth1RxClockSelection);
3400c0d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c0d4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400c0d8:	4618      	mov	r0, r3
3400c0da:	f7fc fc99 	bl	34008a10 <LL_RCC_SetETHREFRXClockSource>
  }

  /*---------------------- ETH1 TX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1TX) == RCC_PERIPHCLK_ETH1TX)
3400c0de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c0e6:	f402 7380 	and.w	r3, r2, #256	@ 0x100
3400c0ea:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
3400c0ee:	2300      	movs	r3, #0
3400c0f0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
3400c0f4:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
3400c0f8:	4603      	mov	r3, r0
3400c0fa:	460a      	mov	r2, r1
3400c0fc:	4313      	orrs	r3, r2
3400c0fe:	d018      	beq.n	3400c132 <HAL_RCCEx_PeriphCLKConfig+0x23e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1TXCLKSOURCE(PeriphClkInit->Eth1TxClockSelection));
3400c100:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c104:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3400c108:	2b00      	cmp	r3, #0
3400c10a:	d00b      	beq.n	3400c124 <HAL_RCCEx_PeriphCLKConfig+0x23d8>
3400c10c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c110:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3400c114:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3400c118:	d004      	beq.n	3400c124 <HAL_RCCEx_PeriphCLKConfig+0x23d8>
3400c11a:	f240 21f1 	movw	r1, #753	@ 0x2f1
3400c11e:	4897      	ldr	r0, [pc, #604]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c120:	f7f5 ff6c 	bl	34001ffc <assert_failed>

    /* Configure the ETH1 TX clock source */
    __HAL_RCC_ETH1TX_CONFIG(PeriphClkInit->Eth1TxClockSelection);
3400c124:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c128:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3400c12c:	4618      	mov	r0, r3
3400c12e:	f7fc fc85 	bl	34008a3c <LL_RCC_SetETHREFTXClockSource>
  }

  /*---------------------- ETH1 PTP configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PTP) == RCC_PERIPHCLK_ETH1PTP)
3400c132:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c136:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c13a:	f402 7300 	and.w	r3, r2, #512	@ 0x200
3400c13e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
3400c142:	2300      	movs	r3, #0
3400c144:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
3400c148:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
3400c14c:	4603      	mov	r3, r0
3400c14e:	460a      	mov	r2, r1
3400c150:	4313      	orrs	r3, r2
3400c152:	f000 8093 	beq.w	3400c27c <HAL_RCCEx_PeriphCLKConfig+0x2530>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PTPCLKSOURCE(PeriphClkInit->Eth1PtpClockSelection));
3400c156:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c15a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400c15e:	2b00      	cmp	r3, #0
3400c160:	d016      	beq.n	3400c190 <HAL_RCCEx_PeriphCLKConfig+0x2444>
3400c162:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c166:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400c16a:	2b01      	cmp	r3, #1
3400c16c:	d010      	beq.n	3400c190 <HAL_RCCEx_PeriphCLKConfig+0x2444>
3400c16e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c172:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400c176:	2b02      	cmp	r3, #2
3400c178:	d00a      	beq.n	3400c190 <HAL_RCCEx_PeriphCLKConfig+0x2444>
3400c17a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c17e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400c182:	2b03      	cmp	r3, #3
3400c184:	d004      	beq.n	3400c190 <HAL_RCCEx_PeriphCLKConfig+0x2444>
3400c186:	f240 21fb 	movw	r1, #763	@ 0x2fb
3400c18a:	487c      	ldr	r0, [pc, #496]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c18c:	f7f5 ff36 	bl	34001ffc <assert_failed>
    assert_param(IS_RCC_ETH1PTPDIVIDER(PeriphClkInit->Eth1PtpDivider));
3400c190:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400c198:	2b00      	cmp	r3, #0
3400c19a:	d005      	beq.n	3400c1a8 <HAL_RCCEx_PeriphCLKConfig+0x245c>
3400c19c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400c1a4:	2b10      	cmp	r3, #16
3400c1a6:	d904      	bls.n	3400c1b2 <HAL_RCCEx_PeriphCLKConfig+0x2466>
3400c1a8:	f44f 713f 	mov.w	r1, #764	@ 0x2fc
3400c1ac:	4873      	ldr	r0, [pc, #460]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c1ae:	f7f5 ff25 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_IC13)
3400c1b2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400c1ba:	2b02      	cmp	r3, #2
3400c1bc:	d142      	bne.n	3400c244 <HAL_RCCEx_PeriphCLKConfig+0x24f8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC13].ClockSelection));
3400c1be:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400c1c4:	2b00      	cmp	r3, #0
3400c1c6:	d016      	beq.n	3400c1f6 <HAL_RCCEx_PeriphCLKConfig+0x24aa>
3400c1c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400c1ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c1d2:	d010      	beq.n	3400c1f6 <HAL_RCCEx_PeriphCLKConfig+0x24aa>
3400c1d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400c1da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c1de:	d00a      	beq.n	3400c1f6 <HAL_RCCEx_PeriphCLKConfig+0x24aa>
3400c1e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400c1e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c1ea:	d004      	beq.n	3400c1f6 <HAL_RCCEx_PeriphCLKConfig+0x24aa>
3400c1ec:	f240 3101 	movw	r1, #769	@ 0x301
3400c1f0:	4862      	ldr	r0, [pc, #392]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c1f2:	f7f5 ff03 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC13].ClockDivider));
3400c1f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3400c1fc:	2b00      	cmp	r3, #0
3400c1fe:	d005      	beq.n	3400c20c <HAL_RCCEx_PeriphCLKConfig+0x24c0>
3400c200:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c204:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3400c206:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c20a:	d904      	bls.n	3400c216 <HAL_RCCEx_PeriphCLKConfig+0x24ca>
3400c20c:	f240 3102 	movw	r1, #770	@ 0x302
3400c210:	485a      	ldr	r0, [pc, #360]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c212:	f7f5 fef3 	bl	34001ffc <assert_failed>

      /* Set IC13 configuration */
      MODIFY_REG(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL | RCC_IC13CFGR_IC13INT,
3400c216:	4b5a      	ldr	r3, [pc, #360]	@ (3400c380 <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400c218:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
3400c21c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c220:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c224:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c228:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
3400c22a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c22e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3400c230:	3b01      	subs	r3, #1
3400c232:	041b      	lsls	r3, r3, #16
3400c234:	4313      	orrs	r3, r2
3400c236:	4a52      	ldr	r2, [pc, #328]	@ (3400c380 <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400c238:	430b      	orrs	r3, r1
3400c23a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
                 PeriphClkInit->ICSelection[RCC_IC13].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC13].ClockDivider - 1U) << RCC_IC13CFGR_IC13INT_Pos));

      LL_RCC_IC13_Enable();
3400c23e:	f7fd fb63 	bl	34009908 <LL_RCC_IC13_Enable>
3400c242:	e007      	b.n	3400c254 <HAL_RCCEx_PeriphCLKConfig+0x2508>
    }
    else if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_CLKP)
3400c244:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c248:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400c24c:	2b01      	cmp	r3, #1
3400c24e:	d101      	bne.n	3400c254 <HAL_RCCEx_PeriphCLKConfig+0x2508>
    {
      LL_RCC_CLKP_Enable();
3400c250:	f7fd fd5a 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 PTP clock source and divider */
    MODIFY_REG(RCC->CCIPR2, (RCC_CCIPR2_ETH1PTPDIV | RCC_CCIPR2_ETH1PTPSEL), \
3400c254:	4b4a      	ldr	r3, [pc, #296]	@ (3400c380 <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400c256:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3400c25a:	f023 01f3 	bic.w	r1, r3, #243	@ 0xf3
3400c25e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c262:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400c266:	3b01      	subs	r3, #1
3400c268:	011a      	lsls	r2, r3, #4
3400c26a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c26e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400c272:	4313      	orrs	r3, r2
3400c274:	4a42      	ldr	r2, [pc, #264]	@ (3400c380 <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400c276:	430b      	orrs	r3, r1
3400c278:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
               (((PeriphClkInit->Eth1PtpDivider - 1U) << RCC_CCIPR2_ETH1PTPDIV_Pos) | PeriphClkInit->Eth1PtpClockSelection));
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
3400c27c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c280:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c284:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
3400c288:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
3400c28c:	2300      	movs	r3, #0
3400c28e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
3400c292:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
3400c296:	4603      	mov	r3, r0
3400c298:	460a      	mov	r2, r1
3400c29a:	4313      	orrs	r3, r2
3400c29c:	f000 8081 	beq.w	3400c3a2 <HAL_RCCEx_PeriphCLKConfig+0x2656>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));
3400c2a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c2a8:	2b00      	cmp	r3, #0
3400c2aa:	d016      	beq.n	3400c2da <HAL_RCCEx_PeriphCLKConfig+0x258e>
3400c2ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2b0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c2b4:	2b01      	cmp	r3, #1
3400c2b6:	d010      	beq.n	3400c2da <HAL_RCCEx_PeriphCLKConfig+0x258e>
3400c2b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c2c0:	2b02      	cmp	r3, #2
3400c2c2:	d00a      	beq.n	3400c2da <HAL_RCCEx_PeriphCLKConfig+0x258e>
3400c2c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c2cc:	2b03      	cmp	r3, #3
3400c2ce:	d004      	beq.n	3400c2da <HAL_RCCEx_PeriphCLKConfig+0x258e>
3400c2d0:	f240 311d 	movw	r1, #797	@ 0x31d
3400c2d4:	4829      	ldr	r0, [pc, #164]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c2d6:	f7f5 fe91 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_IC19)
3400c2da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c2e2:	2b02      	cmp	r3, #2
3400c2e4:	d14e      	bne.n	3400c384 <HAL_RCCEx_PeriphCLKConfig+0x2638>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
3400c2e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400c2ee:	2b00      	cmp	r3, #0
3400c2f0:	d019      	beq.n	3400c326 <HAL_RCCEx_PeriphCLKConfig+0x25da>
3400c2f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400c2fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c2fe:	d012      	beq.n	3400c326 <HAL_RCCEx_PeriphCLKConfig+0x25da>
3400c300:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c304:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400c308:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c30c:	d00b      	beq.n	3400c326 <HAL_RCCEx_PeriphCLKConfig+0x25da>
3400c30e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c312:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400c316:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c31a:	d004      	beq.n	3400c326 <HAL_RCCEx_PeriphCLKConfig+0x25da>
3400c31c:	f240 3122 	movw	r1, #802	@ 0x322
3400c320:	4816      	ldr	r0, [pc, #88]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c322:	f7f5 fe6b 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));
3400c326:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c32a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400c32e:	2b00      	cmp	r3, #0
3400c330:	d006      	beq.n	3400c340 <HAL_RCCEx_PeriphCLKConfig+0x25f4>
3400c332:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c336:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400c33a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c33e:	d904      	bls.n	3400c34a <HAL_RCCEx_PeriphCLKConfig+0x25fe>
3400c340:	f240 3123 	movw	r1, #803	@ 0x323
3400c344:	480d      	ldr	r0, [pc, #52]	@ (3400c37c <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c346:	f7f5 fe59 	bl	34001ffc <assert_failed>

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
3400c34a:	4b0d      	ldr	r3, [pc, #52]	@ (3400c380 <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400c34c:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3400c350:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c354:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c358:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c35c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
3400c360:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c364:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400c368:	3b01      	subs	r3, #1
3400c36a:	041b      	lsls	r3, r3, #16
3400c36c:	4313      	orrs	r3, r2
3400c36e:	4a04      	ldr	r2, [pc, #16]	@ (3400c380 <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400c370:	430b      	orrs	r3, r1
3400c372:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
3400c376:	f7fd fc47 	bl	34009c08 <LL_RCC_IC19_Enable>
3400c37a:	e00b      	b.n	3400c394 <HAL_RCCEx_PeriphCLKConfig+0x2648>
3400c37c:	3401ecb0 	.word	0x3401ecb0
3400c380:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_CLKP)
3400c384:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c388:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c38c:	2b01      	cmp	r3, #1
3400c38e:	d101      	bne.n	3400c394 <HAL_RCCEx_PeriphCLKConfig+0x2648>
    {
      LL_RCC_CLKP_Enable();
3400c390:	f7fd fcba 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
3400c394:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c398:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c39c:	4618      	mov	r0, r3
3400c39e:	f7fc fb63 	bl	34008a68 <LL_RCC_SetFDCANClockSource>
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
3400c3a2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c3aa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
3400c3ae:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
3400c3b2:	2300      	movs	r3, #0
3400c3b4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
3400c3b8:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
3400c3bc:	4603      	mov	r3, r0
3400c3be:	460a      	mov	r2, r1
3400c3c0:	4313      	orrs	r3, r2
3400c3c2:	f000 80d3 	beq.w	3400c56c <HAL_RCCEx_PeriphCLKConfig+0x2820>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
3400c3c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c3ca:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c3ce:	4bad      	ldr	r3, [pc, #692]	@ (3400c684 <HAL_RCCEx_PeriphCLKConfig+0x2938>)
3400c3d0:	429a      	cmp	r2, r3
3400c3d2:	d027      	beq.n	3400c424 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c3d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c3d8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c3dc:	4baa      	ldr	r3, [pc, #680]	@ (3400c688 <HAL_RCCEx_PeriphCLKConfig+0x293c>)
3400c3de:	429a      	cmp	r2, r3
3400c3e0:	d020      	beq.n	3400c424 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c3e2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c3e6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c3ea:	4ba8      	ldr	r3, [pc, #672]	@ (3400c68c <HAL_RCCEx_PeriphCLKConfig+0x2940>)
3400c3ec:	429a      	cmp	r2, r3
3400c3ee:	d019      	beq.n	3400c424 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c3f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c3f4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c3f8:	4ba5      	ldr	r3, [pc, #660]	@ (3400c690 <HAL_RCCEx_PeriphCLKConfig+0x2944>)
3400c3fa:	429a      	cmp	r2, r3
3400c3fc:	d012      	beq.n	3400c424 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c3fe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c402:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c406:	4ba3      	ldr	r3, [pc, #652]	@ (3400c694 <HAL_RCCEx_PeriphCLKConfig+0x2948>)
3400c408:	429a      	cmp	r2, r3
3400c40a:	d00b      	beq.n	3400c424 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c40c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c410:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c414:	4ba0      	ldr	r3, [pc, #640]	@ (3400c698 <HAL_RCCEx_PeriphCLKConfig+0x294c>)
3400c416:	429a      	cmp	r2, r3
3400c418:	d004      	beq.n	3400c424 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c41a:	f240 313d 	movw	r1, #829	@ 0x33d
3400c41e:	489f      	ldr	r0, [pc, #636]	@ (3400c69c <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c420:	f7f5 fdec 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC10)
3400c424:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c428:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c42c:	4b97      	ldr	r3, [pc, #604]	@ (3400c68c <HAL_RCCEx_PeriphCLKConfig+0x2940>)
3400c42e:	429a      	cmp	r2, r3
3400c430:	d142      	bne.n	3400c4b8 <HAL_RCCEx_PeriphCLKConfig+0x276c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400c432:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c436:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c438:	2b00      	cmp	r3, #0
3400c43a:	d016      	beq.n	3400c46a <HAL_RCCEx_PeriphCLKConfig+0x271e>
3400c43c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c442:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c446:	d010      	beq.n	3400c46a <HAL_RCCEx_PeriphCLKConfig+0x271e>
3400c448:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c44c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c44e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c452:	d00a      	beq.n	3400c46a <HAL_RCCEx_PeriphCLKConfig+0x271e>
3400c454:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c45a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c45e:	d004      	beq.n	3400c46a <HAL_RCCEx_PeriphCLKConfig+0x271e>
3400c460:	f240 3142 	movw	r1, #834	@ 0x342
3400c464:	488d      	ldr	r0, [pc, #564]	@ (3400c69c <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c466:	f7f5 fdc9 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400c46a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c46e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c470:	2b00      	cmp	r3, #0
3400c472:	d005      	beq.n	3400c480 <HAL_RCCEx_PeriphCLKConfig+0x2734>
3400c474:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c47a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c47e:	d904      	bls.n	3400c48a <HAL_RCCEx_PeriphCLKConfig+0x273e>
3400c480:	f240 3143 	movw	r1, #835	@ 0x343
3400c484:	4885      	ldr	r0, [pc, #532]	@ (3400c69c <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c486:	f7f5 fdb9 	bl	34001ffc <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400c48a:	4b85      	ldr	r3, [pc, #532]	@ (3400c6a0 <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c48c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c490:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c494:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c498:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c49c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400c49e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c4a4:	3b01      	subs	r3, #1
3400c4a6:	041b      	lsls	r3, r3, #16
3400c4a8:	4313      	orrs	r3, r2
3400c4aa:	4a7d      	ldr	r2, [pc, #500]	@ (3400c6a0 <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c4ac:	430b      	orrs	r3, r1
3400c4ae:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400c4b2:	f7fd f9a9 	bl	34009808 <LL_RCC_IC10_Enable>
3400c4b6:	e052      	b.n	3400c55e <HAL_RCCEx_PeriphCLKConfig+0x2812>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC15)
3400c4b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4bc:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c4c0:	4b73      	ldr	r3, [pc, #460]	@ (3400c690 <HAL_RCCEx_PeriphCLKConfig+0x2944>)
3400c4c2:	429a      	cmp	r2, r3
3400c4c4:	d142      	bne.n	3400c54c <HAL_RCCEx_PeriphCLKConfig+0x2800>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400c4c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c4cc:	2b00      	cmp	r3, #0
3400c4ce:	d016      	beq.n	3400c4fe <HAL_RCCEx_PeriphCLKConfig+0x27b2>
3400c4d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c4d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c4da:	d010      	beq.n	3400c4fe <HAL_RCCEx_PeriphCLKConfig+0x27b2>
3400c4dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c4e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c4e6:	d00a      	beq.n	3400c4fe <HAL_RCCEx_PeriphCLKConfig+0x27b2>
3400c4e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c4ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c4f2:	d004      	beq.n	3400c4fe <HAL_RCCEx_PeriphCLKConfig+0x27b2>
3400c4f4:	f240 314f 	movw	r1, #847	@ 0x34f
3400c4f8:	4868      	ldr	r0, [pc, #416]	@ (3400c69c <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c4fa:	f7f5 fd7f 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400c4fe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c502:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c504:	2b00      	cmp	r3, #0
3400c506:	d005      	beq.n	3400c514 <HAL_RCCEx_PeriphCLKConfig+0x27c8>
3400c508:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c50c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c50e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c512:	d904      	bls.n	3400c51e <HAL_RCCEx_PeriphCLKConfig+0x27d2>
3400c514:	f44f 7154 	mov.w	r1, #848	@ 0x350
3400c518:	4860      	ldr	r0, [pc, #384]	@ (3400c69c <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c51a:	f7f5 fd6f 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400c51e:	4b60      	ldr	r3, [pc, #384]	@ (3400c6a0 <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c520:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400c524:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c528:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c52c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c530:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400c532:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c536:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c538:	3b01      	subs	r3, #1
3400c53a:	041b      	lsls	r3, r3, #16
3400c53c:	4313      	orrs	r3, r2
3400c53e:	4a58      	ldr	r2, [pc, #352]	@ (3400c6a0 <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c540:	430b      	orrs	r3, r1
3400c542:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400c546:	f7fd fa5f 	bl	34009a08 <LL_RCC_IC15_Enable>
3400c54a:	e008      	b.n	3400c55e <HAL_RCCEx_PeriphCLKConfig+0x2812>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_CLKP)
3400c54c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c550:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c554:	4b4c      	ldr	r3, [pc, #304]	@ (3400c688 <HAL_RCCEx_PeriphCLKConfig+0x293c>)
3400c556:	429a      	cmp	r2, r3
3400c558:	d101      	bne.n	3400c55e <HAL_RCCEx_PeriphCLKConfig+0x2812>
    {
      LL_RCC_CLKP_Enable();
3400c55a:	f7fd fbd5 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C1 clock*/
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
3400c55e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c562:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c566:	4618      	mov	r0, r3
3400c568:	f7fc faaa 	bl	34008ac0 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
3400c56c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c570:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c574:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
3400c578:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
3400c57c:	2300      	movs	r3, #0
3400c57e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
3400c582:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
3400c586:	4603      	mov	r3, r0
3400c588:	460a      	mov	r2, r1
3400c58a:	4313      	orrs	r3, r2
3400c58c:	f000 80f0 	beq.w	3400c770 <HAL_RCCEx_PeriphCLKConfig+0x2a24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
3400c590:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c594:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c598:	4b42      	ldr	r3, [pc, #264]	@ (3400c6a4 <HAL_RCCEx_PeriphCLKConfig+0x2958>)
3400c59a:	429a      	cmp	r2, r3
3400c59c:	d027      	beq.n	3400c5ee <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c59e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5a2:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c5a6:	4b40      	ldr	r3, [pc, #256]	@ (3400c6a8 <HAL_RCCEx_PeriphCLKConfig+0x295c>)
3400c5a8:	429a      	cmp	r2, r3
3400c5aa:	d020      	beq.n	3400c5ee <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c5ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5b0:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c5b4:	4b3d      	ldr	r3, [pc, #244]	@ (3400c6ac <HAL_RCCEx_PeriphCLKConfig+0x2960>)
3400c5b6:	429a      	cmp	r2, r3
3400c5b8:	d019      	beq.n	3400c5ee <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c5ba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5be:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c5c2:	4b3b      	ldr	r3, [pc, #236]	@ (3400c6b0 <HAL_RCCEx_PeriphCLKConfig+0x2964>)
3400c5c4:	429a      	cmp	r2, r3
3400c5c6:	d012      	beq.n	3400c5ee <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c5c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5cc:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c5d0:	4b38      	ldr	r3, [pc, #224]	@ (3400c6b4 <HAL_RCCEx_PeriphCLKConfig+0x2968>)
3400c5d2:	429a      	cmp	r2, r3
3400c5d4:	d00b      	beq.n	3400c5ee <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c5d6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5da:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c5de:	4b36      	ldr	r3, [pc, #216]	@ (3400c6b8 <HAL_RCCEx_PeriphCLKConfig+0x296c>)
3400c5e0:	429a      	cmp	r2, r3
3400c5e2:	d004      	beq.n	3400c5ee <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c5e4:	f240 316a 	movw	r1, #874	@ 0x36a
3400c5e8:	482c      	ldr	r0, [pc, #176]	@ (3400c69c <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c5ea:	f7f5 fd07 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC10)
3400c5ee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5f2:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c5f6:	4b2d      	ldr	r3, [pc, #180]	@ (3400c6ac <HAL_RCCEx_PeriphCLKConfig+0x2960>)
3400c5f8:	429a      	cmp	r2, r3
3400c5fa:	d15f      	bne.n	3400c6bc <HAL_RCCEx_PeriphCLKConfig+0x2970>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400c5fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c602:	2b00      	cmp	r3, #0
3400c604:	d016      	beq.n	3400c634 <HAL_RCCEx_PeriphCLKConfig+0x28e8>
3400c606:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c60a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c60c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c610:	d010      	beq.n	3400c634 <HAL_RCCEx_PeriphCLKConfig+0x28e8>
3400c612:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c618:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c61c:	d00a      	beq.n	3400c634 <HAL_RCCEx_PeriphCLKConfig+0x28e8>
3400c61e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c622:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c624:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c628:	d004      	beq.n	3400c634 <HAL_RCCEx_PeriphCLKConfig+0x28e8>
3400c62a:	f240 316f 	movw	r1, #879	@ 0x36f
3400c62e:	481b      	ldr	r0, [pc, #108]	@ (3400c69c <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c630:	f7f5 fce4 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400c634:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c63a:	2b00      	cmp	r3, #0
3400c63c:	d005      	beq.n	3400c64a <HAL_RCCEx_PeriphCLKConfig+0x28fe>
3400c63e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c644:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c648:	d904      	bls.n	3400c654 <HAL_RCCEx_PeriphCLKConfig+0x2908>
3400c64a:	f44f 715c 	mov.w	r1, #880	@ 0x370
3400c64e:	4813      	ldr	r0, [pc, #76]	@ (3400c69c <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c650:	f7f5 fcd4 	bl	34001ffc <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400c654:	4b12      	ldr	r3, [pc, #72]	@ (3400c6a0 <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c656:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c65a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c65e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c662:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c666:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400c668:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c66c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c66e:	3b01      	subs	r3, #1
3400c670:	041b      	lsls	r3, r3, #16
3400c672:	4313      	orrs	r3, r2
3400c674:	4a0a      	ldr	r2, [pc, #40]	@ (3400c6a0 <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c676:	430b      	orrs	r3, r1
3400c678:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400c67c:	f7fd f8c4 	bl	34009808 <LL_RCC_IC10_Enable>
3400c680:	e06f      	b.n	3400c762 <HAL_RCCEx_PeriphCLKConfig+0x2a16>
3400c682:	bf00      	nop
3400c684:	0700000c 	.word	0x0700000c
3400c688:	0701000c 	.word	0x0701000c
3400c68c:	0702000c 	.word	0x0702000c
3400c690:	0703000c 	.word	0x0703000c
3400c694:	0704000c 	.word	0x0704000c
3400c698:	0705000c 	.word	0x0705000c
3400c69c:	3401ecb0 	.word	0x3401ecb0
3400c6a0:	56028000 	.word	0x56028000
3400c6a4:	0700040c 	.word	0x0700040c
3400c6a8:	0701040c 	.word	0x0701040c
3400c6ac:	0702040c 	.word	0x0702040c
3400c6b0:	0703040c 	.word	0x0703040c
3400c6b4:	0704040c 	.word	0x0704040c
3400c6b8:	0705040c 	.word	0x0705040c
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC15)
3400c6bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6c0:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c6c4:	4b95      	ldr	r3, [pc, #596]	@ (3400c91c <HAL_RCCEx_PeriphCLKConfig+0x2bd0>)
3400c6c6:	429a      	cmp	r2, r3
3400c6c8:	d142      	bne.n	3400c750 <HAL_RCCEx_PeriphCLKConfig+0x2a04>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400c6ca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c6d0:	2b00      	cmp	r3, #0
3400c6d2:	d016      	beq.n	3400c702 <HAL_RCCEx_PeriphCLKConfig+0x29b6>
3400c6d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c6da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c6de:	d010      	beq.n	3400c702 <HAL_RCCEx_PeriphCLKConfig+0x29b6>
3400c6e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c6e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c6ea:	d00a      	beq.n	3400c702 <HAL_RCCEx_PeriphCLKConfig+0x29b6>
3400c6ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c6f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c6f6:	d004      	beq.n	3400c702 <HAL_RCCEx_PeriphCLKConfig+0x29b6>
3400c6f8:	f44f 715f 	mov.w	r1, #892	@ 0x37c
3400c6fc:	4888      	ldr	r0, [pc, #544]	@ (3400c920 <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c6fe:	f7f5 fc7d 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400c702:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c706:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c708:	2b00      	cmp	r3, #0
3400c70a:	d005      	beq.n	3400c718 <HAL_RCCEx_PeriphCLKConfig+0x29cc>
3400c70c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c710:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c712:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c716:	d904      	bls.n	3400c722 <HAL_RCCEx_PeriphCLKConfig+0x29d6>
3400c718:	f240 317d 	movw	r1, #893	@ 0x37d
3400c71c:	4880      	ldr	r0, [pc, #512]	@ (3400c920 <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c71e:	f7f5 fc6d 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400c722:	4b80      	ldr	r3, [pc, #512]	@ (3400c924 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c724:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400c728:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c72c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c730:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c734:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400c736:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c73a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c73c:	3b01      	subs	r3, #1
3400c73e:	041b      	lsls	r3, r3, #16
3400c740:	4313      	orrs	r3, r2
3400c742:	4a78      	ldr	r2, [pc, #480]	@ (3400c924 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c744:	430b      	orrs	r3, r1
3400c746:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400c74a:	f7fd f95d 	bl	34009a08 <LL_RCC_IC15_Enable>
3400c74e:	e008      	b.n	3400c762 <HAL_RCCEx_PeriphCLKConfig+0x2a16>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_CLKP)
3400c750:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c754:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c758:	4b73      	ldr	r3, [pc, #460]	@ (3400c928 <HAL_RCCEx_PeriphCLKConfig+0x2bdc>)
3400c75a:	429a      	cmp	r2, r3
3400c75c:	d101      	bne.n	3400c762 <HAL_RCCEx_PeriphCLKConfig+0x2a16>
    {
      LL_RCC_CLKP_Enable();
3400c75e:	f7fd fad3 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C2 clock*/
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
3400c762:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c766:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
3400c76a:	4618      	mov	r0, r3
3400c76c:	f7fc f9a8 	bl	34008ac0 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C3 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
3400c770:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c774:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c778:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
3400c77c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
3400c780:	2300      	movs	r3, #0
3400c782:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
3400c786:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
3400c78a:	4603      	mov	r3, r0
3400c78c:	460a      	mov	r2, r1
3400c78e:	4313      	orrs	r3, r2
3400c790:	f000 80e8 	beq.w	3400c964 <HAL_RCCEx_PeriphCLKConfig+0x2c18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
3400c794:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c798:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c79c:	4b63      	ldr	r3, [pc, #396]	@ (3400c92c <HAL_RCCEx_PeriphCLKConfig+0x2be0>)
3400c79e:	429a      	cmp	r2, r3
3400c7a0:	d027      	beq.n	3400c7f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c7a2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7a6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c7aa:	4b61      	ldr	r3, [pc, #388]	@ (3400c930 <HAL_RCCEx_PeriphCLKConfig+0x2be4>)
3400c7ac:	429a      	cmp	r2, r3
3400c7ae:	d020      	beq.n	3400c7f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c7b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7b4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c7b8:	4b5e      	ldr	r3, [pc, #376]	@ (3400c934 <HAL_RCCEx_PeriphCLKConfig+0x2be8>)
3400c7ba:	429a      	cmp	r2, r3
3400c7bc:	d019      	beq.n	3400c7f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c7be:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7c2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c7c6:	4b5c      	ldr	r3, [pc, #368]	@ (3400c938 <HAL_RCCEx_PeriphCLKConfig+0x2bec>)
3400c7c8:	429a      	cmp	r2, r3
3400c7ca:	d012      	beq.n	3400c7f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c7cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7d0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c7d4:	4b59      	ldr	r3, [pc, #356]	@ (3400c93c <HAL_RCCEx_PeriphCLKConfig+0x2bf0>)
3400c7d6:	429a      	cmp	r2, r3
3400c7d8:	d00b      	beq.n	3400c7f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c7da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7de:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c7e2:	4b57      	ldr	r3, [pc, #348]	@ (3400c940 <HAL_RCCEx_PeriphCLKConfig+0x2bf4>)
3400c7e4:	429a      	cmp	r2, r3
3400c7e6:	d004      	beq.n	3400c7f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c7e8:	f240 3197 	movw	r1, #919	@ 0x397
3400c7ec:	484c      	ldr	r0, [pc, #304]	@ (3400c920 <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c7ee:	f7f5 fc05 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC10)
3400c7f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7f6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c7fa:	4b4e      	ldr	r3, [pc, #312]	@ (3400c934 <HAL_RCCEx_PeriphCLKConfig+0x2be8>)
3400c7fc:	429a      	cmp	r2, r3
3400c7fe:	d142      	bne.n	3400c886 <HAL_RCCEx_PeriphCLKConfig+0x2b3a>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400c800:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c806:	2b00      	cmp	r3, #0
3400c808:	d016      	beq.n	3400c838 <HAL_RCCEx_PeriphCLKConfig+0x2aec>
3400c80a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c80e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c810:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c814:	d010      	beq.n	3400c838 <HAL_RCCEx_PeriphCLKConfig+0x2aec>
3400c816:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c81a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c81c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c820:	d00a      	beq.n	3400c838 <HAL_RCCEx_PeriphCLKConfig+0x2aec>
3400c822:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c828:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c82c:	d004      	beq.n	3400c838 <HAL_RCCEx_PeriphCLKConfig+0x2aec>
3400c82e:	f44f 7167 	mov.w	r1, #924	@ 0x39c
3400c832:	483b      	ldr	r0, [pc, #236]	@ (3400c920 <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c834:	f7f5 fbe2 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400c838:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c83c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c83e:	2b00      	cmp	r3, #0
3400c840:	d005      	beq.n	3400c84e <HAL_RCCEx_PeriphCLKConfig+0x2b02>
3400c842:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c848:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c84c:	d904      	bls.n	3400c858 <HAL_RCCEx_PeriphCLKConfig+0x2b0c>
3400c84e:	f240 319d 	movw	r1, #925	@ 0x39d
3400c852:	4833      	ldr	r0, [pc, #204]	@ (3400c920 <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c854:	f7f5 fbd2 	bl	34001ffc <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400c858:	4b32      	ldr	r3, [pc, #200]	@ (3400c924 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c85a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c85e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c862:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c866:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c86a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400c86c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c872:	3b01      	subs	r3, #1
3400c874:	041b      	lsls	r3, r3, #16
3400c876:	4313      	orrs	r3, r2
3400c878:	4a2a      	ldr	r2, [pc, #168]	@ (3400c924 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c87a:	430b      	orrs	r3, r1
3400c87c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400c880:	f7fc ffc2 	bl	34009808 <LL_RCC_IC10_Enable>
3400c884:	e067      	b.n	3400c956 <HAL_RCCEx_PeriphCLKConfig+0x2c0a>
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC15)
3400c886:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c88a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c88e:	4b2a      	ldr	r3, [pc, #168]	@ (3400c938 <HAL_RCCEx_PeriphCLKConfig+0x2bec>)
3400c890:	429a      	cmp	r2, r3
3400c892:	d157      	bne.n	3400c944 <HAL_RCCEx_PeriphCLKConfig+0x2bf8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400c894:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c898:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c89a:	2b00      	cmp	r3, #0
3400c89c:	d016      	beq.n	3400c8cc <HAL_RCCEx_PeriphCLKConfig+0x2b80>
3400c89e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c8a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c8a8:	d010      	beq.n	3400c8cc <HAL_RCCEx_PeriphCLKConfig+0x2b80>
3400c8aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c8b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c8b4:	d00a      	beq.n	3400c8cc <HAL_RCCEx_PeriphCLKConfig+0x2b80>
3400c8b6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c8bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c8c0:	d004      	beq.n	3400c8cc <HAL_RCCEx_PeriphCLKConfig+0x2b80>
3400c8c2:	f240 31a9 	movw	r1, #937	@ 0x3a9
3400c8c6:	4816      	ldr	r0, [pc, #88]	@ (3400c920 <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c8c8:	f7f5 fb98 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400c8cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c8d2:	2b00      	cmp	r3, #0
3400c8d4:	d005      	beq.n	3400c8e2 <HAL_RCCEx_PeriphCLKConfig+0x2b96>
3400c8d6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c8dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c8e0:	d904      	bls.n	3400c8ec <HAL_RCCEx_PeriphCLKConfig+0x2ba0>
3400c8e2:	f240 31aa 	movw	r1, #938	@ 0x3aa
3400c8e6:	480e      	ldr	r0, [pc, #56]	@ (3400c920 <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c8e8:	f7f5 fb88 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400c8ec:	4b0d      	ldr	r3, [pc, #52]	@ (3400c924 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c8ee:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400c8f2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c8f6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c8fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8fe:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400c900:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c904:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c906:	3b01      	subs	r3, #1
3400c908:	041b      	lsls	r3, r3, #16
3400c90a:	4313      	orrs	r3, r2
3400c90c:	4a05      	ldr	r2, [pc, #20]	@ (3400c924 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c90e:	430b      	orrs	r3, r1
3400c910:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400c914:	f7fd f878 	bl	34009a08 <LL_RCC_IC15_Enable>
3400c918:	e01d      	b.n	3400c956 <HAL_RCCEx_PeriphCLKConfig+0x2c0a>
3400c91a:	bf00      	nop
3400c91c:	0703040c 	.word	0x0703040c
3400c920:	3401ecb0 	.word	0x3401ecb0
3400c924:	56028000 	.word	0x56028000
3400c928:	0701040c 	.word	0x0701040c
3400c92c:	0700080c 	.word	0x0700080c
3400c930:	0701080c 	.word	0x0701080c
3400c934:	0702080c 	.word	0x0702080c
3400c938:	0703080c 	.word	0x0703080c
3400c93c:	0704080c 	.word	0x0704080c
3400c940:	0705080c 	.word	0x0705080c
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_CLKP)
3400c944:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c948:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c94c:	4b70      	ldr	r3, [pc, #448]	@ (3400cb10 <HAL_RCCEx_PeriphCLKConfig+0x2dc4>)
3400c94e:	429a      	cmp	r2, r3
3400c950:	d101      	bne.n	3400c956 <HAL_RCCEx_PeriphCLKConfig+0x2c0a>
    {
      LL_RCC_CLKP_Enable();
3400c952:	f7fd f9d9 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C3 clock*/
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
3400c956:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c95a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
3400c95e:	4618      	mov	r0, r3
3400c960:	f7fc f8ae 	bl	34008ac0 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
3400c964:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c968:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c96c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
3400c970:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
3400c974:	2300      	movs	r3, #0
3400c976:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
3400c97a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
3400c97e:	4603      	mov	r3, r0
3400c980:	460a      	mov	r2, r1
3400c982:	4313      	orrs	r3, r2
3400c984:	f000 80e6 	beq.w	3400cb54 <HAL_RCCEx_PeriphCLKConfig+0x2e08>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
3400c988:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c98c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c990:	4b60      	ldr	r3, [pc, #384]	@ (3400cb14 <HAL_RCCEx_PeriphCLKConfig+0x2dc8>)
3400c992:	429a      	cmp	r2, r3
3400c994:	d027      	beq.n	3400c9e6 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c996:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c99a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c99e:	4b5e      	ldr	r3, [pc, #376]	@ (3400cb18 <HAL_RCCEx_PeriphCLKConfig+0x2dcc>)
3400c9a0:	429a      	cmp	r2, r3
3400c9a2:	d020      	beq.n	3400c9e6 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c9a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9a8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c9ac:	4b5b      	ldr	r3, [pc, #364]	@ (3400cb1c <HAL_RCCEx_PeriphCLKConfig+0x2dd0>)
3400c9ae:	429a      	cmp	r2, r3
3400c9b0:	d019      	beq.n	3400c9e6 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c9b2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9b6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c9ba:	4b59      	ldr	r3, [pc, #356]	@ (3400cb20 <HAL_RCCEx_PeriphCLKConfig+0x2dd4>)
3400c9bc:	429a      	cmp	r2, r3
3400c9be:	d012      	beq.n	3400c9e6 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c9c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9c4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c9c8:	4b56      	ldr	r3, [pc, #344]	@ (3400cb24 <HAL_RCCEx_PeriphCLKConfig+0x2dd8>)
3400c9ca:	429a      	cmp	r2, r3
3400c9cc:	d00b      	beq.n	3400c9e6 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c9ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9d2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c9d6:	4b54      	ldr	r3, [pc, #336]	@ (3400cb28 <HAL_RCCEx_PeriphCLKConfig+0x2ddc>)
3400c9d8:	429a      	cmp	r2, r3
3400c9da:	d004      	beq.n	3400c9e6 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c9dc:	f44f 7171 	mov.w	r1, #964	@ 0x3c4
3400c9e0:	4852      	ldr	r0, [pc, #328]	@ (3400cb2c <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400c9e2:	f7f5 fb0b 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC10)
3400c9e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9ea:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c9ee:	4b4b      	ldr	r3, [pc, #300]	@ (3400cb1c <HAL_RCCEx_PeriphCLKConfig+0x2dd0>)
3400c9f0:	429a      	cmp	r2, r3
3400c9f2:	d142      	bne.n	3400ca7a <HAL_RCCEx_PeriphCLKConfig+0x2d2e>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400c9f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c9fa:	2b00      	cmp	r3, #0
3400c9fc:	d016      	beq.n	3400ca2c <HAL_RCCEx_PeriphCLKConfig+0x2ce0>
3400c9fe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400ca04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ca08:	d010      	beq.n	3400ca2c <HAL_RCCEx_PeriphCLKConfig+0x2ce0>
3400ca0a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400ca10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ca14:	d00a      	beq.n	3400ca2c <HAL_RCCEx_PeriphCLKConfig+0x2ce0>
3400ca16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400ca1c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ca20:	d004      	beq.n	3400ca2c <HAL_RCCEx_PeriphCLKConfig+0x2ce0>
3400ca22:	f240 31c9 	movw	r1, #969	@ 0x3c9
3400ca26:	4841      	ldr	r0, [pc, #260]	@ (3400cb2c <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400ca28:	f7f5 fae8 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400ca2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400ca32:	2b00      	cmp	r3, #0
3400ca34:	d005      	beq.n	3400ca42 <HAL_RCCEx_PeriphCLKConfig+0x2cf6>
3400ca36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400ca3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ca40:	d904      	bls.n	3400ca4c <HAL_RCCEx_PeriphCLKConfig+0x2d00>
3400ca42:	f240 31ca 	movw	r1, #970	@ 0x3ca
3400ca46:	4839      	ldr	r0, [pc, #228]	@ (3400cb2c <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400ca48:	f7f5 fad8 	bl	34001ffc <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400ca4c:	4b38      	ldr	r3, [pc, #224]	@ (3400cb30 <HAL_RCCEx_PeriphCLKConfig+0x2de4>)
3400ca4e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400ca52:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ca56:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ca5a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400ca60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400ca66:	3b01      	subs	r3, #1
3400ca68:	041b      	lsls	r3, r3, #16
3400ca6a:	4313      	orrs	r3, r2
3400ca6c:	4a30      	ldr	r2, [pc, #192]	@ (3400cb30 <HAL_RCCEx_PeriphCLKConfig+0x2de4>)
3400ca6e:	430b      	orrs	r3, r1
3400ca70:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400ca74:	f7fc fec8 	bl	34009808 <LL_RCC_IC10_Enable>
3400ca78:	e065      	b.n	3400cb46 <HAL_RCCEx_PeriphCLKConfig+0x2dfa>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC15)
3400ca7a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca7e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400ca82:	4b27      	ldr	r3, [pc, #156]	@ (3400cb20 <HAL_RCCEx_PeriphCLKConfig+0x2dd4>)
3400ca84:	429a      	cmp	r2, r3
3400ca86:	d155      	bne.n	3400cb34 <HAL_RCCEx_PeriphCLKConfig+0x2de8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400ca88:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ca8e:	2b00      	cmp	r3, #0
3400ca90:	d016      	beq.n	3400cac0 <HAL_RCCEx_PeriphCLKConfig+0x2d74>
3400ca92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ca98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ca9c:	d010      	beq.n	3400cac0 <HAL_RCCEx_PeriphCLKConfig+0x2d74>
3400ca9e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400caa2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400caa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400caa8:	d00a      	beq.n	3400cac0 <HAL_RCCEx_PeriphCLKConfig+0x2d74>
3400caaa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400caae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cab0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400cab4:	d004      	beq.n	3400cac0 <HAL_RCCEx_PeriphCLKConfig+0x2d74>
3400cab6:	f240 31d6 	movw	r1, #982	@ 0x3d6
3400caba:	481c      	ldr	r0, [pc, #112]	@ (3400cb2c <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400cabc:	f7f5 fa9e 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400cac0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cac4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cac6:	2b00      	cmp	r3, #0
3400cac8:	d005      	beq.n	3400cad6 <HAL_RCCEx_PeriphCLKConfig+0x2d8a>
3400caca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cace:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cad0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400cad4:	d904      	bls.n	3400cae0 <HAL_RCCEx_PeriphCLKConfig+0x2d94>
3400cad6:	f240 31d7 	movw	r1, #983	@ 0x3d7
3400cada:	4814      	ldr	r0, [pc, #80]	@ (3400cb2c <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400cadc:	f7f5 fa8e 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400cae0:	4b13      	ldr	r3, [pc, #76]	@ (3400cb30 <HAL_RCCEx_PeriphCLKConfig+0x2de4>)
3400cae2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400cae6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400caea:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400caee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400caf2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400caf4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400caf8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cafa:	3b01      	subs	r3, #1
3400cafc:	041b      	lsls	r3, r3, #16
3400cafe:	4313      	orrs	r3, r2
3400cb00:	4a0b      	ldr	r2, [pc, #44]	@ (3400cb30 <HAL_RCCEx_PeriphCLKConfig+0x2de4>)
3400cb02:	430b      	orrs	r3, r1
3400cb04:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400cb08:	f7fc ff7e 	bl	34009a08 <LL_RCC_IC15_Enable>
3400cb0c:	e01b      	b.n	3400cb46 <HAL_RCCEx_PeriphCLKConfig+0x2dfa>
3400cb0e:	bf00      	nop
3400cb10:	0701080c 	.word	0x0701080c
3400cb14:	07000c0c 	.word	0x07000c0c
3400cb18:	07010c0c 	.word	0x07010c0c
3400cb1c:	07020c0c 	.word	0x07020c0c
3400cb20:	07030c0c 	.word	0x07030c0c
3400cb24:	07040c0c 	.word	0x07040c0c
3400cb28:	07050c0c 	.word	0x07050c0c
3400cb2c:	3401ecb0 	.word	0x3401ecb0
3400cb30:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_CLKP)
3400cb34:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb38:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400cb3c:	4b70      	ldr	r3, [pc, #448]	@ (3400cd00 <HAL_RCCEx_PeriphCLKConfig+0x2fb4>)
3400cb3e:	429a      	cmp	r2, r3
3400cb40:	d101      	bne.n	3400cb46 <HAL_RCCEx_PeriphCLKConfig+0x2dfa>
    {
      LL_RCC_CLKP_Enable();
3400cb42:	f7fd f8e1 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C4 clock*/
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
3400cb46:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
3400cb4e:	4618      	mov	r0, r3
3400cb50:	f7fb ffb6 	bl	34008ac0 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
3400cb54:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb58:	e9d3 2300 	ldrd	r2, r3, [r3]
3400cb5c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
3400cb60:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
3400cb64:	2300      	movs	r3, #0
3400cb66:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
3400cb6a:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
3400cb6e:	4603      	mov	r3, r0
3400cb70:	460a      	mov	r2, r1
3400cb72:	4313      	orrs	r3, r2
3400cb74:	f000 80e6 	beq.w	3400cd44 <HAL_RCCEx_PeriphCLKConfig+0x2ff8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));
3400cb78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb7c:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400cb80:	4b60      	ldr	r3, [pc, #384]	@ (3400cd04 <HAL_RCCEx_PeriphCLKConfig+0x2fb8>)
3400cb82:	429a      	cmp	r2, r3
3400cb84:	d027      	beq.n	3400cbd6 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400cb86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb8a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400cb8e:	4b5e      	ldr	r3, [pc, #376]	@ (3400cd08 <HAL_RCCEx_PeriphCLKConfig+0x2fbc>)
3400cb90:	429a      	cmp	r2, r3
3400cb92:	d020      	beq.n	3400cbd6 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400cb94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb98:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400cb9c:	4b5b      	ldr	r3, [pc, #364]	@ (3400cd0c <HAL_RCCEx_PeriphCLKConfig+0x2fc0>)
3400cb9e:	429a      	cmp	r2, r3
3400cba0:	d019      	beq.n	3400cbd6 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400cba2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cba6:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400cbaa:	4b59      	ldr	r3, [pc, #356]	@ (3400cd10 <HAL_RCCEx_PeriphCLKConfig+0x2fc4>)
3400cbac:	429a      	cmp	r2, r3
3400cbae:	d012      	beq.n	3400cbd6 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400cbb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbb4:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400cbb8:	4b56      	ldr	r3, [pc, #344]	@ (3400cd14 <HAL_RCCEx_PeriphCLKConfig+0x2fc8>)
3400cbba:	429a      	cmp	r2, r3
3400cbbc:	d00b      	beq.n	3400cbd6 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400cbbe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbc2:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400cbc6:	4b54      	ldr	r3, [pc, #336]	@ (3400cd18 <HAL_RCCEx_PeriphCLKConfig+0x2fcc>)
3400cbc8:	429a      	cmp	r2, r3
3400cbca:	d004      	beq.n	3400cbd6 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400cbcc:	f240 31f1 	movw	r1, #1009	@ 0x3f1
3400cbd0:	4852      	ldr	r0, [pc, #328]	@ (3400cd1c <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400cbd2:	f7f5 fa13 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC10)
3400cbd6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbda:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400cbde:	4b4b      	ldr	r3, [pc, #300]	@ (3400cd0c <HAL_RCCEx_PeriphCLKConfig+0x2fc0>)
3400cbe0:	429a      	cmp	r2, r3
3400cbe2:	d142      	bne.n	3400cc6a <HAL_RCCEx_PeriphCLKConfig+0x2f1e>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400cbe4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cbea:	2b00      	cmp	r3, #0
3400cbec:	d016      	beq.n	3400cc1c <HAL_RCCEx_PeriphCLKConfig+0x2ed0>
3400cbee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cbf4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400cbf8:	d010      	beq.n	3400cc1c <HAL_RCCEx_PeriphCLKConfig+0x2ed0>
3400cbfa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cc00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400cc04:	d00a      	beq.n	3400cc1c <HAL_RCCEx_PeriphCLKConfig+0x2ed0>
3400cc06:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cc0c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400cc10:	d004      	beq.n	3400cc1c <HAL_RCCEx_PeriphCLKConfig+0x2ed0>
3400cc12:	f240 31f6 	movw	r1, #1014	@ 0x3f6
3400cc16:	4841      	ldr	r0, [pc, #260]	@ (3400cd1c <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400cc18:	f7f5 f9f0 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400cc1c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400cc22:	2b00      	cmp	r3, #0
3400cc24:	d005      	beq.n	3400cc32 <HAL_RCCEx_PeriphCLKConfig+0x2ee6>
3400cc26:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400cc2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400cc30:	d904      	bls.n	3400cc3c <HAL_RCCEx_PeriphCLKConfig+0x2ef0>
3400cc32:	f240 31f7 	movw	r1, #1015	@ 0x3f7
3400cc36:	4839      	ldr	r0, [pc, #228]	@ (3400cd1c <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400cc38:	f7f5 f9e0 	bl	34001ffc <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400cc3c:	4b38      	ldr	r3, [pc, #224]	@ (3400cd20 <HAL_RCCEx_PeriphCLKConfig+0x2fd4>)
3400cc3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400cc42:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400cc46:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400cc4a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc4e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400cc50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400cc56:	3b01      	subs	r3, #1
3400cc58:	041b      	lsls	r3, r3, #16
3400cc5a:	4313      	orrs	r3, r2
3400cc5c:	4a30      	ldr	r2, [pc, #192]	@ (3400cd20 <HAL_RCCEx_PeriphCLKConfig+0x2fd4>)
3400cc5e:	430b      	orrs	r3, r1
3400cc60:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400cc64:	f7fc fdd0 	bl	34009808 <LL_RCC_IC10_Enable>
3400cc68:	e065      	b.n	3400cd36 <HAL_RCCEx_PeriphCLKConfig+0x2fea>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC15)
3400cc6a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc6e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400cc72:	4b27      	ldr	r3, [pc, #156]	@ (3400cd10 <HAL_RCCEx_PeriphCLKConfig+0x2fc4>)
3400cc74:	429a      	cmp	r2, r3
3400cc76:	d155      	bne.n	3400cd24 <HAL_RCCEx_PeriphCLKConfig+0x2fd8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400cc78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cc7e:	2b00      	cmp	r3, #0
3400cc80:	d016      	beq.n	3400ccb0 <HAL_RCCEx_PeriphCLKConfig+0x2f64>
3400cc82:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cc88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400cc8c:	d010      	beq.n	3400ccb0 <HAL_RCCEx_PeriphCLKConfig+0x2f64>
3400cc8e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cc94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400cc98:	d00a      	beq.n	3400ccb0 <HAL_RCCEx_PeriphCLKConfig+0x2f64>
3400cc9a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cca0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400cca4:	d004      	beq.n	3400ccb0 <HAL_RCCEx_PeriphCLKConfig+0x2f64>
3400cca6:	f240 4103 	movw	r1, #1027	@ 0x403
3400ccaa:	481c      	ldr	r0, [pc, #112]	@ (3400cd1c <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400ccac:	f7f5 f9a6 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400ccb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ccb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ccb6:	2b00      	cmp	r3, #0
3400ccb8:	d005      	beq.n	3400ccc6 <HAL_RCCEx_PeriphCLKConfig+0x2f7a>
3400ccba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ccbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ccc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ccc4:	d904      	bls.n	3400ccd0 <HAL_RCCEx_PeriphCLKConfig+0x2f84>
3400ccc6:	f240 4104 	movw	r1, #1028	@ 0x404
3400ccca:	4814      	ldr	r0, [pc, #80]	@ (3400cd1c <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400cccc:	f7f5 f996 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400ccd0:	4b13      	ldr	r3, [pc, #76]	@ (3400cd20 <HAL_RCCEx_PeriphCLKConfig+0x2fd4>)
3400ccd2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400ccd6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ccda:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ccde:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cce2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400cce4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cce8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ccea:	3b01      	subs	r3, #1
3400ccec:	041b      	lsls	r3, r3, #16
3400ccee:	4313      	orrs	r3, r2
3400ccf0:	4a0b      	ldr	r2, [pc, #44]	@ (3400cd20 <HAL_RCCEx_PeriphCLKConfig+0x2fd4>)
3400ccf2:	430b      	orrs	r3, r1
3400ccf4:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400ccf8:	f7fc fe86 	bl	34009a08 <LL_RCC_IC15_Enable>
3400ccfc:	e01b      	b.n	3400cd36 <HAL_RCCEx_PeriphCLKConfig+0x2fea>
3400ccfe:	bf00      	nop
3400cd00:	07010c0c 	.word	0x07010c0c
3400cd04:	0700100c 	.word	0x0700100c
3400cd08:	0701100c 	.word	0x0701100c
3400cd0c:	0702100c 	.word	0x0702100c
3400cd10:	0703100c 	.word	0x0703100c
3400cd14:	0704100c 	.word	0x0704100c
3400cd18:	0705100c 	.word	0x0705100c
3400cd1c:	3401ecb0 	.word	0x3401ecb0
3400cd20:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_CLKP)
3400cd24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd28:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400cd2c:	4b70      	ldr	r3, [pc, #448]	@ (3400cef0 <HAL_RCCEx_PeriphCLKConfig+0x31a4>)
3400cd2e:	429a      	cmp	r2, r3
3400cd30:	d101      	bne.n	3400cd36 <HAL_RCCEx_PeriphCLKConfig+0x2fea>
    {
      LL_RCC_CLKP_Enable();
3400cd32:	f7fc ffe9 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C1 clock*/
    __HAL_RCC_I3C1_CONFIG(PeriphClkInit->I3c1ClockSelection);
3400cd36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd3a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400cd3e:	4618      	mov	r0, r3
3400cd40:	f7fb fec9 	bl	34008ad6 <LL_RCC_SetI3CClockSource>
  }

  /*------------------------------ I3C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
3400cd44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd48:	e9d3 2300 	ldrd	r2, r3, [r3]
3400cd4c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
3400cd50:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
3400cd54:	2300      	movs	r3, #0
3400cd56:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
3400cd5a:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
3400cd5e:	4603      	mov	r3, r0
3400cd60:	460a      	mov	r2, r1
3400cd62:	4313      	orrs	r3, r2
3400cd64:	f000 80e6 	beq.w	3400cf34 <HAL_RCCEx_PeriphCLKConfig+0x31e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));
3400cd68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd6c:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cd70:	4b60      	ldr	r3, [pc, #384]	@ (3400cef4 <HAL_RCCEx_PeriphCLKConfig+0x31a8>)
3400cd72:	429a      	cmp	r2, r3
3400cd74:	d027      	beq.n	3400cdc6 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cd76:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd7a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cd7e:	4b5e      	ldr	r3, [pc, #376]	@ (3400cef8 <HAL_RCCEx_PeriphCLKConfig+0x31ac>)
3400cd80:	429a      	cmp	r2, r3
3400cd82:	d020      	beq.n	3400cdc6 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cd84:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd88:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cd8c:	4b5b      	ldr	r3, [pc, #364]	@ (3400cefc <HAL_RCCEx_PeriphCLKConfig+0x31b0>)
3400cd8e:	429a      	cmp	r2, r3
3400cd90:	d019      	beq.n	3400cdc6 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cd92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd96:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cd9a:	4b59      	ldr	r3, [pc, #356]	@ (3400cf00 <HAL_RCCEx_PeriphCLKConfig+0x31b4>)
3400cd9c:	429a      	cmp	r2, r3
3400cd9e:	d012      	beq.n	3400cdc6 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cda0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cda4:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cda8:	4b56      	ldr	r3, [pc, #344]	@ (3400cf04 <HAL_RCCEx_PeriphCLKConfig+0x31b8>)
3400cdaa:	429a      	cmp	r2, r3
3400cdac:	d00b      	beq.n	3400cdc6 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cdae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cdb2:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cdb6:	4b54      	ldr	r3, [pc, #336]	@ (3400cf08 <HAL_RCCEx_PeriphCLKConfig+0x31bc>)
3400cdb8:	429a      	cmp	r2, r3
3400cdba:	d004      	beq.n	3400cdc6 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cdbc:	f240 411e 	movw	r1, #1054	@ 0x41e
3400cdc0:	4852      	ldr	r0, [pc, #328]	@ (3400cf0c <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400cdc2:	f7f5 f91b 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC10)
3400cdc6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cdca:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cdce:	4b4b      	ldr	r3, [pc, #300]	@ (3400cefc <HAL_RCCEx_PeriphCLKConfig+0x31b0>)
3400cdd0:	429a      	cmp	r2, r3
3400cdd2:	d142      	bne.n	3400ce5a <HAL_RCCEx_PeriphCLKConfig+0x310e>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400cdd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cdd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cdda:	2b00      	cmp	r3, #0
3400cddc:	d016      	beq.n	3400ce0c <HAL_RCCEx_PeriphCLKConfig+0x30c0>
3400cdde:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cde2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cde4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400cde8:	d010      	beq.n	3400ce0c <HAL_RCCEx_PeriphCLKConfig+0x30c0>
3400cdea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cdee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cdf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400cdf4:	d00a      	beq.n	3400ce0c <HAL_RCCEx_PeriphCLKConfig+0x30c0>
3400cdf6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cdfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cdfc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ce00:	d004      	beq.n	3400ce0c <HAL_RCCEx_PeriphCLKConfig+0x30c0>
3400ce02:	f240 4123 	movw	r1, #1059	@ 0x423
3400ce06:	4841      	ldr	r0, [pc, #260]	@ (3400cf0c <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400ce08:	f7f5 f8f8 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400ce0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400ce12:	2b00      	cmp	r3, #0
3400ce14:	d005      	beq.n	3400ce22 <HAL_RCCEx_PeriphCLKConfig+0x30d6>
3400ce16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400ce1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ce20:	d904      	bls.n	3400ce2c <HAL_RCCEx_PeriphCLKConfig+0x30e0>
3400ce22:	f240 4124 	movw	r1, #1060	@ 0x424
3400ce26:	4839      	ldr	r0, [pc, #228]	@ (3400cf0c <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400ce28:	f7f5 f8e8 	bl	34001ffc <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400ce2c:	4b38      	ldr	r3, [pc, #224]	@ (3400cf10 <HAL_RCCEx_PeriphCLKConfig+0x31c4>)
3400ce2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400ce32:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ce36:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ce3a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400ce40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400ce46:	3b01      	subs	r3, #1
3400ce48:	041b      	lsls	r3, r3, #16
3400ce4a:	4313      	orrs	r3, r2
3400ce4c:	4a30      	ldr	r2, [pc, #192]	@ (3400cf10 <HAL_RCCEx_PeriphCLKConfig+0x31c4>)
3400ce4e:	430b      	orrs	r3, r1
3400ce50:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400ce54:	f7fc fcd8 	bl	34009808 <LL_RCC_IC10_Enable>
3400ce58:	e065      	b.n	3400cf26 <HAL_RCCEx_PeriphCLKConfig+0x31da>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC15)
3400ce5a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce5e:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400ce62:	4b27      	ldr	r3, [pc, #156]	@ (3400cf00 <HAL_RCCEx_PeriphCLKConfig+0x31b4>)
3400ce64:	429a      	cmp	r2, r3
3400ce66:	d155      	bne.n	3400cf14 <HAL_RCCEx_PeriphCLKConfig+0x31c8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400ce68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ce6e:	2b00      	cmp	r3, #0
3400ce70:	d016      	beq.n	3400cea0 <HAL_RCCEx_PeriphCLKConfig+0x3154>
3400ce72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ce78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ce7c:	d010      	beq.n	3400cea0 <HAL_RCCEx_PeriphCLKConfig+0x3154>
3400ce7e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ce84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ce88:	d00a      	beq.n	3400cea0 <HAL_RCCEx_PeriphCLKConfig+0x3154>
3400ce8a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ce90:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ce94:	d004      	beq.n	3400cea0 <HAL_RCCEx_PeriphCLKConfig+0x3154>
3400ce96:	f44f 6186 	mov.w	r1, #1072	@ 0x430
3400ce9a:	481c      	ldr	r0, [pc, #112]	@ (3400cf0c <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400ce9c:	f7f5 f8ae 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400cea0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cea4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cea6:	2b00      	cmp	r3, #0
3400cea8:	d005      	beq.n	3400ceb6 <HAL_RCCEx_PeriphCLKConfig+0x316a>
3400ceaa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ceae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ceb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ceb4:	d904      	bls.n	3400cec0 <HAL_RCCEx_PeriphCLKConfig+0x3174>
3400ceb6:	f240 4131 	movw	r1, #1073	@ 0x431
3400ceba:	4814      	ldr	r0, [pc, #80]	@ (3400cf0c <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400cebc:	f7f5 f89e 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400cec0:	4b13      	ldr	r3, [pc, #76]	@ (3400cf10 <HAL_RCCEx_PeriphCLKConfig+0x31c4>)
3400cec2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400cec6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ceca:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400cece:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ced2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400ced4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ced8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ceda:	3b01      	subs	r3, #1
3400cedc:	041b      	lsls	r3, r3, #16
3400cede:	4313      	orrs	r3, r2
3400cee0:	4a0b      	ldr	r2, [pc, #44]	@ (3400cf10 <HAL_RCCEx_PeriphCLKConfig+0x31c4>)
3400cee2:	430b      	orrs	r3, r1
3400cee4:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400cee8:	f7fc fd8e 	bl	34009a08 <LL_RCC_IC15_Enable>
3400ceec:	e01b      	b.n	3400cf26 <HAL_RCCEx_PeriphCLKConfig+0x31da>
3400ceee:	bf00      	nop
3400cef0:	0701100c 	.word	0x0701100c
3400cef4:	0700140c 	.word	0x0700140c
3400cef8:	0701140c 	.word	0x0701140c
3400cefc:	0702140c 	.word	0x0702140c
3400cf00:	0703140c 	.word	0x0703140c
3400cf04:	0704140c 	.word	0x0704140c
3400cf08:	0705140c 	.word	0x0705140c
3400cf0c:	3401ecb0 	.word	0x3401ecb0
3400cf10:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_CLKP)
3400cf14:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf18:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cf1c:	4b98      	ldr	r3, [pc, #608]	@ (3400d180 <HAL_RCCEx_PeriphCLKConfig+0x3434>)
3400cf1e:	429a      	cmp	r2, r3
3400cf20:	d101      	bne.n	3400cf26 <HAL_RCCEx_PeriphCLKConfig+0x31da>
    {
      LL_RCC_CLKP_Enable();
3400cf22:	f7fc fef1 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C2 clock*/
    __HAL_RCC_I3C2_CONFIG(PeriphClkInit->I3c2ClockSelection);
3400cf26:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf2a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400cf2e:	4618      	mov	r0, r3
3400cf30:	f7fb fdd1 	bl	34008ad6 <LL_RCC_SetI3CClockSource>
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
3400cf34:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf38:	e9d3 2300 	ldrd	r2, r3, [r3]
3400cf3c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
3400cf40:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
3400cf44:	2300      	movs	r3, #0
3400cf46:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
3400cf4a:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
3400cf4e:	4603      	mov	r3, r0
3400cf50:	460a      	mov	r2, r1
3400cf52:	4313      	orrs	r3, r2
3400cf54:	f000 8089 	beq.w	3400d06a <HAL_RCCEx_PeriphCLKConfig+0x331e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
3400cf58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf5c:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cf60:	4b88      	ldr	r3, [pc, #544]	@ (3400d184 <HAL_RCCEx_PeriphCLKConfig+0x3438>)
3400cf62:	429a      	cmp	r2, r3
3400cf64:	d027      	beq.n	3400cfb6 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400cf66:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf6a:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cf6e:	4b86      	ldr	r3, [pc, #536]	@ (3400d188 <HAL_RCCEx_PeriphCLKConfig+0x343c>)
3400cf70:	429a      	cmp	r2, r3
3400cf72:	d020      	beq.n	3400cfb6 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400cf74:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf78:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cf7c:	4b83      	ldr	r3, [pc, #524]	@ (3400d18c <HAL_RCCEx_PeriphCLKConfig+0x3440>)
3400cf7e:	429a      	cmp	r2, r3
3400cf80:	d019      	beq.n	3400cfb6 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400cf82:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf86:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cf8a:	4b81      	ldr	r3, [pc, #516]	@ (3400d190 <HAL_RCCEx_PeriphCLKConfig+0x3444>)
3400cf8c:	429a      	cmp	r2, r3
3400cf8e:	d012      	beq.n	3400cfb6 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400cf90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf94:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cf98:	4b7e      	ldr	r3, [pc, #504]	@ (3400d194 <HAL_RCCEx_PeriphCLKConfig+0x3448>)
3400cf9a:	429a      	cmp	r2, r3
3400cf9c:	d00b      	beq.n	3400cfb6 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400cf9e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfa2:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cfa6:	4b7c      	ldr	r3, [pc, #496]	@ (3400d198 <HAL_RCCEx_PeriphCLKConfig+0x344c>)
3400cfa8:	429a      	cmp	r2, r3
3400cfaa:	d004      	beq.n	3400cfb6 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400cfac:	f240 414b 	movw	r1, #1099	@ 0x44b
3400cfb0:	487a      	ldr	r0, [pc, #488]	@ (3400d19c <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400cfb2:	f7f5 f823 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_IC15)
3400cfb6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfba:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cfbe:	4b73      	ldr	r3, [pc, #460]	@ (3400d18c <HAL_RCCEx_PeriphCLKConfig+0x3440>)
3400cfc0:	429a      	cmp	r2, r3
3400cfc2:	d142      	bne.n	3400d04a <HAL_RCCEx_PeriphCLKConfig+0x32fe>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400cfc4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cfca:	2b00      	cmp	r3, #0
3400cfcc:	d016      	beq.n	3400cffc <HAL_RCCEx_PeriphCLKConfig+0x32b0>
3400cfce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfd2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cfd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400cfd8:	d010      	beq.n	3400cffc <HAL_RCCEx_PeriphCLKConfig+0x32b0>
3400cfda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cfe0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400cfe4:	d00a      	beq.n	3400cffc <HAL_RCCEx_PeriphCLKConfig+0x32b0>
3400cfe6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cfec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400cff0:	d004      	beq.n	3400cffc <HAL_RCCEx_PeriphCLKConfig+0x32b0>
3400cff2:	f44f 618a 	mov.w	r1, #1104	@ 0x450
3400cff6:	4869      	ldr	r0, [pc, #420]	@ (3400d19c <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400cff8:	f7f5 f800 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400cffc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d000:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d002:	2b00      	cmp	r3, #0
3400d004:	d005      	beq.n	3400d012 <HAL_RCCEx_PeriphCLKConfig+0x32c6>
3400d006:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d00a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d00c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d010:	d904      	bls.n	3400d01c <HAL_RCCEx_PeriphCLKConfig+0x32d0>
3400d012:	f240 4151 	movw	r1, #1105	@ 0x451
3400d016:	4861      	ldr	r0, [pc, #388]	@ (3400d19c <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400d018:	f7f4 fff0 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400d01c:	4b60      	ldr	r3, [pc, #384]	@ (3400d1a0 <HAL_RCCEx_PeriphCLKConfig+0x3454>)
3400d01e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400d022:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d026:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d02a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d02e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400d030:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d034:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d036:	3b01      	subs	r3, #1
3400d038:	041b      	lsls	r3, r3, #16
3400d03a:	4313      	orrs	r3, r2
3400d03c:	4a58      	ldr	r2, [pc, #352]	@ (3400d1a0 <HAL_RCCEx_PeriphCLKConfig+0x3454>)
3400d03e:	430b      	orrs	r3, r1
3400d040:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400d044:	f7fc fce0 	bl	34009a08 <LL_RCC_IC15_Enable>
3400d048:	e008      	b.n	3400d05c <HAL_RCCEx_PeriphCLKConfig+0x3310>
    }
    else if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_CLKP)
3400d04a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d04e:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400d052:	4b4d      	ldr	r3, [pc, #308]	@ (3400d188 <HAL_RCCEx_PeriphCLKConfig+0x343c>)
3400d054:	429a      	cmp	r2, r3
3400d056:	d101      	bne.n	3400d05c <HAL_RCCEx_PeriphCLKConfig+0x3310>
    {
      LL_RCC_CLKP_Enable();
3400d058:	f7fc fe56 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
3400d05c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d060:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3400d064:	4618      	mov	r0, r3
3400d066:	f7fb fd41 	bl	34008aec <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM2 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
3400d06a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d06e:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d072:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
3400d076:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
3400d07a:	2300      	movs	r3, #0
3400d07c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
3400d080:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
3400d084:	4603      	mov	r3, r0
3400d086:	460a      	mov	r2, r1
3400d088:	4313      	orrs	r3, r2
3400d08a:	f000 80a7 	beq.w	3400d1dc <HAL_RCCEx_PeriphCLKConfig+0x3490>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
3400d08e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d092:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400d096:	4b43      	ldr	r3, [pc, #268]	@ (3400d1a4 <HAL_RCCEx_PeriphCLKConfig+0x3458>)
3400d098:	429a      	cmp	r2, r3
3400d09a:	d027      	beq.n	3400d0ec <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400d09c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0a0:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400d0a4:	4b40      	ldr	r3, [pc, #256]	@ (3400d1a8 <HAL_RCCEx_PeriphCLKConfig+0x345c>)
3400d0a6:	429a      	cmp	r2, r3
3400d0a8:	d020      	beq.n	3400d0ec <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400d0aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0ae:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400d0b2:	4b3e      	ldr	r3, [pc, #248]	@ (3400d1ac <HAL_RCCEx_PeriphCLKConfig+0x3460>)
3400d0b4:	429a      	cmp	r2, r3
3400d0b6:	d019      	beq.n	3400d0ec <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400d0b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0bc:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400d0c0:	4b3b      	ldr	r3, [pc, #236]	@ (3400d1b0 <HAL_RCCEx_PeriphCLKConfig+0x3464>)
3400d0c2:	429a      	cmp	r2, r3
3400d0c4:	d012      	beq.n	3400d0ec <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400d0c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0ca:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400d0ce:	4b39      	ldr	r3, [pc, #228]	@ (3400d1b4 <HAL_RCCEx_PeriphCLKConfig+0x3468>)
3400d0d0:	429a      	cmp	r2, r3
3400d0d2:	d00b      	beq.n	3400d0ec <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400d0d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0d8:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400d0dc:	4b36      	ldr	r3, [pc, #216]	@ (3400d1b8 <HAL_RCCEx_PeriphCLKConfig+0x346c>)
3400d0de:	429a      	cmp	r2, r3
3400d0e0:	d004      	beq.n	3400d0ec <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400d0e2:	f240 416b 	movw	r1, #1131	@ 0x46b
3400d0e6:	482d      	ldr	r0, [pc, #180]	@ (3400d19c <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400d0e8:	f7f4 ff88 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_IC15)
3400d0ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0f0:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400d0f4:	4b2d      	ldr	r3, [pc, #180]	@ (3400d1ac <HAL_RCCEx_PeriphCLKConfig+0x3460>)
3400d0f6:	429a      	cmp	r2, r3
3400d0f8:	d160      	bne.n	3400d1bc <HAL_RCCEx_PeriphCLKConfig+0x3470>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400d0fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d100:	2b00      	cmp	r3, #0
3400d102:	d016      	beq.n	3400d132 <HAL_RCCEx_PeriphCLKConfig+0x33e6>
3400d104:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d108:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d10a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d10e:	d010      	beq.n	3400d132 <HAL_RCCEx_PeriphCLKConfig+0x33e6>
3400d110:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d114:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d116:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d11a:	d00a      	beq.n	3400d132 <HAL_RCCEx_PeriphCLKConfig+0x33e6>
3400d11c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d120:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d122:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d126:	d004      	beq.n	3400d132 <HAL_RCCEx_PeriphCLKConfig+0x33e6>
3400d128:	f44f 618e 	mov.w	r1, #1136	@ 0x470
3400d12c:	481b      	ldr	r0, [pc, #108]	@ (3400d19c <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400d12e:	f7f4 ff65 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400d132:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d136:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d138:	2b00      	cmp	r3, #0
3400d13a:	d005      	beq.n	3400d148 <HAL_RCCEx_PeriphCLKConfig+0x33fc>
3400d13c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d140:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d146:	d904      	bls.n	3400d152 <HAL_RCCEx_PeriphCLKConfig+0x3406>
3400d148:	f240 4171 	movw	r1, #1137	@ 0x471
3400d14c:	4813      	ldr	r0, [pc, #76]	@ (3400d19c <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400d14e:	f7f4 ff55 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400d152:	4b13      	ldr	r3, [pc, #76]	@ (3400d1a0 <HAL_RCCEx_PeriphCLKConfig+0x3454>)
3400d154:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400d158:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d15c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d160:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d164:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400d166:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d16a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d16c:	3b01      	subs	r3, #1
3400d16e:	041b      	lsls	r3, r3, #16
3400d170:	4313      	orrs	r3, r2
3400d172:	4a0b      	ldr	r2, [pc, #44]	@ (3400d1a0 <HAL_RCCEx_PeriphCLKConfig+0x3454>)
3400d174:	430b      	orrs	r3, r1
3400d176:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400d17a:	f7fc fc45 	bl	34009a08 <LL_RCC_IC15_Enable>
3400d17e:	e026      	b.n	3400d1ce <HAL_RCCEx_PeriphCLKConfig+0x3482>
3400d180:	0701140c 	.word	0x0701140c
3400d184:	0700082c 	.word	0x0700082c
3400d188:	0701082c 	.word	0x0701082c
3400d18c:	0702082c 	.word	0x0702082c
3400d190:	0703082c 	.word	0x0703082c
3400d194:	0704082c 	.word	0x0704082c
3400d198:	0705082c 	.word	0x0705082c
3400d19c:	3401ecb0 	.word	0x3401ecb0
3400d1a0:	56028000 	.word	0x56028000
3400d1a4:	07000c2c 	.word	0x07000c2c
3400d1a8:	07010c2c 	.word	0x07010c2c
3400d1ac:	07020c2c 	.word	0x07020c2c
3400d1b0:	07030c2c 	.word	0x07030c2c
3400d1b4:	07040c2c 	.word	0x07040c2c
3400d1b8:	07050c2c 	.word	0x07050c2c
    }
    else if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_CLKP)
3400d1bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d1c0:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400d1c4:	4b98      	ldr	r3, [pc, #608]	@ (3400d428 <HAL_RCCEx_PeriphCLKConfig+0x36dc>)
3400d1c6:	429a      	cmp	r2, r3
3400d1c8:	d101      	bne.n	3400d1ce <HAL_RCCEx_PeriphCLKConfig+0x3482>
    {
      LL_RCC_CLKP_Enable();
3400d1ca:	f7fc fd9d 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM2 clock*/
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
3400d1ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d1d2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
3400d1d6:	4618      	mov	r0, r3
3400d1d8:	f7fb fc88 	bl	34008aec <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
3400d1dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d1e4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
3400d1e8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
3400d1ec:	2300      	movs	r3, #0
3400d1ee:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
3400d1f2:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
3400d1f6:	4603      	mov	r3, r0
3400d1f8:	460a      	mov	r2, r1
3400d1fa:	4313      	orrs	r3, r2
3400d1fc:	f000 8089 	beq.w	3400d312 <HAL_RCCEx_PeriphCLKConfig+0x35c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
3400d200:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d204:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400d208:	4b88      	ldr	r3, [pc, #544]	@ (3400d42c <HAL_RCCEx_PeriphCLKConfig+0x36e0>)
3400d20a:	429a      	cmp	r2, r3
3400d20c:	d027      	beq.n	3400d25e <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400d20e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d212:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400d216:	4b86      	ldr	r3, [pc, #536]	@ (3400d430 <HAL_RCCEx_PeriphCLKConfig+0x36e4>)
3400d218:	429a      	cmp	r2, r3
3400d21a:	d020      	beq.n	3400d25e <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400d21c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d220:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400d224:	4b83      	ldr	r3, [pc, #524]	@ (3400d434 <HAL_RCCEx_PeriphCLKConfig+0x36e8>)
3400d226:	429a      	cmp	r2, r3
3400d228:	d019      	beq.n	3400d25e <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400d22a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d22e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400d232:	4b81      	ldr	r3, [pc, #516]	@ (3400d438 <HAL_RCCEx_PeriphCLKConfig+0x36ec>)
3400d234:	429a      	cmp	r2, r3
3400d236:	d012      	beq.n	3400d25e <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400d238:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d23c:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400d240:	4b7e      	ldr	r3, [pc, #504]	@ (3400d43c <HAL_RCCEx_PeriphCLKConfig+0x36f0>)
3400d242:	429a      	cmp	r2, r3
3400d244:	d00b      	beq.n	3400d25e <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400d246:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d24a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400d24e:	4b7c      	ldr	r3, [pc, #496]	@ (3400d440 <HAL_RCCEx_PeriphCLKConfig+0x36f4>)
3400d250:	429a      	cmp	r2, r3
3400d252:	d004      	beq.n	3400d25e <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400d254:	f240 418b 	movw	r1, #1163	@ 0x48b
3400d258:	487a      	ldr	r0, [pc, #488]	@ (3400d444 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400d25a:	f7f4 fecf 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_IC15)
3400d25e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d262:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400d266:	4b73      	ldr	r3, [pc, #460]	@ (3400d434 <HAL_RCCEx_PeriphCLKConfig+0x36e8>)
3400d268:	429a      	cmp	r2, r3
3400d26a:	d142      	bne.n	3400d2f2 <HAL_RCCEx_PeriphCLKConfig+0x35a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400d26c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d270:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d272:	2b00      	cmp	r3, #0
3400d274:	d016      	beq.n	3400d2a4 <HAL_RCCEx_PeriphCLKConfig+0x3558>
3400d276:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d27a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d27c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d280:	d010      	beq.n	3400d2a4 <HAL_RCCEx_PeriphCLKConfig+0x3558>
3400d282:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d286:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d288:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d28c:	d00a      	beq.n	3400d2a4 <HAL_RCCEx_PeriphCLKConfig+0x3558>
3400d28e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d292:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d294:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d298:	d004      	beq.n	3400d2a4 <HAL_RCCEx_PeriphCLKConfig+0x3558>
3400d29a:	f44f 6192 	mov.w	r1, #1168	@ 0x490
3400d29e:	4869      	ldr	r0, [pc, #420]	@ (3400d444 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400d2a0:	f7f4 feac 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400d2a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d2aa:	2b00      	cmp	r3, #0
3400d2ac:	d005      	beq.n	3400d2ba <HAL_RCCEx_PeriphCLKConfig+0x356e>
3400d2ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d2b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d2b8:	d904      	bls.n	3400d2c4 <HAL_RCCEx_PeriphCLKConfig+0x3578>
3400d2ba:	f240 4191 	movw	r1, #1169	@ 0x491
3400d2be:	4861      	ldr	r0, [pc, #388]	@ (3400d444 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400d2c0:	f7f4 fe9c 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400d2c4:	4b60      	ldr	r3, [pc, #384]	@ (3400d448 <HAL_RCCEx_PeriphCLKConfig+0x36fc>)
3400d2c6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400d2ca:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d2ce:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d2d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2d6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400d2d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d2de:	3b01      	subs	r3, #1
3400d2e0:	041b      	lsls	r3, r3, #16
3400d2e2:	4313      	orrs	r3, r2
3400d2e4:	4a58      	ldr	r2, [pc, #352]	@ (3400d448 <HAL_RCCEx_PeriphCLKConfig+0x36fc>)
3400d2e6:	430b      	orrs	r3, r1
3400d2e8:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400d2ec:	f7fc fb8c 	bl	34009a08 <LL_RCC_IC15_Enable>
3400d2f0:	e008      	b.n	3400d304 <HAL_RCCEx_PeriphCLKConfig+0x35b8>
    }
    else if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_CLKP)
3400d2f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2f6:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400d2fa:	4b4d      	ldr	r3, [pc, #308]	@ (3400d430 <HAL_RCCEx_PeriphCLKConfig+0x36e4>)
3400d2fc:	429a      	cmp	r2, r3
3400d2fe:	d101      	bne.n	3400d304 <HAL_RCCEx_PeriphCLKConfig+0x35b8>
    {
      LL_RCC_CLKP_Enable();
3400d300:	f7fc fd02 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM3 clock */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
3400d304:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d308:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3400d30c:	4618      	mov	r0, r3
3400d30e:	f7fb fbed 	bl	34008aec <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM4 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
3400d312:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d316:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d31a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
3400d31e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
3400d322:	2300      	movs	r3, #0
3400d324:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
3400d328:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
3400d32c:	4603      	mov	r3, r0
3400d32e:	460a      	mov	r2, r1
3400d330:	4313      	orrs	r3, r2
3400d332:	f000 80a7 	beq.w	3400d484 <HAL_RCCEx_PeriphCLKConfig+0x3738>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLKSOURCE(PeriphClkInit->Lptim4ClockSelection));
3400d336:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d33a:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d33e:	4b43      	ldr	r3, [pc, #268]	@ (3400d44c <HAL_RCCEx_PeriphCLKConfig+0x3700>)
3400d340:	429a      	cmp	r2, r3
3400d342:	d027      	beq.n	3400d394 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d344:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d348:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d34c:	4b40      	ldr	r3, [pc, #256]	@ (3400d450 <HAL_RCCEx_PeriphCLKConfig+0x3704>)
3400d34e:	429a      	cmp	r2, r3
3400d350:	d020      	beq.n	3400d394 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d352:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d356:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d35a:	4b3e      	ldr	r3, [pc, #248]	@ (3400d454 <HAL_RCCEx_PeriphCLKConfig+0x3708>)
3400d35c:	429a      	cmp	r2, r3
3400d35e:	d019      	beq.n	3400d394 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d360:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d364:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d368:	4b3b      	ldr	r3, [pc, #236]	@ (3400d458 <HAL_RCCEx_PeriphCLKConfig+0x370c>)
3400d36a:	429a      	cmp	r2, r3
3400d36c:	d012      	beq.n	3400d394 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d36e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d372:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d376:	4b39      	ldr	r3, [pc, #228]	@ (3400d45c <HAL_RCCEx_PeriphCLKConfig+0x3710>)
3400d378:	429a      	cmp	r2, r3
3400d37a:	d00b      	beq.n	3400d394 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d37c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d380:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d384:	4b36      	ldr	r3, [pc, #216]	@ (3400d460 <HAL_RCCEx_PeriphCLKConfig+0x3714>)
3400d386:	429a      	cmp	r2, r3
3400d388:	d004      	beq.n	3400d394 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d38a:	f240 41ab 	movw	r1, #1195	@ 0x4ab
3400d38e:	482d      	ldr	r0, [pc, #180]	@ (3400d444 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400d390:	f7f4 fe34 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_IC15)
3400d394:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d398:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d39c:	4b2d      	ldr	r3, [pc, #180]	@ (3400d454 <HAL_RCCEx_PeriphCLKConfig+0x3708>)
3400d39e:	429a      	cmp	r2, r3
3400d3a0:	d160      	bne.n	3400d464 <HAL_RCCEx_PeriphCLKConfig+0x3718>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400d3a2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d3a8:	2b00      	cmp	r3, #0
3400d3aa:	d016      	beq.n	3400d3da <HAL_RCCEx_PeriphCLKConfig+0x368e>
3400d3ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d3b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d3b6:	d010      	beq.n	3400d3da <HAL_RCCEx_PeriphCLKConfig+0x368e>
3400d3b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d3be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d3c2:	d00a      	beq.n	3400d3da <HAL_RCCEx_PeriphCLKConfig+0x368e>
3400d3c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d3ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d3ce:	d004      	beq.n	3400d3da <HAL_RCCEx_PeriphCLKConfig+0x368e>
3400d3d0:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
3400d3d4:	481b      	ldr	r0, [pc, #108]	@ (3400d444 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400d3d6:	f7f4 fe11 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400d3da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d3e0:	2b00      	cmp	r3, #0
3400d3e2:	d005      	beq.n	3400d3f0 <HAL_RCCEx_PeriphCLKConfig+0x36a4>
3400d3e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d3ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d3ee:	d904      	bls.n	3400d3fa <HAL_RCCEx_PeriphCLKConfig+0x36ae>
3400d3f0:	f240 41b1 	movw	r1, #1201	@ 0x4b1
3400d3f4:	4813      	ldr	r0, [pc, #76]	@ (3400d444 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400d3f6:	f7f4 fe01 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400d3fa:	4b13      	ldr	r3, [pc, #76]	@ (3400d448 <HAL_RCCEx_PeriphCLKConfig+0x36fc>)
3400d3fc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400d400:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d404:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d408:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d40c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400d40e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d412:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d414:	3b01      	subs	r3, #1
3400d416:	041b      	lsls	r3, r3, #16
3400d418:	4313      	orrs	r3, r2
3400d41a:	4a0b      	ldr	r2, [pc, #44]	@ (3400d448 <HAL_RCCEx_PeriphCLKConfig+0x36fc>)
3400d41c:	430b      	orrs	r3, r1
3400d41e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400d422:	f7fc faf1 	bl	34009a08 <LL_RCC_IC15_Enable>
3400d426:	e026      	b.n	3400d476 <HAL_RCCEx_PeriphCLKConfig+0x372a>
3400d428:	07010c2c 	.word	0x07010c2c
3400d42c:	0700102c 	.word	0x0700102c
3400d430:	0701102c 	.word	0x0701102c
3400d434:	0702102c 	.word	0x0702102c
3400d438:	0703102c 	.word	0x0703102c
3400d43c:	0704102c 	.word	0x0704102c
3400d440:	0705102c 	.word	0x0705102c
3400d444:	3401ecb0 	.word	0x3401ecb0
3400d448:	56028000 	.word	0x56028000
3400d44c:	0700142c 	.word	0x0700142c
3400d450:	0701142c 	.word	0x0701142c
3400d454:	0702142c 	.word	0x0702142c
3400d458:	0703142c 	.word	0x0703142c
3400d45c:	0704142c 	.word	0x0704142c
3400d460:	0705142c 	.word	0x0705142c
    }
    else if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_CLKP)
3400d464:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d468:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d46c:	4b9b      	ldr	r3, [pc, #620]	@ (3400d6dc <HAL_RCCEx_PeriphCLKConfig+0x3990>)
3400d46e:	429a      	cmp	r2, r3
3400d470:	d101      	bne.n	3400d476 <HAL_RCCEx_PeriphCLKConfig+0x372a>
    {
      LL_RCC_CLKP_Enable();
3400d472:	f7fc fc49 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM4 clock */
    __HAL_RCC_LPTIM4_CONFIG(PeriphClkInit->Lptim4ClockSelection);
3400d476:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d47a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3400d47e:	4618      	mov	r0, r3
3400d480:	f7fb fb34 	bl	34008aec <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
3400d484:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d488:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d48c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
3400d490:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
3400d494:	2300      	movs	r3, #0
3400d496:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
3400d49a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
3400d49e:	4603      	mov	r3, r0
3400d4a0:	460a      	mov	r2, r1
3400d4a2:	4313      	orrs	r3, r2
3400d4a4:	f000 8089 	beq.w	3400d5ba <HAL_RCCEx_PeriphCLKConfig+0x386e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLKSOURCE(PeriphClkInit->Lptim5ClockSelection));
3400d4a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4ac:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d4b0:	4b8b      	ldr	r3, [pc, #556]	@ (3400d6e0 <HAL_RCCEx_PeriphCLKConfig+0x3994>)
3400d4b2:	429a      	cmp	r2, r3
3400d4b4:	d027      	beq.n	3400d506 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d4b6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4ba:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d4be:	4b89      	ldr	r3, [pc, #548]	@ (3400d6e4 <HAL_RCCEx_PeriphCLKConfig+0x3998>)
3400d4c0:	429a      	cmp	r2, r3
3400d4c2:	d020      	beq.n	3400d506 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d4c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4c8:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d4cc:	4b86      	ldr	r3, [pc, #536]	@ (3400d6e8 <HAL_RCCEx_PeriphCLKConfig+0x399c>)
3400d4ce:	429a      	cmp	r2, r3
3400d4d0:	d019      	beq.n	3400d506 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d4d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4d6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d4da:	4b84      	ldr	r3, [pc, #528]	@ (3400d6ec <HAL_RCCEx_PeriphCLKConfig+0x39a0>)
3400d4dc:	429a      	cmp	r2, r3
3400d4de:	d012      	beq.n	3400d506 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d4e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4e4:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d4e8:	4b81      	ldr	r3, [pc, #516]	@ (3400d6f0 <HAL_RCCEx_PeriphCLKConfig+0x39a4>)
3400d4ea:	429a      	cmp	r2, r3
3400d4ec:	d00b      	beq.n	3400d506 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d4ee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4f2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d4f6:	4b7f      	ldr	r3, [pc, #508]	@ (3400d6f4 <HAL_RCCEx_PeriphCLKConfig+0x39a8>)
3400d4f8:	429a      	cmp	r2, r3
3400d4fa:	d004      	beq.n	3400d506 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d4fc:	f240 41cb 	movw	r1, #1227	@ 0x4cb
3400d500:	487d      	ldr	r0, [pc, #500]	@ (3400d6f8 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d502:	f7f4 fd7b 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_IC15)
3400d506:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d50a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d50e:	4b76      	ldr	r3, [pc, #472]	@ (3400d6e8 <HAL_RCCEx_PeriphCLKConfig+0x399c>)
3400d510:	429a      	cmp	r2, r3
3400d512:	d142      	bne.n	3400d59a <HAL_RCCEx_PeriphCLKConfig+0x384e>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400d514:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d518:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d51a:	2b00      	cmp	r3, #0
3400d51c:	d016      	beq.n	3400d54c <HAL_RCCEx_PeriphCLKConfig+0x3800>
3400d51e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d522:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d524:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d528:	d010      	beq.n	3400d54c <HAL_RCCEx_PeriphCLKConfig+0x3800>
3400d52a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d52e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d530:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d534:	d00a      	beq.n	3400d54c <HAL_RCCEx_PeriphCLKConfig+0x3800>
3400d536:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d53a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d53c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d540:	d004      	beq.n	3400d54c <HAL_RCCEx_PeriphCLKConfig+0x3800>
3400d542:	f44f 619a 	mov.w	r1, #1232	@ 0x4d0
3400d546:	486c      	ldr	r0, [pc, #432]	@ (3400d6f8 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d548:	f7f4 fd58 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400d54c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d550:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d552:	2b00      	cmp	r3, #0
3400d554:	d005      	beq.n	3400d562 <HAL_RCCEx_PeriphCLKConfig+0x3816>
3400d556:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d55a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d55c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d560:	d904      	bls.n	3400d56c <HAL_RCCEx_PeriphCLKConfig+0x3820>
3400d562:	f240 41d1 	movw	r1, #1233	@ 0x4d1
3400d566:	4864      	ldr	r0, [pc, #400]	@ (3400d6f8 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d568:	f7f4 fd48 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400d56c:	4b63      	ldr	r3, [pc, #396]	@ (3400d6fc <HAL_RCCEx_PeriphCLKConfig+0x39b0>)
3400d56e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400d572:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d576:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d57a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d57e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400d580:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d584:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d586:	3b01      	subs	r3, #1
3400d588:	041b      	lsls	r3, r3, #16
3400d58a:	4313      	orrs	r3, r2
3400d58c:	4a5b      	ldr	r2, [pc, #364]	@ (3400d6fc <HAL_RCCEx_PeriphCLKConfig+0x39b0>)
3400d58e:	430b      	orrs	r3, r1
3400d590:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400d594:	f7fc fa38 	bl	34009a08 <LL_RCC_IC15_Enable>
3400d598:	e008      	b.n	3400d5ac <HAL_RCCEx_PeriphCLKConfig+0x3860>
    }
    else if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_CLKP)
3400d59a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d59e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d5a2:	4b50      	ldr	r3, [pc, #320]	@ (3400d6e4 <HAL_RCCEx_PeriphCLKConfig+0x3998>)
3400d5a4:	429a      	cmp	r2, r3
3400d5a6:	d101      	bne.n	3400d5ac <HAL_RCCEx_PeriphCLKConfig+0x3860>
    {
      LL_RCC_CLKP_Enable();
3400d5a8:	f7fc fbae 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM5 clock */
    __HAL_RCC_LPTIM5_CONFIG(PeriphClkInit->Lptim5ClockSelection);
3400d5ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5b0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3400d5b4:	4618      	mov	r0, r3
3400d5b6:	f7fb fa99 	bl	34008aec <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
3400d5ba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5be:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d5c2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
3400d5c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
3400d5ca:	2300      	movs	r3, #0
3400d5cc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
3400d5d0:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
3400d5d4:	4603      	mov	r3, r0
3400d5d6:	460a      	mov	r2, r1
3400d5d8:	4313      	orrs	r3, r2
3400d5da:	f000 80eb 	beq.w	3400d7b4 <HAL_RCCEx_PeriphCLKConfig+0x3a68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
3400d5de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5e2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d5e6:	2b00      	cmp	r3, #0
3400d5e8:	d02e      	beq.n	3400d648 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d5ea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5ee:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d5f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d5f6:	d027      	beq.n	3400d648 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d5f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5fc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d600:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400d604:	d020      	beq.n	3400d648 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d606:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d60a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d60e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400d612:	d019      	beq.n	3400d648 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d614:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d618:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d61c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3400d620:	d012      	beq.n	3400d648 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d622:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d626:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d62a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
3400d62e:	d00b      	beq.n	3400d648 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d630:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d634:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d638:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3400d63c:	d004      	beq.n	3400d648 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d63e:	f240 41eb 	movw	r1, #1259	@ 0x4eb
3400d642:	482d      	ldr	r0, [pc, #180]	@ (3400d6f8 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d644:	f7f4 fcda 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC9)
3400d648:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d64c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400d654:	d154      	bne.n	3400d700 <HAL_RCCEx_PeriphCLKConfig+0x39b4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400d656:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d65a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400d65c:	2b00      	cmp	r3, #0
3400d65e:	d016      	beq.n	3400d68e <HAL_RCCEx_PeriphCLKConfig+0x3942>
3400d660:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400d666:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d66a:	d010      	beq.n	3400d68e <HAL_RCCEx_PeriphCLKConfig+0x3942>
3400d66c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d670:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400d672:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d676:	d00a      	beq.n	3400d68e <HAL_RCCEx_PeriphCLKConfig+0x3942>
3400d678:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d67c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400d67e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d682:	d004      	beq.n	3400d68e <HAL_RCCEx_PeriphCLKConfig+0x3942>
3400d684:	f44f 619e 	mov.w	r1, #1264	@ 0x4f0
3400d688:	481b      	ldr	r0, [pc, #108]	@ (3400d6f8 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d68a:	f7f4 fcb7 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400d68e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400d694:	2b00      	cmp	r3, #0
3400d696:	d005      	beq.n	3400d6a4 <HAL_RCCEx_PeriphCLKConfig+0x3958>
3400d698:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d69c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400d69e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d6a2:	d904      	bls.n	3400d6ae <HAL_RCCEx_PeriphCLKConfig+0x3962>
3400d6a4:	f240 41f1 	movw	r1, #1265	@ 0x4f1
3400d6a8:	4813      	ldr	r0, [pc, #76]	@ (3400d6f8 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d6aa:	f7f4 fca7 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400d6ae:	4b13      	ldr	r3, [pc, #76]	@ (3400d6fc <HAL_RCCEx_PeriphCLKConfig+0x39b0>)
3400d6b0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400d6b4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d6b8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d6bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d6c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400d6c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d6c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400d6c8:	3b01      	subs	r3, #1
3400d6ca:	041b      	lsls	r3, r3, #16
3400d6cc:	4313      	orrs	r3, r2
3400d6ce:	4a0b      	ldr	r2, [pc, #44]	@ (3400d6fc <HAL_RCCEx_PeriphCLKConfig+0x39b0>)
3400d6d0:	430b      	orrs	r3, r1
3400d6d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400d6d6:	f7fc f857 	bl	34009788 <LL_RCC_IC9_Enable>
3400d6da:	e064      	b.n	3400d7a6 <HAL_RCCEx_PeriphCLKConfig+0x3a5a>
3400d6dc:	0701142c 	.word	0x0701142c
3400d6e0:	0700182c 	.word	0x0700182c
3400d6e4:	0701182c 	.word	0x0701182c
3400d6e8:	0702182c 	.word	0x0702182c
3400d6ec:	0703182c 	.word	0x0703182c
3400d6f0:	0704182c 	.word	0x0704182c
3400d6f4:	0705182c 	.word	0x0705182c
3400d6f8:	3401ecb0 	.word	0x3401ecb0
3400d6fc:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC14)
3400d700:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d704:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d708:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400d70c:	d142      	bne.n	3400d794 <HAL_RCCEx_PeriphCLKConfig+0x3a48>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400d70e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400d714:	2b00      	cmp	r3, #0
3400d716:	d016      	beq.n	3400d746 <HAL_RCCEx_PeriphCLKConfig+0x39fa>
3400d718:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d71c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400d71e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d722:	d010      	beq.n	3400d746 <HAL_RCCEx_PeriphCLKConfig+0x39fa>
3400d724:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400d72a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d72e:	d00a      	beq.n	3400d746 <HAL_RCCEx_PeriphCLKConfig+0x39fa>
3400d730:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400d736:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d73a:	d004      	beq.n	3400d746 <HAL_RCCEx_PeriphCLKConfig+0x39fa>
3400d73c:	f240 41fd 	movw	r1, #1277	@ 0x4fd
3400d740:	48b2      	ldr	r0, [pc, #712]	@ (3400da0c <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d742:	f7f4 fc5b 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400d746:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d74a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400d74c:	2b00      	cmp	r3, #0
3400d74e:	d005      	beq.n	3400d75c <HAL_RCCEx_PeriphCLKConfig+0x3a10>
3400d750:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400d756:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d75a:	d904      	bls.n	3400d766 <HAL_RCCEx_PeriphCLKConfig+0x3a1a>
3400d75c:	f240 41fe 	movw	r1, #1278	@ 0x4fe
3400d760:	48aa      	ldr	r0, [pc, #680]	@ (3400da0c <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d762:	f7f4 fc4b 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400d766:	4baa      	ldr	r3, [pc, #680]	@ (3400da10 <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d768:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400d76c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d770:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d774:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d778:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400d77a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d77e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400d780:	3b01      	subs	r3, #1
3400d782:	041b      	lsls	r3, r3, #16
3400d784:	4313      	orrs	r3, r2
3400d786:	4aa2      	ldr	r2, [pc, #648]	@ (3400da10 <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d788:	430b      	orrs	r3, r1
3400d78a:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400d78e:	f7fc f8fb 	bl	34009988 <LL_RCC_IC14_Enable>
3400d792:	e008      	b.n	3400d7a6 <HAL_RCCEx_PeriphCLKConfig+0x3a5a>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_CLKP)
3400d794:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d798:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d79c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d7a0:	d101      	bne.n	3400d7a6 <HAL_RCCEx_PeriphCLKConfig+0x3a5a>
    {
      LL_RCC_CLKP_Enable();
3400d7a2:	f7fc fab1 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPUART1 clock */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
3400d7a6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7aa:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d7ae:	4618      	mov	r0, r3
3400d7b0:	f7fb f9a8 	bl	34008b04 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
3400d7b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d7bc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
3400d7c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
3400d7c4:	2300      	movs	r3, #0
3400d7c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
3400d7ca:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
3400d7ce:	4603      	mov	r3, r0
3400d7d0:	460a      	mov	r2, r1
3400d7d2:	4313      	orrs	r3, r2
3400d7d4:	f000 8082 	beq.w	3400d8dc <HAL_RCCEx_PeriphCLKConfig+0x3b90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));
3400d7d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7dc:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d7e0:	2b00      	cmp	r3, #0
3400d7e2:	d019      	beq.n	3400d818 <HAL_RCCEx_PeriphCLKConfig+0x3acc>
3400d7e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7e8:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d7ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3400d7f0:	d012      	beq.n	3400d818 <HAL_RCCEx_PeriphCLKConfig+0x3acc>
3400d7f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7f6:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d7fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3400d7fe:	d00b      	beq.n	3400d818 <HAL_RCCEx_PeriphCLKConfig+0x3acc>
3400d800:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d804:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d808:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3400d80c:	d004      	beq.n	3400d818 <HAL_RCCEx_PeriphCLKConfig+0x3acc>
3400d80e:	f44f 61a3 	mov.w	r1, #1304	@ 0x518
3400d812:	487e      	ldr	r0, [pc, #504]	@ (3400da0c <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d814:	f7f4 fbf2 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_IC16)
3400d818:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d81c:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d820:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3400d824:	d14a      	bne.n	3400d8bc <HAL_RCCEx_PeriphCLKConfig+0x3b70>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC16].ClockSelection));
3400d826:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d82a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400d82e:	2b00      	cmp	r3, #0
3400d830:	d019      	beq.n	3400d866 <HAL_RCCEx_PeriphCLKConfig+0x3b1a>
3400d832:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400d83a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d83e:	d012      	beq.n	3400d866 <HAL_RCCEx_PeriphCLKConfig+0x3b1a>
3400d840:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d844:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400d848:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d84c:	d00b      	beq.n	3400d866 <HAL_RCCEx_PeriphCLKConfig+0x3b1a>
3400d84e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400d856:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d85a:	d004      	beq.n	3400d866 <HAL_RCCEx_PeriphCLKConfig+0x3b1a>
3400d85c:	f240 511d 	movw	r1, #1309	@ 0x51d
3400d860:	486a      	ldr	r0, [pc, #424]	@ (3400da0c <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d862:	f7f4 fbcb 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC16].ClockDivider));
3400d866:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d86a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3400d86e:	2b00      	cmp	r3, #0
3400d870:	d006      	beq.n	3400d880 <HAL_RCCEx_PeriphCLKConfig+0x3b34>
3400d872:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d876:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3400d87a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d87e:	d904      	bls.n	3400d88a <HAL_RCCEx_PeriphCLKConfig+0x3b3e>
3400d880:	f240 511e 	movw	r1, #1310	@ 0x51e
3400d884:	4861      	ldr	r0, [pc, #388]	@ (3400da0c <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d886:	f7f4 fbb9 	bl	34001ffc <assert_failed>

      /* Set IC16 configuration */
      MODIFY_REG(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL | RCC_IC16CFGR_IC16INT,
3400d88a:	4b61      	ldr	r3, [pc, #388]	@ (3400da10 <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d88c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3400d890:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d894:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d898:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d89c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
3400d8a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d8a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3400d8a8:	3b01      	subs	r3, #1
3400d8aa:	041b      	lsls	r3, r3, #16
3400d8ac:	4313      	orrs	r3, r2
3400d8ae:	4a58      	ldr	r2, [pc, #352]	@ (3400da10 <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d8b0:	430b      	orrs	r3, r1
3400d8b2:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
                 PeriphClkInit->ICSelection[RCC_IC16].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC16].ClockDivider - 1U) << RCC_IC16CFGR_IC16INT_Pos));

      LL_RCC_IC16_Enable();
3400d8b6:	f7fc f8e7 	bl	34009a88 <LL_RCC_IC16_Enable>
3400d8ba:	e008      	b.n	3400d8ce <HAL_RCCEx_PeriphCLKConfig+0x3b82>
    }
    else if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_CLKP)
3400d8bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d8c0:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d8c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3400d8c8:	d101      	bne.n	3400d8ce <HAL_RCCEx_PeriphCLKConfig+0x3b82>
    {
      LL_RCC_CLKP_Enable();
3400d8ca:	f7fc fa1d 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LTDC clock */
    __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
3400d8ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d8d2:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d8d6:	4618      	mov	r0, r3
3400d8d8:	f7fb f92a 	bl	34008b30 <LL_RCC_SetLTDCClockSource>
  }

  /*---------------------------- MDF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
3400d8dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d8e4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
3400d8e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
3400d8ec:	2300      	movs	r3, #0
3400d8ee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
3400d8f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
3400d8f6:	4603      	mov	r3, r0
3400d8f8:	460a      	mov	r2, r1
3400d8fa:	4313      	orrs	r3, r2
3400d8fc:	f000 80e4 	beq.w	3400dac8 <HAL_RCCEx_PeriphCLKConfig+0x3d7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(PeriphClkInit->Mdf1ClockSelection));
3400d900:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d904:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d908:	2b00      	cmp	r3, #0
3400d90a:	d035      	beq.n	3400d978 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d90c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d910:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3400d918:	d02e      	beq.n	3400d978 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d91a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d91e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d922:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3400d926:	d027      	beq.n	3400d978 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d928:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d92c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d930:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3400d934:	d020      	beq.n	3400d978 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d936:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d93a:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d93e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3400d942:	d019      	beq.n	3400d978 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d944:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d948:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d94c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3400d950:	d012      	beq.n	3400d978 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d952:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d956:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d95a:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3400d95e:	d00b      	beq.n	3400d978 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d960:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d964:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d968:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
3400d96c:	d004      	beq.n	3400d978 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d96e:	f44f 61a7 	mov.w	r1, #1336	@ 0x538
3400d972:	4826      	ldr	r0, [pc, #152]	@ (3400da0c <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d974:	f7f4 fb42 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC7)
3400d978:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d97c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d980:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3400d984:	d146      	bne.n	3400da14 <HAL_RCCEx_PeriphCLKConfig+0x3cc8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400d986:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d98a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d98c:	2b00      	cmp	r3, #0
3400d98e:	d016      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3c72>
3400d990:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d996:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d99a:	d010      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3c72>
3400d99c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d9a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d9a6:	d00a      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3c72>
3400d9a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d9ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d9b2:	d004      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3c72>
3400d9b4:	f240 513d 	movw	r1, #1341	@ 0x53d
3400d9b8:	4814      	ldr	r0, [pc, #80]	@ (3400da0c <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d9ba:	f7f4 fb1f 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400d9be:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400d9c4:	2b00      	cmp	r3, #0
3400d9c6:	d005      	beq.n	3400d9d4 <HAL_RCCEx_PeriphCLKConfig+0x3c88>
3400d9c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400d9ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d9d2:	d904      	bls.n	3400d9de <HAL_RCCEx_PeriphCLKConfig+0x3c92>
3400d9d4:	f240 513e 	movw	r1, #1342	@ 0x53e
3400d9d8:	480c      	ldr	r0, [pc, #48]	@ (3400da0c <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d9da:	f7f4 fb0f 	bl	34001ffc <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400d9de:	4b0c      	ldr	r3, [pc, #48]	@ (3400da10 <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d9e0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400d9e4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d9e8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d9ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400d9f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400d9f8:	3b01      	subs	r3, #1
3400d9fa:	041b      	lsls	r3, r3, #16
3400d9fc:	4313      	orrs	r3, r2
3400d9fe:	4a04      	ldr	r2, [pc, #16]	@ (3400da10 <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400da00:	430b      	orrs	r3, r1
3400da02:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400da06:	f7fb fe3f 	bl	34009688 <LL_RCC_IC7_Enable>
3400da0a:	e056      	b.n	3400daba <HAL_RCCEx_PeriphCLKConfig+0x3d6e>
3400da0c:	3401ecb0 	.word	0x3401ecb0
3400da10:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC8)
3400da14:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da18:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400da1c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3400da20:	d142      	bne.n	3400daa8 <HAL_RCCEx_PeriphCLKConfig+0x3d5c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400da22:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400da28:	2b00      	cmp	r3, #0
3400da2a:	d016      	beq.n	3400da5a <HAL_RCCEx_PeriphCLKConfig+0x3d0e>
3400da2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400da32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400da36:	d010      	beq.n	3400da5a <HAL_RCCEx_PeriphCLKConfig+0x3d0e>
3400da38:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400da3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400da42:	d00a      	beq.n	3400da5a <HAL_RCCEx_PeriphCLKConfig+0x3d0e>
3400da44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400da4a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400da4e:	d004      	beq.n	3400da5a <HAL_RCCEx_PeriphCLKConfig+0x3d0e>
3400da50:	f240 514a 	movw	r1, #1354	@ 0x54a
3400da54:	48b0      	ldr	r0, [pc, #704]	@ (3400dd18 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400da56:	f7f4 fad1 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400da5a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400da60:	2b00      	cmp	r3, #0
3400da62:	d005      	beq.n	3400da70 <HAL_RCCEx_PeriphCLKConfig+0x3d24>
3400da64:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400da6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400da6e:	d904      	bls.n	3400da7a <HAL_RCCEx_PeriphCLKConfig+0x3d2e>
3400da70:	f240 514b 	movw	r1, #1355	@ 0x54b
3400da74:	48a8      	ldr	r0, [pc, #672]	@ (3400dd18 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400da76:	f7f4 fac1 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400da7a:	4ba8      	ldr	r3, [pc, #672]	@ (3400dd1c <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400da7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400da80:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400da84:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400da88:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400da8e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400da94:	3b01      	subs	r3, #1
3400da96:	041b      	lsls	r3, r3, #16
3400da98:	4313      	orrs	r3, r2
3400da9a:	4aa0      	ldr	r2, [pc, #640]	@ (3400dd1c <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400da9c:	430b      	orrs	r3, r1
3400da9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400daa2:	f7fb fe31 	bl	34009708 <LL_RCC_IC8_Enable>
3400daa6:	e008      	b.n	3400daba <HAL_RCCEx_PeriphCLKConfig+0x3d6e>
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_CLKP)
3400daa8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400daac:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400dab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3400dab4:	d101      	bne.n	3400daba <HAL_RCCEx_PeriphCLKConfig+0x3d6e>
    {
      LL_RCC_CLKP_Enable();
3400dab6:	f7fc f927 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of MDF1 clock*/
    __HAL_RCC_MDF1_CONFIG(PeriphClkInit->Mdf1ClockSelection);
3400daba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dabe:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400dac2:	4618      	mov	r0, r3
3400dac4:	f7fb f84a 	bl	34008b5c <LL_RCC_SetMDFClockSource>
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
3400dac8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dacc:	e9d3 2300 	ldrd	r2, r3, [r3]
3400dad0:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
3400dad4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
3400dad8:	2300      	movs	r3, #0
3400dada:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
3400dade:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
3400dae2:	4603      	mov	r3, r0
3400dae4:	460a      	mov	r2, r1
3400dae6:	4313      	orrs	r3, r2
3400dae8:	d07c      	beq.n	3400dbe4 <HAL_RCCEx_PeriphCLKConfig+0x3e98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));
3400daea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400daee:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400daf2:	2b00      	cmp	r3, #0
3400daf4:	d016      	beq.n	3400db24 <HAL_RCCEx_PeriphCLKConfig+0x3dd8>
3400daf6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dafa:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400dafe:	2b10      	cmp	r3, #16
3400db00:	d010      	beq.n	3400db24 <HAL_RCCEx_PeriphCLKConfig+0x3dd8>
3400db02:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db06:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400db0a:	2b20      	cmp	r3, #32
3400db0c:	d00a      	beq.n	3400db24 <HAL_RCCEx_PeriphCLKConfig+0x3dd8>
3400db0e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db12:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400db16:	2b30      	cmp	r3, #48	@ 0x30
3400db18:	d004      	beq.n	3400db24 <HAL_RCCEx_PeriphCLKConfig+0x3dd8>
3400db1a:	f240 5165 	movw	r1, #1381	@ 0x565
3400db1e:	487e      	ldr	r0, [pc, #504]	@ (3400dd18 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400db20:	f7f4 fa6c 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_IC20)
3400db24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db28:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400db2c:	2b20      	cmp	r3, #32
3400db2e:	d14a      	bne.n	3400dbc6 <HAL_RCCEx_PeriphCLKConfig+0x3e7a>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
3400db30:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db34:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400db38:	2b00      	cmp	r3, #0
3400db3a:	d019      	beq.n	3400db70 <HAL_RCCEx_PeriphCLKConfig+0x3e24>
3400db3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db40:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400db44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400db48:	d012      	beq.n	3400db70 <HAL_RCCEx_PeriphCLKConfig+0x3e24>
3400db4a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400db52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400db56:	d00b      	beq.n	3400db70 <HAL_RCCEx_PeriphCLKConfig+0x3e24>
3400db58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db5c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400db60:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400db64:	d004      	beq.n	3400db70 <HAL_RCCEx_PeriphCLKConfig+0x3e24>
3400db66:	f240 516a 	movw	r1, #1386	@ 0x56a
3400db6a:	486b      	ldr	r0, [pc, #428]	@ (3400dd18 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400db6c:	f7f4 fa46 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));
3400db70:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400db78:	2b00      	cmp	r3, #0
3400db7a:	d006      	beq.n	3400db8a <HAL_RCCEx_PeriphCLKConfig+0x3e3e>
3400db7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400db84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400db88:	d904      	bls.n	3400db94 <HAL_RCCEx_PeriphCLKConfig+0x3e48>
3400db8a:	f240 516b 	movw	r1, #1387	@ 0x56b
3400db8e:	4862      	ldr	r0, [pc, #392]	@ (3400dd18 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400db90:	f7f4 fa34 	bl	34001ffc <assert_failed>

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
3400db94:	4b61      	ldr	r3, [pc, #388]	@ (3400dd1c <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400db96:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3400db9a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400db9e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400dba2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dba6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
3400dbaa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400dbb2:	3b01      	subs	r3, #1
3400dbb4:	041b      	lsls	r3, r3, #16
3400dbb6:	4313      	orrs	r3, r2
3400dbb8:	4a58      	ldr	r2, [pc, #352]	@ (3400dd1c <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400dbba:	430b      	orrs	r3, r1
3400dbbc:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
3400dbc0:	f7fc f862 	bl	34009c88 <LL_RCC_IC20_Enable>
3400dbc4:	e007      	b.n	3400dbd6 <HAL_RCCEx_PeriphCLKConfig+0x3e8a>
    }
    else if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_CLKP)
3400dbc6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbca:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400dbce:	2b10      	cmp	r3, #16
3400dbd0:	d101      	bne.n	3400dbd6 <HAL_RCCEx_PeriphCLKConfig+0x3e8a>
    {
      LL_RCC_CLKP_Enable();
3400dbd2:	f7fc f899 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of PSSI clock*/
    __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
3400dbd6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbda:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400dbde:	4618      	mov	r0, r3
3400dbe0:	f7fa ffe8 	bl	34008bb4 <LL_RCC_SetPSSIClockSource>
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
3400dbe4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbe8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400dbec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
3400dbf0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
3400dbf4:	2300      	movs	r3, #0
3400dbf6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
3400dbfa:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
3400dbfe:	4603      	mov	r3, r0
3400dc00:	460a      	mov	r2, r1
3400dc02:	4313      	orrs	r3, r2
3400dc04:	f000 80f6 	beq.w	3400ddf4 <HAL_RCCEx_PeriphCLKConfig+0x40a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
3400dc08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc0c:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dc10:	4b43      	ldr	r3, [pc, #268]	@ (3400dd20 <HAL_RCCEx_PeriphCLKConfig+0x3fd4>)
3400dc12:	429a      	cmp	r2, r3
3400dc14:	d035      	beq.n	3400dc82 <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400dc16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc1a:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dc1e:	4b41      	ldr	r3, [pc, #260]	@ (3400dd24 <HAL_RCCEx_PeriphCLKConfig+0x3fd8>)
3400dc20:	429a      	cmp	r2, r3
3400dc22:	d02e      	beq.n	3400dc82 <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400dc24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc28:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dc2c:	4b3e      	ldr	r3, [pc, #248]	@ (3400dd28 <HAL_RCCEx_PeriphCLKConfig+0x3fdc>)
3400dc2e:	429a      	cmp	r2, r3
3400dc30:	d027      	beq.n	3400dc82 <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400dc32:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc36:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dc3a:	4b3c      	ldr	r3, [pc, #240]	@ (3400dd2c <HAL_RCCEx_PeriphCLKConfig+0x3fe0>)
3400dc3c:	429a      	cmp	r2, r3
3400dc3e:	d020      	beq.n	3400dc82 <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400dc40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc44:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dc48:	4b39      	ldr	r3, [pc, #228]	@ (3400dd30 <HAL_RCCEx_PeriphCLKConfig+0x3fe4>)
3400dc4a:	429a      	cmp	r2, r3
3400dc4c:	d019      	beq.n	3400dc82 <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400dc4e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc52:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dc56:	4b37      	ldr	r3, [pc, #220]	@ (3400dd34 <HAL_RCCEx_PeriphCLKConfig+0x3fe8>)
3400dc58:	429a      	cmp	r2, r3
3400dc5a:	d012      	beq.n	3400dc82 <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400dc5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc60:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dc64:	4b34      	ldr	r3, [pc, #208]	@ (3400dd38 <HAL_RCCEx_PeriphCLKConfig+0x3fec>)
3400dc66:	429a      	cmp	r2, r3
3400dc68:	d00b      	beq.n	3400dc82 <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400dc6a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc6e:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dc72:	4b32      	ldr	r3, [pc, #200]	@ (3400dd3c <HAL_RCCEx_PeriphCLKConfig+0x3ff0>)
3400dc74:	429a      	cmp	r2, r3
3400dc76:	d004      	beq.n	3400dc82 <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400dc78:	f240 5185 	movw	r1, #1413	@ 0x585
3400dc7c:	4826      	ldr	r0, [pc, #152]	@ (3400dd18 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400dc7e:	f7f4 f9bd 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC7)
3400dc82:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc86:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dc8a:	4b27      	ldr	r3, [pc, #156]	@ (3400dd28 <HAL_RCCEx_PeriphCLKConfig+0x3fdc>)
3400dc8c:	429a      	cmp	r2, r3
3400dc8e:	d157      	bne.n	3400dd40 <HAL_RCCEx_PeriphCLKConfig+0x3ff4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400dc90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dc96:	2b00      	cmp	r3, #0
3400dc98:	d016      	beq.n	3400dcc8 <HAL_RCCEx_PeriphCLKConfig+0x3f7c>
3400dc9a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dca0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400dca4:	d010      	beq.n	3400dcc8 <HAL_RCCEx_PeriphCLKConfig+0x3f7c>
3400dca6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dcaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dcac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400dcb0:	d00a      	beq.n	3400dcc8 <HAL_RCCEx_PeriphCLKConfig+0x3f7c>
3400dcb2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dcb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dcb8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400dcbc:	d004      	beq.n	3400dcc8 <HAL_RCCEx_PeriphCLKConfig+0x3f7c>
3400dcbe:	f240 518a 	movw	r1, #1418	@ 0x58a
3400dcc2:	4815      	ldr	r0, [pc, #84]	@ (3400dd18 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400dcc4:	f7f4 f99a 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400dcc8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400dcce:	2b00      	cmp	r3, #0
3400dcd0:	d005      	beq.n	3400dcde <HAL_RCCEx_PeriphCLKConfig+0x3f92>
3400dcd2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dcd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400dcd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400dcdc:	d904      	bls.n	3400dce8 <HAL_RCCEx_PeriphCLKConfig+0x3f9c>
3400dcde:	f240 518b 	movw	r1, #1419	@ 0x58b
3400dce2:	480d      	ldr	r0, [pc, #52]	@ (3400dd18 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400dce4:	f7f4 f98a 	bl	34001ffc <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400dce8:	4b0c      	ldr	r3, [pc, #48]	@ (3400dd1c <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400dcea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400dcee:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400dcf2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400dcf6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dcfa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400dcfc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400dd02:	3b01      	subs	r3, #1
3400dd04:	041b      	lsls	r3, r3, #16
3400dd06:	4313      	orrs	r3, r2
3400dd08:	4a04      	ldr	r2, [pc, #16]	@ (3400dd1c <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400dd0a:	430b      	orrs	r3, r1
3400dd0c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400dd10:	f7fb fcba 	bl	34009688 <LL_RCC_IC7_Enable>
3400dd14:	e067      	b.n	3400dde6 <HAL_RCCEx_PeriphCLKConfig+0x409a>
3400dd16:	bf00      	nop
3400dd18:	3401ecb0 	.word	0x3401ecb0
3400dd1c:	56028000 	.word	0x56028000
3400dd20:	07001418 	.word	0x07001418
3400dd24:	07011418 	.word	0x07011418
3400dd28:	07021418 	.word	0x07021418
3400dd2c:	07031418 	.word	0x07031418
3400dd30:	07041418 	.word	0x07041418
3400dd34:	07051418 	.word	0x07051418
3400dd38:	07061418 	.word	0x07061418
3400dd3c:	07071418 	.word	0x07071418
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC8)
3400dd40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd44:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dd48:	4b9c      	ldr	r3, [pc, #624]	@ (3400dfbc <HAL_RCCEx_PeriphCLKConfig+0x4270>)
3400dd4a:	429a      	cmp	r2, r3
3400dd4c:	d142      	bne.n	3400ddd4 <HAL_RCCEx_PeriphCLKConfig+0x4088>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400dd4e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dd54:	2b00      	cmp	r3, #0
3400dd56:	d016      	beq.n	3400dd86 <HAL_RCCEx_PeriphCLKConfig+0x403a>
3400dd58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dd5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400dd62:	d010      	beq.n	3400dd86 <HAL_RCCEx_PeriphCLKConfig+0x403a>
3400dd64:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dd6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400dd6e:	d00a      	beq.n	3400dd86 <HAL_RCCEx_PeriphCLKConfig+0x403a>
3400dd70:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dd76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400dd7a:	d004      	beq.n	3400dd86 <HAL_RCCEx_PeriphCLKConfig+0x403a>
3400dd7c:	f240 5197 	movw	r1, #1431	@ 0x597
3400dd80:	488f      	ldr	r0, [pc, #572]	@ (3400dfc0 <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400dd82:	f7f4 f93b 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400dd86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dd8c:	2b00      	cmp	r3, #0
3400dd8e:	d005      	beq.n	3400dd9c <HAL_RCCEx_PeriphCLKConfig+0x4050>
3400dd90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dd96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400dd9a:	d904      	bls.n	3400dda6 <HAL_RCCEx_PeriphCLKConfig+0x405a>
3400dd9c:	f44f 61b3 	mov.w	r1, #1432	@ 0x598
3400dda0:	4887      	ldr	r0, [pc, #540]	@ (3400dfc0 <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400dda2:	f7f4 f92b 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400dda6:	4b87      	ldr	r3, [pc, #540]	@ (3400dfc4 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400dda8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400ddac:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ddb0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ddb4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400ddba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400ddc0:	3b01      	subs	r3, #1
3400ddc2:	041b      	lsls	r3, r3, #16
3400ddc4:	4313      	orrs	r3, r2
3400ddc6:	4a7f      	ldr	r2, [pc, #508]	@ (3400dfc4 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400ddc8:	430b      	orrs	r3, r1
3400ddca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400ddce:	f7fb fc9b 	bl	34009708 <LL_RCC_IC8_Enable>
3400ddd2:	e008      	b.n	3400dde6 <HAL_RCCEx_PeriphCLKConfig+0x409a>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_CLKP)
3400ddd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddd8:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400dddc:	4b7a      	ldr	r3, [pc, #488]	@ (3400dfc8 <HAL_RCCEx_PeriphCLKConfig+0x427c>)
3400ddde:	429a      	cmp	r2, r3
3400dde0:	d101      	bne.n	3400dde6 <HAL_RCCEx_PeriphCLKConfig+0x409a>
    {
      LL_RCC_CLKP_Enable();
3400dde2:	f7fb ff91 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
3400dde6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddea:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
3400ddee:	4618      	mov	r0, r3
3400ddf0:	f7fa fef6 	bl	34008be0 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
3400ddf4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddf8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400ddfc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
3400de00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
3400de04:	2300      	movs	r3, #0
3400de06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
3400de0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
3400de0e:	4603      	mov	r3, r0
3400de10:	460a      	mov	r2, r1
3400de12:	4313      	orrs	r3, r2
3400de14:	f000 80fa 	beq.w	3400e00c <HAL_RCCEx_PeriphCLKConfig+0x42c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
3400de18:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de1c:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400de20:	4b6a      	ldr	r3, [pc, #424]	@ (3400dfcc <HAL_RCCEx_PeriphCLKConfig+0x4280>)
3400de22:	429a      	cmp	r2, r3
3400de24:	d035      	beq.n	3400de92 <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400de26:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de2a:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400de2e:	4b68      	ldr	r3, [pc, #416]	@ (3400dfd0 <HAL_RCCEx_PeriphCLKConfig+0x4284>)
3400de30:	429a      	cmp	r2, r3
3400de32:	d02e      	beq.n	3400de92 <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400de34:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de38:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400de3c:	4b65      	ldr	r3, [pc, #404]	@ (3400dfd4 <HAL_RCCEx_PeriphCLKConfig+0x4288>)
3400de3e:	429a      	cmp	r2, r3
3400de40:	d027      	beq.n	3400de92 <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400de42:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de46:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400de4a:	4b63      	ldr	r3, [pc, #396]	@ (3400dfd8 <HAL_RCCEx_PeriphCLKConfig+0x428c>)
3400de4c:	429a      	cmp	r2, r3
3400de4e:	d020      	beq.n	3400de92 <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400de50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de54:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400de58:	4b60      	ldr	r3, [pc, #384]	@ (3400dfdc <HAL_RCCEx_PeriphCLKConfig+0x4290>)
3400de5a:	429a      	cmp	r2, r3
3400de5c:	d019      	beq.n	3400de92 <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400de5e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de62:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400de66:	4b5e      	ldr	r3, [pc, #376]	@ (3400dfe0 <HAL_RCCEx_PeriphCLKConfig+0x4294>)
3400de68:	429a      	cmp	r2, r3
3400de6a:	d012      	beq.n	3400de92 <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400de6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de70:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400de74:	4b5b      	ldr	r3, [pc, #364]	@ (3400dfe4 <HAL_RCCEx_PeriphCLKConfig+0x4298>)
3400de76:	429a      	cmp	r2, r3
3400de78:	d00b      	beq.n	3400de92 <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400de7a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de7e:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400de82:	4b59      	ldr	r3, [pc, #356]	@ (3400dfe8 <HAL_RCCEx_PeriphCLKConfig+0x429c>)
3400de84:	429a      	cmp	r2, r3
3400de86:	d004      	beq.n	3400de92 <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400de88:	f240 51b2 	movw	r1, #1458	@ 0x5b2
3400de8c:	484c      	ldr	r0, [pc, #304]	@ (3400dfc0 <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400de8e:	f7f4 f8b5 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC7)
3400de92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de96:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400de9a:	4b4e      	ldr	r3, [pc, #312]	@ (3400dfd4 <HAL_RCCEx_PeriphCLKConfig+0x4288>)
3400de9c:	429a      	cmp	r2, r3
3400de9e:	d142      	bne.n	3400df26 <HAL_RCCEx_PeriphCLKConfig+0x41da>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400dea0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dea6:	2b00      	cmp	r3, #0
3400dea8:	d016      	beq.n	3400ded8 <HAL_RCCEx_PeriphCLKConfig+0x418c>
3400deaa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400deae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400deb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400deb4:	d010      	beq.n	3400ded8 <HAL_RCCEx_PeriphCLKConfig+0x418c>
3400deb6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400deba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400debc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400dec0:	d00a      	beq.n	3400ded8 <HAL_RCCEx_PeriphCLKConfig+0x418c>
3400dec2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dec8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400decc:	d004      	beq.n	3400ded8 <HAL_RCCEx_PeriphCLKConfig+0x418c>
3400dece:	f240 51b7 	movw	r1, #1463	@ 0x5b7
3400ded2:	483b      	ldr	r0, [pc, #236]	@ (3400dfc0 <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400ded4:	f7f4 f892 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400ded8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dedc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400dede:	2b00      	cmp	r3, #0
3400dee0:	d005      	beq.n	3400deee <HAL_RCCEx_PeriphCLKConfig+0x41a2>
3400dee2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400dee8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400deec:	d904      	bls.n	3400def8 <HAL_RCCEx_PeriphCLKConfig+0x41ac>
3400deee:	f44f 61b7 	mov.w	r1, #1464	@ 0x5b8
3400def2:	4833      	ldr	r0, [pc, #204]	@ (3400dfc0 <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400def4:	f7f4 f882 	bl	34001ffc <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400def8:	4b32      	ldr	r3, [pc, #200]	@ (3400dfc4 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400defa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400defe:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400df02:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400df06:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400df0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400df12:	3b01      	subs	r3, #1
3400df14:	041b      	lsls	r3, r3, #16
3400df16:	4313      	orrs	r3, r2
3400df18:	4a2a      	ldr	r2, [pc, #168]	@ (3400dfc4 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400df1a:	430b      	orrs	r3, r1
3400df1c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400df20:	f7fb fbb2 	bl	34009688 <LL_RCC_IC7_Enable>
3400df24:	e06b      	b.n	3400dffe <HAL_RCCEx_PeriphCLKConfig+0x42b2>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC8)
3400df26:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df2a:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400df2e:	4b2a      	ldr	r3, [pc, #168]	@ (3400dfd8 <HAL_RCCEx_PeriphCLKConfig+0x428c>)
3400df30:	429a      	cmp	r2, r3
3400df32:	d15b      	bne.n	3400dfec <HAL_RCCEx_PeriphCLKConfig+0x42a0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400df34:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400df3a:	2b00      	cmp	r3, #0
3400df3c:	d016      	beq.n	3400df6c <HAL_RCCEx_PeriphCLKConfig+0x4220>
3400df3e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400df44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400df48:	d010      	beq.n	3400df6c <HAL_RCCEx_PeriphCLKConfig+0x4220>
3400df4a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400df50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400df54:	d00a      	beq.n	3400df6c <HAL_RCCEx_PeriphCLKConfig+0x4220>
3400df56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400df5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400df60:	d004      	beq.n	3400df6c <HAL_RCCEx_PeriphCLKConfig+0x4220>
3400df62:	f240 51c4 	movw	r1, #1476	@ 0x5c4
3400df66:	4816      	ldr	r0, [pc, #88]	@ (3400dfc0 <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400df68:	f7f4 f848 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400df6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400df72:	2b00      	cmp	r3, #0
3400df74:	d005      	beq.n	3400df82 <HAL_RCCEx_PeriphCLKConfig+0x4236>
3400df76:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400df7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400df80:	d904      	bls.n	3400df8c <HAL_RCCEx_PeriphCLKConfig+0x4240>
3400df82:	f240 51c5 	movw	r1, #1477	@ 0x5c5
3400df86:	480e      	ldr	r0, [pc, #56]	@ (3400dfc0 <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400df88:	f7f4 f838 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400df8c:	4b0d      	ldr	r3, [pc, #52]	@ (3400dfc4 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400df8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400df92:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400df96:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400df9a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400dfa0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dfa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dfa6:	3b01      	subs	r3, #1
3400dfa8:	041b      	lsls	r3, r3, #16
3400dfaa:	4313      	orrs	r3, r2
3400dfac:	4a05      	ldr	r2, [pc, #20]	@ (3400dfc4 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400dfae:	430b      	orrs	r3, r1
3400dfb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400dfb4:	f7fb fba8 	bl	34009708 <LL_RCC_IC8_Enable>
3400dfb8:	e021      	b.n	3400dffe <HAL_RCCEx_PeriphCLKConfig+0x42b2>
3400dfba:	bf00      	nop
3400dfbc:	07031418 	.word	0x07031418
3400dfc0:	3401ecb0 	.word	0x3401ecb0
3400dfc4:	56028000 	.word	0x56028000
3400dfc8:	07011418 	.word	0x07011418
3400dfcc:	07001818 	.word	0x07001818
3400dfd0:	07011818 	.word	0x07011818
3400dfd4:	07021818 	.word	0x07021818
3400dfd8:	07031818 	.word	0x07031818
3400dfdc:	07041818 	.word	0x07041818
3400dfe0:	07051818 	.word	0x07051818
3400dfe4:	07061818 	.word	0x07061818
3400dfe8:	07071818 	.word	0x07071818
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_CLKP)
3400dfec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dff0:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400dff4:	4b6f      	ldr	r3, [pc, #444]	@ (3400e1b4 <HAL_RCCEx_PeriphCLKConfig+0x4468>)
3400dff6:	429a      	cmp	r2, r3
3400dff8:	d101      	bne.n	3400dffe <HAL_RCCEx_PeriphCLKConfig+0x42b2>
    {
      LL_RCC_CLKP_Enable();
3400dffa:	f7fb fe85 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
3400dffe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e002:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
3400e006:	4618      	mov	r0, r3
3400e008:	f7fa fdea 	bl	34008be0 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SPDIFRX1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX1) == RCC_PERIPHCLK_SPDIFRX1)
3400e00c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e010:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e014:	2100      	movs	r1, #0
3400e016:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
3400e01a:	f003 0301 	and.w	r3, r3, #1
3400e01e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
3400e022:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
3400e026:	4603      	mov	r3, r0
3400e028:	460a      	mov	r2, r1
3400e02a:	4313      	orrs	r3, r2
3400e02c:	f000 80d7 	beq.w	3400e1de <HAL_RCCEx_PeriphCLKConfig+0x4492>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRX1CLKSOURCE(PeriphClkInit->Spdifrx1ClockSelection));
3400e030:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e034:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e038:	2b00      	cmp	r3, #0
3400e03a:	d028      	beq.n	3400e08e <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400e03c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e040:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e044:	2b01      	cmp	r3, #1
3400e046:	d022      	beq.n	3400e08e <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400e048:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e04c:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e050:	2b02      	cmp	r3, #2
3400e052:	d01c      	beq.n	3400e08e <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400e054:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e058:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e05c:	2b03      	cmp	r3, #3
3400e05e:	d016      	beq.n	3400e08e <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400e060:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e064:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e068:	2b04      	cmp	r3, #4
3400e06a:	d010      	beq.n	3400e08e <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400e06c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e070:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e074:	2b05      	cmp	r3, #5
3400e076:	d00a      	beq.n	3400e08e <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400e078:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e07c:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e080:	2b06      	cmp	r3, #6
3400e082:	d004      	beq.n	3400e08e <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400e084:	f240 51df 	movw	r1, #1503	@ 0x5df
3400e088:	484b      	ldr	r0, [pc, #300]	@ (3400e1b8 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400e08a:	f7f3 ffb7 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC7)
3400e08e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e092:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e096:	2b02      	cmp	r3, #2
3400e098:	d142      	bne.n	3400e120 <HAL_RCCEx_PeriphCLKConfig+0x43d4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400e09a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e09e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400e0a0:	2b00      	cmp	r3, #0
3400e0a2:	d016      	beq.n	3400e0d2 <HAL_RCCEx_PeriphCLKConfig+0x4386>
3400e0a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400e0aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e0ae:	d010      	beq.n	3400e0d2 <HAL_RCCEx_PeriphCLKConfig+0x4386>
3400e0b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400e0b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e0ba:	d00a      	beq.n	3400e0d2 <HAL_RCCEx_PeriphCLKConfig+0x4386>
3400e0bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400e0c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e0c6:	d004      	beq.n	3400e0d2 <HAL_RCCEx_PeriphCLKConfig+0x4386>
3400e0c8:	f240 51e4 	movw	r1, #1508	@ 0x5e4
3400e0cc:	483a      	ldr	r0, [pc, #232]	@ (3400e1b8 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400e0ce:	f7f3 ff95 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400e0d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400e0d8:	2b00      	cmp	r3, #0
3400e0da:	d005      	beq.n	3400e0e8 <HAL_RCCEx_PeriphCLKConfig+0x439c>
3400e0dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400e0e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e0e6:	d904      	bls.n	3400e0f2 <HAL_RCCEx_PeriphCLKConfig+0x43a6>
3400e0e8:	f240 51e5 	movw	r1, #1509	@ 0x5e5
3400e0ec:	4832      	ldr	r0, [pc, #200]	@ (3400e1b8 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400e0ee:	f7f3 ff85 	bl	34001ffc <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400e0f2:	4b32      	ldr	r3, [pc, #200]	@ (3400e1bc <HAL_RCCEx_PeriphCLKConfig+0x4470>)
3400e0f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400e0f8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e0fc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e100:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e104:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400e106:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e10a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400e10c:	3b01      	subs	r3, #1
3400e10e:	041b      	lsls	r3, r3, #16
3400e110:	4313      	orrs	r3, r2
3400e112:	4a2a      	ldr	r2, [pc, #168]	@ (3400e1bc <HAL_RCCEx_PeriphCLKConfig+0x4470>)
3400e114:	430b      	orrs	r3, r1
3400e116:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400e11a:	f7fb fab5 	bl	34009688 <LL_RCC_IC7_Enable>
3400e11e:	e057      	b.n	3400e1d0 <HAL_RCCEx_PeriphCLKConfig+0x4484>
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC8)
3400e120:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e124:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e128:	2b03      	cmp	r3, #3
3400e12a:	d149      	bne.n	3400e1c0 <HAL_RCCEx_PeriphCLKConfig+0x4474>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400e12c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e132:	2b00      	cmp	r3, #0
3400e134:	d016      	beq.n	3400e164 <HAL_RCCEx_PeriphCLKConfig+0x4418>
3400e136:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e13a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e13c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e140:	d010      	beq.n	3400e164 <HAL_RCCEx_PeriphCLKConfig+0x4418>
3400e142:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e148:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e14c:	d00a      	beq.n	3400e164 <HAL_RCCEx_PeriphCLKConfig+0x4418>
3400e14e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e154:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e158:	d004      	beq.n	3400e164 <HAL_RCCEx_PeriphCLKConfig+0x4418>
3400e15a:	f240 51f1 	movw	r1, #1521	@ 0x5f1
3400e15e:	4816      	ldr	r0, [pc, #88]	@ (3400e1b8 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400e160:	f7f3 ff4c 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400e164:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e16a:	2b00      	cmp	r3, #0
3400e16c:	d005      	beq.n	3400e17a <HAL_RCCEx_PeriphCLKConfig+0x442e>
3400e16e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e174:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e178:	d904      	bls.n	3400e184 <HAL_RCCEx_PeriphCLKConfig+0x4438>
3400e17a:	f240 51f2 	movw	r1, #1522	@ 0x5f2
3400e17e:	480e      	ldr	r0, [pc, #56]	@ (3400e1b8 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400e180:	f7f3 ff3c 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400e184:	4b0d      	ldr	r3, [pc, #52]	@ (3400e1bc <HAL_RCCEx_PeriphCLKConfig+0x4470>)
3400e186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400e18a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e18e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e192:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e196:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400e198:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e19c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e19e:	3b01      	subs	r3, #1
3400e1a0:	041b      	lsls	r3, r3, #16
3400e1a2:	4313      	orrs	r3, r2
3400e1a4:	4a05      	ldr	r2, [pc, #20]	@ (3400e1bc <HAL_RCCEx_PeriphCLKConfig+0x4470>)
3400e1a6:	430b      	orrs	r3, r1
3400e1a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400e1ac:	f7fb faac 	bl	34009708 <LL_RCC_IC8_Enable>
3400e1b0:	e00e      	b.n	3400e1d0 <HAL_RCCEx_PeriphCLKConfig+0x4484>
3400e1b2:	bf00      	nop
3400e1b4:	07011818 	.word	0x07011818
3400e1b8:	3401ecb0 	.word	0x3401ecb0
3400e1bc:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_CLKP)
3400e1c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e1c4:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e1c8:	2b01      	cmp	r3, #1
3400e1ca:	d101      	bne.n	3400e1d0 <HAL_RCCEx_PeriphCLKConfig+0x4484>
    {
      LL_RCC_CLKP_Enable();
3400e1cc:	f7fb fd9c 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPDIFRX1 clock */
    __HAL_RCC_SPDIFRX1_CONFIG(PeriphClkInit->Spdifrx1ClockSelection);
3400e1d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e1d4:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400e1d8:	4618      	mov	r0, r3
3400e1da:	f7fa fd17 	bl	34008c0c <LL_RCC_SetSPDIFRXClockSource>
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
3400e1de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e1e6:	2100      	movs	r1, #0
3400e1e8:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
3400e1ec:	f003 0302 	and.w	r3, r3, #2
3400e1f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
3400e1f4:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
3400e1f8:	4603      	mov	r3, r0
3400e1fa:	460a      	mov	r2, r1
3400e1fc:	4313      	orrs	r3, r2
3400e1fe:	f000 80da 	beq.w	3400e3b6 <HAL_RCCEx_PeriphCLKConfig+0x466a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));
3400e202:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e206:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e20a:	4bb4      	ldr	r3, [pc, #720]	@ (3400e4dc <HAL_RCCEx_PeriphCLKConfig+0x4790>)
3400e20c:	429a      	cmp	r2, r3
3400e20e:	d02e      	beq.n	3400e26e <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400e210:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e214:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e218:	4bb1      	ldr	r3, [pc, #708]	@ (3400e4e0 <HAL_RCCEx_PeriphCLKConfig+0x4794>)
3400e21a:	429a      	cmp	r2, r3
3400e21c:	d027      	beq.n	3400e26e <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400e21e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e222:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e226:	4baf      	ldr	r3, [pc, #700]	@ (3400e4e4 <HAL_RCCEx_PeriphCLKConfig+0x4798>)
3400e228:	429a      	cmp	r2, r3
3400e22a:	d020      	beq.n	3400e26e <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400e22c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e230:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e234:	4bac      	ldr	r3, [pc, #688]	@ (3400e4e8 <HAL_RCCEx_PeriphCLKConfig+0x479c>)
3400e236:	429a      	cmp	r2, r3
3400e238:	d019      	beq.n	3400e26e <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400e23a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e23e:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e242:	4baa      	ldr	r3, [pc, #680]	@ (3400e4ec <HAL_RCCEx_PeriphCLKConfig+0x47a0>)
3400e244:	429a      	cmp	r2, r3
3400e246:	d012      	beq.n	3400e26e <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400e248:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e24c:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e250:	4ba7      	ldr	r3, [pc, #668]	@ (3400e4f0 <HAL_RCCEx_PeriphCLKConfig+0x47a4>)
3400e252:	429a      	cmp	r2, r3
3400e254:	d00b      	beq.n	3400e26e <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400e256:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e25a:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e25e:	4ba5      	ldr	r3, [pc, #660]	@ (3400e4f4 <HAL_RCCEx_PeriphCLKConfig+0x47a8>)
3400e260:	429a      	cmp	r2, r3
3400e262:	d004      	beq.n	3400e26e <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400e264:	f240 610c 	movw	r1, #1548	@ 0x60c
3400e268:	48a3      	ldr	r0, [pc, #652]	@ (3400e4f8 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e26a:	f7f3 fec7 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC8)
3400e26e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e272:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e276:	4b9b      	ldr	r3, [pc, #620]	@ (3400e4e4 <HAL_RCCEx_PeriphCLKConfig+0x4798>)
3400e278:	429a      	cmp	r2, r3
3400e27a:	d142      	bne.n	3400e302 <HAL_RCCEx_PeriphCLKConfig+0x45b6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400e27c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e282:	2b00      	cmp	r3, #0
3400e284:	d016      	beq.n	3400e2b4 <HAL_RCCEx_PeriphCLKConfig+0x4568>
3400e286:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e28a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e28c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e290:	d010      	beq.n	3400e2b4 <HAL_RCCEx_PeriphCLKConfig+0x4568>
3400e292:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e298:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e29c:	d00a      	beq.n	3400e2b4 <HAL_RCCEx_PeriphCLKConfig+0x4568>
3400e29e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e2a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e2a8:	d004      	beq.n	3400e2b4 <HAL_RCCEx_PeriphCLKConfig+0x4568>
3400e2aa:	f240 6111 	movw	r1, #1553	@ 0x611
3400e2ae:	4892      	ldr	r0, [pc, #584]	@ (3400e4f8 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e2b0:	f7f3 fea4 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400e2b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e2ba:	2b00      	cmp	r3, #0
3400e2bc:	d005      	beq.n	3400e2ca <HAL_RCCEx_PeriphCLKConfig+0x457e>
3400e2be:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e2c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e2c8:	d904      	bls.n	3400e2d4 <HAL_RCCEx_PeriphCLKConfig+0x4588>
3400e2ca:	f240 6112 	movw	r1, #1554	@ 0x612
3400e2ce:	488a      	ldr	r0, [pc, #552]	@ (3400e4f8 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e2d0:	f7f3 fe94 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400e2d4:	4b89      	ldr	r3, [pc, #548]	@ (3400e4fc <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e2d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400e2da:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e2de:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e2e2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400e2e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e2ee:	3b01      	subs	r3, #1
3400e2f0:	041b      	lsls	r3, r3, #16
3400e2f2:	4313      	orrs	r3, r2
3400e2f4:	4a81      	ldr	r2, [pc, #516]	@ (3400e4fc <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e2f6:	430b      	orrs	r3, r1
3400e2f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400e2fc:	f7fb fa04 	bl	34009708 <LL_RCC_IC8_Enable>
3400e300:	e052      	b.n	3400e3a8 <HAL_RCCEx_PeriphCLKConfig+0x465c>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC9)
3400e302:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e306:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e30a:	4b77      	ldr	r3, [pc, #476]	@ (3400e4e8 <HAL_RCCEx_PeriphCLKConfig+0x479c>)
3400e30c:	429a      	cmp	r2, r3
3400e30e:	d142      	bne.n	3400e396 <HAL_RCCEx_PeriphCLKConfig+0x464a>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400e310:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e316:	2b00      	cmp	r3, #0
3400e318:	d016      	beq.n	3400e348 <HAL_RCCEx_PeriphCLKConfig+0x45fc>
3400e31a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e31e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e320:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e324:	d010      	beq.n	3400e348 <HAL_RCCEx_PeriphCLKConfig+0x45fc>
3400e326:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e32a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e32c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e330:	d00a      	beq.n	3400e348 <HAL_RCCEx_PeriphCLKConfig+0x45fc>
3400e332:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e336:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e338:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e33c:	d004      	beq.n	3400e348 <HAL_RCCEx_PeriphCLKConfig+0x45fc>
3400e33e:	f240 611e 	movw	r1, #1566	@ 0x61e
3400e342:	486d      	ldr	r0, [pc, #436]	@ (3400e4f8 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e344:	f7f3 fe5a 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400e348:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e34c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e34e:	2b00      	cmp	r3, #0
3400e350:	d005      	beq.n	3400e35e <HAL_RCCEx_PeriphCLKConfig+0x4612>
3400e352:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e358:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e35c:	d904      	bls.n	3400e368 <HAL_RCCEx_PeriphCLKConfig+0x461c>
3400e35e:	f240 611f 	movw	r1, #1567	@ 0x61f
3400e362:	4865      	ldr	r0, [pc, #404]	@ (3400e4f8 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e364:	f7f3 fe4a 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400e368:	4b64      	ldr	r3, [pc, #400]	@ (3400e4fc <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e36a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400e36e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e372:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e376:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e37a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400e37c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e382:	3b01      	subs	r3, #1
3400e384:	041b      	lsls	r3, r3, #16
3400e386:	4313      	orrs	r3, r2
3400e388:	4a5c      	ldr	r2, [pc, #368]	@ (3400e4fc <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e38a:	430b      	orrs	r3, r1
3400e38c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400e390:	f7fb f9fa 	bl	34009788 <LL_RCC_IC9_Enable>
3400e394:	e008      	b.n	3400e3a8 <HAL_RCCEx_PeriphCLKConfig+0x465c>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_CLKP)
3400e396:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e39a:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e39e:	4b50      	ldr	r3, [pc, #320]	@ (3400e4e0 <HAL_RCCEx_PeriphCLKConfig+0x4794>)
3400e3a0:	429a      	cmp	r2, r3
3400e3a2:	d101      	bne.n	3400e3a8 <HAL_RCCEx_PeriphCLKConfig+0x465c>
    {
      LL_RCC_CLKP_Enable();
3400e3a4:	f7fb fcb0 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
3400e3a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3ac:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
3400e3b0:	4618      	mov	r0, r3
3400e3b2:	f7fa fc41 	bl	34008c38 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI2 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
3400e3b6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e3be:	2100      	movs	r1, #0
3400e3c0:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
3400e3c4:	f003 0304 	and.w	r3, r3, #4
3400e3c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
3400e3cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
3400e3d0:	4603      	mov	r3, r0
3400e3d2:	460a      	mov	r2, r1
3400e3d4:	4313      	orrs	r3, r2
3400e3d6:	f000 80fb 	beq.w	3400e5d0 <HAL_RCCEx_PeriphCLKConfig+0x4884>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));
3400e3da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3de:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e3e2:	4b47      	ldr	r3, [pc, #284]	@ (3400e500 <HAL_RCCEx_PeriphCLKConfig+0x47b4>)
3400e3e4:	429a      	cmp	r2, r3
3400e3e6:	d02e      	beq.n	3400e446 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e3e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3ec:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e3f0:	4b44      	ldr	r3, [pc, #272]	@ (3400e504 <HAL_RCCEx_PeriphCLKConfig+0x47b8>)
3400e3f2:	429a      	cmp	r2, r3
3400e3f4:	d027      	beq.n	3400e446 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e3f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3fa:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e3fe:	4b42      	ldr	r3, [pc, #264]	@ (3400e508 <HAL_RCCEx_PeriphCLKConfig+0x47bc>)
3400e400:	429a      	cmp	r2, r3
3400e402:	d020      	beq.n	3400e446 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e404:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e408:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e40c:	4b3f      	ldr	r3, [pc, #252]	@ (3400e50c <HAL_RCCEx_PeriphCLKConfig+0x47c0>)
3400e40e:	429a      	cmp	r2, r3
3400e410:	d019      	beq.n	3400e446 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e412:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e416:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e41a:	4b3d      	ldr	r3, [pc, #244]	@ (3400e510 <HAL_RCCEx_PeriphCLKConfig+0x47c4>)
3400e41c:	429a      	cmp	r2, r3
3400e41e:	d012      	beq.n	3400e446 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e420:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e424:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e428:	4b3a      	ldr	r3, [pc, #232]	@ (3400e514 <HAL_RCCEx_PeriphCLKConfig+0x47c8>)
3400e42a:	429a      	cmp	r2, r3
3400e42c:	d00b      	beq.n	3400e446 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e42e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e432:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e436:	4b38      	ldr	r3, [pc, #224]	@ (3400e518 <HAL_RCCEx_PeriphCLKConfig+0x47cc>)
3400e438:	429a      	cmp	r2, r3
3400e43a:	d004      	beq.n	3400e446 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e43c:	f240 6139 	movw	r1, #1593	@ 0x639
3400e440:	482d      	ldr	r0, [pc, #180]	@ (3400e4f8 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e442:	f7f3 fddb 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC8)
3400e446:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e44a:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e44e:	4b2e      	ldr	r3, [pc, #184]	@ (3400e508 <HAL_RCCEx_PeriphCLKConfig+0x47bc>)
3400e450:	429a      	cmp	r2, r3
3400e452:	d163      	bne.n	3400e51c <HAL_RCCEx_PeriphCLKConfig+0x47d0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400e454:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e45a:	2b00      	cmp	r3, #0
3400e45c:	d016      	beq.n	3400e48c <HAL_RCCEx_PeriphCLKConfig+0x4740>
3400e45e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e468:	d010      	beq.n	3400e48c <HAL_RCCEx_PeriphCLKConfig+0x4740>
3400e46a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e46e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e470:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e474:	d00a      	beq.n	3400e48c <HAL_RCCEx_PeriphCLKConfig+0x4740>
3400e476:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e47a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e47c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e480:	d004      	beq.n	3400e48c <HAL_RCCEx_PeriphCLKConfig+0x4740>
3400e482:	f240 613e 	movw	r1, #1598	@ 0x63e
3400e486:	481c      	ldr	r0, [pc, #112]	@ (3400e4f8 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e488:	f7f3 fdb8 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400e48c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e492:	2b00      	cmp	r3, #0
3400e494:	d005      	beq.n	3400e4a2 <HAL_RCCEx_PeriphCLKConfig+0x4756>
3400e496:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e49a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e49c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e4a0:	d904      	bls.n	3400e4ac <HAL_RCCEx_PeriphCLKConfig+0x4760>
3400e4a2:	f240 613f 	movw	r1, #1599	@ 0x63f
3400e4a6:	4814      	ldr	r0, [pc, #80]	@ (3400e4f8 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e4a8:	f7f3 fda8 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400e4ac:	4b13      	ldr	r3, [pc, #76]	@ (3400e4fc <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e4ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400e4b2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e4b6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e4ba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e4be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400e4c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e4c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e4c6:	3b01      	subs	r3, #1
3400e4c8:	041b      	lsls	r3, r3, #16
3400e4ca:	4313      	orrs	r3, r2
3400e4cc:	4a0b      	ldr	r2, [pc, #44]	@ (3400e4fc <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e4ce:	430b      	orrs	r3, r1
3400e4d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400e4d4:	f7fb f918 	bl	34009708 <LL_RCC_IC8_Enable>
3400e4d8:	e073      	b.n	3400e5c2 <HAL_RCCEx_PeriphCLKConfig+0x4876>
3400e4da:	bf00      	nop
3400e4dc:	07000420 	.word	0x07000420
3400e4e0:	07010420 	.word	0x07010420
3400e4e4:	07020420 	.word	0x07020420
3400e4e8:	07030420 	.word	0x07030420
3400e4ec:	07040420 	.word	0x07040420
3400e4f0:	07050420 	.word	0x07050420
3400e4f4:	07060420 	.word	0x07060420
3400e4f8:	3401ecb0 	.word	0x3401ecb0
3400e4fc:	56028000 	.word	0x56028000
3400e500:	07000820 	.word	0x07000820
3400e504:	07010820 	.word	0x07010820
3400e508:	07020820 	.word	0x07020820
3400e50c:	07030820 	.word	0x07030820
3400e510:	07040820 	.word	0x07040820
3400e514:	07050820 	.word	0x07050820
3400e518:	07060820 	.word	0x07060820
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC9)
3400e51c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e520:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e524:	4b98      	ldr	r3, [pc, #608]	@ (3400e788 <HAL_RCCEx_PeriphCLKConfig+0x4a3c>)
3400e526:	429a      	cmp	r2, r3
3400e528:	d142      	bne.n	3400e5b0 <HAL_RCCEx_PeriphCLKConfig+0x4864>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400e52a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e52e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e530:	2b00      	cmp	r3, #0
3400e532:	d016      	beq.n	3400e562 <HAL_RCCEx_PeriphCLKConfig+0x4816>
3400e534:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e53a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e53e:	d010      	beq.n	3400e562 <HAL_RCCEx_PeriphCLKConfig+0x4816>
3400e540:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e546:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e54a:	d00a      	beq.n	3400e562 <HAL_RCCEx_PeriphCLKConfig+0x4816>
3400e54c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e552:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e556:	d004      	beq.n	3400e562 <HAL_RCCEx_PeriphCLKConfig+0x4816>
3400e558:	f240 614b 	movw	r1, #1611	@ 0x64b
3400e55c:	488b      	ldr	r0, [pc, #556]	@ (3400e78c <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e55e:	f7f3 fd4d 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400e562:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e566:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e568:	2b00      	cmp	r3, #0
3400e56a:	d005      	beq.n	3400e578 <HAL_RCCEx_PeriphCLKConfig+0x482c>
3400e56c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e576:	d904      	bls.n	3400e582 <HAL_RCCEx_PeriphCLKConfig+0x4836>
3400e578:	f240 614c 	movw	r1, #1612	@ 0x64c
3400e57c:	4883      	ldr	r0, [pc, #524]	@ (3400e78c <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e57e:	f7f3 fd3d 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400e582:	4b83      	ldr	r3, [pc, #524]	@ (3400e790 <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e584:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400e588:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e58c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e590:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e594:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400e596:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e59a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e59c:	3b01      	subs	r3, #1
3400e59e:	041b      	lsls	r3, r3, #16
3400e5a0:	4313      	orrs	r3, r2
3400e5a2:	4a7b      	ldr	r2, [pc, #492]	@ (3400e790 <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e5a4:	430b      	orrs	r3, r1
3400e5a6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400e5aa:	f7fb f8ed 	bl	34009788 <LL_RCC_IC9_Enable>
3400e5ae:	e008      	b.n	3400e5c2 <HAL_RCCEx_PeriphCLKConfig+0x4876>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_CLKP)
3400e5b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5b4:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e5b8:	4b76      	ldr	r3, [pc, #472]	@ (3400e794 <HAL_RCCEx_PeriphCLKConfig+0x4a48>)
3400e5ba:	429a      	cmp	r2, r3
3400e5bc:	d101      	bne.n	3400e5c2 <HAL_RCCEx_PeriphCLKConfig+0x4876>
    {
      LL_RCC_CLKP_Enable();
3400e5be:	f7fb fba3 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI2_CONFIG(PeriphClkInit->Spi2ClockSelection);
3400e5c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5c6:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
3400e5ca:	4618      	mov	r0, r3
3400e5cc:	f7fa fb34 	bl	34008c38 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
3400e5d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e5d8:	2100      	movs	r1, #0
3400e5da:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
3400e5de:	f003 0308 	and.w	r3, r3, #8
3400e5e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
3400e5e6:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
3400e5ea:	4603      	mov	r3, r0
3400e5ec:	460a      	mov	r2, r1
3400e5ee:	4313      	orrs	r3, r2
3400e5f0:	f000 80f0 	beq.w	3400e7d4 <HAL_RCCEx_PeriphCLKConfig+0x4a88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));
3400e5f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5f8:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e5fc:	4b66      	ldr	r3, [pc, #408]	@ (3400e798 <HAL_RCCEx_PeriphCLKConfig+0x4a4c>)
3400e5fe:	429a      	cmp	r2, r3
3400e600:	d02e      	beq.n	3400e660 <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e602:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e606:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e60a:	4b64      	ldr	r3, [pc, #400]	@ (3400e79c <HAL_RCCEx_PeriphCLKConfig+0x4a50>)
3400e60c:	429a      	cmp	r2, r3
3400e60e:	d027      	beq.n	3400e660 <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e610:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e614:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e618:	4b61      	ldr	r3, [pc, #388]	@ (3400e7a0 <HAL_RCCEx_PeriphCLKConfig+0x4a54>)
3400e61a:	429a      	cmp	r2, r3
3400e61c:	d020      	beq.n	3400e660 <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e61e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e622:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e626:	4b5f      	ldr	r3, [pc, #380]	@ (3400e7a4 <HAL_RCCEx_PeriphCLKConfig+0x4a58>)
3400e628:	429a      	cmp	r2, r3
3400e62a:	d019      	beq.n	3400e660 <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e62c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e630:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e634:	4b5c      	ldr	r3, [pc, #368]	@ (3400e7a8 <HAL_RCCEx_PeriphCLKConfig+0x4a5c>)
3400e636:	429a      	cmp	r2, r3
3400e638:	d012      	beq.n	3400e660 <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e63a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e63e:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e642:	4b5a      	ldr	r3, [pc, #360]	@ (3400e7ac <HAL_RCCEx_PeriphCLKConfig+0x4a60>)
3400e644:	429a      	cmp	r2, r3
3400e646:	d00b      	beq.n	3400e660 <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e648:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e64c:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e650:	4b57      	ldr	r3, [pc, #348]	@ (3400e7b0 <HAL_RCCEx_PeriphCLKConfig+0x4a64>)
3400e652:	429a      	cmp	r2, r3
3400e654:	d004      	beq.n	3400e660 <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e656:	f240 6166 	movw	r1, #1638	@ 0x666
3400e65a:	484c      	ldr	r0, [pc, #304]	@ (3400e78c <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e65c:	f7f3 fcce 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC8)
3400e660:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e664:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e668:	4b4d      	ldr	r3, [pc, #308]	@ (3400e7a0 <HAL_RCCEx_PeriphCLKConfig+0x4a54>)
3400e66a:	429a      	cmp	r2, r3
3400e66c:	d142      	bne.n	3400e6f4 <HAL_RCCEx_PeriphCLKConfig+0x49a8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400e66e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e674:	2b00      	cmp	r3, #0
3400e676:	d016      	beq.n	3400e6a6 <HAL_RCCEx_PeriphCLKConfig+0x495a>
3400e678:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e67c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e67e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e682:	d010      	beq.n	3400e6a6 <HAL_RCCEx_PeriphCLKConfig+0x495a>
3400e684:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e68a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e68e:	d00a      	beq.n	3400e6a6 <HAL_RCCEx_PeriphCLKConfig+0x495a>
3400e690:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e696:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e69a:	d004      	beq.n	3400e6a6 <HAL_RCCEx_PeriphCLKConfig+0x495a>
3400e69c:	f240 616b 	movw	r1, #1643	@ 0x66b
3400e6a0:	483a      	ldr	r0, [pc, #232]	@ (3400e78c <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e6a2:	f7f3 fcab 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400e6a6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e6aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e6ac:	2b00      	cmp	r3, #0
3400e6ae:	d005      	beq.n	3400e6bc <HAL_RCCEx_PeriphCLKConfig+0x4970>
3400e6b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e6b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e6b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e6ba:	d904      	bls.n	3400e6c6 <HAL_RCCEx_PeriphCLKConfig+0x497a>
3400e6bc:	f240 616c 	movw	r1, #1644	@ 0x66c
3400e6c0:	4832      	ldr	r0, [pc, #200]	@ (3400e78c <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e6c2:	f7f3 fc9b 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400e6c6:	4b32      	ldr	r3, [pc, #200]	@ (3400e790 <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e6c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400e6cc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e6d0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e6d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e6d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400e6da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e6de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e6e0:	3b01      	subs	r3, #1
3400e6e2:	041b      	lsls	r3, r3, #16
3400e6e4:	4313      	orrs	r3, r2
3400e6e6:	4a2a      	ldr	r2, [pc, #168]	@ (3400e790 <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e6e8:	430b      	orrs	r3, r1
3400e6ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400e6ee:	f7fb f80b 	bl	34009708 <LL_RCC_IC8_Enable>
3400e6f2:	e068      	b.n	3400e7c6 <HAL_RCCEx_PeriphCLKConfig+0x4a7a>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC9)
3400e6f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e6f8:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e6fc:	4b29      	ldr	r3, [pc, #164]	@ (3400e7a4 <HAL_RCCEx_PeriphCLKConfig+0x4a58>)
3400e6fe:	429a      	cmp	r2, r3
3400e700:	d158      	bne.n	3400e7b4 <HAL_RCCEx_PeriphCLKConfig+0x4a68>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400e702:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e708:	2b00      	cmp	r3, #0
3400e70a:	d016      	beq.n	3400e73a <HAL_RCCEx_PeriphCLKConfig+0x49ee>
3400e70c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e712:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e716:	d010      	beq.n	3400e73a <HAL_RCCEx_PeriphCLKConfig+0x49ee>
3400e718:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e71c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e71e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e722:	d00a      	beq.n	3400e73a <HAL_RCCEx_PeriphCLKConfig+0x49ee>
3400e724:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e72a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e72e:	d004      	beq.n	3400e73a <HAL_RCCEx_PeriphCLKConfig+0x49ee>
3400e730:	f44f 61cf 	mov.w	r1, #1656	@ 0x678
3400e734:	4815      	ldr	r0, [pc, #84]	@ (3400e78c <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e736:	f7f3 fc61 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400e73a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e73e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e740:	2b00      	cmp	r3, #0
3400e742:	d005      	beq.n	3400e750 <HAL_RCCEx_PeriphCLKConfig+0x4a04>
3400e744:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e74a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e74e:	d904      	bls.n	3400e75a <HAL_RCCEx_PeriphCLKConfig+0x4a0e>
3400e750:	f240 6179 	movw	r1, #1657	@ 0x679
3400e754:	480d      	ldr	r0, [pc, #52]	@ (3400e78c <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e756:	f7f3 fc51 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400e75a:	4b0d      	ldr	r3, [pc, #52]	@ (3400e790 <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e75c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400e760:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e764:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e768:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e76c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400e76e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e774:	3b01      	subs	r3, #1
3400e776:	041b      	lsls	r3, r3, #16
3400e778:	4313      	orrs	r3, r2
3400e77a:	4a05      	ldr	r2, [pc, #20]	@ (3400e790 <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e77c:	430b      	orrs	r3, r1
3400e77e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400e782:	f7fb f801 	bl	34009788 <LL_RCC_IC9_Enable>
3400e786:	e01e      	b.n	3400e7c6 <HAL_RCCEx_PeriphCLKConfig+0x4a7a>
3400e788:	07030820 	.word	0x07030820
3400e78c:	3401ecb0 	.word	0x3401ecb0
3400e790:	56028000 	.word	0x56028000
3400e794:	07010820 	.word	0x07010820
3400e798:	07000c20 	.word	0x07000c20
3400e79c:	07010c20 	.word	0x07010c20
3400e7a0:	07020c20 	.word	0x07020c20
3400e7a4:	07030c20 	.word	0x07030c20
3400e7a8:	07040c20 	.word	0x07040c20
3400e7ac:	07050c20 	.word	0x07050c20
3400e7b0:	07060c20 	.word	0x07060c20
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_CLKP)
3400e7b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7b8:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e7bc:	4b73      	ldr	r3, [pc, #460]	@ (3400e98c <HAL_RCCEx_PeriphCLKConfig+0x4c40>)
3400e7be:	429a      	cmp	r2, r3
3400e7c0:	d101      	bne.n	3400e7c6 <HAL_RCCEx_PeriphCLKConfig+0x4a7a>
    {
      LL_RCC_CLKP_Enable();
3400e7c2:	f7fb faa1 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI3 clock*/
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
3400e7c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7ca:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
3400e7ce:	4618      	mov	r0, r3
3400e7d0:	f7fa fa32 	bl	34008c38 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI4 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
3400e7d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e7dc:	2100      	movs	r1, #0
3400e7de:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
3400e7e2:	f003 0310 	and.w	r3, r3, #16
3400e7e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
3400e7ea:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
3400e7ee:	4603      	mov	r3, r0
3400e7f0:	460a      	mov	r2, r1
3400e7f2:	4313      	orrs	r3, r2
3400e7f4:	f000 80ee 	beq.w	3400e9d4 <HAL_RCCEx_PeriphCLKConfig+0x4c88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(PeriphClkInit->Spi4ClockSelection));
3400e7f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7fc:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e800:	4b63      	ldr	r3, [pc, #396]	@ (3400e990 <HAL_RCCEx_PeriphCLKConfig+0x4c44>)
3400e802:	429a      	cmp	r2, r3
3400e804:	d02e      	beq.n	3400e864 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e806:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e80a:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e80e:	4b61      	ldr	r3, [pc, #388]	@ (3400e994 <HAL_RCCEx_PeriphCLKConfig+0x4c48>)
3400e810:	429a      	cmp	r2, r3
3400e812:	d027      	beq.n	3400e864 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e814:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e818:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e81c:	4b5e      	ldr	r3, [pc, #376]	@ (3400e998 <HAL_RCCEx_PeriphCLKConfig+0x4c4c>)
3400e81e:	429a      	cmp	r2, r3
3400e820:	d020      	beq.n	3400e864 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e822:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e826:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e82a:	4b5c      	ldr	r3, [pc, #368]	@ (3400e99c <HAL_RCCEx_PeriphCLKConfig+0x4c50>)
3400e82c:	429a      	cmp	r2, r3
3400e82e:	d019      	beq.n	3400e864 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e830:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e834:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e838:	4b59      	ldr	r3, [pc, #356]	@ (3400e9a0 <HAL_RCCEx_PeriphCLKConfig+0x4c54>)
3400e83a:	429a      	cmp	r2, r3
3400e83c:	d012      	beq.n	3400e864 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e83e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e842:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e846:	4b57      	ldr	r3, [pc, #348]	@ (3400e9a4 <HAL_RCCEx_PeriphCLKConfig+0x4c58>)
3400e848:	429a      	cmp	r2, r3
3400e84a:	d00b      	beq.n	3400e864 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e84c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e850:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e854:	4b54      	ldr	r3, [pc, #336]	@ (3400e9a8 <HAL_RCCEx_PeriphCLKConfig+0x4c5c>)
3400e856:	429a      	cmp	r2, r3
3400e858:	d004      	beq.n	3400e864 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e85a:	f240 6193 	movw	r1, #1683	@ 0x693
3400e85e:	4853      	ldr	r0, [pc, #332]	@ (3400e9ac <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e860:	f7f3 fbcc 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC9)
3400e864:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e868:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e86c:	4b4a      	ldr	r3, [pc, #296]	@ (3400e998 <HAL_RCCEx_PeriphCLKConfig+0x4c4c>)
3400e86e:	429a      	cmp	r2, r3
3400e870:	d142      	bne.n	3400e8f8 <HAL_RCCEx_PeriphCLKConfig+0x4bac>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400e872:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e876:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e878:	2b00      	cmp	r3, #0
3400e87a:	d016      	beq.n	3400e8aa <HAL_RCCEx_PeriphCLKConfig+0x4b5e>
3400e87c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e882:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e886:	d010      	beq.n	3400e8aa <HAL_RCCEx_PeriphCLKConfig+0x4b5e>
3400e888:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e88c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e88e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e892:	d00a      	beq.n	3400e8aa <HAL_RCCEx_PeriphCLKConfig+0x4b5e>
3400e894:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e898:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e89a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e89e:	d004      	beq.n	3400e8aa <HAL_RCCEx_PeriphCLKConfig+0x4b5e>
3400e8a0:	f44f 61d3 	mov.w	r1, #1688	@ 0x698
3400e8a4:	4841      	ldr	r0, [pc, #260]	@ (3400e9ac <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e8a6:	f7f3 fba9 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400e8aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e8ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e8b0:	2b00      	cmp	r3, #0
3400e8b2:	d005      	beq.n	3400e8c0 <HAL_RCCEx_PeriphCLKConfig+0x4b74>
3400e8b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e8b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e8ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e8be:	d904      	bls.n	3400e8ca <HAL_RCCEx_PeriphCLKConfig+0x4b7e>
3400e8c0:	f240 6199 	movw	r1, #1689	@ 0x699
3400e8c4:	4839      	ldr	r0, [pc, #228]	@ (3400e9ac <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e8c6:	f7f3 fb99 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400e8ca:	4b39      	ldr	r3, [pc, #228]	@ (3400e9b0 <HAL_RCCEx_PeriphCLKConfig+0x4c64>)
3400e8cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400e8d0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e8d4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e8d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e8dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400e8de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e8e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e8e4:	3b01      	subs	r3, #1
3400e8e6:	041b      	lsls	r3, r3, #16
3400e8e8:	4313      	orrs	r3, r2
3400e8ea:	4a31      	ldr	r2, [pc, #196]	@ (3400e9b0 <HAL_RCCEx_PeriphCLKConfig+0x4c64>)
3400e8ec:	430b      	orrs	r3, r1
3400e8ee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400e8f2:	f7fa ff49 	bl	34009788 <LL_RCC_IC9_Enable>
3400e8f6:	e066      	b.n	3400e9c6 <HAL_RCCEx_PeriphCLKConfig+0x4c7a>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC14)
3400e8f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e8fc:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e900:	4b26      	ldr	r3, [pc, #152]	@ (3400e99c <HAL_RCCEx_PeriphCLKConfig+0x4c50>)
3400e902:	429a      	cmp	r2, r3
3400e904:	d156      	bne.n	3400e9b4 <HAL_RCCEx_PeriphCLKConfig+0x4c68>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400e906:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e90a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e90c:	2b00      	cmp	r3, #0
3400e90e:	d016      	beq.n	3400e93e <HAL_RCCEx_PeriphCLKConfig+0x4bf2>
3400e910:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e916:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e91a:	d010      	beq.n	3400e93e <HAL_RCCEx_PeriphCLKConfig+0x4bf2>
3400e91c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e922:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e926:	d00a      	beq.n	3400e93e <HAL_RCCEx_PeriphCLKConfig+0x4bf2>
3400e928:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e92c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e92e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e932:	d004      	beq.n	3400e93e <HAL_RCCEx_PeriphCLKConfig+0x4bf2>
3400e934:	f240 61a5 	movw	r1, #1701	@ 0x6a5
3400e938:	481c      	ldr	r0, [pc, #112]	@ (3400e9ac <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e93a:	f7f3 fb5f 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400e93e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e942:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400e944:	2b00      	cmp	r3, #0
3400e946:	d005      	beq.n	3400e954 <HAL_RCCEx_PeriphCLKConfig+0x4c08>
3400e948:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e94c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400e94e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e952:	d904      	bls.n	3400e95e <HAL_RCCEx_PeriphCLKConfig+0x4c12>
3400e954:	f240 61a6 	movw	r1, #1702	@ 0x6a6
3400e958:	4814      	ldr	r0, [pc, #80]	@ (3400e9ac <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e95a:	f7f3 fb4f 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400e95e:	4b14      	ldr	r3, [pc, #80]	@ (3400e9b0 <HAL_RCCEx_PeriphCLKConfig+0x4c64>)
3400e960:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400e964:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e968:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e96c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e970:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400e972:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e976:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400e978:	3b01      	subs	r3, #1
3400e97a:	041b      	lsls	r3, r3, #16
3400e97c:	4313      	orrs	r3, r2
3400e97e:	4a0c      	ldr	r2, [pc, #48]	@ (3400e9b0 <HAL_RCCEx_PeriphCLKConfig+0x4c64>)
3400e980:	430b      	orrs	r3, r1
3400e982:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400e986:	f7fa ffff 	bl	34009988 <LL_RCC_IC14_Enable>
3400e98a:	e01c      	b.n	3400e9c6 <HAL_RCCEx_PeriphCLKConfig+0x4c7a>
3400e98c:	07010c20 	.word	0x07010c20
3400e990:	07001020 	.word	0x07001020
3400e994:	07011020 	.word	0x07011020
3400e998:	07021020 	.word	0x07021020
3400e99c:	07031020 	.word	0x07031020
3400e9a0:	07041020 	.word	0x07041020
3400e9a4:	07051020 	.word	0x07051020
3400e9a8:	07061020 	.word	0x07061020
3400e9ac:	3401ecb0 	.word	0x3401ecb0
3400e9b0:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_CLKP)
3400e9b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9b8:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e9bc:	4b73      	ldr	r3, [pc, #460]	@ (3400eb8c <HAL_RCCEx_PeriphCLKConfig+0x4e40>)
3400e9be:	429a      	cmp	r2, r3
3400e9c0:	d101      	bne.n	3400e9c6 <HAL_RCCEx_PeriphCLKConfig+0x4c7a>
    {
      LL_RCC_CLKP_Enable();
3400e9c2:	f7fb f9a1 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI4 clock */
    __HAL_RCC_SPI4_CONFIG(PeriphClkInit->Spi4ClockSelection);
3400e9c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9ca:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
3400e9ce:	4618      	mov	r0, r3
3400e9d0:	f7fa f932 	bl	34008c38 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
3400e9d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e9dc:	2100      	movs	r1, #0
3400e9de:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
3400e9e2:	f003 0320 	and.w	r3, r3, #32
3400e9e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
3400e9ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
3400e9ee:	4603      	mov	r3, r0
3400e9f0:	460a      	mov	r2, r1
3400e9f2:	4313      	orrs	r3, r2
3400e9f4:	f000 80ee 	beq.w	3400ebd4 <HAL_RCCEx_PeriphCLKConfig+0x4e88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(PeriphClkInit->Spi5ClockSelection));
3400e9f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9fc:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400ea00:	4b63      	ldr	r3, [pc, #396]	@ (3400eb90 <HAL_RCCEx_PeriphCLKConfig+0x4e44>)
3400ea02:	429a      	cmp	r2, r3
3400ea04:	d02e      	beq.n	3400ea64 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400ea06:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea0a:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400ea0e:	4b61      	ldr	r3, [pc, #388]	@ (3400eb94 <HAL_RCCEx_PeriphCLKConfig+0x4e48>)
3400ea10:	429a      	cmp	r2, r3
3400ea12:	d027      	beq.n	3400ea64 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400ea14:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea18:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400ea1c:	4b5e      	ldr	r3, [pc, #376]	@ (3400eb98 <HAL_RCCEx_PeriphCLKConfig+0x4e4c>)
3400ea1e:	429a      	cmp	r2, r3
3400ea20:	d020      	beq.n	3400ea64 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400ea22:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea26:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400ea2a:	4b5c      	ldr	r3, [pc, #368]	@ (3400eb9c <HAL_RCCEx_PeriphCLKConfig+0x4e50>)
3400ea2c:	429a      	cmp	r2, r3
3400ea2e:	d019      	beq.n	3400ea64 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400ea30:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea34:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400ea38:	4b59      	ldr	r3, [pc, #356]	@ (3400eba0 <HAL_RCCEx_PeriphCLKConfig+0x4e54>)
3400ea3a:	429a      	cmp	r2, r3
3400ea3c:	d012      	beq.n	3400ea64 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400ea3e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea42:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400ea46:	4b57      	ldr	r3, [pc, #348]	@ (3400eba4 <HAL_RCCEx_PeriphCLKConfig+0x4e58>)
3400ea48:	429a      	cmp	r2, r3
3400ea4a:	d00b      	beq.n	3400ea64 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400ea4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea50:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400ea54:	4b54      	ldr	r3, [pc, #336]	@ (3400eba8 <HAL_RCCEx_PeriphCLKConfig+0x4e5c>)
3400ea56:	429a      	cmp	r2, r3
3400ea58:	d004      	beq.n	3400ea64 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400ea5a:	f44f 61d8 	mov.w	r1, #1728	@ 0x6c0
3400ea5e:	4853      	ldr	r0, [pc, #332]	@ (3400ebac <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400ea60:	f7f3 facc 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC9)
3400ea64:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea68:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400ea6c:	4b4a      	ldr	r3, [pc, #296]	@ (3400eb98 <HAL_RCCEx_PeriphCLKConfig+0x4e4c>)
3400ea6e:	429a      	cmp	r2, r3
3400ea70:	d142      	bne.n	3400eaf8 <HAL_RCCEx_PeriphCLKConfig+0x4dac>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400ea72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ea78:	2b00      	cmp	r3, #0
3400ea7a:	d016      	beq.n	3400eaaa <HAL_RCCEx_PeriphCLKConfig+0x4d5e>
3400ea7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ea82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ea86:	d010      	beq.n	3400eaaa <HAL_RCCEx_PeriphCLKConfig+0x4d5e>
3400ea88:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ea8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ea92:	d00a      	beq.n	3400eaaa <HAL_RCCEx_PeriphCLKConfig+0x4d5e>
3400ea94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ea9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ea9e:	d004      	beq.n	3400eaaa <HAL_RCCEx_PeriphCLKConfig+0x4d5e>
3400eaa0:	f240 61c5 	movw	r1, #1733	@ 0x6c5
3400eaa4:	4841      	ldr	r0, [pc, #260]	@ (3400ebac <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400eaa6:	f7f3 faa9 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400eaaa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eaae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400eab0:	2b00      	cmp	r3, #0
3400eab2:	d005      	beq.n	3400eac0 <HAL_RCCEx_PeriphCLKConfig+0x4d74>
3400eab4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400eaba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400eabe:	d904      	bls.n	3400eaca <HAL_RCCEx_PeriphCLKConfig+0x4d7e>
3400eac0:	f240 61c6 	movw	r1, #1734	@ 0x6c6
3400eac4:	4839      	ldr	r0, [pc, #228]	@ (3400ebac <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400eac6:	f7f3 fa99 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400eaca:	4b39      	ldr	r3, [pc, #228]	@ (3400ebb0 <HAL_RCCEx_PeriphCLKConfig+0x4e64>)
3400eacc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400ead0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ead4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ead8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eadc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400eade:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eae2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400eae4:	3b01      	subs	r3, #1
3400eae6:	041b      	lsls	r3, r3, #16
3400eae8:	4313      	orrs	r3, r2
3400eaea:	4a31      	ldr	r2, [pc, #196]	@ (3400ebb0 <HAL_RCCEx_PeriphCLKConfig+0x4e64>)
3400eaec:	430b      	orrs	r3, r1
3400eaee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400eaf2:	f7fa fe49 	bl	34009788 <LL_RCC_IC9_Enable>
3400eaf6:	e066      	b.n	3400ebc6 <HAL_RCCEx_PeriphCLKConfig+0x4e7a>
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC14)
3400eaf8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eafc:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400eb00:	4b26      	ldr	r3, [pc, #152]	@ (3400eb9c <HAL_RCCEx_PeriphCLKConfig+0x4e50>)
3400eb02:	429a      	cmp	r2, r3
3400eb04:	d156      	bne.n	3400ebb4 <HAL_RCCEx_PeriphCLKConfig+0x4e68>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400eb06:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400eb0c:	2b00      	cmp	r3, #0
3400eb0e:	d016      	beq.n	3400eb3e <HAL_RCCEx_PeriphCLKConfig+0x4df2>
3400eb10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400eb16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400eb1a:	d010      	beq.n	3400eb3e <HAL_RCCEx_PeriphCLKConfig+0x4df2>
3400eb1c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400eb22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400eb26:	d00a      	beq.n	3400eb3e <HAL_RCCEx_PeriphCLKConfig+0x4df2>
3400eb28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400eb2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400eb32:	d004      	beq.n	3400eb3e <HAL_RCCEx_PeriphCLKConfig+0x4df2>
3400eb34:	f240 61d2 	movw	r1, #1746	@ 0x6d2
3400eb38:	481c      	ldr	r0, [pc, #112]	@ (3400ebac <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400eb3a:	f7f3 fa5f 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400eb3e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400eb44:	2b00      	cmp	r3, #0
3400eb46:	d005      	beq.n	3400eb54 <HAL_RCCEx_PeriphCLKConfig+0x4e08>
3400eb48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400eb4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400eb52:	d904      	bls.n	3400eb5e <HAL_RCCEx_PeriphCLKConfig+0x4e12>
3400eb54:	f240 61d3 	movw	r1, #1747	@ 0x6d3
3400eb58:	4814      	ldr	r0, [pc, #80]	@ (3400ebac <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400eb5a:	f7f3 fa4f 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400eb5e:	4b14      	ldr	r3, [pc, #80]	@ (3400ebb0 <HAL_RCCEx_PeriphCLKConfig+0x4e64>)
3400eb60:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400eb64:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400eb68:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400eb6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb70:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400eb72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400eb78:	3b01      	subs	r3, #1
3400eb7a:	041b      	lsls	r3, r3, #16
3400eb7c:	4313      	orrs	r3, r2
3400eb7e:	4a0c      	ldr	r2, [pc, #48]	@ (3400ebb0 <HAL_RCCEx_PeriphCLKConfig+0x4e64>)
3400eb80:	430b      	orrs	r3, r1
3400eb82:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400eb86:	f7fa feff 	bl	34009988 <LL_RCC_IC14_Enable>
3400eb8a:	e01c      	b.n	3400ebc6 <HAL_RCCEx_PeriphCLKConfig+0x4e7a>
3400eb8c:	07011020 	.word	0x07011020
3400eb90:	07001420 	.word	0x07001420
3400eb94:	07011420 	.word	0x07011420
3400eb98:	07021420 	.word	0x07021420
3400eb9c:	07031420 	.word	0x07031420
3400eba0:	07041420 	.word	0x07041420
3400eba4:	07051420 	.word	0x07051420
3400eba8:	07061420 	.word	0x07061420
3400ebac:	3401ecb0 	.word	0x3401ecb0
3400ebb0:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_CLKP)
3400ebb4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebb8:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400ebbc:	4b72      	ldr	r3, [pc, #456]	@ (3400ed88 <HAL_RCCEx_PeriphCLKConfig+0x503c>)
3400ebbe:	429a      	cmp	r2, r3
3400ebc0:	d101      	bne.n	3400ebc6 <HAL_RCCEx_PeriphCLKConfig+0x4e7a>
    {
      LL_RCC_CLKP_Enable();
3400ebc2:	f7fb f8a1 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI5 clock */
    __HAL_RCC_SPI5_CONFIG(PeriphClkInit->Spi5ClockSelection);
3400ebc6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebca:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3400ebce:	4618      	mov	r0, r3
3400ebd0:	f7fa f832 	bl	34008c38 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
3400ebd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebd8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400ebdc:	2100      	movs	r1, #0
3400ebde:	67b9      	str	r1, [r7, #120]	@ 0x78
3400ebe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3400ebe4:	67fb      	str	r3, [r7, #124]	@ 0x7c
3400ebe6:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
3400ebea:	4603      	mov	r3, r0
3400ebec:	460a      	mov	r2, r1
3400ebee:	4313      	orrs	r3, r2
3400ebf0:	f000 80ee 	beq.w	3400edd0 <HAL_RCCEx_PeriphCLKConfig+0x5084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));
3400ebf4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebf8:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ebfc:	4b63      	ldr	r3, [pc, #396]	@ (3400ed8c <HAL_RCCEx_PeriphCLKConfig+0x5040>)
3400ebfe:	429a      	cmp	r2, r3
3400ec00:	d02e      	beq.n	3400ec60 <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400ec02:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec06:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ec0a:	4b61      	ldr	r3, [pc, #388]	@ (3400ed90 <HAL_RCCEx_PeriphCLKConfig+0x5044>)
3400ec0c:	429a      	cmp	r2, r3
3400ec0e:	d027      	beq.n	3400ec60 <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400ec10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec14:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ec18:	4b5e      	ldr	r3, [pc, #376]	@ (3400ed94 <HAL_RCCEx_PeriphCLKConfig+0x5048>)
3400ec1a:	429a      	cmp	r2, r3
3400ec1c:	d020      	beq.n	3400ec60 <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400ec1e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec22:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ec26:	4b5c      	ldr	r3, [pc, #368]	@ (3400ed98 <HAL_RCCEx_PeriphCLKConfig+0x504c>)
3400ec28:	429a      	cmp	r2, r3
3400ec2a:	d019      	beq.n	3400ec60 <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400ec2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec30:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ec34:	4b59      	ldr	r3, [pc, #356]	@ (3400ed9c <HAL_RCCEx_PeriphCLKConfig+0x5050>)
3400ec36:	429a      	cmp	r2, r3
3400ec38:	d012      	beq.n	3400ec60 <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400ec3a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec3e:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ec42:	4b57      	ldr	r3, [pc, #348]	@ (3400eda0 <HAL_RCCEx_PeriphCLKConfig+0x5054>)
3400ec44:	429a      	cmp	r2, r3
3400ec46:	d00b      	beq.n	3400ec60 <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400ec48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec4c:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ec50:	4b54      	ldr	r3, [pc, #336]	@ (3400eda4 <HAL_RCCEx_PeriphCLKConfig+0x5058>)
3400ec52:	429a      	cmp	r2, r3
3400ec54:	d004      	beq.n	3400ec60 <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400ec56:	f240 61ed 	movw	r1, #1773	@ 0x6ed
3400ec5a:	4853      	ldr	r0, [pc, #332]	@ (3400eda8 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400ec5c:	f7f3 f9ce 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC8)
3400ec60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec64:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ec68:	4b4a      	ldr	r3, [pc, #296]	@ (3400ed94 <HAL_RCCEx_PeriphCLKConfig+0x5048>)
3400ec6a:	429a      	cmp	r2, r3
3400ec6c:	d142      	bne.n	3400ecf4 <HAL_RCCEx_PeriphCLKConfig+0x4fa8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400ec6e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400ec74:	2b00      	cmp	r3, #0
3400ec76:	d016      	beq.n	3400eca6 <HAL_RCCEx_PeriphCLKConfig+0x4f5a>
3400ec78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400ec7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ec82:	d010      	beq.n	3400eca6 <HAL_RCCEx_PeriphCLKConfig+0x4f5a>
3400ec84:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400ec8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ec8e:	d00a      	beq.n	3400eca6 <HAL_RCCEx_PeriphCLKConfig+0x4f5a>
3400ec90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400ec96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ec9a:	d004      	beq.n	3400eca6 <HAL_RCCEx_PeriphCLKConfig+0x4f5a>
3400ec9c:	f240 61f2 	movw	r1, #1778	@ 0x6f2
3400eca0:	4841      	ldr	r0, [pc, #260]	@ (3400eda8 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400eca2:	f7f3 f9ab 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400eca6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ecaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400ecac:	2b00      	cmp	r3, #0
3400ecae:	d005      	beq.n	3400ecbc <HAL_RCCEx_PeriphCLKConfig+0x4f70>
3400ecb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ecb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400ecb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ecba:	d904      	bls.n	3400ecc6 <HAL_RCCEx_PeriphCLKConfig+0x4f7a>
3400ecbc:	f240 61f3 	movw	r1, #1779	@ 0x6f3
3400ecc0:	4839      	ldr	r0, [pc, #228]	@ (3400eda8 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400ecc2:	f7f3 f99b 	bl	34001ffc <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400ecc6:	4b39      	ldr	r3, [pc, #228]	@ (3400edac <HAL_RCCEx_PeriphCLKConfig+0x5060>)
3400ecc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400eccc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ecd0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ecd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ecd8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400ecda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ecde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400ece0:	3b01      	subs	r3, #1
3400ece2:	041b      	lsls	r3, r3, #16
3400ece4:	4313      	orrs	r3, r2
3400ece6:	4a31      	ldr	r2, [pc, #196]	@ (3400edac <HAL_RCCEx_PeriphCLKConfig+0x5060>)
3400ece8:	430b      	orrs	r3, r1
3400ecea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400ecee:	f7fa fd0b 	bl	34009708 <LL_RCC_IC8_Enable>
3400ecf2:	e066      	b.n	3400edc2 <HAL_RCCEx_PeriphCLKConfig+0x5076>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC9)
3400ecf4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ecf8:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ecfc:	4b26      	ldr	r3, [pc, #152]	@ (3400ed98 <HAL_RCCEx_PeriphCLKConfig+0x504c>)
3400ecfe:	429a      	cmp	r2, r3
3400ed00:	d156      	bne.n	3400edb0 <HAL_RCCEx_PeriphCLKConfig+0x5064>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400ed02:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ed08:	2b00      	cmp	r3, #0
3400ed0a:	d016      	beq.n	3400ed3a <HAL_RCCEx_PeriphCLKConfig+0x4fee>
3400ed0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ed12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ed16:	d010      	beq.n	3400ed3a <HAL_RCCEx_PeriphCLKConfig+0x4fee>
3400ed18:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ed1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ed22:	d00a      	beq.n	3400ed3a <HAL_RCCEx_PeriphCLKConfig+0x4fee>
3400ed24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ed2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ed2e:	d004      	beq.n	3400ed3a <HAL_RCCEx_PeriphCLKConfig+0x4fee>
3400ed30:	f240 61ff 	movw	r1, #1791	@ 0x6ff
3400ed34:	481c      	ldr	r0, [pc, #112]	@ (3400eda8 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400ed36:	f7f3 f961 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400ed3a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ed40:	2b00      	cmp	r3, #0
3400ed42:	d005      	beq.n	3400ed50 <HAL_RCCEx_PeriphCLKConfig+0x5004>
3400ed44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ed4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ed4e:	d904      	bls.n	3400ed5a <HAL_RCCEx_PeriphCLKConfig+0x500e>
3400ed50:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
3400ed54:	4814      	ldr	r0, [pc, #80]	@ (3400eda8 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400ed56:	f7f3 f951 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400ed5a:	4b14      	ldr	r3, [pc, #80]	@ (3400edac <HAL_RCCEx_PeriphCLKConfig+0x5060>)
3400ed5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400ed60:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ed64:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ed68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400ed6e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ed74:	3b01      	subs	r3, #1
3400ed76:	041b      	lsls	r3, r3, #16
3400ed78:	4313      	orrs	r3, r2
3400ed7a:	4a0c      	ldr	r2, [pc, #48]	@ (3400edac <HAL_RCCEx_PeriphCLKConfig+0x5060>)
3400ed7c:	430b      	orrs	r3, r1
3400ed7e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400ed82:	f7fa fd01 	bl	34009788 <LL_RCC_IC9_Enable>
3400ed86:	e01c      	b.n	3400edc2 <HAL_RCCEx_PeriphCLKConfig+0x5076>
3400ed88:	07011420 	.word	0x07011420
3400ed8c:	07001820 	.word	0x07001820
3400ed90:	07011820 	.word	0x07011820
3400ed94:	07021820 	.word	0x07021820
3400ed98:	07031820 	.word	0x07031820
3400ed9c:	07041820 	.word	0x07041820
3400eda0:	07051820 	.word	0x07051820
3400eda4:	07061820 	.word	0x07061820
3400eda8:	3401ecb0 	.word	0x3401ecb0
3400edac:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_CLKP)
3400edb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400edb4:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400edb8:	4b72      	ldr	r3, [pc, #456]	@ (3400ef84 <HAL_RCCEx_PeriphCLKConfig+0x5238>)
3400edba:	429a      	cmp	r2, r3
3400edbc:	d101      	bne.n	3400edc2 <HAL_RCCEx_PeriphCLKConfig+0x5076>
    {
      LL_RCC_CLKP_Enable();
3400edbe:	f7fa ffa3 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
3400edc2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400edc6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3400edca:	4618      	mov	r0, r3
3400edcc:	f7f9 ff34 	bl	34008c38 <LL_RCC_SetSPIClockSource>
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
3400edd0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400edd4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400edd8:	2100      	movs	r1, #0
3400edda:	6739      	str	r1, [r7, #112]	@ 0x70
3400eddc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3400ede0:	677b      	str	r3, [r7, #116]	@ 0x74
3400ede2:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
3400ede6:	4603      	mov	r3, r0
3400ede8:	460a      	mov	r2, r1
3400edea:	4313      	orrs	r3, r2
3400edec:	f000 80ee 	beq.w	3400efcc <HAL_RCCEx_PeriphCLKConfig+0x5280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
3400edf0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400edf4:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400edf8:	4b63      	ldr	r3, [pc, #396]	@ (3400ef88 <HAL_RCCEx_PeriphCLKConfig+0x523c>)
3400edfa:	429a      	cmp	r2, r3
3400edfc:	d02e      	beq.n	3400ee5c <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400edfe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee02:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400ee06:	4b61      	ldr	r3, [pc, #388]	@ (3400ef8c <HAL_RCCEx_PeriphCLKConfig+0x5240>)
3400ee08:	429a      	cmp	r2, r3
3400ee0a:	d027      	beq.n	3400ee5c <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400ee0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee10:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400ee14:	4b5e      	ldr	r3, [pc, #376]	@ (3400ef90 <HAL_RCCEx_PeriphCLKConfig+0x5244>)
3400ee16:	429a      	cmp	r2, r3
3400ee18:	d020      	beq.n	3400ee5c <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400ee1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee1e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400ee22:	4b5c      	ldr	r3, [pc, #368]	@ (3400ef94 <HAL_RCCEx_PeriphCLKConfig+0x5248>)
3400ee24:	429a      	cmp	r2, r3
3400ee26:	d019      	beq.n	3400ee5c <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400ee28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee2c:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400ee30:	4b59      	ldr	r3, [pc, #356]	@ (3400ef98 <HAL_RCCEx_PeriphCLKConfig+0x524c>)
3400ee32:	429a      	cmp	r2, r3
3400ee34:	d012      	beq.n	3400ee5c <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400ee36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee3a:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400ee3e:	4b57      	ldr	r3, [pc, #348]	@ (3400ef9c <HAL_RCCEx_PeriphCLKConfig+0x5250>)
3400ee40:	429a      	cmp	r2, r3
3400ee42:	d00b      	beq.n	3400ee5c <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400ee44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee48:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400ee4c:	4b54      	ldr	r3, [pc, #336]	@ (3400efa0 <HAL_RCCEx_PeriphCLKConfig+0x5254>)
3400ee4e:	429a      	cmp	r2, r3
3400ee50:	d004      	beq.n	3400ee5c <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400ee52:	f240 711a 	movw	r1, #1818	@ 0x71a
3400ee56:	4853      	ldr	r0, [pc, #332]	@ (3400efa4 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400ee58:	f7f3 f8d0 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC9)
3400ee5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee60:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400ee64:	4b4a      	ldr	r3, [pc, #296]	@ (3400ef90 <HAL_RCCEx_PeriphCLKConfig+0x5244>)
3400ee66:	429a      	cmp	r2, r3
3400ee68:	d142      	bne.n	3400eef0 <HAL_RCCEx_PeriphCLKConfig+0x51a4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400ee6a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ee70:	2b00      	cmp	r3, #0
3400ee72:	d016      	beq.n	3400eea2 <HAL_RCCEx_PeriphCLKConfig+0x5156>
3400ee74:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ee7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ee7e:	d010      	beq.n	3400eea2 <HAL_RCCEx_PeriphCLKConfig+0x5156>
3400ee80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ee86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ee8a:	d00a      	beq.n	3400eea2 <HAL_RCCEx_PeriphCLKConfig+0x5156>
3400ee8c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ee92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ee96:	d004      	beq.n	3400eea2 <HAL_RCCEx_PeriphCLKConfig+0x5156>
3400ee98:	f240 711f 	movw	r1, #1823	@ 0x71f
3400ee9c:	4841      	ldr	r0, [pc, #260]	@ (3400efa4 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400ee9e:	f7f3 f8ad 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400eea2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400eea8:	2b00      	cmp	r3, #0
3400eeaa:	d005      	beq.n	3400eeb8 <HAL_RCCEx_PeriphCLKConfig+0x516c>
3400eeac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eeb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400eeb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400eeb6:	d904      	bls.n	3400eec2 <HAL_RCCEx_PeriphCLKConfig+0x5176>
3400eeb8:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
3400eebc:	4839      	ldr	r0, [pc, #228]	@ (3400efa4 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400eebe:	f7f3 f89d 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400eec2:	4b39      	ldr	r3, [pc, #228]	@ (3400efa8 <HAL_RCCEx_PeriphCLKConfig+0x525c>)
3400eec4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400eec8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400eecc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400eed0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eed4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400eed6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eeda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400eedc:	3b01      	subs	r3, #1
3400eede:	041b      	lsls	r3, r3, #16
3400eee0:	4313      	orrs	r3, r2
3400eee2:	4a31      	ldr	r2, [pc, #196]	@ (3400efa8 <HAL_RCCEx_PeriphCLKConfig+0x525c>)
3400eee4:	430b      	orrs	r3, r1
3400eee6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400eeea:	f7fa fc4d 	bl	34009788 <LL_RCC_IC9_Enable>
3400eeee:	e066      	b.n	3400efbe <HAL_RCCEx_PeriphCLKConfig+0x5272>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC14)
3400eef0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eef4:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400eef8:	4b26      	ldr	r3, [pc, #152]	@ (3400ef94 <HAL_RCCEx_PeriphCLKConfig+0x5248>)
3400eefa:	429a      	cmp	r2, r3
3400eefc:	d156      	bne.n	3400efac <HAL_RCCEx_PeriphCLKConfig+0x5260>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400eefe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ef04:	2b00      	cmp	r3, #0
3400ef06:	d016      	beq.n	3400ef36 <HAL_RCCEx_PeriphCLKConfig+0x51ea>
3400ef08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ef0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ef12:	d010      	beq.n	3400ef36 <HAL_RCCEx_PeriphCLKConfig+0x51ea>
3400ef14:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ef1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ef1e:	d00a      	beq.n	3400ef36 <HAL_RCCEx_PeriphCLKConfig+0x51ea>
3400ef20:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ef26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ef2a:	d004      	beq.n	3400ef36 <HAL_RCCEx_PeriphCLKConfig+0x51ea>
3400ef2c:	f240 712c 	movw	r1, #1836	@ 0x72c
3400ef30:	481c      	ldr	r0, [pc, #112]	@ (3400efa4 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400ef32:	f7f3 f863 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400ef36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ef3c:	2b00      	cmp	r3, #0
3400ef3e:	d005      	beq.n	3400ef4c <HAL_RCCEx_PeriphCLKConfig+0x5200>
3400ef40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ef46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ef4a:	d904      	bls.n	3400ef56 <HAL_RCCEx_PeriphCLKConfig+0x520a>
3400ef4c:	f240 712d 	movw	r1, #1837	@ 0x72d
3400ef50:	4814      	ldr	r0, [pc, #80]	@ (3400efa4 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400ef52:	f7f3 f853 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400ef56:	4b14      	ldr	r3, [pc, #80]	@ (3400efa8 <HAL_RCCEx_PeriphCLKConfig+0x525c>)
3400ef58:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400ef5c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ef60:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ef64:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef68:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400ef6a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ef70:	3b01      	subs	r3, #1
3400ef72:	041b      	lsls	r3, r3, #16
3400ef74:	4313      	orrs	r3, r2
3400ef76:	4a0c      	ldr	r2, [pc, #48]	@ (3400efa8 <HAL_RCCEx_PeriphCLKConfig+0x525c>)
3400ef78:	430b      	orrs	r3, r1
3400ef7a:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400ef7e:	f7fa fd03 	bl	34009988 <LL_RCC_IC14_Enable>
3400ef82:	e01c      	b.n	3400efbe <HAL_RCCEx_PeriphCLKConfig+0x5272>
3400ef84:	07011820 	.word	0x07011820
3400ef88:	07000030 	.word	0x07000030
3400ef8c:	07010030 	.word	0x07010030
3400ef90:	07020030 	.word	0x07020030
3400ef94:	07030030 	.word	0x07030030
3400ef98:	07040030 	.word	0x07040030
3400ef9c:	07050030 	.word	0x07050030
3400efa0:	07060030 	.word	0x07060030
3400efa4:	3401ecb0 	.word	0x3401ecb0
3400efa8:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_CLKP)
3400efac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400efb0:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400efb4:	4b72      	ldr	r3, [pc, #456]	@ (3400f180 <HAL_RCCEx_PeriphCLKConfig+0x5434>)
3400efb6:	429a      	cmp	r2, r3
3400efb8:	d101      	bne.n	3400efbe <HAL_RCCEx_PeriphCLKConfig+0x5272>
    {
      LL_RCC_CLKP_Enable();
3400efba:	f7fa fea5 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART1 clock */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
3400efbe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400efc2:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
3400efc6:	4618      	mov	r0, r3
3400efc8:	f7f9 fe41 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
3400efcc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400efd0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400efd4:	2100      	movs	r1, #0
3400efd6:	66b9      	str	r1, [r7, #104]	@ 0x68
3400efd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400efdc:	66fb      	str	r3, [r7, #108]	@ 0x6c
3400efde:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
3400efe2:	4603      	mov	r3, r0
3400efe4:	460a      	mov	r2, r1
3400efe6:	4313      	orrs	r3, r2
3400efe8:	f000 80ee 	beq.w	3400f1c8 <HAL_RCCEx_PeriphCLKConfig+0x547c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
3400efec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eff0:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400eff4:	4b63      	ldr	r3, [pc, #396]	@ (3400f184 <HAL_RCCEx_PeriphCLKConfig+0x5438>)
3400eff6:	429a      	cmp	r2, r3
3400eff8:	d02e      	beq.n	3400f058 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400effa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400effe:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400f002:	4b61      	ldr	r3, [pc, #388]	@ (3400f188 <HAL_RCCEx_PeriphCLKConfig+0x543c>)
3400f004:	429a      	cmp	r2, r3
3400f006:	d027      	beq.n	3400f058 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400f008:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f00c:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400f010:	4b5e      	ldr	r3, [pc, #376]	@ (3400f18c <HAL_RCCEx_PeriphCLKConfig+0x5440>)
3400f012:	429a      	cmp	r2, r3
3400f014:	d020      	beq.n	3400f058 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400f016:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f01a:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400f01e:	4b5c      	ldr	r3, [pc, #368]	@ (3400f190 <HAL_RCCEx_PeriphCLKConfig+0x5444>)
3400f020:	429a      	cmp	r2, r3
3400f022:	d019      	beq.n	3400f058 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400f024:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f028:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400f02c:	4b59      	ldr	r3, [pc, #356]	@ (3400f194 <HAL_RCCEx_PeriphCLKConfig+0x5448>)
3400f02e:	429a      	cmp	r2, r3
3400f030:	d012      	beq.n	3400f058 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400f032:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f036:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400f03a:	4b57      	ldr	r3, [pc, #348]	@ (3400f198 <HAL_RCCEx_PeriphCLKConfig+0x544c>)
3400f03c:	429a      	cmp	r2, r3
3400f03e:	d00b      	beq.n	3400f058 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400f040:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f044:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400f048:	4b54      	ldr	r3, [pc, #336]	@ (3400f19c <HAL_RCCEx_PeriphCLKConfig+0x5450>)
3400f04a:	429a      	cmp	r2, r3
3400f04c:	d004      	beq.n	3400f058 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400f04e:	f240 7147 	movw	r1, #1863	@ 0x747
3400f052:	4853      	ldr	r0, [pc, #332]	@ (3400f1a0 <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400f054:	f7f2 ffd2 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC9)
3400f058:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f05c:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400f060:	4b4a      	ldr	r3, [pc, #296]	@ (3400f18c <HAL_RCCEx_PeriphCLKConfig+0x5440>)
3400f062:	429a      	cmp	r2, r3
3400f064:	d142      	bne.n	3400f0ec <HAL_RCCEx_PeriphCLKConfig+0x53a0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f066:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f06a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f06c:	2b00      	cmp	r3, #0
3400f06e:	d016      	beq.n	3400f09e <HAL_RCCEx_PeriphCLKConfig+0x5352>
3400f070:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f074:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f076:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f07a:	d010      	beq.n	3400f09e <HAL_RCCEx_PeriphCLKConfig+0x5352>
3400f07c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f086:	d00a      	beq.n	3400f09e <HAL_RCCEx_PeriphCLKConfig+0x5352>
3400f088:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f08c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f08e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f092:	d004      	beq.n	3400f09e <HAL_RCCEx_PeriphCLKConfig+0x5352>
3400f094:	f240 714c 	movw	r1, #1868	@ 0x74c
3400f098:	4841      	ldr	r0, [pc, #260]	@ (3400f1a0 <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400f09a:	f7f2 ffaf 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f09e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f0a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f0a4:	2b00      	cmp	r3, #0
3400f0a6:	d005      	beq.n	3400f0b4 <HAL_RCCEx_PeriphCLKConfig+0x5368>
3400f0a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f0ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f0ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f0b2:	d904      	bls.n	3400f0be <HAL_RCCEx_PeriphCLKConfig+0x5372>
3400f0b4:	f240 714d 	movw	r1, #1869	@ 0x74d
3400f0b8:	4839      	ldr	r0, [pc, #228]	@ (3400f1a0 <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400f0ba:	f7f2 ff9f 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f0be:	4b39      	ldr	r3, [pc, #228]	@ (3400f1a4 <HAL_RCCEx_PeriphCLKConfig+0x5458>)
3400f0c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f0c4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f0c8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f0cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f0d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f0d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f0d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f0d8:	3b01      	subs	r3, #1
3400f0da:	041b      	lsls	r3, r3, #16
3400f0dc:	4313      	orrs	r3, r2
3400f0de:	4a31      	ldr	r2, [pc, #196]	@ (3400f1a4 <HAL_RCCEx_PeriphCLKConfig+0x5458>)
3400f0e0:	430b      	orrs	r3, r1
3400f0e2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f0e6:	f7fa fb4f 	bl	34009788 <LL_RCC_IC9_Enable>
3400f0ea:	e066      	b.n	3400f1ba <HAL_RCCEx_PeriphCLKConfig+0x546e>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC14)
3400f0ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f0f0:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400f0f4:	4b26      	ldr	r3, [pc, #152]	@ (3400f190 <HAL_RCCEx_PeriphCLKConfig+0x5444>)
3400f0f6:	429a      	cmp	r2, r3
3400f0f8:	d156      	bne.n	3400f1a8 <HAL_RCCEx_PeriphCLKConfig+0x545c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f0fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f0fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f100:	2b00      	cmp	r3, #0
3400f102:	d016      	beq.n	3400f132 <HAL_RCCEx_PeriphCLKConfig+0x53e6>
3400f104:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f10a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f10e:	d010      	beq.n	3400f132 <HAL_RCCEx_PeriphCLKConfig+0x53e6>
3400f110:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f116:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f11a:	d00a      	beq.n	3400f132 <HAL_RCCEx_PeriphCLKConfig+0x53e6>
3400f11c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f122:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f126:	d004      	beq.n	3400f132 <HAL_RCCEx_PeriphCLKConfig+0x53e6>
3400f128:	f240 7159 	movw	r1, #1881	@ 0x759
3400f12c:	481c      	ldr	r0, [pc, #112]	@ (3400f1a0 <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400f12e:	f7f2 ff65 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f132:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f138:	2b00      	cmp	r3, #0
3400f13a:	d005      	beq.n	3400f148 <HAL_RCCEx_PeriphCLKConfig+0x53fc>
3400f13c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f146:	d904      	bls.n	3400f152 <HAL_RCCEx_PeriphCLKConfig+0x5406>
3400f148:	f240 715a 	movw	r1, #1882	@ 0x75a
3400f14c:	4814      	ldr	r0, [pc, #80]	@ (3400f1a0 <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400f14e:	f7f2 ff55 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f152:	4b14      	ldr	r3, [pc, #80]	@ (3400f1a4 <HAL_RCCEx_PeriphCLKConfig+0x5458>)
3400f154:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f158:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f15c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f160:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f164:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f166:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f16a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f16c:	3b01      	subs	r3, #1
3400f16e:	041b      	lsls	r3, r3, #16
3400f170:	4313      	orrs	r3, r2
3400f172:	4a0c      	ldr	r2, [pc, #48]	@ (3400f1a4 <HAL_RCCEx_PeriphCLKConfig+0x5458>)
3400f174:	430b      	orrs	r3, r1
3400f176:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f17a:	f7fa fc05 	bl	34009988 <LL_RCC_IC14_Enable>
3400f17e:	e01c      	b.n	3400f1ba <HAL_RCCEx_PeriphCLKConfig+0x546e>
3400f180:	07010030 	.word	0x07010030
3400f184:	07000430 	.word	0x07000430
3400f188:	07010430 	.word	0x07010430
3400f18c:	07020430 	.word	0x07020430
3400f190:	07030430 	.word	0x07030430
3400f194:	07040430 	.word	0x07040430
3400f198:	07050430 	.word	0x07050430
3400f19c:	07060430 	.word	0x07060430
3400f1a0:	3401ecb0 	.word	0x3401ecb0
3400f1a4:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_CLKP)
3400f1a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1ac:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400f1b0:	4b72      	ldr	r3, [pc, #456]	@ (3400f37c <HAL_RCCEx_PeriphCLKConfig+0x5630>)
3400f1b2:	429a      	cmp	r2, r3
3400f1b4:	d101      	bne.n	3400f1ba <HAL_RCCEx_PeriphCLKConfig+0x546e>
    {
      LL_RCC_CLKP_Enable();
3400f1b6:	f7fa fda7 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART2 clock */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
3400f1ba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1be:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
3400f1c2:	4618      	mov	r0, r3
3400f1c4:	f7f9 fd43 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART3 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
3400f1c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f1d0:	2100      	movs	r1, #0
3400f1d2:	6639      	str	r1, [r7, #96]	@ 0x60
3400f1d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3400f1d8:	667b      	str	r3, [r7, #100]	@ 0x64
3400f1da:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
3400f1de:	4603      	mov	r3, r0
3400f1e0:	460a      	mov	r2, r1
3400f1e2:	4313      	orrs	r3, r2
3400f1e4:	f000 80ee 	beq.w	3400f3c4 <HAL_RCCEx_PeriphCLKConfig+0x5678>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
3400f1e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1ec:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f1f0:	4b63      	ldr	r3, [pc, #396]	@ (3400f380 <HAL_RCCEx_PeriphCLKConfig+0x5634>)
3400f1f2:	429a      	cmp	r2, r3
3400f1f4:	d02e      	beq.n	3400f254 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400f1f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1fa:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f1fe:	4b61      	ldr	r3, [pc, #388]	@ (3400f384 <HAL_RCCEx_PeriphCLKConfig+0x5638>)
3400f200:	429a      	cmp	r2, r3
3400f202:	d027      	beq.n	3400f254 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400f204:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f208:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f20c:	4b5e      	ldr	r3, [pc, #376]	@ (3400f388 <HAL_RCCEx_PeriphCLKConfig+0x563c>)
3400f20e:	429a      	cmp	r2, r3
3400f210:	d020      	beq.n	3400f254 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400f212:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f216:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f21a:	4b5c      	ldr	r3, [pc, #368]	@ (3400f38c <HAL_RCCEx_PeriphCLKConfig+0x5640>)
3400f21c:	429a      	cmp	r2, r3
3400f21e:	d019      	beq.n	3400f254 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400f220:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f224:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f228:	4b59      	ldr	r3, [pc, #356]	@ (3400f390 <HAL_RCCEx_PeriphCLKConfig+0x5644>)
3400f22a:	429a      	cmp	r2, r3
3400f22c:	d012      	beq.n	3400f254 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400f22e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f232:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f236:	4b57      	ldr	r3, [pc, #348]	@ (3400f394 <HAL_RCCEx_PeriphCLKConfig+0x5648>)
3400f238:	429a      	cmp	r2, r3
3400f23a:	d00b      	beq.n	3400f254 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400f23c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f240:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f244:	4b54      	ldr	r3, [pc, #336]	@ (3400f398 <HAL_RCCEx_PeriphCLKConfig+0x564c>)
3400f246:	429a      	cmp	r2, r3
3400f248:	d004      	beq.n	3400f254 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400f24a:	f240 7174 	movw	r1, #1908	@ 0x774
3400f24e:	4853      	ldr	r0, [pc, #332]	@ (3400f39c <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400f250:	f7f2 fed4 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC9)
3400f254:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f258:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f25c:	4b4a      	ldr	r3, [pc, #296]	@ (3400f388 <HAL_RCCEx_PeriphCLKConfig+0x563c>)
3400f25e:	429a      	cmp	r2, r3
3400f260:	d142      	bne.n	3400f2e8 <HAL_RCCEx_PeriphCLKConfig+0x559c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f262:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f266:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f268:	2b00      	cmp	r3, #0
3400f26a:	d016      	beq.n	3400f29a <HAL_RCCEx_PeriphCLKConfig+0x554e>
3400f26c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f270:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f272:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f276:	d010      	beq.n	3400f29a <HAL_RCCEx_PeriphCLKConfig+0x554e>
3400f278:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f27c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f27e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f282:	d00a      	beq.n	3400f29a <HAL_RCCEx_PeriphCLKConfig+0x554e>
3400f284:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f288:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f28a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f28e:	d004      	beq.n	3400f29a <HAL_RCCEx_PeriphCLKConfig+0x554e>
3400f290:	f240 7179 	movw	r1, #1913	@ 0x779
3400f294:	4841      	ldr	r0, [pc, #260]	@ (3400f39c <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400f296:	f7f2 feb1 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f29a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f29e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f2a0:	2b00      	cmp	r3, #0
3400f2a2:	d005      	beq.n	3400f2b0 <HAL_RCCEx_PeriphCLKConfig+0x5564>
3400f2a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f2a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f2aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f2ae:	d904      	bls.n	3400f2ba <HAL_RCCEx_PeriphCLKConfig+0x556e>
3400f2b0:	f240 717a 	movw	r1, #1914	@ 0x77a
3400f2b4:	4839      	ldr	r0, [pc, #228]	@ (3400f39c <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400f2b6:	f7f2 fea1 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f2ba:	4b39      	ldr	r3, [pc, #228]	@ (3400f3a0 <HAL_RCCEx_PeriphCLKConfig+0x5654>)
3400f2bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f2c0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f2c4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f2c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f2cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f2ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f2d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f2d4:	3b01      	subs	r3, #1
3400f2d6:	041b      	lsls	r3, r3, #16
3400f2d8:	4313      	orrs	r3, r2
3400f2da:	4a31      	ldr	r2, [pc, #196]	@ (3400f3a0 <HAL_RCCEx_PeriphCLKConfig+0x5654>)
3400f2dc:	430b      	orrs	r3, r1
3400f2de:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f2e2:	f7fa fa51 	bl	34009788 <LL_RCC_IC9_Enable>
3400f2e6:	e066      	b.n	3400f3b6 <HAL_RCCEx_PeriphCLKConfig+0x566a>
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC14)
3400f2e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f2ec:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f2f0:	4b26      	ldr	r3, [pc, #152]	@ (3400f38c <HAL_RCCEx_PeriphCLKConfig+0x5640>)
3400f2f2:	429a      	cmp	r2, r3
3400f2f4:	d156      	bne.n	3400f3a4 <HAL_RCCEx_PeriphCLKConfig+0x5658>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f2f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f2fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f2fc:	2b00      	cmp	r3, #0
3400f2fe:	d016      	beq.n	3400f32e <HAL_RCCEx_PeriphCLKConfig+0x55e2>
3400f300:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f306:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f30a:	d010      	beq.n	3400f32e <HAL_RCCEx_PeriphCLKConfig+0x55e2>
3400f30c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f312:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f316:	d00a      	beq.n	3400f32e <HAL_RCCEx_PeriphCLKConfig+0x55e2>
3400f318:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f31c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f31e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f322:	d004      	beq.n	3400f32e <HAL_RCCEx_PeriphCLKConfig+0x55e2>
3400f324:	f240 7186 	movw	r1, #1926	@ 0x786
3400f328:	481c      	ldr	r0, [pc, #112]	@ (3400f39c <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400f32a:	f7f2 fe67 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f32e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f332:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f334:	2b00      	cmp	r3, #0
3400f336:	d005      	beq.n	3400f344 <HAL_RCCEx_PeriphCLKConfig+0x55f8>
3400f338:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f33c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f33e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f342:	d904      	bls.n	3400f34e <HAL_RCCEx_PeriphCLKConfig+0x5602>
3400f344:	f240 7187 	movw	r1, #1927	@ 0x787
3400f348:	4814      	ldr	r0, [pc, #80]	@ (3400f39c <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400f34a:	f7f2 fe57 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f34e:	4b14      	ldr	r3, [pc, #80]	@ (3400f3a0 <HAL_RCCEx_PeriphCLKConfig+0x5654>)
3400f350:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f354:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f358:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f35c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f360:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f362:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f366:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f368:	3b01      	subs	r3, #1
3400f36a:	041b      	lsls	r3, r3, #16
3400f36c:	4313      	orrs	r3, r2
3400f36e:	4a0c      	ldr	r2, [pc, #48]	@ (3400f3a0 <HAL_RCCEx_PeriphCLKConfig+0x5654>)
3400f370:	430b      	orrs	r3, r1
3400f372:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f376:	f7fa fb07 	bl	34009988 <LL_RCC_IC14_Enable>
3400f37a:	e01c      	b.n	3400f3b6 <HAL_RCCEx_PeriphCLKConfig+0x566a>
3400f37c:	07010430 	.word	0x07010430
3400f380:	07000830 	.word	0x07000830
3400f384:	07010830 	.word	0x07010830
3400f388:	07020830 	.word	0x07020830
3400f38c:	07030830 	.word	0x07030830
3400f390:	07040830 	.word	0x07040830
3400f394:	07050830 	.word	0x07050830
3400f398:	07060830 	.word	0x07060830
3400f39c:	3401ecb0 	.word	0x3401ecb0
3400f3a0:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_CLKP)
3400f3a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3a8:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f3ac:	4b72      	ldr	r3, [pc, #456]	@ (3400f578 <HAL_RCCEx_PeriphCLKConfig+0x582c>)
3400f3ae:	429a      	cmp	r2, r3
3400f3b0:	d101      	bne.n	3400f3b6 <HAL_RCCEx_PeriphCLKConfig+0x566a>
    {
      LL_RCC_CLKP_Enable();
3400f3b2:	f7fa fca9 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART3 clock */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
3400f3b6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3ba:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
3400f3be:	4618      	mov	r0, r3
3400f3c0:	f7f9 fc45 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART4 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
3400f3c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f3cc:	2100      	movs	r1, #0
3400f3ce:	65b9      	str	r1, [r7, #88]	@ 0x58
3400f3d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3400f3d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
3400f3d6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
3400f3da:	4603      	mov	r3, r0
3400f3dc:	460a      	mov	r2, r1
3400f3de:	4313      	orrs	r3, r2
3400f3e0:	f000 80ee 	beq.w	3400f5c0 <HAL_RCCEx_PeriphCLKConfig+0x5874>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
3400f3e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3e8:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f3ec:	4b63      	ldr	r3, [pc, #396]	@ (3400f57c <HAL_RCCEx_PeriphCLKConfig+0x5830>)
3400f3ee:	429a      	cmp	r2, r3
3400f3f0:	d02e      	beq.n	3400f450 <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f3f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3f6:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f3fa:	4b61      	ldr	r3, [pc, #388]	@ (3400f580 <HAL_RCCEx_PeriphCLKConfig+0x5834>)
3400f3fc:	429a      	cmp	r2, r3
3400f3fe:	d027      	beq.n	3400f450 <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f400:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f404:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f408:	4b5e      	ldr	r3, [pc, #376]	@ (3400f584 <HAL_RCCEx_PeriphCLKConfig+0x5838>)
3400f40a:	429a      	cmp	r2, r3
3400f40c:	d020      	beq.n	3400f450 <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f40e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f412:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f416:	4b5c      	ldr	r3, [pc, #368]	@ (3400f588 <HAL_RCCEx_PeriphCLKConfig+0x583c>)
3400f418:	429a      	cmp	r2, r3
3400f41a:	d019      	beq.n	3400f450 <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f41c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f420:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f424:	4b59      	ldr	r3, [pc, #356]	@ (3400f58c <HAL_RCCEx_PeriphCLKConfig+0x5840>)
3400f426:	429a      	cmp	r2, r3
3400f428:	d012      	beq.n	3400f450 <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f42a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f42e:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f432:	4b57      	ldr	r3, [pc, #348]	@ (3400f590 <HAL_RCCEx_PeriphCLKConfig+0x5844>)
3400f434:	429a      	cmp	r2, r3
3400f436:	d00b      	beq.n	3400f450 <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f438:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f43c:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f440:	4b54      	ldr	r3, [pc, #336]	@ (3400f594 <HAL_RCCEx_PeriphCLKConfig+0x5848>)
3400f442:	429a      	cmp	r2, r3
3400f444:	d004      	beq.n	3400f450 <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f446:	f240 71a1 	movw	r1, #1953	@ 0x7a1
3400f44a:	4853      	ldr	r0, [pc, #332]	@ (3400f598 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f44c:	f7f2 fdd6 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC9)
3400f450:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f454:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f458:	4b4a      	ldr	r3, [pc, #296]	@ (3400f584 <HAL_RCCEx_PeriphCLKConfig+0x5838>)
3400f45a:	429a      	cmp	r2, r3
3400f45c:	d142      	bne.n	3400f4e4 <HAL_RCCEx_PeriphCLKConfig+0x5798>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f45e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f464:	2b00      	cmp	r3, #0
3400f466:	d016      	beq.n	3400f496 <HAL_RCCEx_PeriphCLKConfig+0x574a>
3400f468:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f46c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f46e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f472:	d010      	beq.n	3400f496 <HAL_RCCEx_PeriphCLKConfig+0x574a>
3400f474:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f478:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f47a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f47e:	d00a      	beq.n	3400f496 <HAL_RCCEx_PeriphCLKConfig+0x574a>
3400f480:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f486:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f48a:	d004      	beq.n	3400f496 <HAL_RCCEx_PeriphCLKConfig+0x574a>
3400f48c:	f240 71a6 	movw	r1, #1958	@ 0x7a6
3400f490:	4841      	ldr	r0, [pc, #260]	@ (3400f598 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f492:	f7f2 fdb3 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f496:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f49a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f49c:	2b00      	cmp	r3, #0
3400f49e:	d005      	beq.n	3400f4ac <HAL_RCCEx_PeriphCLKConfig+0x5760>
3400f4a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f4a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f4a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f4aa:	d904      	bls.n	3400f4b6 <HAL_RCCEx_PeriphCLKConfig+0x576a>
3400f4ac:	f240 71a7 	movw	r1, #1959	@ 0x7a7
3400f4b0:	4839      	ldr	r0, [pc, #228]	@ (3400f598 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f4b2:	f7f2 fda3 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f4b6:	4b39      	ldr	r3, [pc, #228]	@ (3400f59c <HAL_RCCEx_PeriphCLKConfig+0x5850>)
3400f4b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f4bc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f4c0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f4c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f4c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f4ca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f4ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f4d0:	3b01      	subs	r3, #1
3400f4d2:	041b      	lsls	r3, r3, #16
3400f4d4:	4313      	orrs	r3, r2
3400f4d6:	4a31      	ldr	r2, [pc, #196]	@ (3400f59c <HAL_RCCEx_PeriphCLKConfig+0x5850>)
3400f4d8:	430b      	orrs	r3, r1
3400f4da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f4de:	f7fa f953 	bl	34009788 <LL_RCC_IC9_Enable>
3400f4e2:	e066      	b.n	3400f5b2 <HAL_RCCEx_PeriphCLKConfig+0x5866>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC14)
3400f4e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f4e8:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f4ec:	4b26      	ldr	r3, [pc, #152]	@ (3400f588 <HAL_RCCEx_PeriphCLKConfig+0x583c>)
3400f4ee:	429a      	cmp	r2, r3
3400f4f0:	d156      	bne.n	3400f5a0 <HAL_RCCEx_PeriphCLKConfig+0x5854>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f4f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f4f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f4f8:	2b00      	cmp	r3, #0
3400f4fa:	d016      	beq.n	3400f52a <HAL_RCCEx_PeriphCLKConfig+0x57de>
3400f4fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f502:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f506:	d010      	beq.n	3400f52a <HAL_RCCEx_PeriphCLKConfig+0x57de>
3400f508:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f50c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f50e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f512:	d00a      	beq.n	3400f52a <HAL_RCCEx_PeriphCLKConfig+0x57de>
3400f514:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f51a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f51e:	d004      	beq.n	3400f52a <HAL_RCCEx_PeriphCLKConfig+0x57de>
3400f520:	f240 71b3 	movw	r1, #1971	@ 0x7b3
3400f524:	481c      	ldr	r0, [pc, #112]	@ (3400f598 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f526:	f7f2 fd69 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f52a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f52e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f530:	2b00      	cmp	r3, #0
3400f532:	d005      	beq.n	3400f540 <HAL_RCCEx_PeriphCLKConfig+0x57f4>
3400f534:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f538:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f53a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f53e:	d904      	bls.n	3400f54a <HAL_RCCEx_PeriphCLKConfig+0x57fe>
3400f540:	f240 71b4 	movw	r1, #1972	@ 0x7b4
3400f544:	4814      	ldr	r0, [pc, #80]	@ (3400f598 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f546:	f7f2 fd59 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f54a:	4b14      	ldr	r3, [pc, #80]	@ (3400f59c <HAL_RCCEx_PeriphCLKConfig+0x5850>)
3400f54c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f550:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f554:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f558:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f55c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f55e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f562:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f564:	3b01      	subs	r3, #1
3400f566:	041b      	lsls	r3, r3, #16
3400f568:	4313      	orrs	r3, r2
3400f56a:	4a0c      	ldr	r2, [pc, #48]	@ (3400f59c <HAL_RCCEx_PeriphCLKConfig+0x5850>)
3400f56c:	430b      	orrs	r3, r1
3400f56e:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f572:	f7fa fa09 	bl	34009988 <LL_RCC_IC14_Enable>
3400f576:	e01c      	b.n	3400f5b2 <HAL_RCCEx_PeriphCLKConfig+0x5866>
3400f578:	07010830 	.word	0x07010830
3400f57c:	07000c30 	.word	0x07000c30
3400f580:	07010c30 	.word	0x07010c30
3400f584:	07020c30 	.word	0x07020c30
3400f588:	07030c30 	.word	0x07030c30
3400f58c:	07040c30 	.word	0x07040c30
3400f590:	07050c30 	.word	0x07050c30
3400f594:	07060c30 	.word	0x07060c30
3400f598:	3401ecb0 	.word	0x3401ecb0
3400f59c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_CLKP)
3400f5a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5a4:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f5a8:	4b72      	ldr	r3, [pc, #456]	@ (3400f774 <HAL_RCCEx_PeriphCLKConfig+0x5a28>)
3400f5aa:	429a      	cmp	r2, r3
3400f5ac:	d101      	bne.n	3400f5b2 <HAL_RCCEx_PeriphCLKConfig+0x5866>
    {
      LL_RCC_CLKP_Enable();
3400f5ae:	f7fa fbab 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART4 clock */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
3400f5b2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5b6:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3400f5ba:	4618      	mov	r0, r3
3400f5bc:	f7f9 fb47 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART5 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
3400f5c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f5c8:	2100      	movs	r1, #0
3400f5ca:	6539      	str	r1, [r7, #80]	@ 0x50
3400f5cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3400f5d0:	657b      	str	r3, [r7, #84]	@ 0x54
3400f5d2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
3400f5d6:	4603      	mov	r3, r0
3400f5d8:	460a      	mov	r2, r1
3400f5da:	4313      	orrs	r3, r2
3400f5dc:	f000 80ee 	beq.w	3400f7bc <HAL_RCCEx_PeriphCLKConfig+0x5a70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
3400f5e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5e4:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f5e8:	4b63      	ldr	r3, [pc, #396]	@ (3400f778 <HAL_RCCEx_PeriphCLKConfig+0x5a2c>)
3400f5ea:	429a      	cmp	r2, r3
3400f5ec:	d02e      	beq.n	3400f64c <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f5ee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5f2:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f5f6:	4b61      	ldr	r3, [pc, #388]	@ (3400f77c <HAL_RCCEx_PeriphCLKConfig+0x5a30>)
3400f5f8:	429a      	cmp	r2, r3
3400f5fa:	d027      	beq.n	3400f64c <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f5fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f600:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f604:	4b5e      	ldr	r3, [pc, #376]	@ (3400f780 <HAL_RCCEx_PeriphCLKConfig+0x5a34>)
3400f606:	429a      	cmp	r2, r3
3400f608:	d020      	beq.n	3400f64c <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f60a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f60e:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f612:	4b5c      	ldr	r3, [pc, #368]	@ (3400f784 <HAL_RCCEx_PeriphCLKConfig+0x5a38>)
3400f614:	429a      	cmp	r2, r3
3400f616:	d019      	beq.n	3400f64c <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f618:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f61c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f620:	4b59      	ldr	r3, [pc, #356]	@ (3400f788 <HAL_RCCEx_PeriphCLKConfig+0x5a3c>)
3400f622:	429a      	cmp	r2, r3
3400f624:	d012      	beq.n	3400f64c <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f626:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f62a:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f62e:	4b57      	ldr	r3, [pc, #348]	@ (3400f78c <HAL_RCCEx_PeriphCLKConfig+0x5a40>)
3400f630:	429a      	cmp	r2, r3
3400f632:	d00b      	beq.n	3400f64c <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f634:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f638:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f63c:	4b54      	ldr	r3, [pc, #336]	@ (3400f790 <HAL_RCCEx_PeriphCLKConfig+0x5a44>)
3400f63e:	429a      	cmp	r2, r3
3400f640:	d004      	beq.n	3400f64c <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f642:	f240 71ce 	movw	r1, #1998	@ 0x7ce
3400f646:	4853      	ldr	r0, [pc, #332]	@ (3400f794 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f648:	f7f2 fcd8 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC9)
3400f64c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f650:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f654:	4b4a      	ldr	r3, [pc, #296]	@ (3400f780 <HAL_RCCEx_PeriphCLKConfig+0x5a34>)
3400f656:	429a      	cmp	r2, r3
3400f658:	d142      	bne.n	3400f6e0 <HAL_RCCEx_PeriphCLKConfig+0x5994>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f65a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f65e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f660:	2b00      	cmp	r3, #0
3400f662:	d016      	beq.n	3400f692 <HAL_RCCEx_PeriphCLKConfig+0x5946>
3400f664:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f66a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f66e:	d010      	beq.n	3400f692 <HAL_RCCEx_PeriphCLKConfig+0x5946>
3400f670:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f674:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f676:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f67a:	d00a      	beq.n	3400f692 <HAL_RCCEx_PeriphCLKConfig+0x5946>
3400f67c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f682:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f686:	d004      	beq.n	3400f692 <HAL_RCCEx_PeriphCLKConfig+0x5946>
3400f688:	f240 71d3 	movw	r1, #2003	@ 0x7d3
3400f68c:	4841      	ldr	r0, [pc, #260]	@ (3400f794 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f68e:	f7f2 fcb5 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f692:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f698:	2b00      	cmp	r3, #0
3400f69a:	d005      	beq.n	3400f6a8 <HAL_RCCEx_PeriphCLKConfig+0x595c>
3400f69c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f6a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f6a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f6a6:	d904      	bls.n	3400f6b2 <HAL_RCCEx_PeriphCLKConfig+0x5966>
3400f6a8:	f240 71d4 	movw	r1, #2004	@ 0x7d4
3400f6ac:	4839      	ldr	r0, [pc, #228]	@ (3400f794 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f6ae:	f7f2 fca5 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f6b2:	4b39      	ldr	r3, [pc, #228]	@ (3400f798 <HAL_RCCEx_PeriphCLKConfig+0x5a4c>)
3400f6b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f6b8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f6bc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f6c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f6c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f6c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f6ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f6cc:	3b01      	subs	r3, #1
3400f6ce:	041b      	lsls	r3, r3, #16
3400f6d0:	4313      	orrs	r3, r2
3400f6d2:	4a31      	ldr	r2, [pc, #196]	@ (3400f798 <HAL_RCCEx_PeriphCLKConfig+0x5a4c>)
3400f6d4:	430b      	orrs	r3, r1
3400f6d6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f6da:	f7fa f855 	bl	34009788 <LL_RCC_IC9_Enable>
3400f6de:	e066      	b.n	3400f7ae <HAL_RCCEx_PeriphCLKConfig+0x5a62>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC14)
3400f6e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f6e4:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f6e8:	4b26      	ldr	r3, [pc, #152]	@ (3400f784 <HAL_RCCEx_PeriphCLKConfig+0x5a38>)
3400f6ea:	429a      	cmp	r2, r3
3400f6ec:	d156      	bne.n	3400f79c <HAL_RCCEx_PeriphCLKConfig+0x5a50>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f6ee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f6f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f6f4:	2b00      	cmp	r3, #0
3400f6f6:	d016      	beq.n	3400f726 <HAL_RCCEx_PeriphCLKConfig+0x59da>
3400f6f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f6fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f6fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f702:	d010      	beq.n	3400f726 <HAL_RCCEx_PeriphCLKConfig+0x59da>
3400f704:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f70a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f70e:	d00a      	beq.n	3400f726 <HAL_RCCEx_PeriphCLKConfig+0x59da>
3400f710:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f716:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f71a:	d004      	beq.n	3400f726 <HAL_RCCEx_PeriphCLKConfig+0x59da>
3400f71c:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
3400f720:	481c      	ldr	r0, [pc, #112]	@ (3400f794 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f722:	f7f2 fc6b 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f726:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f72a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f72c:	2b00      	cmp	r3, #0
3400f72e:	d005      	beq.n	3400f73c <HAL_RCCEx_PeriphCLKConfig+0x59f0>
3400f730:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f734:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f73a:	d904      	bls.n	3400f746 <HAL_RCCEx_PeriphCLKConfig+0x59fa>
3400f73c:	f240 71e1 	movw	r1, #2017	@ 0x7e1
3400f740:	4814      	ldr	r0, [pc, #80]	@ (3400f794 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f742:	f7f2 fc5b 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f746:	4b14      	ldr	r3, [pc, #80]	@ (3400f798 <HAL_RCCEx_PeriphCLKConfig+0x5a4c>)
3400f748:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f74c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f750:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f754:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f758:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f75a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f75e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f760:	3b01      	subs	r3, #1
3400f762:	041b      	lsls	r3, r3, #16
3400f764:	4313      	orrs	r3, r2
3400f766:	4a0c      	ldr	r2, [pc, #48]	@ (3400f798 <HAL_RCCEx_PeriphCLKConfig+0x5a4c>)
3400f768:	430b      	orrs	r3, r1
3400f76a:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f76e:	f7fa f90b 	bl	34009988 <LL_RCC_IC14_Enable>
3400f772:	e01c      	b.n	3400f7ae <HAL_RCCEx_PeriphCLKConfig+0x5a62>
3400f774:	07010c30 	.word	0x07010c30
3400f778:	07001030 	.word	0x07001030
3400f77c:	07011030 	.word	0x07011030
3400f780:	07021030 	.word	0x07021030
3400f784:	07031030 	.word	0x07031030
3400f788:	07041030 	.word	0x07041030
3400f78c:	07051030 	.word	0x07051030
3400f790:	07061030 	.word	0x07061030
3400f794:	3401ecb0 	.word	0x3401ecb0
3400f798:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_CLKP)
3400f79c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7a0:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f7a4:	4b72      	ldr	r3, [pc, #456]	@ (3400f970 <HAL_RCCEx_PeriphCLKConfig+0x5c24>)
3400f7a6:	429a      	cmp	r2, r3
3400f7a8:	d101      	bne.n	3400f7ae <HAL_RCCEx_PeriphCLKConfig+0x5a62>
    {
      LL_RCC_CLKP_Enable();
3400f7aa:	f7fa faad 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART5 clock */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
3400f7ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7b2:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
3400f7b6:	4618      	mov	r0, r3
3400f7b8:	f7f9 fa49 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
3400f7bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f7c4:	2100      	movs	r1, #0
3400f7c6:	64b9      	str	r1, [r7, #72]	@ 0x48
3400f7c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3400f7cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
3400f7ce:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
3400f7d2:	4603      	mov	r3, r0
3400f7d4:	460a      	mov	r2, r1
3400f7d6:	4313      	orrs	r3, r2
3400f7d8:	f000 80ee 	beq.w	3400f9b8 <HAL_RCCEx_PeriphCLKConfig+0x5c6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
3400f7dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7e0:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f7e4:	4b63      	ldr	r3, [pc, #396]	@ (3400f974 <HAL_RCCEx_PeriphCLKConfig+0x5c28>)
3400f7e6:	429a      	cmp	r2, r3
3400f7e8:	d02e      	beq.n	3400f848 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f7ea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7ee:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f7f2:	4b61      	ldr	r3, [pc, #388]	@ (3400f978 <HAL_RCCEx_PeriphCLKConfig+0x5c2c>)
3400f7f4:	429a      	cmp	r2, r3
3400f7f6:	d027      	beq.n	3400f848 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f7f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7fc:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f800:	4b5e      	ldr	r3, [pc, #376]	@ (3400f97c <HAL_RCCEx_PeriphCLKConfig+0x5c30>)
3400f802:	429a      	cmp	r2, r3
3400f804:	d020      	beq.n	3400f848 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f806:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f80a:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f80e:	4b5c      	ldr	r3, [pc, #368]	@ (3400f980 <HAL_RCCEx_PeriphCLKConfig+0x5c34>)
3400f810:	429a      	cmp	r2, r3
3400f812:	d019      	beq.n	3400f848 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f814:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f818:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f81c:	4b59      	ldr	r3, [pc, #356]	@ (3400f984 <HAL_RCCEx_PeriphCLKConfig+0x5c38>)
3400f81e:	429a      	cmp	r2, r3
3400f820:	d012      	beq.n	3400f848 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f822:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f826:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f82a:	4b57      	ldr	r3, [pc, #348]	@ (3400f988 <HAL_RCCEx_PeriphCLKConfig+0x5c3c>)
3400f82c:	429a      	cmp	r2, r3
3400f82e:	d00b      	beq.n	3400f848 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f830:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f834:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f838:	4b54      	ldr	r3, [pc, #336]	@ (3400f98c <HAL_RCCEx_PeriphCLKConfig+0x5c40>)
3400f83a:	429a      	cmp	r2, r3
3400f83c:	d004      	beq.n	3400f848 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f83e:	f240 71fb 	movw	r1, #2043	@ 0x7fb
3400f842:	4853      	ldr	r0, [pc, #332]	@ (3400f990 <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f844:	f7f2 fbda 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC9)
3400f848:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f84c:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f850:	4b4a      	ldr	r3, [pc, #296]	@ (3400f97c <HAL_RCCEx_PeriphCLKConfig+0x5c30>)
3400f852:	429a      	cmp	r2, r3
3400f854:	d142      	bne.n	3400f8dc <HAL_RCCEx_PeriphCLKConfig+0x5b90>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f856:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f85a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f85c:	2b00      	cmp	r3, #0
3400f85e:	d016      	beq.n	3400f88e <HAL_RCCEx_PeriphCLKConfig+0x5b42>
3400f860:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f866:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f86a:	d010      	beq.n	3400f88e <HAL_RCCEx_PeriphCLKConfig+0x5b42>
3400f86c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f876:	d00a      	beq.n	3400f88e <HAL_RCCEx_PeriphCLKConfig+0x5b42>
3400f878:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f87c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f87e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f882:	d004      	beq.n	3400f88e <HAL_RCCEx_PeriphCLKConfig+0x5b42>
3400f884:	f44f 6100 	mov.w	r1, #2048	@ 0x800
3400f888:	4841      	ldr	r0, [pc, #260]	@ (3400f990 <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f88a:	f7f2 fbb7 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f88e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f894:	2b00      	cmp	r3, #0
3400f896:	d005      	beq.n	3400f8a4 <HAL_RCCEx_PeriphCLKConfig+0x5b58>
3400f898:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f89c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f89e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f8a2:	d904      	bls.n	3400f8ae <HAL_RCCEx_PeriphCLKConfig+0x5b62>
3400f8a4:	f640 0101 	movw	r1, #2049	@ 0x801
3400f8a8:	4839      	ldr	r0, [pc, #228]	@ (3400f990 <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f8aa:	f7f2 fba7 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f8ae:	4b39      	ldr	r3, [pc, #228]	@ (3400f994 <HAL_RCCEx_PeriphCLKConfig+0x5c48>)
3400f8b0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f8b4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f8b8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f8bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f8c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f8c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f8c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f8c8:	3b01      	subs	r3, #1
3400f8ca:	041b      	lsls	r3, r3, #16
3400f8cc:	4313      	orrs	r3, r2
3400f8ce:	4a31      	ldr	r2, [pc, #196]	@ (3400f994 <HAL_RCCEx_PeriphCLKConfig+0x5c48>)
3400f8d0:	430b      	orrs	r3, r1
3400f8d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f8d6:	f7f9 ff57 	bl	34009788 <LL_RCC_IC9_Enable>
3400f8da:	e066      	b.n	3400f9aa <HAL_RCCEx_PeriphCLKConfig+0x5c5e>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC14)
3400f8dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f8e0:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f8e4:	4b26      	ldr	r3, [pc, #152]	@ (3400f980 <HAL_RCCEx_PeriphCLKConfig+0x5c34>)
3400f8e6:	429a      	cmp	r2, r3
3400f8e8:	d156      	bne.n	3400f998 <HAL_RCCEx_PeriphCLKConfig+0x5c4c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f8ea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f8ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f8f0:	2b00      	cmp	r3, #0
3400f8f2:	d016      	beq.n	3400f922 <HAL_RCCEx_PeriphCLKConfig+0x5bd6>
3400f8f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f8f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f8fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f8fe:	d010      	beq.n	3400f922 <HAL_RCCEx_PeriphCLKConfig+0x5bd6>
3400f900:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f906:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f90a:	d00a      	beq.n	3400f922 <HAL_RCCEx_PeriphCLKConfig+0x5bd6>
3400f90c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f912:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f916:	d004      	beq.n	3400f922 <HAL_RCCEx_PeriphCLKConfig+0x5bd6>
3400f918:	f640 010d 	movw	r1, #2061	@ 0x80d
3400f91c:	481c      	ldr	r0, [pc, #112]	@ (3400f990 <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f91e:	f7f2 fb6d 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f922:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f926:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f928:	2b00      	cmp	r3, #0
3400f92a:	d005      	beq.n	3400f938 <HAL_RCCEx_PeriphCLKConfig+0x5bec>
3400f92c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f932:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f936:	d904      	bls.n	3400f942 <HAL_RCCEx_PeriphCLKConfig+0x5bf6>
3400f938:	f640 010e 	movw	r1, #2062	@ 0x80e
3400f93c:	4814      	ldr	r0, [pc, #80]	@ (3400f990 <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f93e:	f7f2 fb5d 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f942:	4b14      	ldr	r3, [pc, #80]	@ (3400f994 <HAL_RCCEx_PeriphCLKConfig+0x5c48>)
3400f944:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f948:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f94c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f950:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f954:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f956:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f95a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f95c:	3b01      	subs	r3, #1
3400f95e:	041b      	lsls	r3, r3, #16
3400f960:	4313      	orrs	r3, r2
3400f962:	4a0c      	ldr	r2, [pc, #48]	@ (3400f994 <HAL_RCCEx_PeriphCLKConfig+0x5c48>)
3400f964:	430b      	orrs	r3, r1
3400f966:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f96a:	f7fa f80d 	bl	34009988 <LL_RCC_IC14_Enable>
3400f96e:	e01c      	b.n	3400f9aa <HAL_RCCEx_PeriphCLKConfig+0x5c5e>
3400f970:	07011030 	.word	0x07011030
3400f974:	07001430 	.word	0x07001430
3400f978:	07011430 	.word	0x07011430
3400f97c:	07021430 	.word	0x07021430
3400f980:	07031430 	.word	0x07031430
3400f984:	07041430 	.word	0x07041430
3400f988:	07051430 	.word	0x07051430
3400f98c:	07061430 	.word	0x07061430
3400f990:	3401ecb0 	.word	0x3401ecb0
3400f994:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_CLKP)
3400f998:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f99c:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f9a0:	4b72      	ldr	r3, [pc, #456]	@ (3400fb6c <HAL_RCCEx_PeriphCLKConfig+0x5e20>)
3400f9a2:	429a      	cmp	r2, r3
3400f9a4:	d101      	bne.n	3400f9aa <HAL_RCCEx_PeriphCLKConfig+0x5c5e>
    {
      LL_RCC_CLKP_Enable();
3400f9a6:	f7fa f9af 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART6 clock */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
3400f9aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9ae:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3400f9b2:	4618      	mov	r0, r3
3400f9b4:	f7f9 f94b 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART7 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
3400f9b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f9c0:	2100      	movs	r1, #0
3400f9c2:	6439      	str	r1, [r7, #64]	@ 0x40
3400f9c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
3400f9c8:	647b      	str	r3, [r7, #68]	@ 0x44
3400f9ca:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
3400f9ce:	4603      	mov	r3, r0
3400f9d0:	460a      	mov	r2, r1
3400f9d2:	4313      	orrs	r3, r2
3400f9d4:	f000 80ee 	beq.w	3400fbb4 <HAL_RCCEx_PeriphCLKConfig+0x5e68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
3400f9d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9dc:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f9e0:	4b63      	ldr	r3, [pc, #396]	@ (3400fb70 <HAL_RCCEx_PeriphCLKConfig+0x5e24>)
3400f9e2:	429a      	cmp	r2, r3
3400f9e4:	d02e      	beq.n	3400fa44 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400f9e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9ea:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f9ee:	4b61      	ldr	r3, [pc, #388]	@ (3400fb74 <HAL_RCCEx_PeriphCLKConfig+0x5e28>)
3400f9f0:	429a      	cmp	r2, r3
3400f9f2:	d027      	beq.n	3400fa44 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400f9f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9f8:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f9fc:	4b5e      	ldr	r3, [pc, #376]	@ (3400fb78 <HAL_RCCEx_PeriphCLKConfig+0x5e2c>)
3400f9fe:	429a      	cmp	r2, r3
3400fa00:	d020      	beq.n	3400fa44 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400fa02:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa06:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400fa0a:	4b5c      	ldr	r3, [pc, #368]	@ (3400fb7c <HAL_RCCEx_PeriphCLKConfig+0x5e30>)
3400fa0c:	429a      	cmp	r2, r3
3400fa0e:	d019      	beq.n	3400fa44 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400fa10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa14:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400fa18:	4b59      	ldr	r3, [pc, #356]	@ (3400fb80 <HAL_RCCEx_PeriphCLKConfig+0x5e34>)
3400fa1a:	429a      	cmp	r2, r3
3400fa1c:	d012      	beq.n	3400fa44 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400fa1e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa22:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400fa26:	4b57      	ldr	r3, [pc, #348]	@ (3400fb84 <HAL_RCCEx_PeriphCLKConfig+0x5e38>)
3400fa28:	429a      	cmp	r2, r3
3400fa2a:	d00b      	beq.n	3400fa44 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400fa2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa30:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400fa34:	4b54      	ldr	r3, [pc, #336]	@ (3400fb88 <HAL_RCCEx_PeriphCLKConfig+0x5e3c>)
3400fa36:	429a      	cmp	r2, r3
3400fa38:	d004      	beq.n	3400fa44 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400fa3a:	f640 0128 	movw	r1, #2088	@ 0x828
3400fa3e:	4853      	ldr	r0, [pc, #332]	@ (3400fb8c <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400fa40:	f7f2 fadc 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC9)
3400fa44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa48:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400fa4c:	4b4a      	ldr	r3, [pc, #296]	@ (3400fb78 <HAL_RCCEx_PeriphCLKConfig+0x5e2c>)
3400fa4e:	429a      	cmp	r2, r3
3400fa50:	d142      	bne.n	3400fad8 <HAL_RCCEx_PeriphCLKConfig+0x5d8c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400fa52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fa58:	2b00      	cmp	r3, #0
3400fa5a:	d016      	beq.n	3400fa8a <HAL_RCCEx_PeriphCLKConfig+0x5d3e>
3400fa5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fa62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fa66:	d010      	beq.n	3400fa8a <HAL_RCCEx_PeriphCLKConfig+0x5d3e>
3400fa68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fa6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fa72:	d00a      	beq.n	3400fa8a <HAL_RCCEx_PeriphCLKConfig+0x5d3e>
3400fa74:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fa7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fa7e:	d004      	beq.n	3400fa8a <HAL_RCCEx_PeriphCLKConfig+0x5d3e>
3400fa80:	f640 012d 	movw	r1, #2093	@ 0x82d
3400fa84:	4841      	ldr	r0, [pc, #260]	@ (3400fb8c <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400fa86:	f7f2 fab9 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400fa8a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fa90:	2b00      	cmp	r3, #0
3400fa92:	d005      	beq.n	3400faa0 <HAL_RCCEx_PeriphCLKConfig+0x5d54>
3400fa94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fa9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fa9e:	d904      	bls.n	3400faaa <HAL_RCCEx_PeriphCLKConfig+0x5d5e>
3400faa0:	f640 012e 	movw	r1, #2094	@ 0x82e
3400faa4:	4839      	ldr	r0, [pc, #228]	@ (3400fb8c <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400faa6:	f7f2 faa9 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400faaa:	4b39      	ldr	r3, [pc, #228]	@ (3400fb90 <HAL_RCCEx_PeriphCLKConfig+0x5e44>)
3400faac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400fab0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400fab4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400fab8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fabc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400fabe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fac4:	3b01      	subs	r3, #1
3400fac6:	041b      	lsls	r3, r3, #16
3400fac8:	4313      	orrs	r3, r2
3400faca:	4a31      	ldr	r2, [pc, #196]	@ (3400fb90 <HAL_RCCEx_PeriphCLKConfig+0x5e44>)
3400facc:	430b      	orrs	r3, r1
3400face:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400fad2:	f7f9 fe59 	bl	34009788 <LL_RCC_IC9_Enable>
3400fad6:	e066      	b.n	3400fba6 <HAL_RCCEx_PeriphCLKConfig+0x5e5a>
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC14)
3400fad8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fadc:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400fae0:	4b26      	ldr	r3, [pc, #152]	@ (3400fb7c <HAL_RCCEx_PeriphCLKConfig+0x5e30>)
3400fae2:	429a      	cmp	r2, r3
3400fae4:	d156      	bne.n	3400fb94 <HAL_RCCEx_PeriphCLKConfig+0x5e48>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400fae6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400faea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400faec:	2b00      	cmp	r3, #0
3400faee:	d016      	beq.n	3400fb1e <HAL_RCCEx_PeriphCLKConfig+0x5dd2>
3400faf0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400faf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400faf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fafa:	d010      	beq.n	3400fb1e <HAL_RCCEx_PeriphCLKConfig+0x5dd2>
3400fafc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fb02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fb06:	d00a      	beq.n	3400fb1e <HAL_RCCEx_PeriphCLKConfig+0x5dd2>
3400fb08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fb0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fb12:	d004      	beq.n	3400fb1e <HAL_RCCEx_PeriphCLKConfig+0x5dd2>
3400fb14:	f640 013a 	movw	r1, #2106	@ 0x83a
3400fb18:	481c      	ldr	r0, [pc, #112]	@ (3400fb8c <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400fb1a:	f7f2 fa6f 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400fb1e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fb24:	2b00      	cmp	r3, #0
3400fb26:	d005      	beq.n	3400fb34 <HAL_RCCEx_PeriphCLKConfig+0x5de8>
3400fb28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fb2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fb32:	d904      	bls.n	3400fb3e <HAL_RCCEx_PeriphCLKConfig+0x5df2>
3400fb34:	f640 013b 	movw	r1, #2107	@ 0x83b
3400fb38:	4814      	ldr	r0, [pc, #80]	@ (3400fb8c <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400fb3a:	f7f2 fa5f 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400fb3e:	4b14      	ldr	r3, [pc, #80]	@ (3400fb90 <HAL_RCCEx_PeriphCLKConfig+0x5e44>)
3400fb40:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400fb44:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400fb48:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400fb4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb50:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400fb52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fb58:	3b01      	subs	r3, #1
3400fb5a:	041b      	lsls	r3, r3, #16
3400fb5c:	4313      	orrs	r3, r2
3400fb5e:	4a0c      	ldr	r2, [pc, #48]	@ (3400fb90 <HAL_RCCEx_PeriphCLKConfig+0x5e44>)
3400fb60:	430b      	orrs	r3, r1
3400fb62:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400fb66:	f7f9 ff0f 	bl	34009988 <LL_RCC_IC14_Enable>
3400fb6a:	e01c      	b.n	3400fba6 <HAL_RCCEx_PeriphCLKConfig+0x5e5a>
3400fb6c:	07011430 	.word	0x07011430
3400fb70:	07001830 	.word	0x07001830
3400fb74:	07011830 	.word	0x07011830
3400fb78:	07021830 	.word	0x07021830
3400fb7c:	07031830 	.word	0x07031830
3400fb80:	07041830 	.word	0x07041830
3400fb84:	07051830 	.word	0x07051830
3400fb88:	07061830 	.word	0x07061830
3400fb8c:	3401ecb0 	.word	0x3401ecb0
3400fb90:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_CLKP)
3400fb94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb98:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400fb9c:	4b72      	ldr	r3, [pc, #456]	@ (3400fd68 <HAL_RCCEx_PeriphCLKConfig+0x601c>)
3400fb9e:	429a      	cmp	r2, r3
3400fba0:	d101      	bne.n	3400fba6 <HAL_RCCEx_PeriphCLKConfig+0x5e5a>
    {
      LL_RCC_CLKP_Enable();
3400fba2:	f7fa f8b1 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART7 clock */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
3400fba6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbaa:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
3400fbae:	4618      	mov	r0, r3
3400fbb0:	f7f9 f84d 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART8 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
3400fbb4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400fbbc:	2100      	movs	r1, #0
3400fbbe:	63b9      	str	r1, [r7, #56]	@ 0x38
3400fbc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
3400fbc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
3400fbc6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
3400fbca:	4603      	mov	r3, r0
3400fbcc:	460a      	mov	r2, r1
3400fbce:	4313      	orrs	r3, r2
3400fbd0:	f000 80ee 	beq.w	3400fdb0 <HAL_RCCEx_PeriphCLKConfig+0x6064>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
3400fbd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbd8:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fbdc:	4b63      	ldr	r3, [pc, #396]	@ (3400fd6c <HAL_RCCEx_PeriphCLKConfig+0x6020>)
3400fbde:	429a      	cmp	r2, r3
3400fbe0:	d02e      	beq.n	3400fc40 <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400fbe2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbe6:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fbea:	4b61      	ldr	r3, [pc, #388]	@ (3400fd70 <HAL_RCCEx_PeriphCLKConfig+0x6024>)
3400fbec:	429a      	cmp	r2, r3
3400fbee:	d027      	beq.n	3400fc40 <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400fbf0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbf4:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fbf8:	4b5e      	ldr	r3, [pc, #376]	@ (3400fd74 <HAL_RCCEx_PeriphCLKConfig+0x6028>)
3400fbfa:	429a      	cmp	r2, r3
3400fbfc:	d020      	beq.n	3400fc40 <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400fbfe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc02:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fc06:	4b5c      	ldr	r3, [pc, #368]	@ (3400fd78 <HAL_RCCEx_PeriphCLKConfig+0x602c>)
3400fc08:	429a      	cmp	r2, r3
3400fc0a:	d019      	beq.n	3400fc40 <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400fc0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc10:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fc14:	4b59      	ldr	r3, [pc, #356]	@ (3400fd7c <HAL_RCCEx_PeriphCLKConfig+0x6030>)
3400fc16:	429a      	cmp	r2, r3
3400fc18:	d012      	beq.n	3400fc40 <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400fc1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc1e:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fc22:	4b57      	ldr	r3, [pc, #348]	@ (3400fd80 <HAL_RCCEx_PeriphCLKConfig+0x6034>)
3400fc24:	429a      	cmp	r2, r3
3400fc26:	d00b      	beq.n	3400fc40 <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400fc28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc2c:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fc30:	4b54      	ldr	r3, [pc, #336]	@ (3400fd84 <HAL_RCCEx_PeriphCLKConfig+0x6038>)
3400fc32:	429a      	cmp	r2, r3
3400fc34:	d004      	beq.n	3400fc40 <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400fc36:	f640 0155 	movw	r1, #2133	@ 0x855
3400fc3a:	4853      	ldr	r0, [pc, #332]	@ (3400fd88 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400fc3c:	f7f2 f9de 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC9)
3400fc40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc44:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fc48:	4b4a      	ldr	r3, [pc, #296]	@ (3400fd74 <HAL_RCCEx_PeriphCLKConfig+0x6028>)
3400fc4a:	429a      	cmp	r2, r3
3400fc4c:	d142      	bne.n	3400fcd4 <HAL_RCCEx_PeriphCLKConfig+0x5f88>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400fc4e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fc54:	2b00      	cmp	r3, #0
3400fc56:	d016      	beq.n	3400fc86 <HAL_RCCEx_PeriphCLKConfig+0x5f3a>
3400fc58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fc5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fc62:	d010      	beq.n	3400fc86 <HAL_RCCEx_PeriphCLKConfig+0x5f3a>
3400fc64:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fc6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fc6e:	d00a      	beq.n	3400fc86 <HAL_RCCEx_PeriphCLKConfig+0x5f3a>
3400fc70:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fc76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fc7a:	d004      	beq.n	3400fc86 <HAL_RCCEx_PeriphCLKConfig+0x5f3a>
3400fc7c:	f640 015a 	movw	r1, #2138	@ 0x85a
3400fc80:	4841      	ldr	r0, [pc, #260]	@ (3400fd88 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400fc82:	f7f2 f9bb 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400fc86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fc8c:	2b00      	cmp	r3, #0
3400fc8e:	d005      	beq.n	3400fc9c <HAL_RCCEx_PeriphCLKConfig+0x5f50>
3400fc90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fc96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fc9a:	d904      	bls.n	3400fca6 <HAL_RCCEx_PeriphCLKConfig+0x5f5a>
3400fc9c:	f640 015b 	movw	r1, #2139	@ 0x85b
3400fca0:	4839      	ldr	r0, [pc, #228]	@ (3400fd88 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400fca2:	f7f2 f9ab 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400fca6:	4b39      	ldr	r3, [pc, #228]	@ (3400fd8c <HAL_RCCEx_PeriphCLKConfig+0x6040>)
3400fca8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400fcac:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400fcb0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400fcb4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fcb8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400fcba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fcbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fcc0:	3b01      	subs	r3, #1
3400fcc2:	041b      	lsls	r3, r3, #16
3400fcc4:	4313      	orrs	r3, r2
3400fcc6:	4a31      	ldr	r2, [pc, #196]	@ (3400fd8c <HAL_RCCEx_PeriphCLKConfig+0x6040>)
3400fcc8:	430b      	orrs	r3, r1
3400fcca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400fcce:	f7f9 fd5b 	bl	34009788 <LL_RCC_IC9_Enable>
3400fcd2:	e066      	b.n	3400fda2 <HAL_RCCEx_PeriphCLKConfig+0x6056>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC14)
3400fcd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fcd8:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fcdc:	4b26      	ldr	r3, [pc, #152]	@ (3400fd78 <HAL_RCCEx_PeriphCLKConfig+0x602c>)
3400fcde:	429a      	cmp	r2, r3
3400fce0:	d156      	bne.n	3400fd90 <HAL_RCCEx_PeriphCLKConfig+0x6044>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400fce2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fce8:	2b00      	cmp	r3, #0
3400fcea:	d016      	beq.n	3400fd1a <HAL_RCCEx_PeriphCLKConfig+0x5fce>
3400fcec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fcf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fcf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fcf6:	d010      	beq.n	3400fd1a <HAL_RCCEx_PeriphCLKConfig+0x5fce>
3400fcf8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fcfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fcfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fd02:	d00a      	beq.n	3400fd1a <HAL_RCCEx_PeriphCLKConfig+0x5fce>
3400fd04:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fd0a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fd0e:	d004      	beq.n	3400fd1a <HAL_RCCEx_PeriphCLKConfig+0x5fce>
3400fd10:	f640 0167 	movw	r1, #2151	@ 0x867
3400fd14:	481c      	ldr	r0, [pc, #112]	@ (3400fd88 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400fd16:	f7f2 f971 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400fd1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fd20:	2b00      	cmp	r3, #0
3400fd22:	d005      	beq.n	3400fd30 <HAL_RCCEx_PeriphCLKConfig+0x5fe4>
3400fd24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fd2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fd2e:	d904      	bls.n	3400fd3a <HAL_RCCEx_PeriphCLKConfig+0x5fee>
3400fd30:	f640 0168 	movw	r1, #2152	@ 0x868
3400fd34:	4814      	ldr	r0, [pc, #80]	@ (3400fd88 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400fd36:	f7f2 f961 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400fd3a:	4b14      	ldr	r3, [pc, #80]	@ (3400fd8c <HAL_RCCEx_PeriphCLKConfig+0x6040>)
3400fd3c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400fd40:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400fd44:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400fd48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400fd4e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fd54:	3b01      	subs	r3, #1
3400fd56:	041b      	lsls	r3, r3, #16
3400fd58:	4313      	orrs	r3, r2
3400fd5a:	4a0c      	ldr	r2, [pc, #48]	@ (3400fd8c <HAL_RCCEx_PeriphCLKConfig+0x6040>)
3400fd5c:	430b      	orrs	r3, r1
3400fd5e:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400fd62:	f7f9 fe11 	bl	34009988 <LL_RCC_IC14_Enable>
3400fd66:	e01c      	b.n	3400fda2 <HAL_RCCEx_PeriphCLKConfig+0x6056>
3400fd68:	07011830 	.word	0x07011830
3400fd6c:	07001c30 	.word	0x07001c30
3400fd70:	07011c30 	.word	0x07011c30
3400fd74:	07021c30 	.word	0x07021c30
3400fd78:	07031c30 	.word	0x07031c30
3400fd7c:	07041c30 	.word	0x07041c30
3400fd80:	07051c30 	.word	0x07051c30
3400fd84:	07061c30 	.word	0x07061c30
3400fd88:	3401ecb0 	.word	0x3401ecb0
3400fd8c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_CLKP)
3400fd90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd94:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fd98:	4b72      	ldr	r3, [pc, #456]	@ (3400ff64 <HAL_RCCEx_PeriphCLKConfig+0x6218>)
3400fd9a:	429a      	cmp	r2, r3
3400fd9c:	d101      	bne.n	3400fda2 <HAL_RCCEx_PeriphCLKConfig+0x6056>
    {
      LL_RCC_CLKP_Enable();
3400fd9e:	f7f9 ffb3 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART8 clock */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
3400fda2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fda6:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
3400fdaa:	4618      	mov	r0, r3
3400fdac:	f7f8 ff4f 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART9 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
3400fdb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fdb4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400fdb8:	2100      	movs	r1, #0
3400fdba:	6339      	str	r1, [r7, #48]	@ 0x30
3400fdbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400fdc0:	637b      	str	r3, [r7, #52]	@ 0x34
3400fdc2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
3400fdc6:	4603      	mov	r3, r0
3400fdc8:	460a      	mov	r2, r1
3400fdca:	4313      	orrs	r3, r2
3400fdcc:	f000 80ee 	beq.w	3400ffac <HAL_RCCEx_PeriphCLKConfig+0x6260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(PeriphClkInit->Uart9ClockSelection));
3400fdd0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fdd4:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fdd8:	4a63      	ldr	r2, [pc, #396]	@ (3400ff68 <HAL_RCCEx_PeriphCLKConfig+0x621c>)
3400fdda:	4293      	cmp	r3, r2
3400fddc:	d02e      	beq.n	3400fe3c <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fdde:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fde2:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fde6:	4a61      	ldr	r2, [pc, #388]	@ (3400ff6c <HAL_RCCEx_PeriphCLKConfig+0x6220>)
3400fde8:	4293      	cmp	r3, r2
3400fdea:	d027      	beq.n	3400fe3c <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fdec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fdf0:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fdf4:	4a5e      	ldr	r2, [pc, #376]	@ (3400ff70 <HAL_RCCEx_PeriphCLKConfig+0x6224>)
3400fdf6:	4293      	cmp	r3, r2
3400fdf8:	d020      	beq.n	3400fe3c <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fdfa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fdfe:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fe02:	4a5c      	ldr	r2, [pc, #368]	@ (3400ff74 <HAL_RCCEx_PeriphCLKConfig+0x6228>)
3400fe04:	4293      	cmp	r3, r2
3400fe06:	d019      	beq.n	3400fe3c <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fe08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe0c:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fe10:	4a59      	ldr	r2, [pc, #356]	@ (3400ff78 <HAL_RCCEx_PeriphCLKConfig+0x622c>)
3400fe12:	4293      	cmp	r3, r2
3400fe14:	d012      	beq.n	3400fe3c <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fe16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe1a:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fe1e:	4a57      	ldr	r2, [pc, #348]	@ (3400ff7c <HAL_RCCEx_PeriphCLKConfig+0x6230>)
3400fe20:	4293      	cmp	r3, r2
3400fe22:	d00b      	beq.n	3400fe3c <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fe24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe28:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fe2c:	4a54      	ldr	r2, [pc, #336]	@ (3400ff80 <HAL_RCCEx_PeriphCLKConfig+0x6234>)
3400fe2e:	4293      	cmp	r3, r2
3400fe30:	d004      	beq.n	3400fe3c <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fe32:	f640 0182 	movw	r1, #2178	@ 0x882
3400fe36:	4853      	ldr	r0, [pc, #332]	@ (3400ff84 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400fe38:	f7f2 f8e0 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC9)
3400fe3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe40:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fe44:	4a4a      	ldr	r2, [pc, #296]	@ (3400ff70 <HAL_RCCEx_PeriphCLKConfig+0x6224>)
3400fe46:	4293      	cmp	r3, r2
3400fe48:	d142      	bne.n	3400fed0 <HAL_RCCEx_PeriphCLKConfig+0x6184>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400fe4a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fe50:	2b00      	cmp	r3, #0
3400fe52:	d016      	beq.n	3400fe82 <HAL_RCCEx_PeriphCLKConfig+0x6136>
3400fe54:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fe5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fe5e:	d010      	beq.n	3400fe82 <HAL_RCCEx_PeriphCLKConfig+0x6136>
3400fe60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fe66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fe6a:	d00a      	beq.n	3400fe82 <HAL_RCCEx_PeriphCLKConfig+0x6136>
3400fe6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fe72:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fe76:	d004      	beq.n	3400fe82 <HAL_RCCEx_PeriphCLKConfig+0x6136>
3400fe78:	f640 0187 	movw	r1, #2183	@ 0x887
3400fe7c:	4841      	ldr	r0, [pc, #260]	@ (3400ff84 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400fe7e:	f7f2 f8bd 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400fe82:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fe88:	2b00      	cmp	r3, #0
3400fe8a:	d005      	beq.n	3400fe98 <HAL_RCCEx_PeriphCLKConfig+0x614c>
3400fe8c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fe92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fe96:	d904      	bls.n	3400fea2 <HAL_RCCEx_PeriphCLKConfig+0x6156>
3400fe98:	f640 0188 	movw	r1, #2184	@ 0x888
3400fe9c:	4839      	ldr	r0, [pc, #228]	@ (3400ff84 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400fe9e:	f7f2 f8ad 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400fea2:	4b39      	ldr	r3, [pc, #228]	@ (3400ff88 <HAL_RCCEx_PeriphCLKConfig+0x623c>)
3400fea4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400fea8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400feac:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400feb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400feb4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400feb6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400feba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400febc:	3b01      	subs	r3, #1
3400febe:	041b      	lsls	r3, r3, #16
3400fec0:	4313      	orrs	r3, r2
3400fec2:	4a31      	ldr	r2, [pc, #196]	@ (3400ff88 <HAL_RCCEx_PeriphCLKConfig+0x623c>)
3400fec4:	430b      	orrs	r3, r1
3400fec6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400feca:	f7f9 fc5d 	bl	34009788 <LL_RCC_IC9_Enable>
3400fece:	e066      	b.n	3400ff9e <HAL_RCCEx_PeriphCLKConfig+0x6252>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC14)
3400fed0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fed4:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fed8:	4a26      	ldr	r2, [pc, #152]	@ (3400ff74 <HAL_RCCEx_PeriphCLKConfig+0x6228>)
3400feda:	4293      	cmp	r3, r2
3400fedc:	d156      	bne.n	3400ff8c <HAL_RCCEx_PeriphCLKConfig+0x6240>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400fede:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fee4:	2b00      	cmp	r3, #0
3400fee6:	d016      	beq.n	3400ff16 <HAL_RCCEx_PeriphCLKConfig+0x61ca>
3400fee8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400feec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400feee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fef2:	d010      	beq.n	3400ff16 <HAL_RCCEx_PeriphCLKConfig+0x61ca>
3400fef4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fefa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fefe:	d00a      	beq.n	3400ff16 <HAL_RCCEx_PeriphCLKConfig+0x61ca>
3400ff00:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ff06:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ff0a:	d004      	beq.n	3400ff16 <HAL_RCCEx_PeriphCLKConfig+0x61ca>
3400ff0c:	f640 0194 	movw	r1, #2196	@ 0x894
3400ff10:	481c      	ldr	r0, [pc, #112]	@ (3400ff84 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400ff12:	f7f2 f873 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400ff16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ff1c:	2b00      	cmp	r3, #0
3400ff1e:	d005      	beq.n	3400ff2c <HAL_RCCEx_PeriphCLKConfig+0x61e0>
3400ff20:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ff26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ff2a:	d904      	bls.n	3400ff36 <HAL_RCCEx_PeriphCLKConfig+0x61ea>
3400ff2c:	f640 0195 	movw	r1, #2197	@ 0x895
3400ff30:	4814      	ldr	r0, [pc, #80]	@ (3400ff84 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400ff32:	f7f2 f863 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400ff36:	4b14      	ldr	r3, [pc, #80]	@ (3400ff88 <HAL_RCCEx_PeriphCLKConfig+0x623c>)
3400ff38:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400ff3c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ff40:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ff44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff48:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400ff4a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ff50:	3b01      	subs	r3, #1
3400ff52:	041b      	lsls	r3, r3, #16
3400ff54:	4313      	orrs	r3, r2
3400ff56:	4a0c      	ldr	r2, [pc, #48]	@ (3400ff88 <HAL_RCCEx_PeriphCLKConfig+0x623c>)
3400ff58:	430b      	orrs	r3, r1
3400ff5a:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400ff5e:	f7f9 fd13 	bl	34009988 <LL_RCC_IC14_Enable>
3400ff62:	e01c      	b.n	3400ff9e <HAL_RCCEx_PeriphCLKConfig+0x6252>
3400ff64:	07011c30 	.word	0x07011c30
3400ff68:	07000034 	.word	0x07000034
3400ff6c:	07010034 	.word	0x07010034
3400ff70:	07020034 	.word	0x07020034
3400ff74:	07030034 	.word	0x07030034
3400ff78:	07040034 	.word	0x07040034
3400ff7c:	07050034 	.word	0x07050034
3400ff80:	07060034 	.word	0x07060034
3400ff84:	3401ecb0 	.word	0x3401ecb0
3400ff88:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_CLKP)
3400ff8c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff90:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400ff94:	4ab7      	ldr	r2, [pc, #732]	@ (34010274 <HAL_RCCEx_PeriphCLKConfig+0x6528>)
3400ff96:	4293      	cmp	r3, r2
3400ff98:	d101      	bne.n	3400ff9e <HAL_RCCEx_PeriphCLKConfig+0x6252>
    {
      LL_RCC_CLKP_Enable();
3400ff9a:	f7f9 feb5 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART9 clock */
    __HAL_RCC_UART9_CONFIG(PeriphClkInit->Uart9ClockSelection);
3400ff9e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ffa2:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400ffa6:	4618      	mov	r0, r3
3400ffa8:	f7f8 fe51 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART10 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
3400ffac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ffb0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400ffb4:	2100      	movs	r1, #0
3400ffb6:	62b9      	str	r1, [r7, #40]	@ 0x28
3400ffb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3400ffbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
3400ffbe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
3400ffc2:	4603      	mov	r3, r0
3400ffc4:	460a      	mov	r2, r1
3400ffc6:	4313      	orrs	r3, r2
3400ffc8:	f000 80da 	beq.w	34010180 <HAL_RCCEx_PeriphCLKConfig+0x6434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(PeriphClkInit->Usart10ClockSelection));
3400ffcc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ffd0:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400ffd4:	4aa8      	ldr	r2, [pc, #672]	@ (34010278 <HAL_RCCEx_PeriphCLKConfig+0x652c>)
3400ffd6:	4293      	cmp	r3, r2
3400ffd8:	d02e      	beq.n	34010038 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400ffda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ffde:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400ffe2:	4aa6      	ldr	r2, [pc, #664]	@ (3401027c <HAL_RCCEx_PeriphCLKConfig+0x6530>)
3400ffe4:	4293      	cmp	r3, r2
3400ffe6:	d027      	beq.n	34010038 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400ffe8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ffec:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fff0:	4aa3      	ldr	r2, [pc, #652]	@ (34010280 <HAL_RCCEx_PeriphCLKConfig+0x6534>)
3400fff2:	4293      	cmp	r3, r2
3400fff4:	d020      	beq.n	34010038 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400fff6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fffa:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fffe:	4aa1      	ldr	r2, [pc, #644]	@ (34010284 <HAL_RCCEx_PeriphCLKConfig+0x6538>)
34010000:	4293      	cmp	r3, r2
34010002:	d019      	beq.n	34010038 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
34010004:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010008:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3401000c:	4a9e      	ldr	r2, [pc, #632]	@ (34010288 <HAL_RCCEx_PeriphCLKConfig+0x653c>)
3401000e:	4293      	cmp	r3, r2
34010010:	d012      	beq.n	34010038 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
34010012:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010016:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3401001a:	4a9c      	ldr	r2, [pc, #624]	@ (3401028c <HAL_RCCEx_PeriphCLKConfig+0x6540>)
3401001c:	4293      	cmp	r3, r2
3401001e:	d00b      	beq.n	34010038 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
34010020:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010024:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34010028:	4a99      	ldr	r2, [pc, #612]	@ (34010290 <HAL_RCCEx_PeriphCLKConfig+0x6544>)
3401002a:	4293      	cmp	r3, r2
3401002c:	d004      	beq.n	34010038 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3401002e:	f640 01af 	movw	r1, #2223	@ 0x8af
34010032:	4898      	ldr	r0, [pc, #608]	@ (34010294 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
34010034:	f7f1 ffe2 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC9)
34010038:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401003c:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34010040:	4a8f      	ldr	r2, [pc, #572]	@ (34010280 <HAL_RCCEx_PeriphCLKConfig+0x6534>)
34010042:	4293      	cmp	r3, r2
34010044:	d142      	bne.n	340100cc <HAL_RCCEx_PeriphCLKConfig+0x6380>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34010046:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401004a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3401004c:	2b00      	cmp	r3, #0
3401004e:	d016      	beq.n	3401007e <HAL_RCCEx_PeriphCLKConfig+0x6332>
34010050:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34010056:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401005a:	d010      	beq.n	3401007e <HAL_RCCEx_PeriphCLKConfig+0x6332>
3401005c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34010062:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34010066:	d00a      	beq.n	3401007e <HAL_RCCEx_PeriphCLKConfig+0x6332>
34010068:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401006c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3401006e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34010072:	d004      	beq.n	3401007e <HAL_RCCEx_PeriphCLKConfig+0x6332>
34010074:	f640 01b4 	movw	r1, #2228	@ 0x8b4
34010078:	4886      	ldr	r0, [pc, #536]	@ (34010294 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3401007a:	f7f1 ffbf 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3401007e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34010084:	2b00      	cmp	r3, #0
34010086:	d005      	beq.n	34010094 <HAL_RCCEx_PeriphCLKConfig+0x6348>
34010088:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401008c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3401008e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34010092:	d904      	bls.n	3401009e <HAL_RCCEx_PeriphCLKConfig+0x6352>
34010094:	f640 01b5 	movw	r1, #2229	@ 0x8b5
34010098:	487e      	ldr	r0, [pc, #504]	@ (34010294 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3401009a:	f7f1 ffaf 	bl	34001ffc <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3401009e:	4b7e      	ldr	r3, [pc, #504]	@ (34010298 <HAL_RCCEx_PeriphCLKConfig+0x654c>)
340100a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
340100a4:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340100a8:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340100ac:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
340100b0:	6c91      	ldr	r1, [r2, #72]	@ 0x48
340100b2:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
340100b6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
340100b8:	3a01      	subs	r2, #1
340100ba:	0412      	lsls	r2, r2, #16
340100bc:	430a      	orrs	r2, r1
340100be:	4976      	ldr	r1, [pc, #472]	@ (34010298 <HAL_RCCEx_PeriphCLKConfig+0x654c>)
340100c0:	4313      	orrs	r3, r2
340100c2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
340100c6:	f7f9 fb5f 	bl	34009788 <LL_RCC_IC9_Enable>
340100ca:	e052      	b.n	34010172 <HAL_RCCEx_PeriphCLKConfig+0x6426>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC14)
340100cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340100d0:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
340100d4:	4a6b      	ldr	r2, [pc, #428]	@ (34010284 <HAL_RCCEx_PeriphCLKConfig+0x6538>)
340100d6:	4293      	cmp	r3, r2
340100d8:	d142      	bne.n	34010160 <HAL_RCCEx_PeriphCLKConfig+0x6414>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
340100da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340100de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
340100e0:	2b00      	cmp	r3, #0
340100e2:	d016      	beq.n	34010112 <HAL_RCCEx_PeriphCLKConfig+0x63c6>
340100e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340100e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
340100ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340100ee:	d010      	beq.n	34010112 <HAL_RCCEx_PeriphCLKConfig+0x63c6>
340100f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340100f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
340100f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340100fa:	d00a      	beq.n	34010112 <HAL_RCCEx_PeriphCLKConfig+0x63c6>
340100fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
34010102:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34010106:	d004      	beq.n	34010112 <HAL_RCCEx_PeriphCLKConfig+0x63c6>
34010108:	f640 01c1 	movw	r1, #2241	@ 0x8c1
3401010c:	4861      	ldr	r0, [pc, #388]	@ (34010294 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3401010e:	f7f1 ff75 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
34010112:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010116:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34010118:	2b00      	cmp	r3, #0
3401011a:	d005      	beq.n	34010128 <HAL_RCCEx_PeriphCLKConfig+0x63dc>
3401011c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010120:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34010122:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34010126:	d904      	bls.n	34010132 <HAL_RCCEx_PeriphCLKConfig+0x63e6>
34010128:	f640 01c2 	movw	r1, #2242	@ 0x8c2
3401012c:	4859      	ldr	r0, [pc, #356]	@ (34010294 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3401012e:	f7f1 ff65 	bl	34001ffc <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34010132:	4b59      	ldr	r3, [pc, #356]	@ (34010298 <HAL_RCCEx_PeriphCLKConfig+0x654c>)
34010134:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34010138:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3401013c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34010140:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
34010144:	6f11      	ldr	r1, [r2, #112]	@ 0x70
34010146:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
3401014a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
3401014c:	3a01      	subs	r2, #1
3401014e:	0412      	lsls	r2, r2, #16
34010150:	430a      	orrs	r2, r1
34010152:	4951      	ldr	r1, [pc, #324]	@ (34010298 <HAL_RCCEx_PeriphCLKConfig+0x654c>)
34010154:	4313      	orrs	r3, r2
34010156:	f8c1 30f8 	str.w	r3, [r1, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3401015a:	f7f9 fc15 	bl	34009988 <LL_RCC_IC14_Enable>
3401015e:	e008      	b.n	34010172 <HAL_RCCEx_PeriphCLKConfig+0x6426>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_CLKP)
34010160:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010164:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34010168:	4a44      	ldr	r2, [pc, #272]	@ (3401027c <HAL_RCCEx_PeriphCLKConfig+0x6530>)
3401016a:	4293      	cmp	r3, r2
3401016c:	d101      	bne.n	34010172 <HAL_RCCEx_PeriphCLKConfig+0x6426>
    {
      LL_RCC_CLKP_Enable();
3401016e:	f7f9 fdcb 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART10 clock */
    __HAL_RCC_USART10_CONFIG(PeriphClkInit->Usart10ClockSelection);
34010172:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010176:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3401017a:	4618      	mov	r0, r3
3401017c:	f7f8 fd67 	bl	34008c4e <LL_RCC_SetUSARTClockSource>
  }

  /*------------------------------ USBPHY1 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY1) == RCC_PERIPHCLK_USBPHY1)
34010180:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010184:	e9d3 2300 	ldrd	r2, r3, [r3]
34010188:	2100      	movs	r1, #0
3401018a:	6239      	str	r1, [r7, #32]
3401018c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34010190:	627b      	str	r3, [r7, #36]	@ 0x24
34010192:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
34010196:	4603      	mov	r3, r0
34010198:	460a      	mov	r2, r1
3401019a:	4313      	orrs	r3, r2
3401019c:	d02e      	beq.n	340101fc <HAL_RCCEx_PeriphCLKConfig+0x64b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY1CLKSOURCE(PeriphClkInit->UsbPhy1ClockSelection));
3401019e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101a2:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
340101a6:	4a3d      	ldr	r2, [pc, #244]	@ (3401029c <HAL_RCCEx_PeriphCLKConfig+0x6550>)
340101a8:	4293      	cmp	r3, r2
340101aa:	d012      	beq.n	340101d2 <HAL_RCCEx_PeriphCLKConfig+0x6486>
340101ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101b0:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
340101b4:	4a3a      	ldr	r2, [pc, #232]	@ (340102a0 <HAL_RCCEx_PeriphCLKConfig+0x6554>)
340101b6:	4293      	cmp	r3, r2
340101b8:	d00b      	beq.n	340101d2 <HAL_RCCEx_PeriphCLKConfig+0x6486>
340101ba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101be:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
340101c2:	4a38      	ldr	r2, [pc, #224]	@ (340102a4 <HAL_RCCEx_PeriphCLKConfig+0x6558>)
340101c4:	4293      	cmp	r3, r2
340101c6:	d004      	beq.n	340101d2 <HAL_RCCEx_PeriphCLKConfig+0x6486>
340101c8:	f640 01dc 	movw	r1, #2268	@ 0x8dc
340101cc:	4831      	ldr	r0, [pc, #196]	@ (34010294 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
340101ce:	f7f1 ff15 	bl	34001ffc <assert_failed>

    /* Set the source of USBPHY1 clock*/
    __HAL_RCC_USBPHY1_CONFIG(PeriphClkInit->UsbPhy1ClockSelection);
340101d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101d6:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
340101da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
340101de:	4618      	mov	r0, r3
340101e0:	f7f8 fcdd 	bl	34008b9e <LL_RCC_SetOTGPHYCKREFClockSource>
340101e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101e8:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
340101ec:	0fdb      	lsrs	r3, r3, #31
340101ee:	2b01      	cmp	r3, #1
340101f0:	d102      	bne.n	340101f8 <HAL_RCCEx_PeriphCLKConfig+0x64ac>
340101f2:	f7f8 fa7f 	bl	340086f4 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
340101f6:	e001      	b.n	340101fc <HAL_RCCEx_PeriphCLKConfig+0x64b0>
340101f8:	f7f8 fa6c 	bl	340086d4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBPHY2 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY2) == RCC_PERIPHCLK_USBPHY2)
340101fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010200:	e9d3 2300 	ldrd	r2, r3, [r3]
34010204:	2100      	movs	r1, #0
34010206:	61b9      	str	r1, [r7, #24]
34010208:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
3401020c:	61fb      	str	r3, [r7, #28]
3401020e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
34010212:	4603      	mov	r3, r0
34010214:	460a      	mov	r2, r1
34010216:	4313      	orrs	r3, r2
34010218:	d04e      	beq.n	340102b8 <HAL_RCCEx_PeriphCLKConfig+0x656c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY2CLKSOURCE(PeriphClkInit->UsbPhy2ClockSelection));
3401021a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401021e:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34010222:	4a21      	ldr	r2, [pc, #132]	@ (340102a8 <HAL_RCCEx_PeriphCLKConfig+0x655c>)
34010224:	4293      	cmp	r3, r2
34010226:	d012      	beq.n	3401024e <HAL_RCCEx_PeriphCLKConfig+0x6502>
34010228:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401022c:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34010230:	4a1e      	ldr	r2, [pc, #120]	@ (340102ac <HAL_RCCEx_PeriphCLKConfig+0x6560>)
34010232:	4293      	cmp	r3, r2
34010234:	d00b      	beq.n	3401024e <HAL_RCCEx_PeriphCLKConfig+0x6502>
34010236:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401023a:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3401023e:	4a1c      	ldr	r2, [pc, #112]	@ (340102b0 <HAL_RCCEx_PeriphCLKConfig+0x6564>)
34010240:	4293      	cmp	r3, r2
34010242:	d004      	beq.n	3401024e <HAL_RCCEx_PeriphCLKConfig+0x6502>
34010244:	f640 01e6 	movw	r1, #2278	@ 0x8e6
34010248:	4812      	ldr	r0, [pc, #72]	@ (34010294 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3401024a:	f7f1 fed7 	bl	34001ffc <assert_failed>

    /* Set the source of USBPHY2 clock*/
    __HAL_RCC_USBPHY2_CONFIG(PeriphClkInit->UsbPhy2ClockSelection);
3401024e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010252:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34010256:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3401025a:	4618      	mov	r0, r3
3401025c:	f7f8 fc9f 	bl	34008b9e <LL_RCC_SetOTGPHYCKREFClockSource>
34010260:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010264:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34010268:	0fdb      	lsrs	r3, r3, #31
3401026a:	2b01      	cmp	r3, #1
3401026c:	d122      	bne.n	340102b4 <HAL_RCCEx_PeriphCLKConfig+0x6568>
3401026e:	f7f8 fa41 	bl	340086f4 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34010272:	e021      	b.n	340102b8 <HAL_RCCEx_PeriphCLKConfig+0x656c>
34010274:	07010034 	.word	0x07010034
34010278:	07000434 	.word	0x07000434
3401027c:	07010434 	.word	0x07010434
34010280:	07020434 	.word	0x07020434
34010284:	07030434 	.word	0x07030434
34010288:	07040434 	.word	0x07040434
3401028c:	07050434 	.word	0x07050434
34010290:	07060434 	.word	0x07060434
34010294:	3401ecb0 	.word	0x3401ecb0
34010298:	56028000 	.word	0x56028000
3401029c:	01001014 	.word	0x01001014
340102a0:	01011014 	.word	0x01011014
340102a4:	81011014 	.word	0x81011014
340102a8:	01001814 	.word	0x01001814
340102ac:	01011814 	.word	0x01011814
340102b0:	81011814 	.word	0x81011814
340102b4:	f7f8 fa0e 	bl	340086d4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS1 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS1) == RCC_PERIPHCLK_USBOTGHS1)
340102b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340102bc:	e9d3 2300 	ldrd	r2, r3, [r3]
340102c0:	2100      	movs	r1, #0
340102c2:	6139      	str	r1, [r7, #16]
340102c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
340102c8:	617b      	str	r3, [r7, #20]
340102ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
340102ce:	4603      	mov	r3, r0
340102d0:	460a      	mov	r2, r1
340102d2:	4313      	orrs	r3, r2
340102d4:	f000 8090 	beq.w	340103f8 <HAL_RCCEx_PeriphCLKConfig+0x66ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS1CLKSOURCE(PeriphClkInit->UsbOtgHs1ClockSelection));
340102d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340102dc:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
340102e0:	4ab5      	ldr	r2, [pc, #724]	@ (340105b8 <HAL_RCCEx_PeriphCLKConfig+0x686c>)
340102e2:	4293      	cmp	r3, r2
340102e4:	d020      	beq.n	34010328 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
340102e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340102ea:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
340102ee:	4ab3      	ldr	r2, [pc, #716]	@ (340105bc <HAL_RCCEx_PeriphCLKConfig+0x6870>)
340102f0:	4293      	cmp	r3, r2
340102f2:	d019      	beq.n	34010328 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
340102f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340102f8:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
340102fc:	4ab0      	ldr	r2, [pc, #704]	@ (340105c0 <HAL_RCCEx_PeriphCLKConfig+0x6874>)
340102fe:	4293      	cmp	r3, r2
34010300:	d012      	beq.n	34010328 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
34010302:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010306:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
3401030a:	4aae      	ldr	r2, [pc, #696]	@ (340105c4 <HAL_RCCEx_PeriphCLKConfig+0x6878>)
3401030c:	4293      	cmp	r3, r2
3401030e:	d00b      	beq.n	34010328 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
34010310:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010314:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34010318:	4aab      	ldr	r2, [pc, #684]	@ (340105c8 <HAL_RCCEx_PeriphCLKConfig+0x687c>)
3401031a:	4293      	cmp	r3, r2
3401031c:	d004      	beq.n	34010328 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
3401031e:	f44f 610f 	mov.w	r1, #2288	@ 0x8f0
34010322:	48aa      	ldr	r0, [pc, #680]	@ (340105cc <HAL_RCCEx_PeriphCLKConfig+0x6880>)
34010324:	f7f1 fe6a 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_IC15)
34010328:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401032c:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34010330:	4aa3      	ldr	r2, [pc, #652]	@ (340105c0 <HAL_RCCEx_PeriphCLKConfig+0x6874>)
34010332:	4293      	cmp	r3, r2
34010334:	d142      	bne.n	340103bc <HAL_RCCEx_PeriphCLKConfig+0x6670>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34010336:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401033a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3401033c:	2b00      	cmp	r3, #0
3401033e:	d016      	beq.n	3401036e <HAL_RCCEx_PeriphCLKConfig+0x6622>
34010340:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010344:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
34010346:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401034a:	d010      	beq.n	3401036e <HAL_RCCEx_PeriphCLKConfig+0x6622>
3401034c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010350:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
34010352:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34010356:	d00a      	beq.n	3401036e <HAL_RCCEx_PeriphCLKConfig+0x6622>
34010358:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401035c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3401035e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34010362:	d004      	beq.n	3401036e <HAL_RCCEx_PeriphCLKConfig+0x6622>
34010364:	f640 01f5 	movw	r1, #2293	@ 0x8f5
34010368:	4898      	ldr	r0, [pc, #608]	@ (340105cc <HAL_RCCEx_PeriphCLKConfig+0x6880>)
3401036a:	f7f1 fe47 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3401036e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010372:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34010374:	2b00      	cmp	r3, #0
34010376:	d005      	beq.n	34010384 <HAL_RCCEx_PeriphCLKConfig+0x6638>
34010378:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401037c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3401037e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34010382:	d904      	bls.n	3401038e <HAL_RCCEx_PeriphCLKConfig+0x6642>
34010384:	f640 01f6 	movw	r1, #2294	@ 0x8f6
34010388:	4890      	ldr	r0, [pc, #576]	@ (340105cc <HAL_RCCEx_PeriphCLKConfig+0x6880>)
3401038a:	f7f1 fe37 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3401038e:	4b90      	ldr	r3, [pc, #576]	@ (340105d0 <HAL_RCCEx_PeriphCLKConfig+0x6884>)
34010390:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34010394:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34010398:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3401039c:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
340103a0:	6f91      	ldr	r1, [r2, #120]	@ 0x78
340103a2:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
340103a6:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
340103a8:	3a01      	subs	r2, #1
340103aa:	0412      	lsls	r2, r2, #16
340103ac:	430a      	orrs	r2, r1
340103ae:	4988      	ldr	r1, [pc, #544]	@ (340105d0 <HAL_RCCEx_PeriphCLKConfig+0x6884>)
340103b0:	4313      	orrs	r3, r2
340103b2:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
340103b6:	f7f9 fb27 	bl	34009a08 <LL_RCC_IC15_Enable>
340103ba:	e008      	b.n	340103ce <HAL_RCCEx_PeriphCLKConfig+0x6682>
    }
    else if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_CLKP)
340103bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340103c0:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
340103c4:	4a7d      	ldr	r2, [pc, #500]	@ (340105bc <HAL_RCCEx_PeriphCLKConfig+0x6870>)
340103c6:	4293      	cmp	r3, r2
340103c8:	d101      	bne.n	340103ce <HAL_RCCEx_PeriphCLKConfig+0x6682>
    {
      LL_RCC_CLKP_Enable();
340103ca:	f7f9 fc9d 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBOTGHS1 clock */
    __HAL_RCC_USBOTGHS1_CONFIG(PeriphClkInit->UsbOtgHs1ClockSelection);
340103ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340103d2:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
340103d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
340103da:	4618      	mov	r0, r3
340103dc:	f7f8 fbd4 	bl	34008b88 <LL_RCC_SetOTGPHYClockSource>
340103e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340103e4:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
340103e8:	0fdb      	lsrs	r3, r3, #31
340103ea:	2b01      	cmp	r3, #1
340103ec:	d102      	bne.n	340103f4 <HAL_RCCEx_PeriphCLKConfig+0x66a8>
340103ee:	f7f8 f981 	bl	340086f4 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
340103f2:	e001      	b.n	340103f8 <HAL_RCCEx_PeriphCLKConfig+0x66ac>
340103f4:	f7f8 f96e 	bl	340086d4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS2 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS2) == RCC_PERIPHCLK_USBOTGHS2)
340103f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340103fc:	e9d3 2300 	ldrd	r2, r3, [r3]
34010400:	2100      	movs	r1, #0
34010402:	60b9      	str	r1, [r7, #8]
34010404:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34010408:	60fb      	str	r3, [r7, #12]
3401040a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
3401040e:	4603      	mov	r3, r0
34010410:	460a      	mov	r2, r1
34010412:	4313      	orrs	r3, r2
34010414:	f000 8090 	beq.w	34010538 <HAL_RCCEx_PeriphCLKConfig+0x67ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS2CLKSOURCE(PeriphClkInit->UsbOtgHs2ClockSelection));
34010418:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401041c:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010420:	4a6c      	ldr	r2, [pc, #432]	@ (340105d4 <HAL_RCCEx_PeriphCLKConfig+0x6888>)
34010422:	4293      	cmp	r3, r2
34010424:	d020      	beq.n	34010468 <HAL_RCCEx_PeriphCLKConfig+0x671c>
34010426:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401042a:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3401042e:	4a6a      	ldr	r2, [pc, #424]	@ (340105d8 <HAL_RCCEx_PeriphCLKConfig+0x688c>)
34010430:	4293      	cmp	r3, r2
34010432:	d019      	beq.n	34010468 <HAL_RCCEx_PeriphCLKConfig+0x671c>
34010434:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010438:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3401043c:	4a67      	ldr	r2, [pc, #412]	@ (340105dc <HAL_RCCEx_PeriphCLKConfig+0x6890>)
3401043e:	4293      	cmp	r3, r2
34010440:	d012      	beq.n	34010468 <HAL_RCCEx_PeriphCLKConfig+0x671c>
34010442:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010446:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3401044a:	4a65      	ldr	r2, [pc, #404]	@ (340105e0 <HAL_RCCEx_PeriphCLKConfig+0x6894>)
3401044c:	4293      	cmp	r3, r2
3401044e:	d00b      	beq.n	34010468 <HAL_RCCEx_PeriphCLKConfig+0x671c>
34010450:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010454:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010458:	4a62      	ldr	r2, [pc, #392]	@ (340105e4 <HAL_RCCEx_PeriphCLKConfig+0x6898>)
3401045a:	4293      	cmp	r3, r2
3401045c:	d004      	beq.n	34010468 <HAL_RCCEx_PeriphCLKConfig+0x671c>
3401045e:	f44f 6111 	mov.w	r1, #2320	@ 0x910
34010462:	485a      	ldr	r0, [pc, #360]	@ (340105cc <HAL_RCCEx_PeriphCLKConfig+0x6880>)
34010464:	f7f1 fdca 	bl	34001ffc <assert_failed>

    if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_IC15)
34010468:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401046c:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010470:	4a5a      	ldr	r2, [pc, #360]	@ (340105dc <HAL_RCCEx_PeriphCLKConfig+0x6890>)
34010472:	4293      	cmp	r3, r2
34010474:	d142      	bne.n	340104fc <HAL_RCCEx_PeriphCLKConfig+0x67b0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34010476:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401047a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3401047c:	2b00      	cmp	r3, #0
3401047e:	d016      	beq.n	340104ae <HAL_RCCEx_PeriphCLKConfig+0x6762>
34010480:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010484:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
34010486:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401048a:	d010      	beq.n	340104ae <HAL_RCCEx_PeriphCLKConfig+0x6762>
3401048c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010490:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
34010492:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34010496:	d00a      	beq.n	340104ae <HAL_RCCEx_PeriphCLKConfig+0x6762>
34010498:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401049c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3401049e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340104a2:	d004      	beq.n	340104ae <HAL_RCCEx_PeriphCLKConfig+0x6762>
340104a4:	f640 1115 	movw	r1, #2325	@ 0x915
340104a8:	4848      	ldr	r0, [pc, #288]	@ (340105cc <HAL_RCCEx_PeriphCLKConfig+0x6880>)
340104aa:	f7f1 fda7 	bl	34001ffc <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
340104ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340104b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340104b4:	2b00      	cmp	r3, #0
340104b6:	d005      	beq.n	340104c4 <HAL_RCCEx_PeriphCLKConfig+0x6778>
340104b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340104bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340104be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340104c2:	d904      	bls.n	340104ce <HAL_RCCEx_PeriphCLKConfig+0x6782>
340104c4:	f640 1116 	movw	r1, #2326	@ 0x916
340104c8:	4840      	ldr	r0, [pc, #256]	@ (340105cc <HAL_RCCEx_PeriphCLKConfig+0x6880>)
340104ca:	f7f1 fd97 	bl	34001ffc <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
340104ce:	4b40      	ldr	r3, [pc, #256]	@ (340105d0 <HAL_RCCEx_PeriphCLKConfig+0x6884>)
340104d0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
340104d4:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340104d8:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340104dc:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
340104e0:	6f91      	ldr	r1, [r2, #120]	@ 0x78
340104e2:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
340104e6:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
340104e8:	3a01      	subs	r2, #1
340104ea:	0412      	lsls	r2, r2, #16
340104ec:	430a      	orrs	r2, r1
340104ee:	4938      	ldr	r1, [pc, #224]	@ (340105d0 <HAL_RCCEx_PeriphCLKConfig+0x6884>)
340104f0:	4313      	orrs	r3, r2
340104f2:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
340104f6:	f7f9 fa87 	bl	34009a08 <LL_RCC_IC15_Enable>
340104fa:	e008      	b.n	3401050e <HAL_RCCEx_PeriphCLKConfig+0x67c2>
    }
    else if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_CLKP)
340104fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010500:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010504:	4a34      	ldr	r2, [pc, #208]	@ (340105d8 <HAL_RCCEx_PeriphCLKConfig+0x688c>)
34010506:	4293      	cmp	r3, r2
34010508:	d101      	bne.n	3401050e <HAL_RCCEx_PeriphCLKConfig+0x67c2>
    {
      LL_RCC_CLKP_Enable();
3401050a:	f7f9 fbfd 	bl	34009d08 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBOTGHS2 clock */
    __HAL_RCC_USBOTGHS2_CONFIG(PeriphClkInit->UsbOtgHs2ClockSelection);
3401050e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010512:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010516:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3401051a:	4618      	mov	r0, r3
3401051c:	f7f8 fb34 	bl	34008b88 <LL_RCC_SetOTGPHYClockSource>
34010520:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010524:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010528:	0fdb      	lsrs	r3, r3, #31
3401052a:	2b01      	cmp	r3, #1
3401052c:	d102      	bne.n	34010534 <HAL_RCCEx_PeriphCLKConfig+0x67e8>
3401052e:	f7f8 f8e1 	bl	340086f4 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34010532:	e001      	b.n	34010538 <HAL_RCCEx_PeriphCLKConfig+0x67ec>
34010534:	f7f8 f8ce 	bl	340086d4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
34010538:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401053c:	e9d3 2300 	ldrd	r2, r3, [r3]
34010540:	2100      	movs	r1, #0
34010542:	6039      	str	r1, [r7, #0]
34010544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34010548:	607b      	str	r3, [r7, #4]
3401054a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401054e:	4603      	mov	r3, r0
34010550:	460a      	mov	r2, r1
34010552:	4313      	orrs	r3, r2
34010554:	d023      	beq.n	3401059e <HAL_RCCEx_PeriphCLKConfig+0x6852>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
34010556:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401055a:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
3401055e:	2b00      	cmp	r3, #0
34010560:	d016      	beq.n	34010590 <HAL_RCCEx_PeriphCLKConfig+0x6844>
34010562:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010566:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
3401056a:	2b01      	cmp	r3, #1
3401056c:	d010      	beq.n	34010590 <HAL_RCCEx_PeriphCLKConfig+0x6844>
3401056e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010572:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
34010576:	2b02      	cmp	r3, #2
34010578:	d00a      	beq.n	34010590 <HAL_RCCEx_PeriphCLKConfig+0x6844>
3401057a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401057e:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
34010582:	2b03      	cmp	r3, #3
34010584:	d004      	beq.n	34010590 <HAL_RCCEx_PeriphCLKConfig+0x6844>
34010586:	f44f 6113 	mov.w	r1, #2352	@ 0x930
3401058a:	4810      	ldr	r0, [pc, #64]	@ (340105cc <HAL_RCCEx_PeriphCLKConfig+0x6880>)
3401058c:	f7f1 fd36 	bl	34001ffc <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
34010590:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010594:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
34010598:	4618      	mov	r0, r3
3401059a:	f7f8 fd31 	bl	34009000 <LL_RCC_SetTIMPrescaler>
  }

  if (status == HAL_OK)
3401059e:	f897 338e 	ldrb.w	r3, [r7, #910]	@ 0x38e
340105a2:	2b00      	cmp	r3, #0
340105a4:	d101      	bne.n	340105aa <HAL_RCCEx_PeriphCLKConfig+0x685e>
  {
    return HAL_OK;
340105a6:	2300      	movs	r3, #0
340105a8:	e000      	b.n	340105ac <HAL_RCCEx_PeriphCLKConfig+0x6860>
  }
  return HAL_ERROR;
340105aa:	2301      	movs	r3, #1
}
340105ac:	4618      	mov	r0, r3
340105ae:	f507 7764 	add.w	r7, r7, #912	@ 0x390
340105b2:	46bd      	mov	sp, r7
340105b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
340105b8:	03000c14 	.word	0x03000c14
340105bc:	03010c14 	.word	0x03010c14
340105c0:	03020c14 	.word	0x03020c14
340105c4:	03030c14 	.word	0x03030c14
340105c8:	83030c14 	.word	0x83030c14
340105cc:	3401ecb0 	.word	0x3401ecb0
340105d0:	56028000 	.word	0x56028000
340105d4:	03001414 	.word	0x03001414
340105d8:	03011414 	.word	0x03011414
340105dc:	03021414 	.word	0x03021414
340105e0:	03031414 	.word	0x03031414
340105e4:	83031414 	.word	0x83031414

340105e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_XSPI2    : XSPI2 peripheral clock
  *            @arg RCC_PERIPHCLK_XSPI3    : XSPI3 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
340105e8:	b590      	push	{r4, r7, lr}
340105ea:	b085      	sub	sp, #20
340105ec:	af00      	add	r7, sp, #0
340105ee:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t frequency = 0;   /* Set to 0 for returned value if no source clock */
340105f2:	2100      	movs	r1, #0
340105f4:	60f9      	str	r1, [r7, #12]

  switch (PeriphClk)
340105f6:	e9d7 0100 	ldrd	r0, r1, [r7]
340105fa:	f101 447f 	add.w	r4, r1, #4278190080	@ 0xff000000
340105fe:	ea50 0104 	orrs.w	r1, r0, r4
34010602:	f000 8436 	beq.w	34010e72 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
34010606:	e9d7 0100 	ldrd	r0, r1, [r7]
3401060a:	2801      	cmp	r0, #1
3401060c:	f171 7180 	sbcs.w	r1, r1, #16777216	@ 0x1000000
34010610:	f080 8434 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010614:	e9d7 0100 	ldrd	r0, r1, [r7]
34010618:	f5a1 0400 	sub.w	r4, r1, #8388608	@ 0x800000
3401061c:	ea50 0104 	orrs.w	r1, r0, r4
34010620:	f000 8422 	beq.w	34010e68 <HAL_RCCEx_GetPeriphCLKFreq+0x880>
34010624:	e9d7 0100 	ldrd	r0, r1, [r7]
34010628:	2801      	cmp	r0, #1
3401062a:	f571 0100 	sbcs.w	r1, r1, #8388608	@ 0x800000
3401062e:	f080 8425 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010632:	e9d7 0100 	ldrd	r0, r1, [r7]
34010636:	f5a1 0480 	sub.w	r4, r1, #4194304	@ 0x400000
3401063a:	ea50 0104 	orrs.w	r1, r0, r4
3401063e:	f000 840e 	beq.w	34010e5e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
34010642:	e9d7 0100 	ldrd	r0, r1, [r7]
34010646:	2801      	cmp	r0, #1
34010648:	f571 0180 	sbcs.w	r1, r1, #4194304	@ 0x400000
3401064c:	f080 8416 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010650:	e9d7 0100 	ldrd	r0, r1, [r7]
34010654:	f5a1 1400 	sub.w	r4, r1, #2097152	@ 0x200000
34010658:	ea50 0104 	orrs.w	r1, r0, r4
3401065c:	f000 83fa 	beq.w	34010e54 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>
34010660:	e9d7 0100 	ldrd	r0, r1, [r7]
34010664:	2801      	cmp	r0, #1
34010666:	f571 1100 	sbcs.w	r1, r1, #2097152	@ 0x200000
3401066a:	f080 8407 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401066e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010672:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
34010676:	ea50 0104 	orrs.w	r1, r0, r4
3401067a:	f000 83e6 	beq.w	34010e4a <HAL_RCCEx_GetPeriphCLKFreq+0x862>
3401067e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010682:	2801      	cmp	r0, #1
34010684:	f571 1180 	sbcs.w	r1, r1, #1048576	@ 0x100000
34010688:	f080 83f8 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401068c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010690:	f5a1 2400 	sub.w	r4, r1, #524288	@ 0x80000
34010694:	ea50 0104 	orrs.w	r1, r0, r4
34010698:	f000 83d2 	beq.w	34010e40 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
3401069c:	e9d7 0100 	ldrd	r0, r1, [r7]
340106a0:	2801      	cmp	r0, #1
340106a2:	f571 2100 	sbcs.w	r1, r1, #524288	@ 0x80000
340106a6:	f080 83e9 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340106aa:	e9d7 0100 	ldrd	r0, r1, [r7]
340106ae:	f5a1 2480 	sub.w	r4, r1, #262144	@ 0x40000
340106b2:	ea50 0104 	orrs.w	r1, r0, r4
340106b6:	f000 83be 	beq.w	34010e36 <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
340106ba:	e9d7 0100 	ldrd	r0, r1, [r7]
340106be:	2801      	cmp	r0, #1
340106c0:	f571 2180 	sbcs.w	r1, r1, #262144	@ 0x40000
340106c4:	f080 83da 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340106c8:	e9d7 0100 	ldrd	r0, r1, [r7]
340106cc:	f5a1 3400 	sub.w	r4, r1, #131072	@ 0x20000
340106d0:	ea50 0104 	orrs.w	r1, r0, r4
340106d4:	f000 83aa 	beq.w	34010e2c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
340106d8:	e9d7 0100 	ldrd	r0, r1, [r7]
340106dc:	2801      	cmp	r0, #1
340106de:	f571 3100 	sbcs.w	r1, r1, #131072	@ 0x20000
340106e2:	f080 83cb 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340106e6:	e9d7 0100 	ldrd	r0, r1, [r7]
340106ea:	f5a1 3480 	sub.w	r4, r1, #65536	@ 0x10000
340106ee:	ea50 0104 	orrs.w	r1, r0, r4
340106f2:	f000 8396 	beq.w	34010e22 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
340106f6:	e9d7 0100 	ldrd	r0, r1, [r7]
340106fa:	2801      	cmp	r0, #1
340106fc:	f571 3180 	sbcs.w	r1, r1, #65536	@ 0x10000
34010700:	f080 83bc 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010704:	e9d7 0100 	ldrd	r0, r1, [r7]
34010708:	f5a1 4400 	sub.w	r4, r1, #32768	@ 0x8000
3401070c:	ea50 0104 	orrs.w	r1, r0, r4
34010710:	f000 8382 	beq.w	34010e18 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
34010714:	e9d7 0100 	ldrd	r0, r1, [r7]
34010718:	2801      	cmp	r0, #1
3401071a:	f571 4100 	sbcs.w	r1, r1, #32768	@ 0x8000
3401071e:	f080 83ad 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010722:	e9d7 0100 	ldrd	r0, r1, [r7]
34010726:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
3401072a:	ea50 0104 	orrs.w	r1, r0, r4
3401072e:	f000 836e 	beq.w	34010e0e <HAL_RCCEx_GetPeriphCLKFreq+0x826>
34010732:	e9d7 0100 	ldrd	r0, r1, [r7]
34010736:	2801      	cmp	r0, #1
34010738:	f571 4180 	sbcs.w	r1, r1, #16384	@ 0x4000
3401073c:	f080 839e 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010740:	e9d7 0100 	ldrd	r0, r1, [r7]
34010744:	f5a1 5400 	sub.w	r4, r1, #8192	@ 0x2000
34010748:	ea50 0104 	orrs.w	r1, r0, r4
3401074c:	f000 835a 	beq.w	34010e04 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
34010750:	e9d7 0100 	ldrd	r0, r1, [r7]
34010754:	2801      	cmp	r0, #1
34010756:	f571 5100 	sbcs.w	r1, r1, #8192	@ 0x2000
3401075a:	f080 838f 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401075e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010762:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
34010766:	ea50 0104 	orrs.w	r1, r0, r4
3401076a:	f000 8346 	beq.w	34010dfa <HAL_RCCEx_GetPeriphCLKFreq+0x812>
3401076e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010772:	2801      	cmp	r0, #1
34010774:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
34010778:	f080 8380 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401077c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010780:	f5a1 6400 	sub.w	r4, r1, #2048	@ 0x800
34010784:	ea50 0104 	orrs.w	r1, r0, r4
34010788:	f000 8332 	beq.w	34010df0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
3401078c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010790:	2801      	cmp	r0, #1
34010792:	f571 6100 	sbcs.w	r1, r1, #2048	@ 0x800
34010796:	f080 8371 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401079a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401079e:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
340107a2:	ea50 0104 	orrs.w	r1, r0, r4
340107a6:	f000 831e 	beq.w	34010de6 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
340107aa:	e9d7 0100 	ldrd	r0, r1, [r7]
340107ae:	2801      	cmp	r0, #1
340107b0:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
340107b4:	f080 8362 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340107b8:	e9d7 0100 	ldrd	r0, r1, [r7]
340107bc:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
340107c0:	ea50 0104 	orrs.w	r1, r0, r4
340107c4:	f000 830a 	beq.w	34010ddc <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
340107c8:	e9d7 0100 	ldrd	r0, r1, [r7]
340107cc:	2801      	cmp	r0, #1
340107ce:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
340107d2:	f080 8353 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340107d6:	e9d7 0100 	ldrd	r0, r1, [r7]
340107da:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
340107de:	ea50 0104 	orrs.w	r1, r0, r4
340107e2:	f000 82f6 	beq.w	34010dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
340107e6:	e9d7 0100 	ldrd	r0, r1, [r7]
340107ea:	2801      	cmp	r0, #1
340107ec:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
340107f0:	f080 8344 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340107f4:	e9d7 0100 	ldrd	r0, r1, [r7]
340107f8:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
340107fc:	ea50 0104 	orrs.w	r1, r0, r4
34010800:	f000 82e2 	beq.w	34010dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
34010804:	e9d7 0100 	ldrd	r0, r1, [r7]
34010808:	2801      	cmp	r0, #1
3401080a:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
3401080e:	f080 8335 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010812:	e9d7 0100 	ldrd	r0, r1, [r7]
34010816:	f1a1 0420 	sub.w	r4, r1, #32
3401081a:	ea50 0104 	orrs.w	r1, r0, r4
3401081e:	f000 82ce 	beq.w	34010dbe <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
34010822:	e9d7 0100 	ldrd	r0, r1, [r7]
34010826:	2801      	cmp	r0, #1
34010828:	f171 0120 	sbcs.w	r1, r1, #32
3401082c:	f080 8326 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010830:	e9d7 0100 	ldrd	r0, r1, [r7]
34010834:	f1a1 0410 	sub.w	r4, r1, #16
34010838:	ea50 0104 	orrs.w	r1, r0, r4
3401083c:	f000 82ba 	beq.w	34010db4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
34010840:	e9d7 0100 	ldrd	r0, r1, [r7]
34010844:	2801      	cmp	r0, #1
34010846:	f171 0110 	sbcs.w	r1, r1, #16
3401084a:	f080 8317 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401084e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010852:	f1a1 0408 	sub.w	r4, r1, #8
34010856:	ea50 0104 	orrs.w	r1, r0, r4
3401085a:	f000 82a6 	beq.w	34010daa <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
3401085e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010862:	2801      	cmp	r0, #1
34010864:	f171 0108 	sbcs.w	r1, r1, #8
34010868:	f080 8308 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401086c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010870:	1f0c      	subs	r4, r1, #4
34010872:	ea50 0104 	orrs.w	r1, r0, r4
34010876:	f000 8293 	beq.w	34010da0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
3401087a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401087e:	2801      	cmp	r0, #1
34010880:	f171 0104 	sbcs.w	r1, r1, #4
34010884:	f080 82fa 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010888:	e9d7 0100 	ldrd	r0, r1, [r7]
3401088c:	1e8c      	subs	r4, r1, #2
3401088e:	ea50 0104 	orrs.w	r1, r0, r4
34010892:	f000 8280 	beq.w	34010d96 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
34010896:	e9d7 0100 	ldrd	r0, r1, [r7]
3401089a:	2801      	cmp	r0, #1
3401089c:	f171 0102 	sbcs.w	r1, r1, #2
340108a0:	f080 82ec 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340108a4:	e9d7 0100 	ldrd	r0, r1, [r7]
340108a8:	1e4c      	subs	r4, r1, #1
340108aa:	ea50 0104 	orrs.w	r1, r0, r4
340108ae:	f000 826d 	beq.w	34010d8c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
340108b2:	e9d7 0100 	ldrd	r0, r1, [r7]
340108b6:	2801      	cmp	r0, #1
340108b8:	f171 0101 	sbcs.w	r1, r1, #1
340108bc:	f080 82de 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340108c0:	e9d7 0100 	ldrd	r0, r1, [r7]
340108c4:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
340108c8:	4321      	orrs	r1, r4
340108ca:	f000 825a 	beq.w	34010d82 <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
340108ce:	e9d7 0100 	ldrd	r0, r1, [r7]
340108d2:	4cda      	ldr	r4, [pc, #872]	@ (34010c3c <HAL_RCCEx_GetPeriphCLKFreq+0x654>)
340108d4:	42a0      	cmp	r0, r4
340108d6:	f171 0100 	sbcs.w	r1, r1, #0
340108da:	f080 82cf 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340108de:	e9d7 0100 	ldrd	r0, r1, [r7]
340108e2:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
340108e6:	4321      	orrs	r1, r4
340108e8:	f000 8246 	beq.w	34010d78 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
340108ec:	e9d7 0100 	ldrd	r0, r1, [r7]
340108f0:	4cd3      	ldr	r4, [pc, #844]	@ (34010c40 <HAL_RCCEx_GetPeriphCLKFreq+0x658>)
340108f2:	42a0      	cmp	r0, r4
340108f4:	f171 0100 	sbcs.w	r1, r1, #0
340108f8:	f080 82c0 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340108fc:	e9d7 0100 	ldrd	r0, r1, [r7]
34010900:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
34010904:	4321      	orrs	r1, r4
34010906:	f000 8232 	beq.w	34010d6e <HAL_RCCEx_GetPeriphCLKFreq+0x786>
3401090a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401090e:	4ccd      	ldr	r4, [pc, #820]	@ (34010c44 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>)
34010910:	42a0      	cmp	r0, r4
34010912:	f171 0100 	sbcs.w	r1, r1, #0
34010916:	f080 82b1 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401091a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401091e:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
34010922:	4321      	orrs	r1, r4
34010924:	f000 821e 	beq.w	34010d64 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
34010928:	e9d7 0100 	ldrd	r0, r1, [r7]
3401092c:	4cc6      	ldr	r4, [pc, #792]	@ (34010c48 <HAL_RCCEx_GetPeriphCLKFreq+0x660>)
3401092e:	42a0      	cmp	r0, r4
34010930:	f171 0100 	sbcs.w	r1, r1, #0
34010934:	f080 82a2 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010938:	e9d7 0100 	ldrd	r0, r1, [r7]
3401093c:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
34010940:	4321      	orrs	r1, r4
34010942:	f000 820b 	beq.w	34010d5c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
34010946:	e9d7 0100 	ldrd	r0, r1, [r7]
3401094a:	4cc0      	ldr	r4, [pc, #768]	@ (34010c4c <HAL_RCCEx_GetPeriphCLKFreq+0x664>)
3401094c:	42a0      	cmp	r0, r4
3401094e:	f171 0100 	sbcs.w	r1, r1, #0
34010952:	f080 8293 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010956:	e9d7 0100 	ldrd	r0, r1, [r7]
3401095a:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
3401095e:	4321      	orrs	r1, r4
34010960:	f000 81f7 	beq.w	34010d52 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
34010964:	e9d7 0100 	ldrd	r0, r1, [r7]
34010968:	4cb9      	ldr	r4, [pc, #740]	@ (34010c50 <HAL_RCCEx_GetPeriphCLKFreq+0x668>)
3401096a:	42a0      	cmp	r0, r4
3401096c:	f171 0100 	sbcs.w	r1, r1, #0
34010970:	f080 8284 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010974:	e9d7 0100 	ldrd	r0, r1, [r7]
34010978:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
3401097c:	4321      	orrs	r1, r4
3401097e:	f000 81e2 	beq.w	34010d46 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
34010982:	e9d7 0100 	ldrd	r0, r1, [r7]
34010986:	4cb3      	ldr	r4, [pc, #716]	@ (34010c54 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
34010988:	42a0      	cmp	r0, r4
3401098a:	f171 0100 	sbcs.w	r1, r1, #0
3401098e:	f080 8275 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010992:	e9d7 0100 	ldrd	r0, r1, [r7]
34010996:	f100 447f 	add.w	r4, r0, #4278190080	@ 0xff000000
3401099a:	4321      	orrs	r1, r4
3401099c:	f000 81cd 	beq.w	34010d3a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
340109a0:	e9d7 0100 	ldrd	r0, r1, [r7]
340109a4:	4cac      	ldr	r4, [pc, #688]	@ (34010c58 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
340109a6:	42a0      	cmp	r0, r4
340109a8:	f171 0100 	sbcs.w	r1, r1, #0
340109ac:	f080 8266 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340109b0:	e9d7 0100 	ldrd	r0, r1, [r7]
340109b4:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
340109b8:	4321      	orrs	r1, r4
340109ba:	f000 81b8 	beq.w	34010d2e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
340109be:	e9d7 0100 	ldrd	r0, r1, [r7]
340109c2:	4ca6      	ldr	r4, [pc, #664]	@ (34010c5c <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
340109c4:	42a0      	cmp	r0, r4
340109c6:	f171 0100 	sbcs.w	r1, r1, #0
340109ca:	f080 8257 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340109ce:	e9d7 0100 	ldrd	r0, r1, [r7]
340109d2:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
340109d6:	4321      	orrs	r1, r4
340109d8:	f000 81a4 	beq.w	34010d24 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
340109dc:	e9d7 0100 	ldrd	r0, r1, [r7]
340109e0:	4c9f      	ldr	r4, [pc, #636]	@ (34010c60 <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
340109e2:	42a0      	cmp	r0, r4
340109e4:	f171 0100 	sbcs.w	r1, r1, #0
340109e8:	f080 8248 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340109ec:	e9d7 0100 	ldrd	r0, r1, [r7]
340109f0:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
340109f4:	4321      	orrs	r1, r4
340109f6:	f000 8190 	beq.w	34010d1a <HAL_RCCEx_GetPeriphCLKFreq+0x732>
340109fa:	e9d7 0100 	ldrd	r0, r1, [r7]
340109fe:	4c99      	ldr	r4, [pc, #612]	@ (34010c64 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>)
34010a00:	42a0      	cmp	r0, r4
34010a02:	f171 0100 	sbcs.w	r1, r1, #0
34010a06:	f080 8239 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010a0a:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a0e:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
34010a12:	4321      	orrs	r1, r4
34010a14:	f000 817c 	beq.w	34010d10 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
34010a18:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a1c:	4c92      	ldr	r4, [pc, #584]	@ (34010c68 <HAL_RCCEx_GetPeriphCLKFreq+0x680>)
34010a1e:	42a0      	cmp	r0, r4
34010a20:	f171 0100 	sbcs.w	r1, r1, #0
34010a24:	f080 822a 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010a28:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a2c:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
34010a30:	4321      	orrs	r1, r4
34010a32:	f000 8168 	beq.w	34010d06 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
34010a36:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a3a:	4c8c      	ldr	r4, [pc, #560]	@ (34010c6c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
34010a3c:	42a0      	cmp	r0, r4
34010a3e:	f171 0100 	sbcs.w	r1, r1, #0
34010a42:	f080 821b 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010a46:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a4a:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
34010a4e:	4321      	orrs	r1, r4
34010a50:	f000 8154 	beq.w	34010cfc <HAL_RCCEx_GetPeriphCLKFreq+0x714>
34010a54:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a58:	4c85      	ldr	r4, [pc, #532]	@ (34010c70 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
34010a5a:	42a0      	cmp	r0, r4
34010a5c:	f171 0100 	sbcs.w	r1, r1, #0
34010a60:	f080 820c 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010a64:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a68:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
34010a6c:	4321      	orrs	r1, r4
34010a6e:	f000 8140 	beq.w	34010cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
34010a72:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a76:	4c7f      	ldr	r4, [pc, #508]	@ (34010c74 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
34010a78:	42a0      	cmp	r0, r4
34010a7a:	f171 0100 	sbcs.w	r1, r1, #0
34010a7e:	f080 81fd 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010a82:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a86:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
34010a8a:	4321      	orrs	r1, r4
34010a8c:	f000 812c 	beq.w	34010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
34010a90:	e9d7 0100 	ldrd	r0, r1, [r7]
34010a94:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
34010a98:	f171 0100 	sbcs.w	r1, r1, #0
34010a9c:	f080 81ee 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010aa0:	e9d7 0100 	ldrd	r0, r1, [r7]
34010aa4:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
34010aa8:	4321      	orrs	r1, r4
34010aaa:	f000 8118 	beq.w	34010cde <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
34010aae:	e9d7 0100 	ldrd	r0, r1, [r7]
34010ab2:	f248 0401 	movw	r4, #32769	@ 0x8001
34010ab6:	42a0      	cmp	r0, r4
34010ab8:	f171 0100 	sbcs.w	r1, r1, #0
34010abc:	f080 81de 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010ac0:	e9d7 0100 	ldrd	r0, r1, [r7]
34010ac4:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
34010ac8:	4321      	orrs	r1, r4
34010aca:	f000 8103 	beq.w	34010cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
34010ace:	e9d7 0100 	ldrd	r0, r1, [r7]
34010ad2:	f244 0401 	movw	r4, #16385	@ 0x4001
34010ad6:	42a0      	cmp	r0, r4
34010ad8:	f171 0100 	sbcs.w	r1, r1, #0
34010adc:	f080 81ce 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010ae0:	e9d7 0100 	ldrd	r0, r1, [r7]
34010ae4:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
34010ae8:	4321      	orrs	r1, r4
34010aea:	f000 80ee 	beq.w	34010cca <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
34010aee:	e9d7 0100 	ldrd	r0, r1, [r7]
34010af2:	f242 0401 	movw	r4, #8193	@ 0x2001
34010af6:	42a0      	cmp	r0, r4
34010af8:	f171 0100 	sbcs.w	r1, r1, #0
34010afc:	f080 81be 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010b00:	e9d7 0100 	ldrd	r0, r1, [r7]
34010b04:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
34010b08:	4321      	orrs	r1, r4
34010b0a:	f000 80d9 	beq.w	34010cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
34010b0e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010b12:	f241 0401 	movw	r4, #4097	@ 0x1001
34010b16:	42a0      	cmp	r0, r4
34010b18:	f171 0100 	sbcs.w	r1, r1, #0
34010b1c:	f080 81ae 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010b20:	e9d7 0100 	ldrd	r0, r1, [r7]
34010b24:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
34010b28:	4321      	orrs	r1, r4
34010b2a:	f000 80c4 	beq.w	34010cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
34010b2e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010b32:	f640 0401 	movw	r4, #2049	@ 0x801
34010b36:	42a0      	cmp	r0, r4
34010b38:	f171 0100 	sbcs.w	r1, r1, #0
34010b3c:	f080 819e 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010b40:	e9d7 0100 	ldrd	r0, r1, [r7]
34010b44:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
34010b48:	4321      	orrs	r1, r4
34010b4a:	f000 80af 	beq.w	34010cac <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
34010b4e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010b52:	f240 4401 	movw	r4, #1025	@ 0x401
34010b56:	42a0      	cmp	r0, r4
34010b58:	f171 0100 	sbcs.w	r1, r1, #0
34010b5c:	f080 818e 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010b60:	e9d7 0100 	ldrd	r0, r1, [r7]
34010b64:	2821      	cmp	r0, #33	@ 0x21
34010b66:	f171 0100 	sbcs.w	r1, r1, #0
34010b6a:	d255      	bcs.n	34010c18 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
34010b6c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010b70:	4301      	orrs	r1, r0
34010b72:	f000 8183 	beq.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010b76:	e9d7 0100 	ldrd	r0, r1, [r7]
34010b7a:	1e42      	subs	r2, r0, #1
34010b7c:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
34010b80:	2a20      	cmp	r2, #32
34010b82:	f173 0100 	sbcs.w	r1, r3, #0
34010b86:	f080 8179 	bcs.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010b8a:	2a1f      	cmp	r2, #31
34010b8c:	f200 8176 	bhi.w	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010b90:	a101      	add	r1, pc, #4	@ (adr r1, 34010b98 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
34010b92:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
34010b96:	bf00      	nop
34010b98:	34010c27 	.word	0x34010c27
34010b9c:	34010c31 	.word	0x34010c31
34010ba0:	34010e7d 	.word	0x34010e7d
34010ba4:	34010c81 	.word	0x34010c81
34010ba8:	34010e7d 	.word	0x34010e7d
34010bac:	34010e7d 	.word	0x34010e7d
34010bb0:	34010e7d 	.word	0x34010e7d
34010bb4:	34010c79 	.word	0x34010c79
34010bb8:	34010e7d 	.word	0x34010e7d
34010bbc:	34010e7d 	.word	0x34010e7d
34010bc0:	34010e7d 	.word	0x34010e7d
34010bc4:	34010e7d 	.word	0x34010e7d
34010bc8:	34010e7d 	.word	0x34010e7d
34010bcc:	34010e7d 	.word	0x34010e7d
34010bd0:	34010e7d 	.word	0x34010e7d
34010bd4:	34010c8b 	.word	0x34010c8b
34010bd8:	34010e7d 	.word	0x34010e7d
34010bdc:	34010e7d 	.word	0x34010e7d
34010be0:	34010e7d 	.word	0x34010e7d
34010be4:	34010e7d 	.word	0x34010e7d
34010be8:	34010e7d 	.word	0x34010e7d
34010bec:	34010e7d 	.word	0x34010e7d
34010bf0:	34010e7d 	.word	0x34010e7d
34010bf4:	34010e7d 	.word	0x34010e7d
34010bf8:	34010e7d 	.word	0x34010e7d
34010bfc:	34010e7d 	.word	0x34010e7d
34010c00:	34010e7d 	.word	0x34010e7d
34010c04:	34010e7d 	.word	0x34010e7d
34010c08:	34010e7d 	.word	0x34010e7d
34010c0c:	34010e7d 	.word	0x34010e7d
34010c10:	34010e7d 	.word	0x34010e7d
34010c14:	34010c97 	.word	0x34010c97
34010c18:	e9d7 2300 	ldrd	r2, r3, [r7]
34010c1c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
34010c20:	430b      	orrs	r3, r1
34010c22:	d03e      	beq.n	34010ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
      break;

    default:
      /* Unexpected case, frequency is by default set to 0 */
      break;
34010c24:	e12a      	b.n	34010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
      frequency = RCCEx_GetADCCLKFreq(LL_RCC_ADC_CLKSOURCE);
34010c26:	2070      	movs	r0, #112	@ 0x70
34010c28:	f000 fb90 	bl	3401134c <RCCEx_GetADCCLKFreq>
34010c2c:	60f8      	str	r0, [r7, #12]
      break;
34010c2e:	e126      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetADFCLKFreq(LL_RCC_ADF1_CLKSOURCE);
34010c30:	2007      	movs	r0, #7
34010c32:	f000 fc8d 	bl	34011550 <RCCEx_GetADFCLKFreq>
34010c36:	60f8      	str	r0, [r7, #12]
      break;
34010c38:	e121      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
34010c3a:	bf00      	nop
34010c3c:	80000001 	.word	0x80000001
34010c40:	40000001 	.word	0x40000001
34010c44:	20000001 	.word	0x20000001
34010c48:	10000001 	.word	0x10000001
34010c4c:	08000001 	.word	0x08000001
34010c50:	04000001 	.word	0x04000001
34010c54:	02000001 	.word	0x02000001
34010c58:	01000001 	.word	0x01000001
34010c5c:	00800001 	.word	0x00800001
34010c60:	00400001 	.word	0x00400001
34010c64:	00200001 	.word	0x00200001
34010c68:	00100001 	.word	0x00100001
34010c6c:	00080001 	.word	0x00080001
34010c70:	00040001 	.word	0x00040001
34010c74:	00020001 	.word	0x00020001
      frequency = RCCEx_GetCSICLKFreq();
34010c78:	f000 ff0c 	bl	34011a94 <RCCEx_GetCSICLKFreq>
34010c7c:	60f8      	str	r0, [r7, #12]
      break;
34010c7e:	e0fe      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34010c80:	2007      	movs	r0, #7
34010c82:	f000 fd51 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34010c86:	60f8      	str	r0, [r7, #12]
      break;
34010c88:	e0f9      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetDCMIPPCLKFreq(LL_RCC_DCMIPP_CLKSOURCE);
34010c8a:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
34010c8e:	f000 ff4d 	bl	34011b2c <RCCEx_GetDCMIPPCLKFreq>
34010c92:	60f8      	str	r0, [r7, #12]
      break;
34010c94:	e0f3      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1CLKFreq(LL_RCC_ETH1_CLKSOURCE);
34010c96:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
34010c9a:	f000 ffd1 	bl	34011c40 <RCCEx_GetETH1CLKFreq>
34010c9e:	60f8      	str	r0, [r7, #12]
      break;
34010ca0:	e0ed      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1PTPCLKFreq(LL_RCC_ETH1PTP_CLKSOURCE);
34010ca2:	2003      	movs	r0, #3
34010ca4:	f001 f84c 	bl	34011d40 <RCCEx_GetETH1PTPCLKFreq>
34010ca8:	60f8      	str	r0, [r7, #12]
      break;
34010caa:	e0e8      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFDCANCLKFreq(LL_RCC_FDCAN_CLKSOURCE);
34010cac:	2003      	movs	r0, #3
34010cae:	f001 f8cb 	bl	34011e48 <RCCEx_GetFDCANCLKFreq>
34010cb2:	60f8      	str	r0, [r7, #12]
      break;
34010cb4:	e0e3      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFMCCLKFreq(LL_RCC_FMC_CLKSOURCE);
34010cb6:	2030      	movs	r0, #48	@ 0x30
34010cb8:	f001 f946 	bl	34011f48 <RCCEx_GetFMCCLKFreq>
34010cbc:	60f8      	str	r0, [r7, #12]
      break;
34010cbe:	e0de      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C1_CLKSOURCE);
34010cc0:	4871      	ldr	r0, [pc, #452]	@ (34010e88 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>)
34010cc2:	f001 f9f9 	bl	340120b8 <RCCEx_GetI2CCLKFreq>
34010cc6:	60f8      	str	r0, [r7, #12]
      break;
34010cc8:	e0d9      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C2_CLKSOURCE);
34010cca:	4870      	ldr	r0, [pc, #448]	@ (34010e8c <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>)
34010ccc:	f001 f9f4 	bl	340120b8 <RCCEx_GetI2CCLKFreq>
34010cd0:	60f8      	str	r0, [r7, #12]
      break;
34010cd2:	e0d4      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C3_CLKSOURCE);
34010cd4:	486e      	ldr	r0, [pc, #440]	@ (34010e90 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
34010cd6:	f001 f9ef 	bl	340120b8 <RCCEx_GetI2CCLKFreq>
34010cda:	60f8      	str	r0, [r7, #12]
      break;
34010cdc:	e0cf      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C4_CLKSOURCE);
34010cde:	486d      	ldr	r0, [pc, #436]	@ (34010e94 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
34010ce0:	f001 f9ea 	bl	340120b8 <RCCEx_GetI2CCLKFreq>
34010ce4:	60f8      	str	r0, [r7, #12]
      break;
34010ce6:	e0ca      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C1_CLKSOURCE);
34010ce8:	486b      	ldr	r0, [pc, #428]	@ (34010e98 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
34010cea:	f001 fb8d 	bl	34012408 <RCCEx_GetI3CCLKFreq>
34010cee:	60f8      	str	r0, [r7, #12]
      break;
34010cf0:	e0c5      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C2_CLKSOURCE);
34010cf2:	486a      	ldr	r0, [pc, #424]	@ (34010e9c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>)
34010cf4:	f001 fb88 	bl	34012408 <RCCEx_GetI3CCLKFreq>
34010cf8:	60f8      	str	r0, [r7, #12]
      break;
34010cfa:	e0c0      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM1_CLKSOURCE);
34010cfc:	4868      	ldr	r0, [pc, #416]	@ (34010ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>)
34010cfe:	f001 fcb7 	bl	34012670 <RCCEx_GetLPTIMCLKFreq>
34010d02:	60f8      	str	r0, [r7, #12]
      break;
34010d04:	e0bb      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM2_CLKSOURCE);
34010d06:	4867      	ldr	r0, [pc, #412]	@ (34010ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>)
34010d08:	f001 fcb2 	bl	34012670 <RCCEx_GetLPTIMCLKFreq>
34010d0c:	60f8      	str	r0, [r7, #12]
      break;
34010d0e:	e0b6      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM3_CLKSOURCE);
34010d10:	4865      	ldr	r0, [pc, #404]	@ (34010ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>)
34010d12:	f001 fcad 	bl	34012670 <RCCEx_GetLPTIMCLKFreq>
34010d16:	60f8      	str	r0, [r7, #12]
      break;
34010d18:	e0b1      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM4_CLKSOURCE);
34010d1a:	4864      	ldr	r0, [pc, #400]	@ (34010eac <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>)
34010d1c:	f001 fca8 	bl	34012670 <RCCEx_GetLPTIMCLKFreq>
34010d20:	60f8      	str	r0, [r7, #12]
      break;
34010d22:	e0ac      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM5_CLKSOURCE);
34010d24:	4862      	ldr	r0, [pc, #392]	@ (34010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>)
34010d26:	f001 fca3 	bl	34012670 <RCCEx_GetLPTIMCLKFreq>
34010d2a:	60f8      	str	r0, [r7, #12]
      break;
34010d2c:	e0a7      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPUARTCLKFreq(LL_RCC_LPUART1_CLKSOURCE);
34010d2e:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
34010d32:	f001 fe47 	bl	340129c4 <RCCEx_GetLPUARTCLKFreq>
34010d36:	60f8      	str	r0, [r7, #12]
      break;
34010d38:	e0a1      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLTDCCLKFreq(LL_RCC_LTDC_CLKSOURCE);
34010d3a:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
34010d3e:	f001 ff43 	bl	34012bc8 <RCCEx_GetLTDCCLKFreq>
34010d42:	60f8      	str	r0, [r7, #12]
      break;
34010d44:	e09b      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetMDFCLKFreq(LL_RCC_MDF1_CLKSOURCE);
34010d46:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
34010d4a:	f001 ffc7 	bl	34012cdc <RCCEx_GetMDFCLKFreq>
34010d4e:	60f8      	str	r0, [r7, #12]
      break;
34010d50:	e095      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetPSSICLKFreq(LL_RCC_PSSI_CLKSOURCE);
34010d52:	2030      	movs	r0, #48	@ 0x30
34010d54:	f002 f8cc 	bl	34012ef0 <RCCEx_GetPSSICLKFreq>
34010d58:	60f8      	str	r0, [r7, #12]
      break;
34010d5a:	e090      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetRTCCLKFreq();
34010d5c:	f002 f94a 	bl	34012ff4 <RCCEx_GetRTCCLKFreq>
34010d60:	60f8      	str	r0, [r7, #12]
      break;
34010d62:	e08c      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI1_CLKSOURCE);
34010d64:	4853      	ldr	r0, [pc, #332]	@ (34010eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>)
34010d66:	f002 f997 	bl	34013098 <RCCEx_GetSAICLKFreq>
34010d6a:	60f8      	str	r0, [r7, #12]
      break;
34010d6c:	e087      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI2_CLKSOURCE);
34010d6e:	4852      	ldr	r0, [pc, #328]	@ (34010eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>)
34010d70:	f002 f992 	bl	34013098 <RCCEx_GetSAICLKFreq>
34010d74:	60f8      	str	r0, [r7, #12]
      break;
34010d76:	e082      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC1_CLKSOURCE);
34010d78:	4850      	ldr	r0, [pc, #320]	@ (34010ebc <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>)
34010d7a:	f002 faf3 	bl	34013364 <RCCEx_GetSDMMCCLKFreq>
34010d7e:	60f8      	str	r0, [r7, #12]
      break;
34010d80:	e07d      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC2_CLKSOURCE);
34010d82:	484f      	ldr	r0, [pc, #316]	@ (34010ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>)
34010d84:	f002 faee 	bl	34013364 <RCCEx_GetSDMMCCLKFreq>
34010d88:	60f8      	str	r0, [r7, #12]
      break;
34010d8a:	e078      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
34010d8c:	2007      	movs	r0, #7
34010d8e:	f002 fbd3 	bl	34013538 <RCCEx_GetSPDIFRXCLKFreq>
34010d92:	60f8      	str	r0, [r7, #12]
      break;
34010d94:	e073      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI1_CLKSOURCE);
34010d96:	484b      	ldr	r0, [pc, #300]	@ (34010ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>)
34010d98:	f002 fcb2 	bl	34013700 <RCCEx_GetSPICLKFreq>
34010d9c:	60f8      	str	r0, [r7, #12]
      break;
34010d9e:	e06e      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI2_CLKSOURCE);
34010da0:	4849      	ldr	r0, [pc, #292]	@ (34010ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>)
34010da2:	f002 fcad 	bl	34013700 <RCCEx_GetSPICLKFreq>
34010da6:	60f8      	str	r0, [r7, #12]
      break;
34010da8:	e069      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI3_CLKSOURCE);
34010daa:	4848      	ldr	r0, [pc, #288]	@ (34010ecc <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
34010dac:	f002 fca8 	bl	34013700 <RCCEx_GetSPICLKFreq>
34010db0:	60f8      	str	r0, [r7, #12]
      break;
34010db2:	e064      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI4_CLKSOURCE);
34010db4:	4846      	ldr	r0, [pc, #280]	@ (34010ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
34010db6:	f002 fca3 	bl	34013700 <RCCEx_GetSPICLKFreq>
34010dba:	60f8      	str	r0, [r7, #12]
      break;
34010dbc:	e05f      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI5_CLKSOURCE);
34010dbe:	4845      	ldr	r0, [pc, #276]	@ (34010ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
34010dc0:	f002 fc9e 	bl	34013700 <RCCEx_GetSPICLKFreq>
34010dc4:	60f8      	str	r0, [r7, #12]
      break;
34010dc6:	e05a      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI6_CLKSOURCE);
34010dc8:	4843      	ldr	r0, [pc, #268]	@ (34010ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>)
34010dca:	f002 fc99 	bl	34013700 <RCCEx_GetSPICLKFreq>
34010dce:	60f8      	str	r0, [r7, #12]
      break;
34010dd0:	e055      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART1_CLKSOURCE);
34010dd2:	4842      	ldr	r0, [pc, #264]	@ (34010edc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>)
34010dd4:	f003 f990 	bl	340140f8 <RCCEx_GetUSARTCLKFreq>
34010dd8:	60f8      	str	r0, [r7, #12]
      break;
34010dda:	e050      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART2_CLKSOURCE);
34010ddc:	4840      	ldr	r0, [pc, #256]	@ (34010ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>)
34010dde:	f003 f98b 	bl	340140f8 <RCCEx_GetUSARTCLKFreq>
34010de2:	60f8      	str	r0, [r7, #12]
      break;
34010de4:	e04b      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART3_CLKSOURCE);
34010de6:	483f      	ldr	r0, [pc, #252]	@ (34010ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>)
34010de8:	f003 f986 	bl	340140f8 <RCCEx_GetUSARTCLKFreq>
34010dec:	60f8      	str	r0, [r7, #12]
      break;
34010dee:	e046      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART4_CLKSOURCE);
34010df0:	483d      	ldr	r0, [pc, #244]	@ (34010ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x900>)
34010df2:	f002 ff57 	bl	34013ca4 <RCCEx_GetUARTCLKFreq>
34010df6:	60f8      	str	r0, [r7, #12]
      break;
34010df8:	e041      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART5_CLKSOURCE);
34010dfa:	483c      	ldr	r0, [pc, #240]	@ (34010eec <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
34010dfc:	f002 ff52 	bl	34013ca4 <RCCEx_GetUARTCLKFreq>
34010e00:	60f8      	str	r0, [r7, #12]
      break;
34010e02:	e03c      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART6_CLKSOURCE);
34010e04:	483a      	ldr	r0, [pc, #232]	@ (34010ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
34010e06:	f003 f977 	bl	340140f8 <RCCEx_GetUSARTCLKFreq>
34010e0a:	60f8      	str	r0, [r7, #12]
      break;
34010e0c:	e037      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART7_CLKSOURCE);
34010e0e:	4839      	ldr	r0, [pc, #228]	@ (34010ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>)
34010e10:	f002 ff48 	bl	34013ca4 <RCCEx_GetUARTCLKFreq>
34010e14:	60f8      	str	r0, [r7, #12]
      break;
34010e16:	e032      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART8_CLKSOURCE);
34010e18:	4837      	ldr	r0, [pc, #220]	@ (34010ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x910>)
34010e1a:	f002 ff43 	bl	34013ca4 <RCCEx_GetUARTCLKFreq>
34010e1e:	60f8      	str	r0, [r7, #12]
      break;
34010e20:	e02d      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART9_CLKSOURCE);
34010e22:	4836      	ldr	r0, [pc, #216]	@ (34010efc <HAL_RCCEx_GetPeriphCLKFreq+0x914>)
34010e24:	f002 ff3e 	bl	34013ca4 <RCCEx_GetUARTCLKFreq>
34010e28:	60f8      	str	r0, [r7, #12]
      break;
34010e2a:	e028      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART10_CLKSOURCE);
34010e2c:	4834      	ldr	r0, [pc, #208]	@ (34010f00 <HAL_RCCEx_GetPeriphCLKFreq+0x918>)
34010e2e:	f003 f963 	bl	340140f8 <RCCEx_GetUSARTCLKFreq>
34010e32:	60f8      	str	r0, [r7, #12]
      break;
34010e34:	e023      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY1CKREF_CLKSOURCE);
34010e36:	4833      	ldr	r0, [pc, #204]	@ (34010f04 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>)
34010e38:	f003 fc3e 	bl	340146b8 <RCCEx_GetOTGPHYCKREFCLKFreq>
34010e3c:	60f8      	str	r0, [r7, #12]
      break;
34010e3e:	e01e      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
34010e40:	4831      	ldr	r0, [pc, #196]	@ (34010f08 <HAL_RCCEx_GetPeriphCLKFreq+0x920>)
34010e42:	f003 fb83 	bl	3401454c <RCCEx_GetOTGPHYCLKFreq>
34010e46:	60f8      	str	r0, [r7, #12]
      break;
34010e48:	e019      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY2CKREF_CLKSOURCE);
34010e4a:	4830      	ldr	r0, [pc, #192]	@ (34010f0c <HAL_RCCEx_GetPeriphCLKFreq+0x924>)
34010e4c:	f003 fc34 	bl	340146b8 <RCCEx_GetOTGPHYCKREFCLKFreq>
34010e50:	60f8      	str	r0, [r7, #12]
      break;
34010e52:	e014      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
34010e54:	482e      	ldr	r0, [pc, #184]	@ (34010f10 <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
34010e56:	f003 fb79 	bl	3401454c <RCCEx_GetOTGPHYCLKFreq>
34010e5a:	60f8      	str	r0, [r7, #12]
      break;
34010e5c:	e00f      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI1_CLKSOURCE);
34010e5e:	482d      	ldr	r0, [pc, #180]	@ (34010f14 <HAL_RCCEx_GetPeriphCLKFreq+0x92c>)
34010e60:	f003 fc7a 	bl	34014758 <RCCEx_GetXSPICLKFreq>
34010e64:	60f8      	str	r0, [r7, #12]
      break;
34010e66:	e00a      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI2_CLKSOURCE);
34010e68:	482b      	ldr	r0, [pc, #172]	@ (34010f18 <HAL_RCCEx_GetPeriphCLKFreq+0x930>)
34010e6a:	f003 fc75 	bl	34014758 <RCCEx_GetXSPICLKFreq>
34010e6e:	60f8      	str	r0, [r7, #12]
      break;
34010e70:	e005      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
34010e72:	482a      	ldr	r0, [pc, #168]	@ (34010f1c <HAL_RCCEx_GetPeriphCLKFreq+0x934>)
34010e74:	f003 fc70 	bl	34014758 <RCCEx_GetXSPICLKFreq>
34010e78:	60f8      	str	r0, [r7, #12]
      break;
34010e7a:	e000      	b.n	34010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      break;
34010e7c:	bf00      	nop
  }

  return frequency;
34010e7e:	68fb      	ldr	r3, [r7, #12]
}
34010e80:	4618      	mov	r0, r3
34010e82:	3714      	adds	r7, #20
34010e84:	46bd      	mov	sp, r7
34010e86:	bd90      	pop	{r4, r7, pc}
34010e88:	0700000c 	.word	0x0700000c
34010e8c:	0700040c 	.word	0x0700040c
34010e90:	0700080c 	.word	0x0700080c
34010e94:	07000c0c 	.word	0x07000c0c
34010e98:	0700100c 	.word	0x0700100c
34010e9c:	0700140c 	.word	0x0700140c
34010ea0:	0700082c 	.word	0x0700082c
34010ea4:	07000c2c 	.word	0x07000c2c
34010ea8:	0700102c 	.word	0x0700102c
34010eac:	0700142c 	.word	0x0700142c
34010eb0:	0700182c 	.word	0x0700182c
34010eb4:	07001418 	.word	0x07001418
34010eb8:	07001818 	.word	0x07001818
34010ebc:	0300001c 	.word	0x0300001c
34010ec0:	0300041c 	.word	0x0300041c
34010ec4:	07000420 	.word	0x07000420
34010ec8:	07000820 	.word	0x07000820
34010ecc:	07000c20 	.word	0x07000c20
34010ed0:	07001020 	.word	0x07001020
34010ed4:	07001420 	.word	0x07001420
34010ed8:	07001820 	.word	0x07001820
34010edc:	07000030 	.word	0x07000030
34010ee0:	07000430 	.word	0x07000430
34010ee4:	07000830 	.word	0x07000830
34010ee8:	07000c30 	.word	0x07000c30
34010eec:	07001030 	.word	0x07001030
34010ef0:	07001430 	.word	0x07001430
34010ef4:	07001830 	.word	0x07001830
34010ef8:	07001c30 	.word	0x07001c30
34010efc:	07000034 	.word	0x07000034
34010f00:	07000434 	.word	0x07000434
34010f04:	01001014 	.word	0x01001014
34010f08:	03000c14 	.word	0x03000c14
34010f0c:	01001814 	.word	0x01001814
34010f10:	03001414 	.word	0x03001414
34010f14:	03000014 	.word	0x03000014
34010f18:	03000414 	.word	0x03000414
34010f1c:	03000814 	.word	0x03000814

34010f20 <HAL_RCCEx_GetPLL1CLKFreq>:
  * @brief  Return PLL1 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL1 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL1CLKFreq(void)
{
34010f20:	b5f0      	push	{r4, r5, r6, r7, lr}
34010f22:	b087      	sub	sp, #28
34010f24:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34010f26:	2300      	movs	r3, #0
34010f28:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL1_IsReady() != 0U)
34010f2a:	f7f8 f89b 	bl	34009064 <LL_RCC_PLL1_IsReady>
34010f2e:	4603      	mov	r3, r0
34010f30:	2b00      	cmp	r3, #0
34010f32:	d02a      	beq.n	34010f8a <HAL_RCCEx_GetPLL1CLKFreq+0x6a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
34010f34:	f7f8 f8fe 	bl	34009134 <LL_RCC_PLL1P_IsEnabled>
34010f38:	4603      	mov	r3, r0
34010f3a:	2b00      	cmp	r3, #0
34010f3c:	d031      	beq.n	34010fa2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34010f3e:	f7f8 f883 	bl	34009048 <LL_RCC_PLL1_GetSource>
34010f42:	4603      	mov	r3, r0
34010f44:	4618      	mov	r0, r3
34010f46:	f000 f957 	bl	340111f8 <RCCEx_GetPLLSourceFreq>
34010f4a:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34010f4c:	68bb      	ldr	r3, [r7, #8]
34010f4e:	2b00      	cmp	r3, #0
34010f50:	d027      	beq.n	34010fa2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
      {
        divm = LL_RCC_PLL1_GetM();
34010f52:	f7f8 f8bf 	bl	340090d4 <LL_RCC_PLL1_GetM>
34010f56:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34010f58:	687b      	ldr	r3, [r7, #4]
34010f5a:	2b00      	cmp	r3, #0
34010f5c:	d021      	beq.n	34010fa2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL1_GetN(), LL_RCC_PLL1_GetFRACN(), \
34010f5e:	f7f8 f8a9 	bl	340090b4 <LL_RCC_PLL1_GetN>
34010f62:	4605      	mov	r5, r0
34010f64:	f7f8 f8fa 	bl	3400915c <LL_RCC_PLL1_GetFRACN>
34010f68:	4606      	mov	r6, r0
34010f6a:	f7f8 f8c3 	bl	340090f4 <LL_RCC_PLL1_GetP1>
34010f6e:	4604      	mov	r4, r0
34010f70:	f7f8 f8d0 	bl	34009114 <LL_RCC_PLL1_GetP2>
34010f74:	4603      	mov	r3, r0
34010f76:	9301      	str	r3, [sp, #4]
34010f78:	9400      	str	r4, [sp, #0]
34010f7a:	4633      	mov	r3, r6
34010f7c:	462a      	mov	r2, r5
34010f7e:	6879      	ldr	r1, [r7, #4]
34010f80:	68b8      	ldr	r0, [r7, #8]
34010f82:	f000 f997 	bl	340112b4 <RCCEx_CalcPLLFreq>
34010f86:	60f8      	str	r0, [r7, #12]
34010f88:	e00b      	b.n	34010fa2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
                                            LL_RCC_PLL1_GetP1(), LL_RCC_PLL1_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL1_IsEnabledBypass() != 0U)
34010f8a:	f7f8 f87f 	bl	3400908c <LL_RCC_PLL1_IsEnabledBypass>
34010f8e:	4603      	mov	r3, r0
34010f90:	2b00      	cmp	r3, #0
34010f92:	d006      	beq.n	34010fa2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34010f94:	f7f8 f858 	bl	34009048 <LL_RCC_PLL1_GetSource>
34010f98:	4603      	mov	r3, r0
34010f9a:	4618      	mov	r0, r3
34010f9c:	f000 f92c 	bl	340111f8 <RCCEx_GetPLLSourceFreq>
34010fa0:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34010fa2:	68fb      	ldr	r3, [r7, #12]
}
34010fa4:	4618      	mov	r0, r3
34010fa6:	3714      	adds	r7, #20
34010fa8:	46bd      	mov	sp, r7
34010faa:	bdf0      	pop	{r4, r5, r6, r7, pc}

34010fac <HAL_RCCEx_GetPLL2CLKFreq>:
  * @brief  Return PLL2 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL2 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL2CLKFreq(void)
{
34010fac:	b5f0      	push	{r4, r5, r6, r7, lr}
34010fae:	b087      	sub	sp, #28
34010fb0:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34010fb2:	2300      	movs	r3, #0
34010fb4:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL2_IsReady() != 0U)
34010fb6:	f7f8 f8ed 	bl	34009194 <LL_RCC_PLL2_IsReady>
34010fba:	4603      	mov	r3, r0
34010fbc:	2b00      	cmp	r3, #0
34010fbe:	d02a      	beq.n	34011016 <HAL_RCCEx_GetPLL2CLKFreq+0x6a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
34010fc0:	f7f8 f950 	bl	34009264 <LL_RCC_PLL2P_IsEnabled>
34010fc4:	4603      	mov	r3, r0
34010fc6:	2b00      	cmp	r3, #0
34010fc8:	d031      	beq.n	3401102e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
34010fca:	f7f8 f8d5 	bl	34009178 <LL_RCC_PLL2_GetSource>
34010fce:	4603      	mov	r3, r0
34010fd0:	4618      	mov	r0, r3
34010fd2:	f000 f911 	bl	340111f8 <RCCEx_GetPLLSourceFreq>
34010fd6:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34010fd8:	68bb      	ldr	r3, [r7, #8]
34010fda:	2b00      	cmp	r3, #0
34010fdc:	d027      	beq.n	3401102e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
      {

        divm = LL_RCC_PLL2_GetM();
34010fde:	f7f8 f911 	bl	34009204 <LL_RCC_PLL2_GetM>
34010fe2:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34010fe4:	687b      	ldr	r3, [r7, #4]
34010fe6:	2b00      	cmp	r3, #0
34010fe8:	d021      	beq.n	3401102e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL2_GetN(), LL_RCC_PLL2_GetFRACN(), \
34010fea:	f7f8 f8fb 	bl	340091e4 <LL_RCC_PLL2_GetN>
34010fee:	4605      	mov	r5, r0
34010ff0:	f7f8 f94c 	bl	3400928c <LL_RCC_PLL2_GetFRACN>
34010ff4:	4606      	mov	r6, r0
34010ff6:	f7f8 f915 	bl	34009224 <LL_RCC_PLL2_GetP1>
34010ffa:	4604      	mov	r4, r0
34010ffc:	f7f8 f922 	bl	34009244 <LL_RCC_PLL2_GetP2>
34011000:	4603      	mov	r3, r0
34011002:	9301      	str	r3, [sp, #4]
34011004:	9400      	str	r4, [sp, #0]
34011006:	4633      	mov	r3, r6
34011008:	462a      	mov	r2, r5
3401100a:	6879      	ldr	r1, [r7, #4]
3401100c:	68b8      	ldr	r0, [r7, #8]
3401100e:	f000 f951 	bl	340112b4 <RCCEx_CalcPLLFreq>
34011012:	60f8      	str	r0, [r7, #12]
34011014:	e00b      	b.n	3401102e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
                                            LL_RCC_PLL2_GetP1(), LL_RCC_PLL2_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL2_IsEnabledBypass() != 0U)
34011016:	f7f8 f8d1 	bl	340091bc <LL_RCC_PLL2_IsEnabledBypass>
3401101a:	4603      	mov	r3, r0
3401101c:	2b00      	cmp	r3, #0
3401101e:	d006      	beq.n	3401102e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
34011020:	f7f8 f8aa 	bl	34009178 <LL_RCC_PLL2_GetSource>
34011024:	4603      	mov	r3, r0
34011026:	4618      	mov	r0, r3
34011028:	f000 f8e6 	bl	340111f8 <RCCEx_GetPLLSourceFreq>
3401102c:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3401102e:	68fb      	ldr	r3, [r7, #12]
}
34011030:	4618      	mov	r0, r3
34011032:	3714      	adds	r7, #20
34011034:	46bd      	mov	sp, r7
34011036:	bdf0      	pop	{r4, r5, r6, r7, pc}

34011038 <HAL_RCCEx_GetPLL3CLKFreq>:
  * @brief  Return PLL3 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL3 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL3CLKFreq(void)
{
34011038:	b5f0      	push	{r4, r5, r6, r7, lr}
3401103a:	b087      	sub	sp, #28
3401103c:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3401103e:	2300      	movs	r3, #0
34011040:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL3_IsReady() != 0U)
34011042:	f7f8 f93f 	bl	340092c4 <LL_RCC_PLL3_IsReady>
34011046:	4603      	mov	r3, r0
34011048:	2b00      	cmp	r3, #0
3401104a:	d02a      	beq.n	340110a2 <HAL_RCCEx_GetPLL3CLKFreq+0x6a>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
3401104c:	f7f8 f9a2 	bl	34009394 <LL_RCC_PLL3P_IsEnabled>
34011050:	4603      	mov	r3, r0
34011052:	2b00      	cmp	r3, #0
34011054:	d031      	beq.n	340110ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34011056:	f7f8 f927 	bl	340092a8 <LL_RCC_PLL3_GetSource>
3401105a:	4603      	mov	r3, r0
3401105c:	4618      	mov	r0, r3
3401105e:	f000 f8cb 	bl	340111f8 <RCCEx_GetPLLSourceFreq>
34011062:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34011064:	68bb      	ldr	r3, [r7, #8]
34011066:	2b00      	cmp	r3, #0
34011068:	d027      	beq.n	340110ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
      {
        divm = LL_RCC_PLL3_GetM();
3401106a:	f7f8 f963 	bl	34009334 <LL_RCC_PLL3_GetM>
3401106e:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34011070:	687b      	ldr	r3, [r7, #4]
34011072:	2b00      	cmp	r3, #0
34011074:	d021      	beq.n	340110ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL3_GetN(), LL_RCC_PLL3_GetFRACN(), \
34011076:	f7f8 f94d 	bl	34009314 <LL_RCC_PLL3_GetN>
3401107a:	4605      	mov	r5, r0
3401107c:	f7f8 f99e 	bl	340093bc <LL_RCC_PLL3_GetFRACN>
34011080:	4606      	mov	r6, r0
34011082:	f7f8 f967 	bl	34009354 <LL_RCC_PLL3_GetP1>
34011086:	4604      	mov	r4, r0
34011088:	f7f8 f974 	bl	34009374 <LL_RCC_PLL3_GetP2>
3401108c:	4603      	mov	r3, r0
3401108e:	9301      	str	r3, [sp, #4]
34011090:	9400      	str	r4, [sp, #0]
34011092:	4633      	mov	r3, r6
34011094:	462a      	mov	r2, r5
34011096:	6879      	ldr	r1, [r7, #4]
34011098:	68b8      	ldr	r0, [r7, #8]
3401109a:	f000 f90b 	bl	340112b4 <RCCEx_CalcPLLFreq>
3401109e:	60f8      	str	r0, [r7, #12]
340110a0:	e00b      	b.n	340110ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
                                            LL_RCC_PLL3_GetP1(), LL_RCC_PLL3_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL3_IsEnabledBypass() != 0U)
340110a2:	f7f8 f923 	bl	340092ec <LL_RCC_PLL3_IsEnabledBypass>
340110a6:	4603      	mov	r3, r0
340110a8:	2b00      	cmp	r3, #0
340110aa:	d006      	beq.n	340110ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
340110ac:	f7f8 f8fc 	bl	340092a8 <LL_RCC_PLL3_GetSource>
340110b0:	4603      	mov	r3, r0
340110b2:	4618      	mov	r0, r3
340110b4:	f000 f8a0 	bl	340111f8 <RCCEx_GetPLLSourceFreq>
340110b8:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
340110ba:	68fb      	ldr	r3, [r7, #12]
}
340110bc:	4618      	mov	r0, r3
340110be:	3714      	adds	r7, #20
340110c0:	46bd      	mov	sp, r7
340110c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

340110c4 <HAL_RCCEx_GetPLL4CLKFreq>:
  * @brief  Return PLL4 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL4 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL4CLKFreq(void)
{
340110c4:	b5f0      	push	{r4, r5, r6, r7, lr}
340110c6:	b087      	sub	sp, #28
340110c8:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
340110ca:	2300      	movs	r3, #0
340110cc:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL4_IsReady() != 0U)
340110ce:	f7f8 f991 	bl	340093f4 <LL_RCC_PLL4_IsReady>
340110d2:	4603      	mov	r3, r0
340110d4:	2b00      	cmp	r3, #0
340110d6:	d02a      	beq.n	3401112e <HAL_RCCEx_GetPLL4CLKFreq+0x6a>
  {
    if (LL_RCC_PLL4P_IsEnabled() != 0U)
340110d8:	f7f8 f9f4 	bl	340094c4 <LL_RCC_PLL4P_IsEnabled>
340110dc:	4603      	mov	r3, r0
340110de:	2b00      	cmp	r3, #0
340110e0:	d031      	beq.n	34011146 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
340110e2:	f7f8 f979 	bl	340093d8 <LL_RCC_PLL4_GetSource>
340110e6:	4603      	mov	r3, r0
340110e8:	4618      	mov	r0, r3
340110ea:	f000 f885 	bl	340111f8 <RCCEx_GetPLLSourceFreq>
340110ee:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
340110f0:	68bb      	ldr	r3, [r7, #8]
340110f2:	2b00      	cmp	r3, #0
340110f4:	d027      	beq.n	34011146 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
      {

        divm = LL_RCC_PLL4_GetM();
340110f6:	f7f8 f9b5 	bl	34009464 <LL_RCC_PLL4_GetM>
340110fa:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
340110fc:	687b      	ldr	r3, [r7, #4]
340110fe:	2b00      	cmp	r3, #0
34011100:	d021      	beq.n	34011146 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL4_GetN(), LL_RCC_PLL4_GetFRACN(), \
34011102:	f7f8 f99f 	bl	34009444 <LL_RCC_PLL4_GetN>
34011106:	4605      	mov	r5, r0
34011108:	f7f8 f9f0 	bl	340094ec <LL_RCC_PLL4_GetFRACN>
3401110c:	4606      	mov	r6, r0
3401110e:	f7f8 f9b9 	bl	34009484 <LL_RCC_PLL4_GetP1>
34011112:	4604      	mov	r4, r0
34011114:	f7f8 f9c6 	bl	340094a4 <LL_RCC_PLL4_GetP2>
34011118:	4603      	mov	r3, r0
3401111a:	9301      	str	r3, [sp, #4]
3401111c:	9400      	str	r4, [sp, #0]
3401111e:	4633      	mov	r3, r6
34011120:	462a      	mov	r2, r5
34011122:	6879      	ldr	r1, [r7, #4]
34011124:	68b8      	ldr	r0, [r7, #8]
34011126:	f000 f8c5 	bl	340112b4 <RCCEx_CalcPLLFreq>
3401112a:	60f8      	str	r0, [r7, #12]
3401112c:	e00b      	b.n	34011146 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
                                            LL_RCC_PLL4_GetP1(), LL_RCC_PLL4_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL4_IsEnabledBypass() != 0U)
3401112e:	f7f8 f975 	bl	3400941c <LL_RCC_PLL4_IsEnabledBypass>
34011132:	4603      	mov	r3, r0
34011134:	2b00      	cmp	r3, #0
34011136:	d006      	beq.n	34011146 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
34011138:	f7f8 f94e 	bl	340093d8 <LL_RCC_PLL4_GetSource>
3401113c:	4603      	mov	r3, r0
3401113e:	4618      	mov	r0, r3
34011140:	f000 f85a 	bl	340111f8 <RCCEx_GetPLLSourceFreq>
34011144:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34011146:	68fb      	ldr	r3, [r7, #12]
}
34011148:	4618      	mov	r0, r3
3401114a:	3714      	adds	r7, #20
3401114c:	46bd      	mov	sp, r7
3401114e:	bdf0      	pop	{r4, r5, r6, r7, pc}

34011150 <RCCEx_GetHCLKFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCCEx_GetHCLKFreq(uint32_t SYSCLK_Frequency)
{
34011150:	b580      	push	{r7, lr}
34011152:	b082      	sub	sp, #8
34011154:	af00      	add	r7, sp, #0
34011156:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
34011158:	f7f7 fb60 	bl	3400881c <LL_RCC_GetAHBPrescaler>
3401115c:	4603      	mov	r3, r0
3401115e:	0d1b      	lsrs	r3, r3, #20
34011160:	f003 0307 	and.w	r3, r3, #7
34011164:	687a      	ldr	r2, [r7, #4]
34011166:	fa22 f303 	lsr.w	r3, r2, r3
}
3401116a:	4618      	mov	r0, r3
3401116c:	3708      	adds	r7, #8
3401116e:	46bd      	mov	sp, r7
34011170:	bd80      	pop	{r7, pc}

34011172 <RCCEx_GetPCLK1Freq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK1Freq(uint32_t HCLK_Frequency)
{
34011172:	b580      	push	{r7, lr}
34011174:	b082      	sub	sp, #8
34011176:	af00      	add	r7, sp, #0
34011178:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
3401117a:	f7f7 fb5d 	bl	34008838 <LL_RCC_GetAPB1Prescaler>
3401117e:	4603      	mov	r3, r0
34011180:	f003 0307 	and.w	r3, r3, #7
34011184:	687a      	ldr	r2, [r7, #4]
34011186:	fa22 f303 	lsr.w	r3, r2, r3
}
3401118a:	4618      	mov	r0, r3
3401118c:	3708      	adds	r7, #8
3401118e:	46bd      	mov	sp, r7
34011190:	bd80      	pop	{r7, pc}

34011192 <RCCEx_GetPCLK2Freq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK2Freq(uint32_t HCLK_Frequency)
{
34011192:	b580      	push	{r7, lr}
34011194:	b082      	sub	sp, #8
34011196:	af00      	add	r7, sp, #0
34011198:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
3401119a:	f7f7 fb5b 	bl	34008854 <LL_RCC_GetAPB2Prescaler>
3401119e:	4603      	mov	r3, r0
340111a0:	091b      	lsrs	r3, r3, #4
340111a2:	f003 0307 	and.w	r3, r3, #7
340111a6:	687a      	ldr	r2, [r7, #4]
340111a8:	fa22 f303 	lsr.w	r3, r2, r3
}
340111ac:	4618      	mov	r0, r3
340111ae:	3708      	adds	r7, #8
340111b0:	46bd      	mov	sp, r7
340111b2:	bd80      	pop	{r7, pc}

340111b4 <RCCEx_GetPCLK4Freq>:
  * @brief  Return PCLK4 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK4 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK4Freq(uint32_t HCLK_Frequency)
{
340111b4:	b580      	push	{r7, lr}
340111b6:	b082      	sub	sp, #8
340111b8:	af00      	add	r7, sp, #0
340111ba:	6078      	str	r0, [r7, #4]
  /* PCLK4 clock frequency */
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
340111bc:	f7f7 fb58 	bl	34008870 <LL_RCC_GetAPB4Prescaler>
340111c0:	4603      	mov	r3, r0
340111c2:	0b1b      	lsrs	r3, r3, #12
340111c4:	f003 0307 	and.w	r3, r3, #7
340111c8:	687a      	ldr	r2, [r7, #4]
340111ca:	fa22 f303 	lsr.w	r3, r2, r3
}
340111ce:	4618      	mov	r0, r3
340111d0:	3708      	adds	r7, #8
340111d2:	46bd      	mov	sp, r7
340111d4:	bd80      	pop	{r7, pc}

340111d6 <RCCEx_GetPCLK5Freq>:
  * @brief  Return PCLK5 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK5 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK5Freq(uint32_t HCLK_Frequency)
{
340111d6:	b580      	push	{r7, lr}
340111d8:	b082      	sub	sp, #8
340111da:	af00      	add	r7, sp, #0
340111dc:	6078      	str	r0, [r7, #4]
  /* PCLK5 clock frequency */
  return LL_RCC_CALC_PCLK5_FREQ(HCLK_Frequency, LL_RCC_GetAPB5Prescaler());
340111de:	f7f7 fb55 	bl	3400888c <LL_RCC_GetAPB5Prescaler>
340111e2:	4603      	mov	r3, r0
340111e4:	0c1b      	lsrs	r3, r3, #16
340111e6:	f003 0307 	and.w	r3, r3, #7
340111ea:	687a      	ldr	r2, [r7, #4]
340111ec:	fa22 f303 	lsr.w	r3, r2, r3
}
340111f0:	4618      	mov	r0, r3
340111f2:	3708      	adds	r7, #8
340111f4:	46bd      	mov	sp, r7
340111f6:	bd80      	pop	{r7, pc}

340111f8 <RCCEx_GetPLLSourceFreq>:
  * @brief  Return PLL source clock frequency
  * @param  PLLsource PLL source clock
  * @retval PLL source clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPLLSourceFreq(uint32_t PLLsource)
{
340111f8:	b580      	push	{r7, lr}
340111fa:	b084      	sub	sp, #16
340111fc:	af00      	add	r7, sp, #0
340111fe:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = RCC_PERIPH_FREQUENCY_NO;
34011200:	2300      	movs	r3, #0
34011202:	60fb      	str	r3, [r7, #12]

  switch (PLLsource)
34011204:	687b      	ldr	r3, [r7, #4]
34011206:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401120a:	d039      	beq.n	34011280 <RCCEx_GetPLLSourceFreq+0x88>
3401120c:	687b      	ldr	r3, [r7, #4]
3401120e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011212:	d838      	bhi.n	34011286 <RCCEx_GetPLLSourceFreq+0x8e>
34011214:	687b      	ldr	r3, [r7, #4]
34011216:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401121a:	d029      	beq.n	34011270 <RCCEx_GetPLLSourceFreq+0x78>
3401121c:	687b      	ldr	r3, [r7, #4]
3401121e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011222:	d830      	bhi.n	34011286 <RCCEx_GetPLLSourceFreq+0x8e>
34011224:	687b      	ldr	r3, [r7, #4]
34011226:	2b00      	cmp	r3, #0
34011228:	d004      	beq.n	34011234 <RCCEx_GetPLLSourceFreq+0x3c>
3401122a:	687b      	ldr	r3, [r7, #4]
3401122c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011230:	d00e      	beq.n	34011250 <RCCEx_GetPLLSourceFreq+0x58>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
      break;

    default:
      /* unexpected case */
      break;
34011232:	e028      	b.n	34011286 <RCCEx_GetPLLSourceFreq+0x8e>
      if (LL_RCC_HSI_IsReady() != 0U)
34011234:	f7f7 fa92 	bl	3400875c <LL_RCC_HSI_IsReady>
34011238:	4603      	mov	r3, r0
3401123a:	2b00      	cmp	r3, #0
3401123c:	d025      	beq.n	3401128a <RCCEx_GetPLLSourceFreq+0x92>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3401123e:	f7f7 fa9f 	bl	34008780 <LL_RCC_HSI_GetDivider>
34011242:	4603      	mov	r3, r0
34011244:	09db      	lsrs	r3, r3, #7
34011246:	4a16      	ldr	r2, [pc, #88]	@ (340112a0 <RCCEx_GetPLLSourceFreq+0xa8>)
34011248:	fa22 f303 	lsr.w	r3, r2, r3
3401124c:	60fb      	str	r3, [r7, #12]
      break;
3401124e:	e01c      	b.n	3401128a <RCCEx_GetPLLSourceFreq+0x92>
      if (LL_RCC_MSI_IsReady() != 0U)
34011250:	f7f7 faa4 	bl	3400879c <LL_RCC_MSI_IsReady>
34011254:	4603      	mov	r3, r0
34011256:	2b00      	cmp	r3, #0
34011258:	d019      	beq.n	3401128e <RCCEx_GetPLLSourceFreq+0x96>
        if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
3401125a:	f7f7 fab1 	bl	340087c0 <LL_RCC_MSI_GetFrequency>
3401125e:	4603      	mov	r3, r0
34011260:	2b00      	cmp	r3, #0
34011262:	d102      	bne.n	3401126a <RCCEx_GetPLLSourceFreq+0x72>
          pllinputfreq = MSI_VALUE;
34011264:	4b0f      	ldr	r3, [pc, #60]	@ (340112a4 <RCCEx_GetPLLSourceFreq+0xac>)
34011266:	60fb      	str	r3, [r7, #12]
      break;
34011268:	e011      	b.n	3401128e <RCCEx_GetPLLSourceFreq+0x96>
          pllinputfreq = 16000000UL;
3401126a:	4b0f      	ldr	r3, [pc, #60]	@ (340112a8 <RCCEx_GetPLLSourceFreq+0xb0>)
3401126c:	60fb      	str	r3, [r7, #12]
      break;
3401126e:	e00e      	b.n	3401128e <RCCEx_GetPLLSourceFreq+0x96>
      if (LL_RCC_HSE_IsReady() != 0U)
34011270:	f7f7 fa62 	bl	34008738 <LL_RCC_HSE_IsReady>
34011274:	4603      	mov	r3, r0
34011276:	2b00      	cmp	r3, #0
34011278:	d00b      	beq.n	34011292 <RCCEx_GetPLLSourceFreq+0x9a>
        pllinputfreq = HSE_VALUE;
3401127a:	4b0c      	ldr	r3, [pc, #48]	@ (340112ac <RCCEx_GetPLLSourceFreq+0xb4>)
3401127c:	60fb      	str	r3, [r7, #12]
      break;
3401127e:	e008      	b.n	34011292 <RCCEx_GetPLLSourceFreq+0x9a>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
34011280:	4b0b      	ldr	r3, [pc, #44]	@ (340112b0 <RCCEx_GetPLLSourceFreq+0xb8>)
34011282:	60fb      	str	r3, [r7, #12]
      break;
34011284:	e006      	b.n	34011294 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34011286:	bf00      	nop
34011288:	e004      	b.n	34011294 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3401128a:	bf00      	nop
3401128c:	e002      	b.n	34011294 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3401128e:	bf00      	nop
34011290:	e000      	b.n	34011294 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34011292:	bf00      	nop
  }

  return pllinputfreq;
34011294:	68fb      	ldr	r3, [r7, #12]
}
34011296:	4618      	mov	r0, r3
34011298:	3710      	adds	r7, #16
3401129a:	46bd      	mov	sp, r7
3401129c:	bd80      	pop	{r7, pc}
3401129e:	bf00      	nop
340112a0:	03d09000 	.word	0x03d09000
340112a4:	003d0900 	.word	0x003d0900
340112a8:	00f42400 	.word	0x00f42400
340112ac:	02dc6c00 	.word	0x02dc6c00
340112b0:	00bb8000 	.word	0x00bb8000

340112b4 <RCCEx_CalcPLLFreq>:
  * @param  P2     VCO output divider P2 between 1 and 7
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCCEx_CalcPLLFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t P1,
                                  uint32_t P2)
{
340112b4:	b480      	push	{r7}
340112b6:	b087      	sub	sp, #28
340112b8:	af00      	add	r7, sp, #0
340112ba:	60f8      	str	r0, [r7, #12]
340112bc:	60b9      	str	r1, [r7, #8]
340112be:	607a      	str	r2, [r7, #4]
340112c0:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq * ((float_t)N + ((float_t)FRACN / (float_t)0x1000000))) / (float_t)M;
340112c2:	68fb      	ldr	r3, [r7, #12]
340112c4:	ee07 3a90 	vmov	s15, r3
340112c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
340112cc:	687b      	ldr	r3, [r7, #4]
340112ce:	ee07 3a90 	vmov	s15, r3
340112d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
340112d6:	683b      	ldr	r3, [r7, #0]
340112d8:	ee07 3a90 	vmov	s15, r3
340112dc:	eeb8 6a67 	vcvt.f32.u32	s12, s15
340112e0:	eddf 5a19 	vldr	s11, [pc, #100]	@ 34011348 <RCCEx_CalcPLLFreq+0x94>
340112e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
340112e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
340112ec:	ee67 6a27 	vmul.f32	s13, s14, s15
340112f0:	68bb      	ldr	r3, [r7, #8]
340112f2:	ee07 3a90 	vmov	s15, r3
340112f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
340112fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
340112fe:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)P1;
34011302:	6a3b      	ldr	r3, [r7, #32]
34011304:	ee07 3a90 	vmov	s15, r3
34011308:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3401130c:	edd7 6a05 	vldr	s13, [r7, #20]
34011310:	eec6 7a87 	vdiv.f32	s15, s13, s14
34011314:	edc7 7a05 	vstr	s15, [r7, #20]
  freq = freq / (float_t)P2;
34011318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401131a:	ee07 3a90 	vmov	s15, r3
3401131e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34011322:	edd7 6a05 	vldr	s13, [r7, #20]
34011326:	eec6 7a87 	vdiv.f32	s15, s13, s14
3401132a:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
3401132e:	edd7 7a05 	vldr	s15, [r7, #20]
34011332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34011336:	ee17 3a90 	vmov	r3, s15
}
3401133a:	4618      	mov	r0, r3
3401133c:	371c      	adds	r7, #28
3401133e:	46bd      	mov	sp, r7
34011340:	f85d 7b04 	ldr.w	r7, [sp], #4
34011344:	4770      	bx	lr
34011346:	bf00      	nop
34011348:	4b800000 	.word	0x4b800000

3401134c <RCCEx_GetADCCLKFreq>:
  *         @arg @ref RCCEx_ADC_Clock_Source
  * @retval ADC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADCCLKFreq(uint32_t ADCxSource)
{
3401134c:	b590      	push	{r4, r7, lr}
3401134e:	b085      	sub	sp, #20
34011350:	af00      	add	r7, sp, #0
34011352:	6078      	str	r0, [r7, #4]
  uint32_t adc_frequency = RCC_PERIPH_FREQUENCY_NO;
34011354:	2300      	movs	r3, #0
34011356:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADCClockSource(ADCxSource))
34011358:	6878      	ldr	r0, [r7, #4]
3401135a:	f7f7 fcb5 	bl	34008cc8 <LL_RCC_GetADCClockSource>
3401135e:	4603      	mov	r3, r0
34011360:	2b70      	cmp	r3, #112	@ 0x70
34011362:	f000 80d1 	beq.w	34011508 <RCCEx_GetADCCLKFreq+0x1bc>
34011366:	2b70      	cmp	r3, #112	@ 0x70
34011368:	f200 80d8 	bhi.w	3401151c <RCCEx_GetADCCLKFreq+0x1d0>
3401136c:	2b60      	cmp	r3, #96	@ 0x60
3401136e:	f000 80c8 	beq.w	34011502 <RCCEx_GetADCCLKFreq+0x1b6>
34011372:	2b60      	cmp	r3, #96	@ 0x60
34011374:	f200 80d2 	bhi.w	3401151c <RCCEx_GetADCCLKFreq+0x1d0>
34011378:	2b50      	cmp	r3, #80	@ 0x50
3401137a:	f000 80ac 	beq.w	340114d6 <RCCEx_GetADCCLKFreq+0x18a>
3401137e:	2b50      	cmp	r3, #80	@ 0x50
34011380:	f200 80cc 	bhi.w	3401151c <RCCEx_GetADCCLKFreq+0x1d0>
34011384:	2b40      	cmp	r3, #64	@ 0x40
34011386:	f000 80b4 	beq.w	340114f2 <RCCEx_GetADCCLKFreq+0x1a6>
3401138a:	2b40      	cmp	r3, #64	@ 0x40
3401138c:	f200 80c6 	bhi.w	3401151c <RCCEx_GetADCCLKFreq+0x1d0>
34011390:	2b30      	cmp	r3, #48	@ 0x30
34011392:	d05d      	beq.n	34011450 <RCCEx_GetADCCLKFreq+0x104>
34011394:	2b30      	cmp	r3, #48	@ 0x30
34011396:	f200 80c1 	bhi.w	3401151c <RCCEx_GetADCCLKFreq+0x1d0>
3401139a:	2b20      	cmp	r3, #32
3401139c:	d014      	beq.n	340113c8 <RCCEx_GetADCCLKFreq+0x7c>
3401139e:	2b20      	cmp	r3, #32
340113a0:	f200 80bc 	bhi.w	3401151c <RCCEx_GetADCCLKFreq+0x1d0>
340113a4:	2b00      	cmp	r3, #0
340113a6:	d002      	beq.n	340113ae <RCCEx_GetADCCLKFreq+0x62>
340113a8:	2b10      	cmp	r3, #16
340113aa:	d008      	beq.n	340113be <RCCEx_GetADCCLKFreq+0x72>
      adc_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
340113ac:	e0b6      	b.n	3401151c <RCCEx_GetADCCLKFreq+0x1d0>
      adc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
340113ae:	f7f6 fdd7 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
340113b2:	4603      	mov	r3, r0
340113b4:	4618      	mov	r0, r3
340113b6:	f7ff fecb 	bl	34011150 <RCCEx_GetHCLKFreq>
340113ba:	60f8      	str	r0, [r7, #12]
      break;
340113bc:	e0b7      	b.n	3401152e <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340113be:	2007      	movs	r0, #7
340113c0:	f000 f9b2 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
340113c4:	60f8      	str	r0, [r7, #12]
      break;
340113c6:	e0b2      	b.n	3401152e <RCCEx_GetADCCLKFreq+0x1e2>
      if (LL_RCC_IC7_IsEnabled() != 0U)
340113c8:	f7f8 f96c 	bl	340096a4 <LL_RCC_IC7_IsEnabled>
340113cc:	4603      	mov	r3, r0
340113ce:	2b00      	cmp	r3, #0
340113d0:	f000 80a6 	beq.w	34011520 <RCCEx_GetADCCLKFreq+0x1d4>
        ic_divider = LL_RCC_IC7_GetDivider();
340113d4:	f7f8 f988 	bl	340096e8 <LL_RCC_IC7_GetDivider>
340113d8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
340113da:	f7f8 f977 	bl	340096cc <LL_RCC_IC7_GetSource>
340113de:	4603      	mov	r3, r0
340113e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340113e4:	d029      	beq.n	3401143a <RCCEx_GetADCCLKFreq+0xee>
340113e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340113ea:	d82f      	bhi.n	3401144c <RCCEx_GetADCCLKFreq+0x100>
340113ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340113f0:	d01a      	beq.n	34011428 <RCCEx_GetADCCLKFreq+0xdc>
340113f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340113f6:	d829      	bhi.n	3401144c <RCCEx_GetADCCLKFreq+0x100>
340113f8:	2b00      	cmp	r3, #0
340113fa:	d003      	beq.n	34011404 <RCCEx_GetADCCLKFreq+0xb8>
340113fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011400:	d009      	beq.n	34011416 <RCCEx_GetADCCLKFreq+0xca>
            break;
34011402:	e023      	b.n	3401144c <RCCEx_GetADCCLKFreq+0x100>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011404:	f7ff fd8c 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011408:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3401140a:	68fa      	ldr	r2, [r7, #12]
3401140c:	68bb      	ldr	r3, [r7, #8]
3401140e:	fbb2 f3f3 	udiv	r3, r2, r3
34011412:	60fb      	str	r3, [r7, #12]
            break;
34011414:	e01b      	b.n	3401144e <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011416:	f7ff fdc9 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
3401141a:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3401141c:	68fa      	ldr	r2, [r7, #12]
3401141e:	68bb      	ldr	r3, [r7, #8]
34011420:	fbb2 f3f3 	udiv	r3, r2, r3
34011424:	60fb      	str	r3, [r7, #12]
            break;
34011426:	e012      	b.n	3401144e <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011428:	f7ff fe06 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3401142c:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3401142e:	68fa      	ldr	r2, [r7, #12]
34011430:	68bb      	ldr	r3, [r7, #8]
34011432:	fbb2 f3f3 	udiv	r3, r2, r3
34011436:	60fb      	str	r3, [r7, #12]
            break;
34011438:	e009      	b.n	3401144e <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401143a:	f7ff fe43 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3401143e:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34011440:	68fa      	ldr	r2, [r7, #12]
34011442:	68bb      	ldr	r3, [r7, #8]
34011444:	fbb2 f3f3 	udiv	r3, r2, r3
34011448:	60fb      	str	r3, [r7, #12]
            break;
3401144a:	e000      	b.n	3401144e <RCCEx_GetADCCLKFreq+0x102>
            break;
3401144c:	bf00      	nop
      break;
3401144e:	e067      	b.n	34011520 <RCCEx_GetADCCLKFreq+0x1d4>
      if (LL_RCC_IC8_IsEnabled() != 0U)
34011450:	f7f8 f968 	bl	34009724 <LL_RCC_IC8_IsEnabled>
34011454:	4603      	mov	r3, r0
34011456:	2b00      	cmp	r3, #0
34011458:	d064      	beq.n	34011524 <RCCEx_GetADCCLKFreq+0x1d8>
        ic_divider = LL_RCC_IC8_GetDivider();
3401145a:	f7f8 f985 	bl	34009768 <LL_RCC_IC8_GetDivider>
3401145e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34011460:	f7f8 f974 	bl	3400974c <LL_RCC_IC8_GetSource>
34011464:	4603      	mov	r3, r0
34011466:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401146a:	d029      	beq.n	340114c0 <RCCEx_GetADCCLKFreq+0x174>
3401146c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011470:	d82f      	bhi.n	340114d2 <RCCEx_GetADCCLKFreq+0x186>
34011472:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011476:	d01a      	beq.n	340114ae <RCCEx_GetADCCLKFreq+0x162>
34011478:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401147c:	d829      	bhi.n	340114d2 <RCCEx_GetADCCLKFreq+0x186>
3401147e:	2b00      	cmp	r3, #0
34011480:	d003      	beq.n	3401148a <RCCEx_GetADCCLKFreq+0x13e>
34011482:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011486:	d009      	beq.n	3401149c <RCCEx_GetADCCLKFreq+0x150>
            break;
34011488:	e023      	b.n	340114d2 <RCCEx_GetADCCLKFreq+0x186>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401148a:	f7ff fd49 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
3401148e:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34011490:	68fa      	ldr	r2, [r7, #12]
34011492:	68bb      	ldr	r3, [r7, #8]
34011494:	fbb2 f3f3 	udiv	r3, r2, r3
34011498:	60fb      	str	r3, [r7, #12]
            break;
3401149a:	e01b      	b.n	340114d4 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401149c:	f7ff fd86 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
340114a0:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
340114a2:	68fa      	ldr	r2, [r7, #12]
340114a4:	68bb      	ldr	r3, [r7, #8]
340114a6:	fbb2 f3f3 	udiv	r3, r2, r3
340114aa:	60fb      	str	r3, [r7, #12]
            break;
340114ac:	e012      	b.n	340114d4 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340114ae:	f7ff fdc3 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
340114b2:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
340114b4:	68fa      	ldr	r2, [r7, #12]
340114b6:	68bb      	ldr	r3, [r7, #8]
340114b8:	fbb2 f3f3 	udiv	r3, r2, r3
340114bc:	60fb      	str	r3, [r7, #12]
            break;
340114be:	e009      	b.n	340114d4 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340114c0:	f7ff fe00 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340114c4:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
340114c6:	68fa      	ldr	r2, [r7, #12]
340114c8:	68bb      	ldr	r3, [r7, #8]
340114ca:	fbb2 f3f3 	udiv	r3, r2, r3
340114ce:	60fb      	str	r3, [r7, #12]
            break;
340114d0:	e000      	b.n	340114d4 <RCCEx_GetADCCLKFreq+0x188>
            break;
340114d2:	bf00      	nop
      break;
340114d4:	e026      	b.n	34011524 <RCCEx_GetADCCLKFreq+0x1d8>
      if (LL_RCC_HSI_IsReady() != 0U)
340114d6:	f7f7 f941 	bl	3400875c <LL_RCC_HSI_IsReady>
340114da:	4603      	mov	r3, r0
340114dc:	2b00      	cmp	r3, #0
340114de:	d023      	beq.n	34011528 <RCCEx_GetADCCLKFreq+0x1dc>
        adc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340114e0:	f7f7 f94e 	bl	34008780 <LL_RCC_HSI_GetDivider>
340114e4:	4603      	mov	r3, r0
340114e6:	09db      	lsrs	r3, r3, #7
340114e8:	4a16      	ldr	r2, [pc, #88]	@ (34011544 <RCCEx_GetADCCLKFreq+0x1f8>)
340114ea:	fa22 f303 	lsr.w	r3, r2, r3
340114ee:	60fb      	str	r3, [r7, #12]
      break;
340114f0:	e01a      	b.n	34011528 <RCCEx_GetADCCLKFreq+0x1dc>
      if (LL_RCC_MSI_IsReady() != 0U)
340114f2:	f7f7 f953 	bl	3400879c <LL_RCC_MSI_IsReady>
340114f6:	4603      	mov	r3, r0
340114f8:	2b00      	cmp	r3, #0
340114fa:	d017      	beq.n	3401152c <RCCEx_GetADCCLKFreq+0x1e0>
        adc_frequency = MSI_VALUE;
340114fc:	4b12      	ldr	r3, [pc, #72]	@ (34011548 <RCCEx_GetADCCLKFreq+0x1fc>)
340114fe:	60fb      	str	r3, [r7, #12]
      break;
34011500:	e014      	b.n	3401152c <RCCEx_GetADCCLKFreq+0x1e0>
      adc_frequency = EXTERNAL_CLOCK_VALUE;
34011502:	4b12      	ldr	r3, [pc, #72]	@ (3401154c <RCCEx_GetADCCLKFreq+0x200>)
34011504:	60fb      	str	r3, [r7, #12]
      break;
34011506:	e012      	b.n	3401152e <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34011508:	f7f6 fd2a 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
3401150c:	4604      	mov	r4, r0
3401150e:	f7f7 fd8d 	bl	3400902c <LL_RCC_GetTIMPrescaler>
34011512:	4603      	mov	r3, r0
34011514:	fa24 f303 	lsr.w	r3, r4, r3
34011518:	60fb      	str	r3, [r7, #12]
      break;
3401151a:	e008      	b.n	3401152e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3401151c:	bf00      	nop
3401151e:	e006      	b.n	3401152e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34011520:	bf00      	nop
34011522:	e004      	b.n	3401152e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34011524:	bf00      	nop
34011526:	e002      	b.n	3401152e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34011528:	bf00      	nop
3401152a:	e000      	b.n	3401152e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3401152c:	bf00      	nop
  }

  return (adc_frequency / __HAL_RCC_GET_ADC_DIVIDER());
3401152e:	f7f7 f9e5 	bl	340088fc <LL_RCC_GetADCPrescaler>
34011532:	4603      	mov	r3, r0
34011534:	3301      	adds	r3, #1
34011536:	68fa      	ldr	r2, [r7, #12]
34011538:	fbb2 f3f3 	udiv	r3, r2, r3
}
3401153c:	4618      	mov	r0, r3
3401153e:	3714      	adds	r7, #20
34011540:	46bd      	mov	sp, r7
34011542:	bd90      	pop	{r4, r7, pc}
34011544:	03d09000 	.word	0x03d09000
34011548:	003d0900 	.word	0x003d0900
3401154c:	00bb8000 	.word	0x00bb8000

34011550 <RCCEx_GetADFCLKFreq>:
  *         @arg @ref RCCEx_ADF1_Clock_Source
  * @retval ADF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADFCLKFreq(uint32_t ADFxSource)
{
34011550:	b590      	push	{r4, r7, lr}
34011552:	b085      	sub	sp, #20
34011554:	af00      	add	r7, sp, #0
34011556:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
34011558:	2300      	movs	r3, #0
3401155a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADFClockSource(ADFxSource))
3401155c:	6878      	ldr	r0, [r7, #4]
3401155e:	f7f7 fbc5 	bl	34008cec <LL_RCC_GetADFClockSource>
34011562:	4603      	mov	r3, r0
34011564:	2b07      	cmp	r3, #7
34011566:	f200 80ca 	bhi.w	340116fe <RCCEx_GetADFCLKFreq+0x1ae>
3401156a:	a201      	add	r2, pc, #4	@ (adr r2, 34011570 <RCCEx_GetADFCLKFreq+0x20>)
3401156c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34011570:	34011591 	.word	0x34011591
34011574:	340115a1 	.word	0x340115a1
34011578:	340115ab 	.word	0x340115ab
3401157c:	34011633 	.word	0x34011633
34011580:	340116d5 	.word	0x340116d5
34011584:	340116b9 	.word	0x340116b9
34011588:	340116e5 	.word	0x340116e5
3401158c:	340116eb 	.word	0x340116eb
  {
    case LL_RCC_ADF1_CLKSOURCE_HCLK:
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34011590:	f7f6 fce6 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34011594:	4603      	mov	r3, r0
34011596:	4618      	mov	r0, r3
34011598:	f7ff fdda 	bl	34011150 <RCCEx_GetHCLKFreq>
3401159c:	60f8      	str	r0, [r7, #12]
      break;
3401159e:	e0b7      	b.n	34011710 <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_CLKP:
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340115a0:	2007      	movs	r0, #7
340115a2:	f000 f8c1 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
340115a6:	60f8      	str	r0, [r7, #12]
      break;
340115a8:	e0b2      	b.n	34011710 <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
340115aa:	f7f8 f87b 	bl	340096a4 <LL_RCC_IC7_IsEnabled>
340115ae:	4603      	mov	r3, r0
340115b0:	2b00      	cmp	r3, #0
340115b2:	f000 80a6 	beq.w	34011702 <RCCEx_GetADFCLKFreq+0x1b2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
340115b6:	f7f8 f897 	bl	340096e8 <LL_RCC_IC7_GetDivider>
340115ba:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
340115bc:	f7f8 f886 	bl	340096cc <LL_RCC_IC7_GetSource>
340115c0:	4603      	mov	r3, r0
340115c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340115c6:	d029      	beq.n	3401161c <RCCEx_GetADFCLKFreq+0xcc>
340115c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340115cc:	d82f      	bhi.n	3401162e <RCCEx_GetADFCLKFreq+0xde>
340115ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340115d2:	d01a      	beq.n	3401160a <RCCEx_GetADFCLKFreq+0xba>
340115d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340115d8:	d829      	bhi.n	3401162e <RCCEx_GetADFCLKFreq+0xde>
340115da:	2b00      	cmp	r3, #0
340115dc:	d003      	beq.n	340115e6 <RCCEx_GetADFCLKFreq+0x96>
340115de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340115e2:	d009      	beq.n	340115f8 <RCCEx_GetADFCLKFreq+0xa8>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
340115e4:	e023      	b.n	3401162e <RCCEx_GetADFCLKFreq+0xde>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340115e6:	f7ff fc9b 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
340115ea:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
340115ec:	68fa      	ldr	r2, [r7, #12]
340115ee:	68bb      	ldr	r3, [r7, #8]
340115f0:	fbb2 f3f3 	udiv	r3, r2, r3
340115f4:	60fb      	str	r3, [r7, #12]
            break;
340115f6:	e01b      	b.n	34011630 <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340115f8:	f7ff fcd8 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
340115fc:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
340115fe:	68fa      	ldr	r2, [r7, #12]
34011600:	68bb      	ldr	r3, [r7, #8]
34011602:	fbb2 f3f3 	udiv	r3, r2, r3
34011606:	60fb      	str	r3, [r7, #12]
            break;
34011608:	e012      	b.n	34011630 <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401160a:	f7ff fd15 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3401160e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34011610:	68fa      	ldr	r2, [r7, #12]
34011612:	68bb      	ldr	r3, [r7, #8]
34011614:	fbb2 f3f3 	udiv	r3, r2, r3
34011618:	60fb      	str	r3, [r7, #12]
            break;
3401161a:	e009      	b.n	34011630 <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401161c:	f7ff fd52 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34011620:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34011622:	68fa      	ldr	r2, [r7, #12]
34011624:	68bb      	ldr	r3, [r7, #8]
34011626:	fbb2 f3f3 	udiv	r3, r2, r3
3401162a:	60fb      	str	r3, [r7, #12]
            break;
3401162c:	e000      	b.n	34011630 <RCCEx_GetADFCLKFreq+0xe0>
            break;
3401162e:	bf00      	nop
        }
      }
      break;
34011630:	e067      	b.n	34011702 <RCCEx_GetADFCLKFreq+0x1b2>

    case LL_RCC_ADF1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
34011632:	f7f8 f877 	bl	34009724 <LL_RCC_IC8_IsEnabled>
34011636:	4603      	mov	r3, r0
34011638:	2b00      	cmp	r3, #0
3401163a:	d064      	beq.n	34011706 <RCCEx_GetADFCLKFreq+0x1b6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3401163c:	f7f8 f894 	bl	34009768 <LL_RCC_IC8_GetDivider>
34011640:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34011642:	f7f8 f883 	bl	3400974c <LL_RCC_IC8_GetSource>
34011646:	4603      	mov	r3, r0
34011648:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401164c:	d029      	beq.n	340116a2 <RCCEx_GetADFCLKFreq+0x152>
3401164e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011652:	d82f      	bhi.n	340116b4 <RCCEx_GetADFCLKFreq+0x164>
34011654:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011658:	d01a      	beq.n	34011690 <RCCEx_GetADFCLKFreq+0x140>
3401165a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401165e:	d829      	bhi.n	340116b4 <RCCEx_GetADFCLKFreq+0x164>
34011660:	2b00      	cmp	r3, #0
34011662:	d003      	beq.n	3401166c <RCCEx_GetADFCLKFreq+0x11c>
34011664:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011668:	d009      	beq.n	3401167e <RCCEx_GetADFCLKFreq+0x12e>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3401166a:	e023      	b.n	340116b4 <RCCEx_GetADFCLKFreq+0x164>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401166c:	f7ff fc58 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011670:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34011672:	68fa      	ldr	r2, [r7, #12]
34011674:	68bb      	ldr	r3, [r7, #8]
34011676:	fbb2 f3f3 	udiv	r3, r2, r3
3401167a:	60fb      	str	r3, [r7, #12]
            break;
3401167c:	e01b      	b.n	340116b6 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401167e:	f7ff fc95 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011682:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34011684:	68fa      	ldr	r2, [r7, #12]
34011686:	68bb      	ldr	r3, [r7, #8]
34011688:	fbb2 f3f3 	udiv	r3, r2, r3
3401168c:	60fb      	str	r3, [r7, #12]
            break;
3401168e:	e012      	b.n	340116b6 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011690:	f7ff fcd2 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34011694:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34011696:	68fa      	ldr	r2, [r7, #12]
34011698:	68bb      	ldr	r3, [r7, #8]
3401169a:	fbb2 f3f3 	udiv	r3, r2, r3
3401169e:	60fb      	str	r3, [r7, #12]
            break;
340116a0:	e009      	b.n	340116b6 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340116a2:	f7ff fd0f 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340116a6:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
340116a8:	68fa      	ldr	r2, [r7, #12]
340116aa:	68bb      	ldr	r3, [r7, #8]
340116ac:	fbb2 f3f3 	udiv	r3, r2, r3
340116b0:	60fb      	str	r3, [r7, #12]
            break;
340116b2:	e000      	b.n	340116b6 <RCCEx_GetADFCLKFreq+0x166>
            break;
340116b4:	bf00      	nop
        }
      }
      break;
340116b6:	e026      	b.n	34011706 <RCCEx_GetADFCLKFreq+0x1b6>

    case LL_RCC_ADF1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
340116b8:	f7f7 f850 	bl	3400875c <LL_RCC_HSI_IsReady>
340116bc:	4603      	mov	r3, r0
340116be:	2b00      	cmp	r3, #0
340116c0:	d023      	beq.n	3401170a <RCCEx_GetADFCLKFreq+0x1ba>
      {
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340116c2:	f7f7 f85d 	bl	34008780 <LL_RCC_HSI_GetDivider>
340116c6:	4603      	mov	r3, r0
340116c8:	09db      	lsrs	r3, r3, #7
340116ca:	4a14      	ldr	r2, [pc, #80]	@ (3401171c <RCCEx_GetADFCLKFreq+0x1cc>)
340116cc:	fa22 f303 	lsr.w	r3, r2, r3
340116d0:	60fb      	str	r3, [r7, #12]
      }
      break;
340116d2:	e01a      	b.n	3401170a <RCCEx_GetADFCLKFreq+0x1ba>

    case LL_RCC_ADF1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
340116d4:	f7f7 f862 	bl	3400879c <LL_RCC_MSI_IsReady>
340116d8:	4603      	mov	r3, r0
340116da:	2b00      	cmp	r3, #0
340116dc:	d017      	beq.n	3401170e <RCCEx_GetADFCLKFreq+0x1be>
      {
        adf_frequency = MSI_VALUE;
340116de:	4b10      	ldr	r3, [pc, #64]	@ (34011720 <RCCEx_GetADFCLKFreq+0x1d0>)
340116e0:	60fb      	str	r3, [r7, #12]
      }
      break;
340116e2:	e014      	b.n	3401170e <RCCEx_GetADFCLKFreq+0x1be>

    case LL_RCC_ADF1_CLKSOURCE_I2S_CKIN:
      adf_frequency = EXTERNAL_CLOCK_VALUE;
340116e4:	4b0f      	ldr	r3, [pc, #60]	@ (34011724 <RCCEx_GetADFCLKFreq+0x1d4>)
340116e6:	60fb      	str	r3, [r7, #12]
      break;
340116e8:	e012      	b.n	34011710 <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_TIMG:
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
340116ea:	f7f6 fc39 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
340116ee:	4604      	mov	r4, r0
340116f0:	f7f7 fc9c 	bl	3400902c <LL_RCC_GetTIMPrescaler>
340116f4:	4603      	mov	r3, r0
340116f6:	fa24 f303 	lsr.w	r3, r4, r3
340116fa:	60fb      	str	r3, [r7, #12]
      break;
340116fc:	e008      	b.n	34011710 <RCCEx_GetADFCLKFreq+0x1c0>

    default:
      /* Unexpected case */
      break;
340116fe:	bf00      	nop
34011700:	e006      	b.n	34011710 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
34011702:	bf00      	nop
34011704:	e004      	b.n	34011710 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
34011706:	bf00      	nop
34011708:	e002      	b.n	34011710 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3401170a:	bf00      	nop
3401170c:	e000      	b.n	34011710 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3401170e:	bf00      	nop
  }

  return adf_frequency;
34011710:	68fb      	ldr	r3, [r7, #12]
}
34011712:	4618      	mov	r0, r3
34011714:	3714      	adds	r7, #20
34011716:	46bd      	mov	sp, r7
34011718:	bd90      	pop	{r4, r7, pc}
3401171a:	bf00      	nop
3401171c:	03d09000 	.word	0x03d09000
34011720:	003d0900 	.word	0x003d0900
34011724:	00bb8000 	.word	0x00bb8000

34011728 <RCCEx_GetCLKPCLKFreq>:
  *         @arg @ref RCCEx_CLKP_Clock_Source
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCLKPCLKFreq(uint32_t CLKPxSource)
{
34011728:	b580      	push	{r7, lr}
3401172a:	b084      	sub	sp, #16
3401172c:	af00      	add	r7, sp, #0
3401172e:	6078      	str	r0, [r7, #4]
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
34011730:	2300      	movs	r3, #0
34011732:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  if (LL_RCC_CLKP_IsEnabled() == 1U)
34011734:	f7f8 faf6 	bl	34009d24 <LL_RCC_CLKP_IsEnabled>
34011738:	4603      	mov	r3, r0
3401173a:	2b01      	cmp	r3, #1
3401173c:	f040 81a5 	bne.w	34011a8a <RCCEx_GetCLKPCLKFreq+0x362>
  {
    switch (LL_RCC_GetCLKPClockSource(CLKPxSource))
34011740:	6878      	ldr	r0, [r7, #4]
34011742:	f7f7 fae5 	bl	34008d10 <LL_RCC_GetCLKPClockSource>
34011746:	4603      	mov	r3, r0
34011748:	2b07      	cmp	r3, #7
3401174a:	f200 818d 	bhi.w	34011a68 <RCCEx_GetCLKPCLKFreq+0x340>
3401174e:	a201      	add	r2, pc, #4	@ (adr r2, 34011754 <RCCEx_GetCLKPCLKFreq+0x2c>)
34011750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34011754:	34011775 	.word	0x34011775
34011758:	34011793 	.word	0x34011793
3401175c:	340117a5 	.word	0x340117a5
34011760:	3401194f 	.word	0x3401194f
34011764:	340117b7 	.word	0x340117b7
34011768:	3401183f 	.word	0x3401183f
3401176c:	340118c7 	.word	0x340118c7
34011770:	340119d7 	.word	0x340119d7
    {
      case LL_RCC_CLKP_CLKSOURCE_HSI:
        if (LL_RCC_HSI_IsReady() != 0U)
34011774:	f7f6 fff2 	bl	3400875c <LL_RCC_HSI_IsReady>
34011778:	4603      	mov	r3, r0
3401177a:	2b00      	cmp	r3, #0
3401177c:	f000 8176 	beq.w	34011a6c <RCCEx_GetCLKPCLKFreq+0x344>
        {
          clkp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34011780:	f7f6 fffe 	bl	34008780 <LL_RCC_HSI_GetDivider>
34011784:	4603      	mov	r3, r0
34011786:	09db      	lsrs	r3, r3, #7
34011788:	4aa1      	ldr	r2, [pc, #644]	@ (34011a10 <RCCEx_GetCLKPCLKFreq+0x2e8>)
3401178a:	fa22 f303 	lsr.w	r3, r2, r3
3401178e:	60fb      	str	r3, [r7, #12]
        }
        break;
34011790:	e16c      	b.n	34011a6c <RCCEx_GetCLKPCLKFreq+0x344>

      case LL_RCC_CLKP_CLKSOURCE_MSI:
        if (LL_RCC_MSI_IsReady() != 0U)
34011792:	f7f7 f803 	bl	3400879c <LL_RCC_MSI_IsReady>
34011796:	4603      	mov	r3, r0
34011798:	2b00      	cmp	r3, #0
3401179a:	f000 8169 	beq.w	34011a70 <RCCEx_GetCLKPCLKFreq+0x348>
        {
          clkp_frequency = MSI_VALUE;
3401179e:	4b9d      	ldr	r3, [pc, #628]	@ (34011a14 <RCCEx_GetCLKPCLKFreq+0x2ec>)
340117a0:	60fb      	str	r3, [r7, #12]
        }
        break;
340117a2:	e165      	b.n	34011a70 <RCCEx_GetCLKPCLKFreq+0x348>

      case LL_RCC_CLKP_CLKSOURCE_HSE:
        if (LL_RCC_HSE_IsReady() != 0U)
340117a4:	f7f6 ffc8 	bl	34008738 <LL_RCC_HSE_IsReady>
340117a8:	4603      	mov	r3, r0
340117aa:	2b00      	cmp	r3, #0
340117ac:	f000 8162 	beq.w	34011a74 <RCCEx_GetCLKPCLKFreq+0x34c>
        {
          clkp_frequency = HSE_VALUE;
340117b0:	4b99      	ldr	r3, [pc, #612]	@ (34011a18 <RCCEx_GetCLKPCLKFreq+0x2f0>)
340117b2:	60fb      	str	r3, [r7, #12]
        }
        break;
340117b4:	e15e      	b.n	34011a74 <RCCEx_GetCLKPCLKFreq+0x34c>

      case LL_RCC_CLKP_CLKSOURCE_IC5:
        if (LL_RCC_IC5_IsEnabled() != 0U)
340117b6:	f7f7 ff35 	bl	34009624 <LL_RCC_IC5_IsEnabled>
340117ba:	4603      	mov	r3, r0
340117bc:	2b00      	cmp	r3, #0
340117be:	f000 815b 	beq.w	34011a78 <RCCEx_GetCLKPCLKFreq+0x350>
        {
          ic_divider = LL_RCC_IC5_GetDivider();
340117c2:	f7f7 ff51 	bl	34009668 <LL_RCC_IC5_GetDivider>
340117c6:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC5_GetSource())
340117c8:	f7f7 ff40 	bl	3400964c <LL_RCC_IC5_GetSource>
340117cc:	4603      	mov	r3, r0
340117ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340117d2:	d029      	beq.n	34011828 <RCCEx_GetCLKPCLKFreq+0x100>
340117d4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340117d8:	d82f      	bhi.n	3401183a <RCCEx_GetCLKPCLKFreq+0x112>
340117da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340117de:	d01a      	beq.n	34011816 <RCCEx_GetCLKPCLKFreq+0xee>
340117e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340117e4:	d829      	bhi.n	3401183a <RCCEx_GetCLKPCLKFreq+0x112>
340117e6:	2b00      	cmp	r3, #0
340117e8:	d003      	beq.n	340117f2 <RCCEx_GetCLKPCLKFreq+0xca>
340117ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340117ee:	d009      	beq.n	34011804 <RCCEx_GetCLKPCLKFreq+0xdc>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
340117f0:	e023      	b.n	3401183a <RCCEx_GetCLKPCLKFreq+0x112>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340117f2:	f7ff fb95 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
340117f6:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340117f8:	68fa      	ldr	r2, [r7, #12]
340117fa:	68bb      	ldr	r3, [r7, #8]
340117fc:	fbb2 f3f3 	udiv	r3, r2, r3
34011800:	60fb      	str	r3, [r7, #12]
              break;
34011802:	e01b      	b.n	3401183c <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011804:	f7ff fbd2 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011808:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3401180a:	68fa      	ldr	r2, [r7, #12]
3401180c:	68bb      	ldr	r3, [r7, #8]
3401180e:	fbb2 f3f3 	udiv	r3, r2, r3
34011812:	60fb      	str	r3, [r7, #12]
              break;
34011814:	e012      	b.n	3401183c <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011816:	f7ff fc0f 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3401181a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3401181c:	68fa      	ldr	r2, [r7, #12]
3401181e:	68bb      	ldr	r3, [r7, #8]
34011820:	fbb2 f3f3 	udiv	r3, r2, r3
34011824:	60fb      	str	r3, [r7, #12]
              break;
34011826:	e009      	b.n	3401183c <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011828:	f7ff fc4c 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3401182c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3401182e:	68fa      	ldr	r2, [r7, #12]
34011830:	68bb      	ldr	r3, [r7, #8]
34011832:	fbb2 f3f3 	udiv	r3, r2, r3
34011836:	60fb      	str	r3, [r7, #12]
              break;
34011838:	e000      	b.n	3401183c <RCCEx_GetCLKPCLKFreq+0x114>
              break;
3401183a:	bf00      	nop
          }
        }
        break;
3401183c:	e11c      	b.n	34011a78 <RCCEx_GetCLKPCLKFreq+0x350>

      case LL_RCC_CLKP_CLKSOURCE_IC10:
        if (LL_RCC_IC10_IsEnabled() != 0U)
3401183e:	f7f7 fff1 	bl	34009824 <LL_RCC_IC10_IsEnabled>
34011842:	4603      	mov	r3, r0
34011844:	2b00      	cmp	r3, #0
34011846:	f000 8119 	beq.w	34011a7c <RCCEx_GetCLKPCLKFreq+0x354>
        {
          ic_divider = LL_RCC_IC10_GetDivider();
3401184a:	f7f8 f80d 	bl	34009868 <LL_RCC_IC10_GetDivider>
3401184e:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC10_GetSource())
34011850:	f7f7 fffc 	bl	3400984c <LL_RCC_IC10_GetSource>
34011854:	4603      	mov	r3, r0
34011856:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401185a:	d029      	beq.n	340118b0 <RCCEx_GetCLKPCLKFreq+0x188>
3401185c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011860:	d82f      	bhi.n	340118c2 <RCCEx_GetCLKPCLKFreq+0x19a>
34011862:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011866:	d01a      	beq.n	3401189e <RCCEx_GetCLKPCLKFreq+0x176>
34011868:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401186c:	d829      	bhi.n	340118c2 <RCCEx_GetCLKPCLKFreq+0x19a>
3401186e:	2b00      	cmp	r3, #0
34011870:	d003      	beq.n	3401187a <RCCEx_GetCLKPCLKFreq+0x152>
34011872:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011876:	d009      	beq.n	3401188c <RCCEx_GetCLKPCLKFreq+0x164>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
34011878:	e023      	b.n	340118c2 <RCCEx_GetCLKPCLKFreq+0x19a>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401187a:	f7ff fb51 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
3401187e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011880:	68fa      	ldr	r2, [r7, #12]
34011882:	68bb      	ldr	r3, [r7, #8]
34011884:	fbb2 f3f3 	udiv	r3, r2, r3
34011888:	60fb      	str	r3, [r7, #12]
              break;
3401188a:	e01b      	b.n	340118c4 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401188c:	f7ff fb8e 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011890:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011892:	68fa      	ldr	r2, [r7, #12]
34011894:	68bb      	ldr	r3, [r7, #8]
34011896:	fbb2 f3f3 	udiv	r3, r2, r3
3401189a:	60fb      	str	r3, [r7, #12]
              break;
3401189c:	e012      	b.n	340118c4 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401189e:	f7ff fbcb 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
340118a2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340118a4:	68fa      	ldr	r2, [r7, #12]
340118a6:	68bb      	ldr	r3, [r7, #8]
340118a8:	fbb2 f3f3 	udiv	r3, r2, r3
340118ac:	60fb      	str	r3, [r7, #12]
              break;
340118ae:	e009      	b.n	340118c4 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340118b0:	f7ff fc08 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340118b4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340118b6:	68fa      	ldr	r2, [r7, #12]
340118b8:	68bb      	ldr	r3, [r7, #8]
340118ba:	fbb2 f3f3 	udiv	r3, r2, r3
340118be:	60fb      	str	r3, [r7, #12]
              break;
340118c0:	e000      	b.n	340118c4 <RCCEx_GetCLKPCLKFreq+0x19c>
              break;
340118c2:	bf00      	nop
          }
        }
        break;
340118c4:	e0da      	b.n	34011a7c <RCCEx_GetCLKPCLKFreq+0x354>

      case LL_RCC_CLKP_CLKSOURCE_IC15:
        if (LL_RCC_IC15_IsEnabled() != 0U)
340118c6:	f7f8 f8ad 	bl	34009a24 <LL_RCC_IC15_IsEnabled>
340118ca:	4603      	mov	r3, r0
340118cc:	2b00      	cmp	r3, #0
340118ce:	f000 80d7 	beq.w	34011a80 <RCCEx_GetCLKPCLKFreq+0x358>
        {
          ic_divider = LL_RCC_IC15_GetDivider();
340118d2:	f7f8 f8c9 	bl	34009a68 <LL_RCC_IC15_GetDivider>
340118d6:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC15_GetSource())
340118d8:	f7f8 f8b8 	bl	34009a4c <LL_RCC_IC15_GetSource>
340118dc:	4603      	mov	r3, r0
340118de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340118e2:	d029      	beq.n	34011938 <RCCEx_GetCLKPCLKFreq+0x210>
340118e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340118e8:	d82f      	bhi.n	3401194a <RCCEx_GetCLKPCLKFreq+0x222>
340118ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340118ee:	d01a      	beq.n	34011926 <RCCEx_GetCLKPCLKFreq+0x1fe>
340118f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340118f4:	d829      	bhi.n	3401194a <RCCEx_GetCLKPCLKFreq+0x222>
340118f6:	2b00      	cmp	r3, #0
340118f8:	d003      	beq.n	34011902 <RCCEx_GetCLKPCLKFreq+0x1da>
340118fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340118fe:	d009      	beq.n	34011914 <RCCEx_GetCLKPCLKFreq+0x1ec>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
34011900:	e023      	b.n	3401194a <RCCEx_GetCLKPCLKFreq+0x222>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011902:	f7ff fb0d 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011906:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011908:	68fa      	ldr	r2, [r7, #12]
3401190a:	68bb      	ldr	r3, [r7, #8]
3401190c:	fbb2 f3f3 	udiv	r3, r2, r3
34011910:	60fb      	str	r3, [r7, #12]
              break;
34011912:	e01b      	b.n	3401194c <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011914:	f7ff fb4a 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011918:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3401191a:	68fa      	ldr	r2, [r7, #12]
3401191c:	68bb      	ldr	r3, [r7, #8]
3401191e:	fbb2 f3f3 	udiv	r3, r2, r3
34011922:	60fb      	str	r3, [r7, #12]
              break;
34011924:	e012      	b.n	3401194c <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011926:	f7ff fb87 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3401192a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3401192c:	68fa      	ldr	r2, [r7, #12]
3401192e:	68bb      	ldr	r3, [r7, #8]
34011930:	fbb2 f3f3 	udiv	r3, r2, r3
34011934:	60fb      	str	r3, [r7, #12]
              break;
34011936:	e009      	b.n	3401194c <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011938:	f7ff fbc4 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3401193c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3401193e:	68fa      	ldr	r2, [r7, #12]
34011940:	68bb      	ldr	r3, [r7, #8]
34011942:	fbb2 f3f3 	udiv	r3, r2, r3
34011946:	60fb      	str	r3, [r7, #12]
              break;
34011948:	e000      	b.n	3401194c <RCCEx_GetCLKPCLKFreq+0x224>
              break;
3401194a:	bf00      	nop
          }
        }
        break;
3401194c:	e098      	b.n	34011a80 <RCCEx_GetCLKPCLKFreq+0x358>

      case LL_RCC_CLKP_CLKSOURCE_IC19:
        if (LL_RCC_IC19_IsEnabled() != 0U)
3401194e:	f7f8 f969 	bl	34009c24 <LL_RCC_IC19_IsEnabled>
34011952:	4603      	mov	r3, r0
34011954:	2b00      	cmp	r3, #0
34011956:	f000 8095 	beq.w	34011a84 <RCCEx_GetCLKPCLKFreq+0x35c>
        {
          ic_divider = LL_RCC_IC19_GetDivider();
3401195a:	f7f8 f985 	bl	34009c68 <LL_RCC_IC19_GetDivider>
3401195e:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC19_GetSource())
34011960:	f7f8 f974 	bl	34009c4c <LL_RCC_IC19_GetSource>
34011964:	4603      	mov	r3, r0
34011966:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401196a:	d029      	beq.n	340119c0 <RCCEx_GetCLKPCLKFreq+0x298>
3401196c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011970:	d82f      	bhi.n	340119d2 <RCCEx_GetCLKPCLKFreq+0x2aa>
34011972:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011976:	d01a      	beq.n	340119ae <RCCEx_GetCLKPCLKFreq+0x286>
34011978:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401197c:	d829      	bhi.n	340119d2 <RCCEx_GetCLKPCLKFreq+0x2aa>
3401197e:	2b00      	cmp	r3, #0
34011980:	d003      	beq.n	3401198a <RCCEx_GetCLKPCLKFreq+0x262>
34011982:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011986:	d009      	beq.n	3401199c <RCCEx_GetCLKPCLKFreq+0x274>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
34011988:	e023      	b.n	340119d2 <RCCEx_GetCLKPCLKFreq+0x2aa>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401198a:	f7ff fac9 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
3401198e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011990:	68fa      	ldr	r2, [r7, #12]
34011992:	68bb      	ldr	r3, [r7, #8]
34011994:	fbb2 f3f3 	udiv	r3, r2, r3
34011998:	60fb      	str	r3, [r7, #12]
              break;
3401199a:	e01b      	b.n	340119d4 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401199c:	f7ff fb06 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
340119a0:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340119a2:	68fa      	ldr	r2, [r7, #12]
340119a4:	68bb      	ldr	r3, [r7, #8]
340119a6:	fbb2 f3f3 	udiv	r3, r2, r3
340119aa:	60fb      	str	r3, [r7, #12]
              break;
340119ac:	e012      	b.n	340119d4 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340119ae:	f7ff fb43 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
340119b2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340119b4:	68fa      	ldr	r2, [r7, #12]
340119b6:	68bb      	ldr	r3, [r7, #8]
340119b8:	fbb2 f3f3 	udiv	r3, r2, r3
340119bc:	60fb      	str	r3, [r7, #12]
              break;
340119be:	e009      	b.n	340119d4 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340119c0:	f7ff fb80 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340119c4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340119c6:	68fa      	ldr	r2, [r7, #12]
340119c8:	68bb      	ldr	r3, [r7, #8]
340119ca:	fbb2 f3f3 	udiv	r3, r2, r3
340119ce:	60fb      	str	r3, [r7, #12]
              break;
340119d0:	e000      	b.n	340119d4 <RCCEx_GetCLKPCLKFreq+0x2ac>
              break;
340119d2:	bf00      	nop
          }
        }
        break;
340119d4:	e056      	b.n	34011a84 <RCCEx_GetCLKPCLKFreq+0x35c>

      case LL_RCC_CLKP_CLKSOURCE_IC20:
        if (LL_RCC_IC20_IsEnabled() != 0U)
340119d6:	f7f8 f965 	bl	34009ca4 <LL_RCC_IC20_IsEnabled>
340119da:	4603      	mov	r3, r0
340119dc:	2b00      	cmp	r3, #0
340119de:	d053      	beq.n	34011a88 <RCCEx_GetCLKPCLKFreq+0x360>
        {
          ic_divider = LL_RCC_IC20_GetDivider();
340119e0:	f7f8 f982 	bl	34009ce8 <LL_RCC_IC20_GetDivider>
340119e4:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC20_GetSource())
340119e6:	f7f8 f971 	bl	34009ccc <LL_RCC_IC20_GetSource>
340119ea:	4603      	mov	r3, r0
340119ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340119f0:	d02f      	beq.n	34011a52 <RCCEx_GetCLKPCLKFreq+0x32a>
340119f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340119f6:	d835      	bhi.n	34011a64 <RCCEx_GetCLKPCLKFreq+0x33c>
340119f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340119fc:	d020      	beq.n	34011a40 <RCCEx_GetCLKPCLKFreq+0x318>
340119fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011a02:	d82f      	bhi.n	34011a64 <RCCEx_GetCLKPCLKFreq+0x33c>
34011a04:	2b00      	cmp	r3, #0
34011a06:	d009      	beq.n	34011a1c <RCCEx_GetCLKPCLKFreq+0x2f4>
34011a08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011a0c:	d00f      	beq.n	34011a2e <RCCEx_GetCLKPCLKFreq+0x306>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
34011a0e:	e029      	b.n	34011a64 <RCCEx_GetCLKPCLKFreq+0x33c>
34011a10:	03d09000 	.word	0x03d09000
34011a14:	003d0900 	.word	0x003d0900
34011a18:	02dc6c00 	.word	0x02dc6c00
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011a1c:	f7ff fa80 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011a20:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011a22:	68fa      	ldr	r2, [r7, #12]
34011a24:	68bb      	ldr	r3, [r7, #8]
34011a26:	fbb2 f3f3 	udiv	r3, r2, r3
34011a2a:	60fb      	str	r3, [r7, #12]
              break;
34011a2c:	e01b      	b.n	34011a66 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011a2e:	f7ff fabd 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011a32:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011a34:	68fa      	ldr	r2, [r7, #12]
34011a36:	68bb      	ldr	r3, [r7, #8]
34011a38:	fbb2 f3f3 	udiv	r3, r2, r3
34011a3c:	60fb      	str	r3, [r7, #12]
              break;
34011a3e:	e012      	b.n	34011a66 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011a40:	f7ff fafa 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34011a44:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011a46:	68fa      	ldr	r2, [r7, #12]
34011a48:	68bb      	ldr	r3, [r7, #8]
34011a4a:	fbb2 f3f3 	udiv	r3, r2, r3
34011a4e:	60fb      	str	r3, [r7, #12]
              break;
34011a50:	e009      	b.n	34011a66 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011a52:	f7ff fb37 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34011a56:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011a58:	68fa      	ldr	r2, [r7, #12]
34011a5a:	68bb      	ldr	r3, [r7, #8]
34011a5c:	fbb2 f3f3 	udiv	r3, r2, r3
34011a60:	60fb      	str	r3, [r7, #12]
              break;
34011a62:	e000      	b.n	34011a66 <RCCEx_GetCLKPCLKFreq+0x33e>
              break;
34011a64:	bf00      	nop
          }
        }
        break;
34011a66:	e00f      	b.n	34011a88 <RCCEx_GetCLKPCLKFreq+0x360>

      default:
        /* Unexpected case */
        break;
34011a68:	bf00      	nop
34011a6a:	e00e      	b.n	34011a8a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34011a6c:	bf00      	nop
34011a6e:	e00c      	b.n	34011a8a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34011a70:	bf00      	nop
34011a72:	e00a      	b.n	34011a8a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34011a74:	bf00      	nop
34011a76:	e008      	b.n	34011a8a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34011a78:	bf00      	nop
34011a7a:	e006      	b.n	34011a8a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34011a7c:	bf00      	nop
34011a7e:	e004      	b.n	34011a8a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34011a80:	bf00      	nop
34011a82:	e002      	b.n	34011a8a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34011a84:	bf00      	nop
34011a86:	e000      	b.n	34011a8a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34011a88:	bf00      	nop
    }
  }

  return clkp_frequency;
34011a8a:	68fb      	ldr	r3, [r7, #12]
}
34011a8c:	4618      	mov	r0, r3
34011a8e:	3710      	adds	r7, #16
34011a90:	46bd      	mov	sp, r7
34011a92:	bd80      	pop	{r7, pc}

34011a94 <RCCEx_GetCSICLKFreq>:
  * @brief  Return CSI clock frequency
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCSICLKFreq(void)
{
34011a94:	b580      	push	{r7, lr}
34011a96:	b082      	sub	sp, #8
34011a98:	af00      	add	r7, sp, #0
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
34011a9a:	2300      	movs	r3, #0
34011a9c:	607b      	str	r3, [r7, #4]

  if (LL_RCC_IC18_IsEnabled() != 0U)
34011a9e:	f7f8 f881 	bl	34009ba4 <LL_RCC_IC18_IsEnabled>
34011aa2:	4603      	mov	r3, r0
34011aa4:	2b00      	cmp	r3, #0
34011aa6:	d03c      	beq.n	34011b22 <RCCEx_GetCSICLKFreq+0x8e>
  {
    uint32_t ic_divider = LL_RCC_IC18_GetDivider();
34011aa8:	f7f8 f89e 	bl	34009be8 <LL_RCC_IC18_GetDivider>
34011aac:	6038      	str	r0, [r7, #0]
    switch (LL_RCC_IC18_GetSource())
34011aae:	f7f8 f88d 	bl	34009bcc <LL_RCC_IC18_GetSource>
34011ab2:	4603      	mov	r3, r0
34011ab4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011ab8:	d029      	beq.n	34011b0e <RCCEx_GetCSICLKFreq+0x7a>
34011aba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011abe:	d82f      	bhi.n	34011b20 <RCCEx_GetCSICLKFreq+0x8c>
34011ac0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011ac4:	d01a      	beq.n	34011afc <RCCEx_GetCSICLKFreq+0x68>
34011ac6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011aca:	d829      	bhi.n	34011b20 <RCCEx_GetCSICLKFreq+0x8c>
34011acc:	2b00      	cmp	r3, #0
34011ace:	d003      	beq.n	34011ad8 <RCCEx_GetCSICLKFreq+0x44>
34011ad0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011ad4:	d009      	beq.n	34011aea <RCCEx_GetCSICLKFreq+0x56>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
        clkp_frequency = clkp_frequency / ic_divider;
        break;
      default:
        /* Unexpected case */
        break;
34011ad6:	e023      	b.n	34011b20 <RCCEx_GetCSICLKFreq+0x8c>
        clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011ad8:	f7ff fa22 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011adc:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
34011ade:	687a      	ldr	r2, [r7, #4]
34011ae0:	683b      	ldr	r3, [r7, #0]
34011ae2:	fbb2 f3f3 	udiv	r3, r2, r3
34011ae6:	607b      	str	r3, [r7, #4]
        break;
34011ae8:	e01b      	b.n	34011b22 <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011aea:	f7ff fa5f 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011aee:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
34011af0:	687a      	ldr	r2, [r7, #4]
34011af2:	683b      	ldr	r3, [r7, #0]
34011af4:	fbb2 f3f3 	udiv	r3, r2, r3
34011af8:	607b      	str	r3, [r7, #4]
        break;
34011afa:	e012      	b.n	34011b22 <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011afc:	f7ff fa9c 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34011b00:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
34011b02:	687a      	ldr	r2, [r7, #4]
34011b04:	683b      	ldr	r3, [r7, #0]
34011b06:	fbb2 f3f3 	udiv	r3, r2, r3
34011b0a:	607b      	str	r3, [r7, #4]
        break;
34011b0c:	e009      	b.n	34011b22 <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011b0e:	f7ff fad9 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34011b12:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
34011b14:	687a      	ldr	r2, [r7, #4]
34011b16:	683b      	ldr	r3, [r7, #0]
34011b18:	fbb2 f3f3 	udiv	r3, r2, r3
34011b1c:	607b      	str	r3, [r7, #4]
        break;
34011b1e:	e000      	b.n	34011b22 <RCCEx_GetCSICLKFreq+0x8e>
        break;
34011b20:	bf00      	nop
    }
  }

  return clkp_frequency;
34011b22:	687b      	ldr	r3, [r7, #4]
}
34011b24:	4618      	mov	r0, r3
34011b26:	3708      	adds	r7, #8
34011b28:	46bd      	mov	sp, r7
34011b2a:	bd80      	pop	{r7, pc}

34011b2c <RCCEx_GetDCMIPPCLKFreq>:
  *         @arg @ref RCCEx_DCMIPP_Clock_Source
  * @retval DCMIPP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetDCMIPPCLKFreq(uint32_t DCMIPPxSource)
{
34011b2c:	b580      	push	{r7, lr}
34011b2e:	b084      	sub	sp, #16
34011b30:	af00      	add	r7, sp, #0
34011b32:	6078      	str	r0, [r7, #4]
  uint32_t dcmipp_frequency = RCC_PERIPH_FREQUENCY_NO;
34011b34:	2300      	movs	r3, #0
34011b36:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetDCMIPPClockSource(DCMIPPxSource))
34011b38:	6878      	ldr	r0, [r7, #4]
34011b3a:	f7f7 f8fb 	bl	34008d34 <LL_RCC_GetDCMIPPClockSource>
34011b3e:	4603      	mov	r3, r0
34011b40:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34011b44:	d062      	beq.n	34011c0c <RCCEx_GetDCMIPPCLKFreq+0xe0>
34011b46:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34011b4a:	d86d      	bhi.n	34011c28 <RCCEx_GetDCMIPPCLKFreq+0xfc>
34011b4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34011b50:	d019      	beq.n	34011b86 <RCCEx_GetDCMIPPCLKFreq+0x5a>
34011b52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34011b56:	d867      	bhi.n	34011c28 <RCCEx_GetDCMIPPCLKFreq+0xfc>
34011b58:	2b00      	cmp	r3, #0
34011b5a:	d003      	beq.n	34011b64 <RCCEx_GetDCMIPPCLKFreq+0x38>
34011b5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34011b60:	d00c      	beq.n	34011b7c <RCCEx_GetDCMIPPCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
34011b62:	e061      	b.n	34011c28 <RCCEx_GetDCMIPPCLKFreq+0xfc>
      dcmipp_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34011b64:	f7f6 f9fc 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34011b68:	4603      	mov	r3, r0
34011b6a:	4618      	mov	r0, r3
34011b6c:	f7ff faf0 	bl	34011150 <RCCEx_GetHCLKFreq>
34011b70:	4603      	mov	r3, r0
34011b72:	4618      	mov	r0, r3
34011b74:	f7ff fb2f 	bl	340111d6 <RCCEx_GetPCLK5Freq>
34011b78:	60f8      	str	r0, [r7, #12]
      break;
34011b7a:	e05a      	b.n	34011c32 <RCCEx_GetDCMIPPCLKFreq+0x106>
      dcmipp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34011b7c:	2007      	movs	r0, #7
34011b7e:	f7ff fdd3 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34011b82:	60f8      	str	r0, [r7, #12]
      break;
34011b84:	e055      	b.n	34011c32 <RCCEx_GetDCMIPPCLKFreq+0x106>
      if (LL_RCC_IC17_IsEnabled() != 0U)
34011b86:	f7f7 ffcd 	bl	34009b24 <LL_RCC_IC17_IsEnabled>
34011b8a:	4603      	mov	r3, r0
34011b8c:	2b00      	cmp	r3, #0
34011b8e:	d04d      	beq.n	34011c2c <RCCEx_GetDCMIPPCLKFreq+0x100>
        ic_divider = LL_RCC_IC17_GetDivider();
34011b90:	f7f7 ffea 	bl	34009b68 <LL_RCC_IC17_GetDivider>
34011b94:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC17_GetSource())
34011b96:	f7f7 ffd9 	bl	34009b4c <LL_RCC_IC17_GetSource>
34011b9a:	4603      	mov	r3, r0
34011b9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011ba0:	d029      	beq.n	34011bf6 <RCCEx_GetDCMIPPCLKFreq+0xca>
34011ba2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011ba6:	d82f      	bhi.n	34011c08 <RCCEx_GetDCMIPPCLKFreq+0xdc>
34011ba8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011bac:	d01a      	beq.n	34011be4 <RCCEx_GetDCMIPPCLKFreq+0xb8>
34011bae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011bb2:	d829      	bhi.n	34011c08 <RCCEx_GetDCMIPPCLKFreq+0xdc>
34011bb4:	2b00      	cmp	r3, #0
34011bb6:	d003      	beq.n	34011bc0 <RCCEx_GetDCMIPPCLKFreq+0x94>
34011bb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011bbc:	d009      	beq.n	34011bd2 <RCCEx_GetDCMIPPCLKFreq+0xa6>
            break;
34011bbe:	e023      	b.n	34011c08 <RCCEx_GetDCMIPPCLKFreq+0xdc>
            dcmipp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011bc0:	f7ff f9ae 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011bc4:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34011bc6:	68fa      	ldr	r2, [r7, #12]
34011bc8:	68bb      	ldr	r3, [r7, #8]
34011bca:	fbb2 f3f3 	udiv	r3, r2, r3
34011bce:	60fb      	str	r3, [r7, #12]
            break;
34011bd0:	e01b      	b.n	34011c0a <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011bd2:	f7ff f9eb 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011bd6:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34011bd8:	68fa      	ldr	r2, [r7, #12]
34011bda:	68bb      	ldr	r3, [r7, #8]
34011bdc:	fbb2 f3f3 	udiv	r3, r2, r3
34011be0:	60fb      	str	r3, [r7, #12]
            break;
34011be2:	e012      	b.n	34011c0a <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011be4:	f7ff fa28 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34011be8:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34011bea:	68fa      	ldr	r2, [r7, #12]
34011bec:	68bb      	ldr	r3, [r7, #8]
34011bee:	fbb2 f3f3 	udiv	r3, r2, r3
34011bf2:	60fb      	str	r3, [r7, #12]
            break;
34011bf4:	e009      	b.n	34011c0a <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011bf6:	f7ff fa65 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34011bfa:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34011bfc:	68fa      	ldr	r2, [r7, #12]
34011bfe:	68bb      	ldr	r3, [r7, #8]
34011c00:	fbb2 f3f3 	udiv	r3, r2, r3
34011c04:	60fb      	str	r3, [r7, #12]
            break;
34011c06:	e000      	b.n	34011c0a <RCCEx_GetDCMIPPCLKFreq+0xde>
            break;
34011c08:	bf00      	nop
      break;
34011c0a:	e00f      	b.n	34011c2c <RCCEx_GetDCMIPPCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
34011c0c:	f7f6 fda6 	bl	3400875c <LL_RCC_HSI_IsReady>
34011c10:	4603      	mov	r3, r0
34011c12:	2b00      	cmp	r3, #0
34011c14:	d00c      	beq.n	34011c30 <RCCEx_GetDCMIPPCLKFreq+0x104>
        dcmipp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34011c16:	f7f6 fdb3 	bl	34008780 <LL_RCC_HSI_GetDivider>
34011c1a:	4603      	mov	r3, r0
34011c1c:	09db      	lsrs	r3, r3, #7
34011c1e:	4a07      	ldr	r2, [pc, #28]	@ (34011c3c <RCCEx_GetDCMIPPCLKFreq+0x110>)
34011c20:	fa22 f303 	lsr.w	r3, r2, r3
34011c24:	60fb      	str	r3, [r7, #12]
      break;
34011c26:	e003      	b.n	34011c30 <RCCEx_GetDCMIPPCLKFreq+0x104>
      break;
34011c28:	bf00      	nop
34011c2a:	e002      	b.n	34011c32 <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
34011c2c:	bf00      	nop
34011c2e:	e000      	b.n	34011c32 <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
34011c30:	bf00      	nop
  }

  return dcmipp_frequency;
34011c32:	68fb      	ldr	r3, [r7, #12]
}
34011c34:	4618      	mov	r0, r3
34011c36:	3710      	adds	r7, #16
34011c38:	46bd      	mov	sp, r7
34011c3a:	bd80      	pop	{r7, pc}
34011c3c:	03d09000 	.word	0x03d09000

34011c40 <RCCEx_GetETH1CLKFreq>:
  *         @arg @ref RCCEx_ETH1_Clock_Source
  * @retval ETH1 clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1CLKFreq(uint32_t ETH1xSource)
{
34011c40:	b580      	push	{r7, lr}
34011c42:	b084      	sub	sp, #16
34011c44:	af00      	add	r7, sp, #0
34011c46:	6078      	str	r0, [r7, #4]
  uint32_t eth1_frequency = RCC_PERIPH_FREQUENCY_NO;
34011c48:	2300      	movs	r3, #0
34011c4a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHClockSource(ETH1xSource))
34011c4c:	6878      	ldr	r0, [r7, #4]
34011c4e:	f7f7 f883 	bl	34008d58 <LL_RCC_GetETHClockSource>
34011c52:	4603      	mov	r3, r0
34011c54:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34011c58:	d05e      	beq.n	34011d18 <RCCEx_GetETH1CLKFreq+0xd8>
34011c5a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34011c5e:	d863      	bhi.n	34011d28 <RCCEx_GetETH1CLKFreq+0xe8>
34011c60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34011c64:	d015      	beq.n	34011c92 <RCCEx_GetETH1CLKFreq+0x52>
34011c66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34011c6a:	d85d      	bhi.n	34011d28 <RCCEx_GetETH1CLKFreq+0xe8>
34011c6c:	2b00      	cmp	r3, #0
34011c6e:	d003      	beq.n	34011c78 <RCCEx_GetETH1CLKFreq+0x38>
34011c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34011c74:	d008      	beq.n	34011c88 <RCCEx_GetETH1CLKFreq+0x48>
      }
      break;

    default:
      /* Unexpected case */
      break;
34011c76:	e057      	b.n	34011d28 <RCCEx_GetETH1CLKFreq+0xe8>
      eth1_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34011c78:	f7f6 f972 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34011c7c:	4603      	mov	r3, r0
34011c7e:	4618      	mov	r0, r3
34011c80:	f7ff fa66 	bl	34011150 <RCCEx_GetHCLKFreq>
34011c84:	60f8      	str	r0, [r7, #12]
      break;
34011c86:	e054      	b.n	34011d32 <RCCEx_GetETH1CLKFreq+0xf2>
      eth1_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34011c88:	2007      	movs	r0, #7
34011c8a:	f7ff fd4d 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34011c8e:	60f8      	str	r0, [r7, #12]
      break;
34011c90:	e04f      	b.n	34011d32 <RCCEx_GetETH1CLKFreq+0xf2>
      if (LL_RCC_IC12_IsEnabled() != 0U)
34011c92:	f7f7 fe07 	bl	340098a4 <LL_RCC_IC12_IsEnabled>
34011c96:	4603      	mov	r3, r0
34011c98:	2b00      	cmp	r3, #0
34011c9a:	d047      	beq.n	34011d2c <RCCEx_GetETH1CLKFreq+0xec>
        ic_divider = LL_RCC_IC12_GetDivider();
34011c9c:	f7f7 fe24 	bl	340098e8 <LL_RCC_IC12_GetDivider>
34011ca0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC12_GetSource())
34011ca2:	f7f7 fe13 	bl	340098cc <LL_RCC_IC12_GetSource>
34011ca6:	4603      	mov	r3, r0
34011ca8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011cac:	d029      	beq.n	34011d02 <RCCEx_GetETH1CLKFreq+0xc2>
34011cae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011cb2:	d82f      	bhi.n	34011d14 <RCCEx_GetETH1CLKFreq+0xd4>
34011cb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011cb8:	d01a      	beq.n	34011cf0 <RCCEx_GetETH1CLKFreq+0xb0>
34011cba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011cbe:	d829      	bhi.n	34011d14 <RCCEx_GetETH1CLKFreq+0xd4>
34011cc0:	2b00      	cmp	r3, #0
34011cc2:	d003      	beq.n	34011ccc <RCCEx_GetETH1CLKFreq+0x8c>
34011cc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011cc8:	d009      	beq.n	34011cde <RCCEx_GetETH1CLKFreq+0x9e>
            break;
34011cca:	e023      	b.n	34011d14 <RCCEx_GetETH1CLKFreq+0xd4>
            eth1_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011ccc:	f7ff f928 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011cd0:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34011cd2:	68fa      	ldr	r2, [r7, #12]
34011cd4:	68bb      	ldr	r3, [r7, #8]
34011cd6:	fbb2 f3f3 	udiv	r3, r2, r3
34011cda:	60fb      	str	r3, [r7, #12]
            break;
34011cdc:	e01b      	b.n	34011d16 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011cde:	f7ff f965 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011ce2:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34011ce4:	68fa      	ldr	r2, [r7, #12]
34011ce6:	68bb      	ldr	r3, [r7, #8]
34011ce8:	fbb2 f3f3 	udiv	r3, r2, r3
34011cec:	60fb      	str	r3, [r7, #12]
            break;
34011cee:	e012      	b.n	34011d16 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011cf0:	f7ff f9a2 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34011cf4:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34011cf6:	68fa      	ldr	r2, [r7, #12]
34011cf8:	68bb      	ldr	r3, [r7, #8]
34011cfa:	fbb2 f3f3 	udiv	r3, r2, r3
34011cfe:	60fb      	str	r3, [r7, #12]
            break;
34011d00:	e009      	b.n	34011d16 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011d02:	f7ff f9df 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34011d06:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34011d08:	68fa      	ldr	r2, [r7, #12]
34011d0a:	68bb      	ldr	r3, [r7, #8]
34011d0c:	fbb2 f3f3 	udiv	r3, r2, r3
34011d10:	60fb      	str	r3, [r7, #12]
            break;
34011d12:	e000      	b.n	34011d16 <RCCEx_GetETH1CLKFreq+0xd6>
            break;
34011d14:	bf00      	nop
      break;
34011d16:	e009      	b.n	34011d2c <RCCEx_GetETH1CLKFreq+0xec>
      if (LL_RCC_HSE_IsReady() != 0U)
34011d18:	f7f6 fd0e 	bl	34008738 <LL_RCC_HSE_IsReady>
34011d1c:	4603      	mov	r3, r0
34011d1e:	2b00      	cmp	r3, #0
34011d20:	d006      	beq.n	34011d30 <RCCEx_GetETH1CLKFreq+0xf0>
        eth1_frequency = HSE_VALUE;
34011d22:	4b06      	ldr	r3, [pc, #24]	@ (34011d3c <RCCEx_GetETH1CLKFreq+0xfc>)
34011d24:	60fb      	str	r3, [r7, #12]
      break;
34011d26:	e003      	b.n	34011d30 <RCCEx_GetETH1CLKFreq+0xf0>
      break;
34011d28:	bf00      	nop
34011d2a:	e002      	b.n	34011d32 <RCCEx_GetETH1CLKFreq+0xf2>
      break;
34011d2c:	bf00      	nop
34011d2e:	e000      	b.n	34011d32 <RCCEx_GetETH1CLKFreq+0xf2>
      break;
34011d30:	bf00      	nop
  }

  return eth1_frequency;
34011d32:	68fb      	ldr	r3, [r7, #12]
}
34011d34:	4618      	mov	r0, r3
34011d36:	3710      	adds	r7, #16
34011d38:	46bd      	mov	sp, r7
34011d3a:	bd80      	pop	{r7, pc}
34011d3c:	02dc6c00 	.word	0x02dc6c00

34011d40 <RCCEx_GetETH1PTPCLKFreq>:
  *         @arg @ref RCCEx_ETH1_PTP_Clock_Source
  * @retval ETH1PTP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1PTPCLKFreq(uint32_t ETH1PTPxSource)
{
34011d40:	b580      	push	{r7, lr}
34011d42:	b084      	sub	sp, #16
34011d44:	af00      	add	r7, sp, #0
34011d46:	6078      	str	r0, [r7, #4]
  uint32_t eth1ptp_frequency = RCC_PERIPH_FREQUENCY_NO;
34011d48:	2300      	movs	r3, #0
34011d4a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHPTPClockSource(ETH1PTPxSource))
34011d4c:	6878      	ldr	r0, [r7, #4]
34011d4e:	f7f7 f815 	bl	34008d7c <LL_RCC_GetETHPTPClockSource>
34011d52:	4603      	mov	r3, r0
34011d54:	2b03      	cmp	r3, #3
34011d56:	d863      	bhi.n	34011e20 <RCCEx_GetETH1PTPCLKFreq+0xe0>
34011d58:	a201      	add	r2, pc, #4	@ (adr r2, 34011d60 <RCCEx_GetETH1PTPCLKFreq+0x20>)
34011d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34011d5e:	bf00      	nop
34011d60:	34011d71 	.word	0x34011d71
34011d64:	34011d81 	.word	0x34011d81
34011d68:	34011d8b 	.word	0x34011d8b
34011d6c:	34011e11 	.word	0x34011e11
  {
    case LL_RCC_ETH1PTP_CLKSOURCE_HCLK:
      eth1ptp_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34011d70:	f7f6 f8f6 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34011d74:	4603      	mov	r3, r0
34011d76:	4618      	mov	r0, r3
34011d78:	f7ff f9ea 	bl	34011150 <RCCEx_GetHCLKFreq>
34011d7c:	60f8      	str	r0, [r7, #12]
      break;
34011d7e:	e054      	b.n	34011e2a <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_CLKP:
      eth1ptp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34011d80:	2007      	movs	r0, #7
34011d82:	f7ff fcd1 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34011d86:	60f8      	str	r0, [r7, #12]
      break;
34011d88:	e04f      	b.n	34011e2a <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_IC13:
      if (LL_RCC_IC13_IsEnabled() != 0U)
34011d8a:	f7f7 fdcb 	bl	34009924 <LL_RCC_IC13_IsEnabled>
34011d8e:	4603      	mov	r3, r0
34011d90:	2b00      	cmp	r3, #0
34011d92:	d047      	beq.n	34011e24 <RCCEx_GetETH1PTPCLKFreq+0xe4>
      {
        ic_divider = LL_RCC_IC13_GetDivider();
34011d94:	f7f7 fde8 	bl	34009968 <LL_RCC_IC13_GetDivider>
34011d98:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC13_GetSource())
34011d9a:	f7f7 fdd7 	bl	3400994c <LL_RCC_IC13_GetSource>
34011d9e:	4603      	mov	r3, r0
34011da0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011da4:	d029      	beq.n	34011dfa <RCCEx_GetETH1PTPCLKFreq+0xba>
34011da6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011daa:	d82f      	bhi.n	34011e0c <RCCEx_GetETH1PTPCLKFreq+0xcc>
34011dac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011db0:	d01a      	beq.n	34011de8 <RCCEx_GetETH1PTPCLKFreq+0xa8>
34011db2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011db6:	d829      	bhi.n	34011e0c <RCCEx_GetETH1PTPCLKFreq+0xcc>
34011db8:	2b00      	cmp	r3, #0
34011dba:	d003      	beq.n	34011dc4 <RCCEx_GetETH1PTPCLKFreq+0x84>
34011dbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011dc0:	d009      	beq.n	34011dd6 <RCCEx_GetETH1PTPCLKFreq+0x96>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34011dc2:	e023      	b.n	34011e0c <RCCEx_GetETH1PTPCLKFreq+0xcc>
            eth1ptp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011dc4:	f7ff f8ac 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011dc8:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34011dca:	68fa      	ldr	r2, [r7, #12]
34011dcc:	68bb      	ldr	r3, [r7, #8]
34011dce:	fbb2 f3f3 	udiv	r3, r2, r3
34011dd2:	60fb      	str	r3, [r7, #12]
            break;
34011dd4:	e01b      	b.n	34011e0e <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011dd6:	f7ff f8e9 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011dda:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34011ddc:	68fa      	ldr	r2, [r7, #12]
34011dde:	68bb      	ldr	r3, [r7, #8]
34011de0:	fbb2 f3f3 	udiv	r3, r2, r3
34011de4:	60fb      	str	r3, [r7, #12]
            break;
34011de6:	e012      	b.n	34011e0e <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011de8:	f7ff f926 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34011dec:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34011dee:	68fa      	ldr	r2, [r7, #12]
34011df0:	68bb      	ldr	r3, [r7, #8]
34011df2:	fbb2 f3f3 	udiv	r3, r2, r3
34011df6:	60fb      	str	r3, [r7, #12]
            break;
34011df8:	e009      	b.n	34011e0e <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011dfa:	f7ff f963 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34011dfe:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34011e00:	68fa      	ldr	r2, [r7, #12]
34011e02:	68bb      	ldr	r3, [r7, #8]
34011e04:	fbb2 f3f3 	udiv	r3, r2, r3
34011e08:	60fb      	str	r3, [r7, #12]
            break;
34011e0a:	e000      	b.n	34011e0e <RCCEx_GetETH1PTPCLKFreq+0xce>
            break;
34011e0c:	bf00      	nop
        }
      }
      break;
34011e0e:	e009      	b.n	34011e24 <RCCEx_GetETH1PTPCLKFreq+0xe4>

    case LL_RCC_ETH1PTP_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
34011e10:	f7f6 fc92 	bl	34008738 <LL_RCC_HSE_IsReady>
34011e14:	4603      	mov	r3, r0
34011e16:	2b00      	cmp	r3, #0
34011e18:	d006      	beq.n	34011e28 <RCCEx_GetETH1PTPCLKFreq+0xe8>
      {
        eth1ptp_frequency = HSE_VALUE;
34011e1a:	4b0a      	ldr	r3, [pc, #40]	@ (34011e44 <RCCEx_GetETH1PTPCLKFreq+0x104>)
34011e1c:	60fb      	str	r3, [r7, #12]
      }
      break;
34011e1e:	e003      	b.n	34011e28 <RCCEx_GetETH1PTPCLKFreq+0xe8>

    default:
      /* Unexpected case */
      break;
34011e20:	bf00      	nop
34011e22:	e002      	b.n	34011e2a <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
34011e24:	bf00      	nop
34011e26:	e000      	b.n	34011e2a <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
34011e28:	bf00      	nop
  }

  return (eth1ptp_frequency / __HAL_RCC_GET_ETH1PTP_DIVIDER());
34011e2a:	f7f6 fde3 	bl	340089f4 <LL_RCC_GetETH1PTPDivider>
34011e2e:	4603      	mov	r3, r0
34011e30:	091b      	lsrs	r3, r3, #4
34011e32:	3301      	adds	r3, #1
34011e34:	68fa      	ldr	r2, [r7, #12]
34011e36:	fbb2 f3f3 	udiv	r3, r2, r3
}
34011e3a:	4618      	mov	r0, r3
34011e3c:	3710      	adds	r7, #16
34011e3e:	46bd      	mov	sp, r7
34011e40:	bd80      	pop	{r7, pc}
34011e42:	bf00      	nop
34011e44:	02dc6c00 	.word	0x02dc6c00

34011e48 <RCCEx_GetFDCANCLKFreq>:
  *         @arg @ref RCCEx_FDCAN_Clock_Source
  * @retval FDCAN clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFDCANCLKFreq(uint32_t FDCANxSource)
{
34011e48:	b580      	push	{r7, lr}
34011e4a:	b084      	sub	sp, #16
34011e4c:	af00      	add	r7, sp, #0
34011e4e:	6078      	str	r0, [r7, #4]
  uint32_t fdcan_frequency = RCC_PERIPH_FREQUENCY_NO;
34011e50:	2300      	movs	r3, #0
34011e52:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
34011e54:	6878      	ldr	r0, [r7, #4]
34011e56:	f7f6 ffa3 	bl	34008da0 <LL_RCC_GetFDCANClockSource>
34011e5a:	4603      	mov	r3, r0
34011e5c:	2b03      	cmp	r3, #3
34011e5e:	d867      	bhi.n	34011f30 <RCCEx_GetFDCANCLKFreq+0xe8>
34011e60:	a201      	add	r2, pc, #4	@ (adr r2, 34011e68 <RCCEx_GetFDCANCLKFreq+0x20>)
34011e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34011e66:	bf00      	nop
34011e68:	34011e79 	.word	0x34011e79
34011e6c:	34011e91 	.word	0x34011e91
34011e70:	34011e9b 	.word	0x34011e9b
34011e74:	34011f21 	.word	0x34011f21
  {
    case LL_RCC_FDCAN_CLKSOURCE_PCLK1:
      fdcan_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34011e78:	f7f6 f872 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34011e7c:	4603      	mov	r3, r0
34011e7e:	4618      	mov	r0, r3
34011e80:	f7ff f966 	bl	34011150 <RCCEx_GetHCLKFreq>
34011e84:	4603      	mov	r3, r0
34011e86:	4618      	mov	r0, r3
34011e88:	f7ff f973 	bl	34011172 <RCCEx_GetPCLK1Freq>
34011e8c:	60f8      	str	r0, [r7, #12]
      break;
34011e8e:	e054      	b.n	34011f3a <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_CLKP:
      fdcan_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34011e90:	2007      	movs	r0, #7
34011e92:	f7ff fc49 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34011e96:	60f8      	str	r0, [r7, #12]
      break;
34011e98:	e04f      	b.n	34011f3a <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_IC19:
      if (LL_RCC_IC19_IsEnabled() != 0U)
34011e9a:	f7f7 fec3 	bl	34009c24 <LL_RCC_IC19_IsEnabled>
34011e9e:	4603      	mov	r3, r0
34011ea0:	2b00      	cmp	r3, #0
34011ea2:	d047      	beq.n	34011f34 <RCCEx_GetFDCANCLKFreq+0xec>
      {
        ic_divider = LL_RCC_IC19_GetDivider();
34011ea4:	f7f7 fee0 	bl	34009c68 <LL_RCC_IC19_GetDivider>
34011ea8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC19_GetSource())
34011eaa:	f7f7 fecf 	bl	34009c4c <LL_RCC_IC19_GetSource>
34011eae:	4603      	mov	r3, r0
34011eb0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011eb4:	d029      	beq.n	34011f0a <RCCEx_GetFDCANCLKFreq+0xc2>
34011eb6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011eba:	d82f      	bhi.n	34011f1c <RCCEx_GetFDCANCLKFreq+0xd4>
34011ebc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011ec0:	d01a      	beq.n	34011ef8 <RCCEx_GetFDCANCLKFreq+0xb0>
34011ec2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011ec6:	d829      	bhi.n	34011f1c <RCCEx_GetFDCANCLKFreq+0xd4>
34011ec8:	2b00      	cmp	r3, #0
34011eca:	d003      	beq.n	34011ed4 <RCCEx_GetFDCANCLKFreq+0x8c>
34011ecc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011ed0:	d009      	beq.n	34011ee6 <RCCEx_GetFDCANCLKFreq+0x9e>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            fdcan_frequency = fdcan_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34011ed2:	e023      	b.n	34011f1c <RCCEx_GetFDCANCLKFreq+0xd4>
            fdcan_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011ed4:	f7ff f824 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011ed8:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34011eda:	68fa      	ldr	r2, [r7, #12]
34011edc:	68bb      	ldr	r3, [r7, #8]
34011ede:	fbb2 f3f3 	udiv	r3, r2, r3
34011ee2:	60fb      	str	r3, [r7, #12]
            break;
34011ee4:	e01b      	b.n	34011f1e <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011ee6:	f7ff f861 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011eea:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34011eec:	68fa      	ldr	r2, [r7, #12]
34011eee:	68bb      	ldr	r3, [r7, #8]
34011ef0:	fbb2 f3f3 	udiv	r3, r2, r3
34011ef4:	60fb      	str	r3, [r7, #12]
            break;
34011ef6:	e012      	b.n	34011f1e <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011ef8:	f7ff f89e 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34011efc:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34011efe:	68fa      	ldr	r2, [r7, #12]
34011f00:	68bb      	ldr	r3, [r7, #8]
34011f02:	fbb2 f3f3 	udiv	r3, r2, r3
34011f06:	60fb      	str	r3, [r7, #12]
            break;
34011f08:	e009      	b.n	34011f1e <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011f0a:	f7ff f8db 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34011f0e:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34011f10:	68fa      	ldr	r2, [r7, #12]
34011f12:	68bb      	ldr	r3, [r7, #8]
34011f14:	fbb2 f3f3 	udiv	r3, r2, r3
34011f18:	60fb      	str	r3, [r7, #12]
            break;
34011f1a:	e000      	b.n	34011f1e <RCCEx_GetFDCANCLKFreq+0xd6>
            break;
34011f1c:	bf00      	nop
        }
      }
      break;
34011f1e:	e009      	b.n	34011f34 <RCCEx_GetFDCANCLKFreq+0xec>

    case LL_RCC_FDCAN_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
34011f20:	f7f6 fc0a 	bl	34008738 <LL_RCC_HSE_IsReady>
34011f24:	4603      	mov	r3, r0
34011f26:	2b00      	cmp	r3, #0
34011f28:	d006      	beq.n	34011f38 <RCCEx_GetFDCANCLKFreq+0xf0>
      {
        fdcan_frequency = HSE_VALUE;
34011f2a:	4b06      	ldr	r3, [pc, #24]	@ (34011f44 <RCCEx_GetFDCANCLKFreq+0xfc>)
34011f2c:	60fb      	str	r3, [r7, #12]
      }
      break;
34011f2e:	e003      	b.n	34011f38 <RCCEx_GetFDCANCLKFreq+0xf0>

    default:
      /* Unexpected case */
      break;
34011f30:	bf00      	nop
34011f32:	e002      	b.n	34011f3a <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
34011f34:	bf00      	nop
34011f36:	e000      	b.n	34011f3a <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
34011f38:	bf00      	nop
  }

  return fdcan_frequency;
34011f3a:	68fb      	ldr	r3, [r7, #12]
}
34011f3c:	4618      	mov	r0, r3
34011f3e:	3710      	adds	r7, #16
34011f40:	46bd      	mov	sp, r7
34011f42:	bd80      	pop	{r7, pc}
34011f44:	02dc6c00 	.word	0x02dc6c00

34011f48 <RCCEx_GetFMCCLKFreq>:
  *         @arg @ref RCCEx_FMC_Clock_Source
  * @retval FMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFMCCLKFreq(uint32_t FMCxSource)
{
34011f48:	b580      	push	{r7, lr}
34011f4a:	b084      	sub	sp, #16
34011f4c:	af00      	add	r7, sp, #0
34011f4e:	6078      	str	r0, [r7, #4]
  uint32_t fmc_frequency = RCC_PERIPH_FREQUENCY_NO;
34011f50:	2300      	movs	r3, #0
34011f52:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFMCClockSource(FMCxSource))
34011f54:	6878      	ldr	r0, [r7, #4]
34011f56:	f7f6 ff35 	bl	34008dc4 <LL_RCC_GetFMCClockSource>
34011f5a:	4603      	mov	r3, r0
34011f5c:	2b30      	cmp	r3, #48	@ 0x30
34011f5e:	d05d      	beq.n	3401201c <RCCEx_GetFMCCLKFreq+0xd4>
34011f60:	2b30      	cmp	r3, #48	@ 0x30
34011f62:	f200 809e 	bhi.w	340120a2 <RCCEx_GetFMCCLKFreq+0x15a>
34011f66:	2b20      	cmp	r3, #32
34011f68:	d014      	beq.n	34011f94 <RCCEx_GetFMCCLKFreq+0x4c>
34011f6a:	2b20      	cmp	r3, #32
34011f6c:	f200 8099 	bhi.w	340120a2 <RCCEx_GetFMCCLKFreq+0x15a>
34011f70:	2b00      	cmp	r3, #0
34011f72:	d002      	beq.n	34011f7a <RCCEx_GetFMCCLKFreq+0x32>
34011f74:	2b10      	cmp	r3, #16
34011f76:	d008      	beq.n	34011f8a <RCCEx_GetFMCCLKFreq+0x42>
      }
      break;

    default:
      /* Unexpected case */
      break;
34011f78:	e093      	b.n	340120a2 <RCCEx_GetFMCCLKFreq+0x15a>
      fmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34011f7a:	f7f5 fff1 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34011f7e:	4603      	mov	r3, r0
34011f80:	4618      	mov	r0, r3
34011f82:	f7ff f8e5 	bl	34011150 <RCCEx_GetHCLKFreq>
34011f86:	60f8      	str	r0, [r7, #12]
      break;
34011f88:	e090      	b.n	340120ac <RCCEx_GetFMCCLKFreq+0x164>
      fmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34011f8a:	2007      	movs	r0, #7
34011f8c:	f7ff fbcc 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34011f90:	60f8      	str	r0, [r7, #12]
      break;
34011f92:	e08b      	b.n	340120ac <RCCEx_GetFMCCLKFreq+0x164>
      if (LL_RCC_IC3_IsEnabled() != 0U)
34011f94:	f7f7 fac6 	bl	34009524 <LL_RCC_IC3_IsEnabled>
34011f98:	4603      	mov	r3, r0
34011f9a:	2b00      	cmp	r3, #0
34011f9c:	f000 8083 	beq.w	340120a6 <RCCEx_GetFMCCLKFreq+0x15e>
        ic_divider = LL_RCC_IC3_GetDivider();
34011fa0:	f7f7 fae2 	bl	34009568 <LL_RCC_IC3_GetDivider>
34011fa4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
34011fa6:	f7f7 fad1 	bl	3400954c <LL_RCC_IC3_GetSource>
34011faa:	4603      	mov	r3, r0
34011fac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011fb0:	d029      	beq.n	34012006 <RCCEx_GetFMCCLKFreq+0xbe>
34011fb2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011fb6:	d82f      	bhi.n	34012018 <RCCEx_GetFMCCLKFreq+0xd0>
34011fb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011fbc:	d01a      	beq.n	34011ff4 <RCCEx_GetFMCCLKFreq+0xac>
34011fbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011fc2:	d829      	bhi.n	34012018 <RCCEx_GetFMCCLKFreq+0xd0>
34011fc4:	2b00      	cmp	r3, #0
34011fc6:	d003      	beq.n	34011fd0 <RCCEx_GetFMCCLKFreq+0x88>
34011fc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011fcc:	d009      	beq.n	34011fe2 <RCCEx_GetFMCCLKFreq+0x9a>
            break;
34011fce:	e023      	b.n	34012018 <RCCEx_GetFMCCLKFreq+0xd0>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011fd0:	f7fe ffa6 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34011fd4:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011fd6:	68fa      	ldr	r2, [r7, #12]
34011fd8:	68bb      	ldr	r3, [r7, #8]
34011fda:	fbb2 f3f3 	udiv	r3, r2, r3
34011fde:	60fb      	str	r3, [r7, #12]
            break;
34011fe0:	e01b      	b.n	3401201a <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011fe2:	f7fe ffe3 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34011fe6:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011fe8:	68fa      	ldr	r2, [r7, #12]
34011fea:	68bb      	ldr	r3, [r7, #8]
34011fec:	fbb2 f3f3 	udiv	r3, r2, r3
34011ff0:	60fb      	str	r3, [r7, #12]
            break;
34011ff2:	e012      	b.n	3401201a <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011ff4:	f7ff f820 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34011ff8:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011ffa:	68fa      	ldr	r2, [r7, #12]
34011ffc:	68bb      	ldr	r3, [r7, #8]
34011ffe:	fbb2 f3f3 	udiv	r3, r2, r3
34012002:	60fb      	str	r3, [r7, #12]
            break;
34012004:	e009      	b.n	3401201a <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012006:	f7ff f85d 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3401200a:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3401200c:	68fa      	ldr	r2, [r7, #12]
3401200e:	68bb      	ldr	r3, [r7, #8]
34012010:	fbb2 f3f3 	udiv	r3, r2, r3
34012014:	60fb      	str	r3, [r7, #12]
            break;
34012016:	e000      	b.n	3401201a <RCCEx_GetFMCCLKFreq+0xd2>
            break;
34012018:	bf00      	nop
      break;
3401201a:	e044      	b.n	340120a6 <RCCEx_GetFMCCLKFreq+0x15e>
      if (LL_RCC_IC4_IsEnabled() != 0U)
3401201c:	f7f7 fac2 	bl	340095a4 <LL_RCC_IC4_IsEnabled>
34012020:	4603      	mov	r3, r0
34012022:	2b00      	cmp	r3, #0
34012024:	d041      	beq.n	340120aa <RCCEx_GetFMCCLKFreq+0x162>
        ic_divider = LL_RCC_IC4_GetDivider();
34012026:	f7f7 fadf 	bl	340095e8 <LL_RCC_IC4_GetDivider>
3401202a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3401202c:	f7f7 face 	bl	340095cc <LL_RCC_IC4_GetSource>
34012030:	4603      	mov	r3, r0
34012032:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012036:	d029      	beq.n	3401208c <RCCEx_GetFMCCLKFreq+0x144>
34012038:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401203c:	d82f      	bhi.n	3401209e <RCCEx_GetFMCCLKFreq+0x156>
3401203e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012042:	d01a      	beq.n	3401207a <RCCEx_GetFMCCLKFreq+0x132>
34012044:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012048:	d829      	bhi.n	3401209e <RCCEx_GetFMCCLKFreq+0x156>
3401204a:	2b00      	cmp	r3, #0
3401204c:	d003      	beq.n	34012056 <RCCEx_GetFMCCLKFreq+0x10e>
3401204e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012052:	d009      	beq.n	34012068 <RCCEx_GetFMCCLKFreq+0x120>
            break;
34012054:	e023      	b.n	3401209e <RCCEx_GetFMCCLKFreq+0x156>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012056:	f7fe ff63 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
3401205a:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3401205c:	68fa      	ldr	r2, [r7, #12]
3401205e:	68bb      	ldr	r3, [r7, #8]
34012060:	fbb2 f3f3 	udiv	r3, r2, r3
34012064:	60fb      	str	r3, [r7, #12]
            break;
34012066:	e01b      	b.n	340120a0 <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012068:	f7fe ffa0 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
3401206c:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3401206e:	68fa      	ldr	r2, [r7, #12]
34012070:	68bb      	ldr	r3, [r7, #8]
34012072:	fbb2 f3f3 	udiv	r3, r2, r3
34012076:	60fb      	str	r3, [r7, #12]
            break;
34012078:	e012      	b.n	340120a0 <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401207a:	f7fe ffdd 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3401207e:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34012080:	68fa      	ldr	r2, [r7, #12]
34012082:	68bb      	ldr	r3, [r7, #8]
34012084:	fbb2 f3f3 	udiv	r3, r2, r3
34012088:	60fb      	str	r3, [r7, #12]
            break;
3401208a:	e009      	b.n	340120a0 <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401208c:	f7ff f81a 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34012090:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34012092:	68fa      	ldr	r2, [r7, #12]
34012094:	68bb      	ldr	r3, [r7, #8]
34012096:	fbb2 f3f3 	udiv	r3, r2, r3
3401209a:	60fb      	str	r3, [r7, #12]
            break;
3401209c:	e000      	b.n	340120a0 <RCCEx_GetFMCCLKFreq+0x158>
            break;
3401209e:	bf00      	nop
      break;
340120a0:	e003      	b.n	340120aa <RCCEx_GetFMCCLKFreq+0x162>
      break;
340120a2:	bf00      	nop
340120a4:	e002      	b.n	340120ac <RCCEx_GetFMCCLKFreq+0x164>
      break;
340120a6:	bf00      	nop
340120a8:	e000      	b.n	340120ac <RCCEx_GetFMCCLKFreq+0x164>
      break;
340120aa:	bf00      	nop
  }

  return fmc_frequency;
340120ac:	68fb      	ldr	r3, [r7, #12]
}
340120ae:	4618      	mov	r0, r3
340120b0:	3710      	adds	r7, #16
340120b2:	46bd      	mov	sp, r7
340120b4:	bd80      	pop	{r7, pc}
	...

340120b8 <RCCEx_GetI2CCLKFreq>:
  *         @arg @ref RCCEx_I2C4_Clock_Source
  * @retval I2C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI2CCLKFreq(uint32_t I2CxSource)
{
340120b8:	b580      	push	{r7, lr}
340120ba:	b084      	sub	sp, #16
340120bc:	af00      	add	r7, sp, #0
340120be:	6078      	str	r0, [r7, #4]
  uint32_t i2c_frequency = RCC_PERIPH_FREQUENCY_NO;
340120c0:	2300      	movs	r3, #0
340120c2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI2CClockSource(I2CxSource))
340120c4:	6878      	ldr	r0, [r7, #4]
340120c6:	f7f6 fe8f 	bl	34008de8 <LL_RCC_GetI2CClockSource>
340120ca:	4603      	mov	r3, r0
340120cc:	4aa2      	ldr	r2, [pc, #648]	@ (34012358 <RCCEx_GetI2CCLKFreq+0x2a0>)
340120ce:	4293      	cmp	r3, r2
340120d0:	f000 8172 	beq.w	340123b8 <RCCEx_GetI2CCLKFreq+0x300>
340120d4:	4aa0      	ldr	r2, [pc, #640]	@ (34012358 <RCCEx_GetI2CCLKFreq+0x2a0>)
340120d6:	4293      	cmp	r3, r2
340120d8:	f200 8184 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340120dc:	4a9f      	ldr	r2, [pc, #636]	@ (3401235c <RCCEx_GetI2CCLKFreq+0x2a4>)
340120de:	4293      	cmp	r3, r2
340120e0:	f000 816a 	beq.w	340123b8 <RCCEx_GetI2CCLKFreq+0x300>
340120e4:	4a9d      	ldr	r2, [pc, #628]	@ (3401235c <RCCEx_GetI2CCLKFreq+0x2a4>)
340120e6:	4293      	cmp	r3, r2
340120e8:	f200 817c 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340120ec:	4a9c      	ldr	r2, [pc, #624]	@ (34012360 <RCCEx_GetI2CCLKFreq+0x2a8>)
340120ee:	4293      	cmp	r3, r2
340120f0:	f000 8162 	beq.w	340123b8 <RCCEx_GetI2CCLKFreq+0x300>
340120f4:	4a9a      	ldr	r2, [pc, #616]	@ (34012360 <RCCEx_GetI2CCLKFreq+0x2a8>)
340120f6:	4293      	cmp	r3, r2
340120f8:	f200 8174 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340120fc:	4a99      	ldr	r2, [pc, #612]	@ (34012364 <RCCEx_GetI2CCLKFreq+0x2ac>)
340120fe:	4293      	cmp	r3, r2
34012100:	f000 815a 	beq.w	340123b8 <RCCEx_GetI2CCLKFreq+0x300>
34012104:	4a97      	ldr	r2, [pc, #604]	@ (34012364 <RCCEx_GetI2CCLKFreq+0x2ac>)
34012106:	4293      	cmp	r3, r2
34012108:	f200 816c 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401210c:	4a96      	ldr	r2, [pc, #600]	@ (34012368 <RCCEx_GetI2CCLKFreq+0x2b0>)
3401210e:	4293      	cmp	r3, r2
34012110:	f000 8160 	beq.w	340123d4 <RCCEx_GetI2CCLKFreq+0x31c>
34012114:	4a94      	ldr	r2, [pc, #592]	@ (34012368 <RCCEx_GetI2CCLKFreq+0x2b0>)
34012116:	4293      	cmp	r3, r2
34012118:	f200 8164 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401211c:	4a93      	ldr	r2, [pc, #588]	@ (3401236c <RCCEx_GetI2CCLKFreq+0x2b4>)
3401211e:	4293      	cmp	r3, r2
34012120:	f000 8158 	beq.w	340123d4 <RCCEx_GetI2CCLKFreq+0x31c>
34012124:	4a91      	ldr	r2, [pc, #580]	@ (3401236c <RCCEx_GetI2CCLKFreq+0x2b4>)
34012126:	4293      	cmp	r3, r2
34012128:	f200 815c 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401212c:	4a90      	ldr	r2, [pc, #576]	@ (34012370 <RCCEx_GetI2CCLKFreq+0x2b8>)
3401212e:	4293      	cmp	r3, r2
34012130:	f000 8150 	beq.w	340123d4 <RCCEx_GetI2CCLKFreq+0x31c>
34012134:	4a8e      	ldr	r2, [pc, #568]	@ (34012370 <RCCEx_GetI2CCLKFreq+0x2b8>)
34012136:	4293      	cmp	r3, r2
34012138:	f200 8154 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401213c:	4a8d      	ldr	r2, [pc, #564]	@ (34012374 <RCCEx_GetI2CCLKFreq+0x2bc>)
3401213e:	4293      	cmp	r3, r2
34012140:	f000 8148 	beq.w	340123d4 <RCCEx_GetI2CCLKFreq+0x31c>
34012144:	4a8b      	ldr	r2, [pc, #556]	@ (34012374 <RCCEx_GetI2CCLKFreq+0x2bc>)
34012146:	4293      	cmp	r3, r2
34012148:	f200 814c 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401214c:	4a8a      	ldr	r2, [pc, #552]	@ (34012378 <RCCEx_GetI2CCLKFreq+0x2c0>)
3401214e:	4293      	cmp	r3, r2
34012150:	f000 80be 	beq.w	340122d0 <RCCEx_GetI2CCLKFreq+0x218>
34012154:	4a88      	ldr	r2, [pc, #544]	@ (34012378 <RCCEx_GetI2CCLKFreq+0x2c0>)
34012156:	4293      	cmp	r3, r2
34012158:	f200 8144 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401215c:	4a87      	ldr	r2, [pc, #540]	@ (3401237c <RCCEx_GetI2CCLKFreq+0x2c4>)
3401215e:	4293      	cmp	r3, r2
34012160:	f000 80b6 	beq.w	340122d0 <RCCEx_GetI2CCLKFreq+0x218>
34012164:	4a85      	ldr	r2, [pc, #532]	@ (3401237c <RCCEx_GetI2CCLKFreq+0x2c4>)
34012166:	4293      	cmp	r3, r2
34012168:	f200 813c 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401216c:	4a84      	ldr	r2, [pc, #528]	@ (34012380 <RCCEx_GetI2CCLKFreq+0x2c8>)
3401216e:	4293      	cmp	r3, r2
34012170:	f000 80ae 	beq.w	340122d0 <RCCEx_GetI2CCLKFreq+0x218>
34012174:	4a82      	ldr	r2, [pc, #520]	@ (34012380 <RCCEx_GetI2CCLKFreq+0x2c8>)
34012176:	4293      	cmp	r3, r2
34012178:	f200 8134 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401217c:	4a81      	ldr	r2, [pc, #516]	@ (34012384 <RCCEx_GetI2CCLKFreq+0x2cc>)
3401217e:	4293      	cmp	r3, r2
34012180:	f000 80a6 	beq.w	340122d0 <RCCEx_GetI2CCLKFreq+0x218>
34012184:	4a7f      	ldr	r2, [pc, #508]	@ (34012384 <RCCEx_GetI2CCLKFreq+0x2cc>)
34012186:	4293      	cmp	r3, r2
34012188:	f200 812c 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401218c:	4a7e      	ldr	r2, [pc, #504]	@ (34012388 <RCCEx_GetI2CCLKFreq+0x2d0>)
3401218e:	4293      	cmp	r3, r2
34012190:	d05a      	beq.n	34012248 <RCCEx_GetI2CCLKFreq+0x190>
34012192:	4a7d      	ldr	r2, [pc, #500]	@ (34012388 <RCCEx_GetI2CCLKFreq+0x2d0>)
34012194:	4293      	cmp	r3, r2
34012196:	f200 8125 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401219a:	4a7c      	ldr	r2, [pc, #496]	@ (3401238c <RCCEx_GetI2CCLKFreq+0x2d4>)
3401219c:	4293      	cmp	r3, r2
3401219e:	d053      	beq.n	34012248 <RCCEx_GetI2CCLKFreq+0x190>
340121a0:	4a7a      	ldr	r2, [pc, #488]	@ (3401238c <RCCEx_GetI2CCLKFreq+0x2d4>)
340121a2:	4293      	cmp	r3, r2
340121a4:	f200 811e 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340121a8:	4a79      	ldr	r2, [pc, #484]	@ (34012390 <RCCEx_GetI2CCLKFreq+0x2d8>)
340121aa:	4293      	cmp	r3, r2
340121ac:	d04c      	beq.n	34012248 <RCCEx_GetI2CCLKFreq+0x190>
340121ae:	4a78      	ldr	r2, [pc, #480]	@ (34012390 <RCCEx_GetI2CCLKFreq+0x2d8>)
340121b0:	4293      	cmp	r3, r2
340121b2:	f200 8117 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340121b6:	4a77      	ldr	r2, [pc, #476]	@ (34012394 <RCCEx_GetI2CCLKFreq+0x2dc>)
340121b8:	4293      	cmp	r3, r2
340121ba:	d045      	beq.n	34012248 <RCCEx_GetI2CCLKFreq+0x190>
340121bc:	4a75      	ldr	r2, [pc, #468]	@ (34012394 <RCCEx_GetI2CCLKFreq+0x2dc>)
340121be:	4293      	cmp	r3, r2
340121c0:	f200 8110 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340121c4:	4a74      	ldr	r2, [pc, #464]	@ (34012398 <RCCEx_GetI2CCLKFreq+0x2e0>)
340121c6:	4293      	cmp	r3, r2
340121c8:	d039      	beq.n	3401223e <RCCEx_GetI2CCLKFreq+0x186>
340121ca:	4a73      	ldr	r2, [pc, #460]	@ (34012398 <RCCEx_GetI2CCLKFreq+0x2e0>)
340121cc:	4293      	cmp	r3, r2
340121ce:	f200 8109 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340121d2:	4a72      	ldr	r2, [pc, #456]	@ (3401239c <RCCEx_GetI2CCLKFreq+0x2e4>)
340121d4:	4293      	cmp	r3, r2
340121d6:	d032      	beq.n	3401223e <RCCEx_GetI2CCLKFreq+0x186>
340121d8:	4a70      	ldr	r2, [pc, #448]	@ (3401239c <RCCEx_GetI2CCLKFreq+0x2e4>)
340121da:	4293      	cmp	r3, r2
340121dc:	f200 8102 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340121e0:	4a6f      	ldr	r2, [pc, #444]	@ (340123a0 <RCCEx_GetI2CCLKFreq+0x2e8>)
340121e2:	4293      	cmp	r3, r2
340121e4:	d02b      	beq.n	3401223e <RCCEx_GetI2CCLKFreq+0x186>
340121e6:	4a6e      	ldr	r2, [pc, #440]	@ (340123a0 <RCCEx_GetI2CCLKFreq+0x2e8>)
340121e8:	4293      	cmp	r3, r2
340121ea:	f200 80fb 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340121ee:	4a6d      	ldr	r2, [pc, #436]	@ (340123a4 <RCCEx_GetI2CCLKFreq+0x2ec>)
340121f0:	4293      	cmp	r3, r2
340121f2:	d024      	beq.n	3401223e <RCCEx_GetI2CCLKFreq+0x186>
340121f4:	4a6b      	ldr	r2, [pc, #428]	@ (340123a4 <RCCEx_GetI2CCLKFreq+0x2ec>)
340121f6:	4293      	cmp	r3, r2
340121f8:	f200 80f4 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
340121fc:	4a6a      	ldr	r2, [pc, #424]	@ (340123a8 <RCCEx_GetI2CCLKFreq+0x2f0>)
340121fe:	4293      	cmp	r3, r2
34012200:	d011      	beq.n	34012226 <RCCEx_GetI2CCLKFreq+0x16e>
34012202:	4a69      	ldr	r2, [pc, #420]	@ (340123a8 <RCCEx_GetI2CCLKFreq+0x2f0>)
34012204:	4293      	cmp	r3, r2
34012206:	f200 80ed 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
3401220a:	4a68      	ldr	r2, [pc, #416]	@ (340123ac <RCCEx_GetI2CCLKFreq+0x2f4>)
3401220c:	4293      	cmp	r3, r2
3401220e:	d00a      	beq.n	34012226 <RCCEx_GetI2CCLKFreq+0x16e>
34012210:	4a66      	ldr	r2, [pc, #408]	@ (340123ac <RCCEx_GetI2CCLKFreq+0x2f4>)
34012212:	4293      	cmp	r3, r2
34012214:	f200 80e6 	bhi.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
34012218:	4a65      	ldr	r2, [pc, #404]	@ (340123b0 <RCCEx_GetI2CCLKFreq+0x2f8>)
3401221a:	4293      	cmp	r3, r2
3401221c:	d003      	beq.n	34012226 <RCCEx_GetI2CCLKFreq+0x16e>
3401221e:	4a65      	ldr	r2, [pc, #404]	@ (340123b4 <RCCEx_GetI2CCLKFreq+0x2fc>)
34012220:	4293      	cmp	r3, r2
34012222:	f040 80df 	bne.w	340123e4 <RCCEx_GetI2CCLKFreq+0x32c>
  {
    case LL_RCC_I2C1_CLKSOURCE_PCLK1:
    case LL_RCC_I2C2_CLKSOURCE_PCLK1:
    case LL_RCC_I2C3_CLKSOURCE_PCLK1:
    case LL_RCC_I2C4_CLKSOURCE_PCLK1:
      i2c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34012226:	f7f5 fe9b 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
3401222a:	4603      	mov	r3, r0
3401222c:	4618      	mov	r0, r3
3401222e:	f7fe ff8f 	bl	34011150 <RCCEx_GetHCLKFreq>
34012232:	4603      	mov	r3, r0
34012234:	4618      	mov	r0, r3
34012236:	f7fe ff9c 	bl	34011172 <RCCEx_GetPCLK1Freq>
3401223a:	60f8      	str	r0, [r7, #12]
      break;
3401223c:	e0db      	b.n	340123f6 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_CLKP:
    case LL_RCC_I2C2_CLKSOURCE_CLKP:
    case LL_RCC_I2C3_CLKSOURCE_CLKP:
    case LL_RCC_I2C4_CLKSOURCE_CLKP:
      i2c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3401223e:	2007      	movs	r0, #7
34012240:	f7ff fa72 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34012244:	60f8      	str	r0, [r7, #12]
      break;
34012246:	e0d6      	b.n	340123f6 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_IC10:
    case LL_RCC_I2C2_CLKSOURCE_IC10:
    case LL_RCC_I2C3_CLKSOURCE_IC10:
    case LL_RCC_I2C4_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
34012248:	f7f7 faec 	bl	34009824 <LL_RCC_IC10_IsEnabled>
3401224c:	4603      	mov	r3, r0
3401224e:	2b00      	cmp	r3, #0
34012250:	f000 80ca 	beq.w	340123e8 <RCCEx_GetI2CCLKFreq+0x330>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
34012254:	f7f7 fb08 	bl	34009868 <LL_RCC_IC10_GetDivider>
34012258:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
3401225a:	f7f7 faf7 	bl	3400984c <LL_RCC_IC10_GetSource>
3401225e:	4603      	mov	r3, r0
34012260:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012264:	d029      	beq.n	340122ba <RCCEx_GetI2CCLKFreq+0x202>
34012266:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401226a:	d82f      	bhi.n	340122cc <RCCEx_GetI2CCLKFreq+0x214>
3401226c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012270:	d01a      	beq.n	340122a8 <RCCEx_GetI2CCLKFreq+0x1f0>
34012272:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012276:	d829      	bhi.n	340122cc <RCCEx_GetI2CCLKFreq+0x214>
34012278:	2b00      	cmp	r3, #0
3401227a:	d003      	beq.n	34012284 <RCCEx_GetI2CCLKFreq+0x1cc>
3401227c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012280:	d009      	beq.n	34012296 <RCCEx_GetI2CCLKFreq+0x1de>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34012282:	e023      	b.n	340122cc <RCCEx_GetI2CCLKFreq+0x214>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012284:	f7fe fe4c 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34012288:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3401228a:	68fa      	ldr	r2, [r7, #12]
3401228c:	68bb      	ldr	r3, [r7, #8]
3401228e:	fbb2 f3f3 	udiv	r3, r2, r3
34012292:	60fb      	str	r3, [r7, #12]
            break;
34012294:	e01b      	b.n	340122ce <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012296:	f7fe fe89 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
3401229a:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3401229c:	68fa      	ldr	r2, [r7, #12]
3401229e:	68bb      	ldr	r3, [r7, #8]
340122a0:	fbb2 f3f3 	udiv	r3, r2, r3
340122a4:	60fb      	str	r3, [r7, #12]
            break;
340122a6:	e012      	b.n	340122ce <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340122a8:	f7fe fec6 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
340122ac:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
340122ae:	68fa      	ldr	r2, [r7, #12]
340122b0:	68bb      	ldr	r3, [r7, #8]
340122b2:	fbb2 f3f3 	udiv	r3, r2, r3
340122b6:	60fb      	str	r3, [r7, #12]
            break;
340122b8:	e009      	b.n	340122ce <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340122ba:	f7fe ff03 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340122be:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
340122c0:	68fa      	ldr	r2, [r7, #12]
340122c2:	68bb      	ldr	r3, [r7, #8]
340122c4:	fbb2 f3f3 	udiv	r3, r2, r3
340122c8:	60fb      	str	r3, [r7, #12]
            break;
340122ca:	e000      	b.n	340122ce <RCCEx_GetI2CCLKFreq+0x216>
            break;
340122cc:	bf00      	nop
        }
      }
      break;
340122ce:	e08b      	b.n	340123e8 <RCCEx_GetI2CCLKFreq+0x330>

    case LL_RCC_I2C1_CLKSOURCE_IC15:
    case LL_RCC_I2C2_CLKSOURCE_IC15:
    case LL_RCC_I2C3_CLKSOURCE_IC15:
    case LL_RCC_I2C4_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
340122d0:	f7f7 fba8 	bl	34009a24 <LL_RCC_IC15_IsEnabled>
340122d4:	4603      	mov	r3, r0
340122d6:	2b00      	cmp	r3, #0
340122d8:	f000 8088 	beq.w	340123ec <RCCEx_GetI2CCLKFreq+0x334>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
340122dc:	f7f7 fbc4 	bl	34009a68 <LL_RCC_IC15_GetDivider>
340122e0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
340122e2:	f7f7 fbb3 	bl	34009a4c <LL_RCC_IC15_GetSource>
340122e6:	4603      	mov	r3, r0
340122e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340122ec:	d029      	beq.n	34012342 <RCCEx_GetI2CCLKFreq+0x28a>
340122ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340122f2:	d82f      	bhi.n	34012354 <RCCEx_GetI2CCLKFreq+0x29c>
340122f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340122f8:	d01a      	beq.n	34012330 <RCCEx_GetI2CCLKFreq+0x278>
340122fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340122fe:	d829      	bhi.n	34012354 <RCCEx_GetI2CCLKFreq+0x29c>
34012300:	2b00      	cmp	r3, #0
34012302:	d003      	beq.n	3401230c <RCCEx_GetI2CCLKFreq+0x254>
34012304:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012308:	d009      	beq.n	3401231e <RCCEx_GetI2CCLKFreq+0x266>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3401230a:	e023      	b.n	34012354 <RCCEx_GetI2CCLKFreq+0x29c>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401230c:	f7fe fe08 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34012310:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34012312:	68fa      	ldr	r2, [r7, #12]
34012314:	68bb      	ldr	r3, [r7, #8]
34012316:	fbb2 f3f3 	udiv	r3, r2, r3
3401231a:	60fb      	str	r3, [r7, #12]
            break;
3401231c:	e01b      	b.n	34012356 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401231e:	f7fe fe45 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34012322:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34012324:	68fa      	ldr	r2, [r7, #12]
34012326:	68bb      	ldr	r3, [r7, #8]
34012328:	fbb2 f3f3 	udiv	r3, r2, r3
3401232c:	60fb      	str	r3, [r7, #12]
            break;
3401232e:	e012      	b.n	34012356 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012330:	f7fe fe82 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34012334:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34012336:	68fa      	ldr	r2, [r7, #12]
34012338:	68bb      	ldr	r3, [r7, #8]
3401233a:	fbb2 f3f3 	udiv	r3, r2, r3
3401233e:	60fb      	str	r3, [r7, #12]
            break;
34012340:	e009      	b.n	34012356 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012342:	f7fe febf 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34012346:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34012348:	68fa      	ldr	r2, [r7, #12]
3401234a:	68bb      	ldr	r3, [r7, #8]
3401234c:	fbb2 f3f3 	udiv	r3, r2, r3
34012350:	60fb      	str	r3, [r7, #12]
            break;
34012352:	e000      	b.n	34012356 <RCCEx_GetI2CCLKFreq+0x29e>
            break;
34012354:	bf00      	nop
        }
      }
      break;
34012356:	e049      	b.n	340123ec <RCCEx_GetI2CCLKFreq+0x334>
34012358:	07050c0c 	.word	0x07050c0c
3401235c:	0705080c 	.word	0x0705080c
34012360:	0705040c 	.word	0x0705040c
34012364:	0705000c 	.word	0x0705000c
34012368:	07040c0c 	.word	0x07040c0c
3401236c:	0704080c 	.word	0x0704080c
34012370:	0704040c 	.word	0x0704040c
34012374:	0704000c 	.word	0x0704000c
34012378:	07030c0c 	.word	0x07030c0c
3401237c:	0703080c 	.word	0x0703080c
34012380:	0703040c 	.word	0x0703040c
34012384:	0703000c 	.word	0x0703000c
34012388:	07020c0c 	.word	0x07020c0c
3401238c:	0702080c 	.word	0x0702080c
34012390:	0702040c 	.word	0x0702040c
34012394:	0702000c 	.word	0x0702000c
34012398:	07010c0c 	.word	0x07010c0c
3401239c:	0701080c 	.word	0x0701080c
340123a0:	0701040c 	.word	0x0701040c
340123a4:	0701000c 	.word	0x0701000c
340123a8:	07000c0c 	.word	0x07000c0c
340123ac:	0700080c 	.word	0x0700080c
340123b0:	0700000c 	.word	0x0700000c
340123b4:	0700040c 	.word	0x0700040c

    case LL_RCC_I2C1_CLKSOURCE_HSI:
    case LL_RCC_I2C2_CLKSOURCE_HSI:
    case LL_RCC_I2C3_CLKSOURCE_HSI:
    case LL_RCC_I2C4_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
340123b8:	f7f6 f9d0 	bl	3400875c <LL_RCC_HSI_IsReady>
340123bc:	4603      	mov	r3, r0
340123be:	2b00      	cmp	r3, #0
340123c0:	d016      	beq.n	340123f0 <RCCEx_GetI2CCLKFreq+0x338>
      {
        i2c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340123c2:	f7f6 f9dd 	bl	34008780 <LL_RCC_HSI_GetDivider>
340123c6:	4603      	mov	r3, r0
340123c8:	09db      	lsrs	r3, r3, #7
340123ca:	4a0d      	ldr	r2, [pc, #52]	@ (34012400 <RCCEx_GetI2CCLKFreq+0x348>)
340123cc:	fa22 f303 	lsr.w	r3, r2, r3
340123d0:	60fb      	str	r3, [r7, #12]
      }
      break;
340123d2:	e00d      	b.n	340123f0 <RCCEx_GetI2CCLKFreq+0x338>

    case LL_RCC_I2C1_CLKSOURCE_MSI:
    case LL_RCC_I2C2_CLKSOURCE_MSI:
    case LL_RCC_I2C3_CLKSOURCE_MSI:
    case LL_RCC_I2C4_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
340123d4:	f7f6 f9e2 	bl	3400879c <LL_RCC_MSI_IsReady>
340123d8:	4603      	mov	r3, r0
340123da:	2b00      	cmp	r3, #0
340123dc:	d00a      	beq.n	340123f4 <RCCEx_GetI2CCLKFreq+0x33c>
      {
        i2c_frequency = MSI_VALUE;
340123de:	4b09      	ldr	r3, [pc, #36]	@ (34012404 <RCCEx_GetI2CCLKFreq+0x34c>)
340123e0:	60fb      	str	r3, [r7, #12]
      }
      break;
340123e2:	e007      	b.n	340123f4 <RCCEx_GetI2CCLKFreq+0x33c>

    default:
      /* Unexpected case */
      break;
340123e4:	bf00      	nop
340123e6:	e006      	b.n	340123f6 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
340123e8:	bf00      	nop
340123ea:	e004      	b.n	340123f6 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
340123ec:	bf00      	nop
340123ee:	e002      	b.n	340123f6 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
340123f0:	bf00      	nop
340123f2:	e000      	b.n	340123f6 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
340123f4:	bf00      	nop
  }

  return i2c_frequency;
340123f6:	68fb      	ldr	r3, [r7, #12]
}
340123f8:	4618      	mov	r0, r3
340123fa:	3710      	adds	r7, #16
340123fc:	46bd      	mov	sp, r7
340123fe:	bd80      	pop	{r7, pc}
34012400:	03d09000 	.word	0x03d09000
34012404:	003d0900 	.word	0x003d0900

34012408 <RCCEx_GetI3CCLKFreq>:
  *         @arg @ref RCCEx_I3C2_Clock_Source
  * @retval I3C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI3CCLKFreq(uint32_t I3CxSource)
{
34012408:	b580      	push	{r7, lr}
3401240a:	b084      	sub	sp, #16
3401240c:	af00      	add	r7, sp, #0
3401240e:	6078      	str	r0, [r7, #4]
  uint32_t i3c_frequency = RCC_PERIPH_FREQUENCY_NO;
34012410:	2300      	movs	r3, #0
34012412:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI3CClockSource(I3CxSource))
34012414:	6878      	ldr	r0, [r7, #4]
34012416:	f7f6 fcf3 	bl	34008e00 <LL_RCC_GetI3CClockSource>
3401241a:	4603      	mov	r3, r0
3401241c:	4a86      	ldr	r2, [pc, #536]	@ (34012638 <RCCEx_GetI3CCLKFreq+0x230>)
3401241e:	4293      	cmp	r3, r2
34012420:	f000 80e6 	beq.w	340125f0 <RCCEx_GetI3CCLKFreq+0x1e8>
34012424:	4a84      	ldr	r2, [pc, #528]	@ (34012638 <RCCEx_GetI3CCLKFreq+0x230>)
34012426:	4293      	cmp	r3, r2
34012428:	f200 80f8 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
3401242c:	4a83      	ldr	r2, [pc, #524]	@ (3401263c <RCCEx_GetI3CCLKFreq+0x234>)
3401242e:	4293      	cmp	r3, r2
34012430:	f000 80de 	beq.w	340125f0 <RCCEx_GetI3CCLKFreq+0x1e8>
34012434:	4a81      	ldr	r2, [pc, #516]	@ (3401263c <RCCEx_GetI3CCLKFreq+0x234>)
34012436:	4293      	cmp	r3, r2
34012438:	f200 80f0 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
3401243c:	4a80      	ldr	r2, [pc, #512]	@ (34012640 <RCCEx_GetI3CCLKFreq+0x238>)
3401243e:	4293      	cmp	r3, r2
34012440:	f000 80e4 	beq.w	3401260c <RCCEx_GetI3CCLKFreq+0x204>
34012444:	4a7e      	ldr	r2, [pc, #504]	@ (34012640 <RCCEx_GetI3CCLKFreq+0x238>)
34012446:	4293      	cmp	r3, r2
34012448:	f200 80e8 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
3401244c:	4a7d      	ldr	r2, [pc, #500]	@ (34012644 <RCCEx_GetI3CCLKFreq+0x23c>)
3401244e:	4293      	cmp	r3, r2
34012450:	f000 80dc 	beq.w	3401260c <RCCEx_GetI3CCLKFreq+0x204>
34012454:	4a7b      	ldr	r2, [pc, #492]	@ (34012644 <RCCEx_GetI3CCLKFreq+0x23c>)
34012456:	4293      	cmp	r3, r2
34012458:	f200 80e0 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
3401245c:	4a7a      	ldr	r2, [pc, #488]	@ (34012648 <RCCEx_GetI3CCLKFreq+0x240>)
3401245e:	4293      	cmp	r3, r2
34012460:	f000 8083 	beq.w	3401256a <RCCEx_GetI3CCLKFreq+0x162>
34012464:	4a78      	ldr	r2, [pc, #480]	@ (34012648 <RCCEx_GetI3CCLKFreq+0x240>)
34012466:	4293      	cmp	r3, r2
34012468:	f200 80d8 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
3401246c:	4a77      	ldr	r2, [pc, #476]	@ (3401264c <RCCEx_GetI3CCLKFreq+0x244>)
3401246e:	4293      	cmp	r3, r2
34012470:	d07b      	beq.n	3401256a <RCCEx_GetI3CCLKFreq+0x162>
34012472:	4a76      	ldr	r2, [pc, #472]	@ (3401264c <RCCEx_GetI3CCLKFreq+0x244>)
34012474:	4293      	cmp	r3, r2
34012476:	f200 80d1 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
3401247a:	4a75      	ldr	r2, [pc, #468]	@ (34012650 <RCCEx_GetI3CCLKFreq+0x248>)
3401247c:	4293      	cmp	r3, r2
3401247e:	d030      	beq.n	340124e2 <RCCEx_GetI3CCLKFreq+0xda>
34012480:	4a73      	ldr	r2, [pc, #460]	@ (34012650 <RCCEx_GetI3CCLKFreq+0x248>)
34012482:	4293      	cmp	r3, r2
34012484:	f200 80ca 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
34012488:	4a72      	ldr	r2, [pc, #456]	@ (34012654 <RCCEx_GetI3CCLKFreq+0x24c>)
3401248a:	4293      	cmp	r3, r2
3401248c:	d029      	beq.n	340124e2 <RCCEx_GetI3CCLKFreq+0xda>
3401248e:	4a71      	ldr	r2, [pc, #452]	@ (34012654 <RCCEx_GetI3CCLKFreq+0x24c>)
34012490:	4293      	cmp	r3, r2
34012492:	f200 80c3 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
34012496:	4a70      	ldr	r2, [pc, #448]	@ (34012658 <RCCEx_GetI3CCLKFreq+0x250>)
34012498:	4293      	cmp	r3, r2
3401249a:	d01d      	beq.n	340124d8 <RCCEx_GetI3CCLKFreq+0xd0>
3401249c:	4a6e      	ldr	r2, [pc, #440]	@ (34012658 <RCCEx_GetI3CCLKFreq+0x250>)
3401249e:	4293      	cmp	r3, r2
340124a0:	f200 80bc 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
340124a4:	4a6d      	ldr	r2, [pc, #436]	@ (3401265c <RCCEx_GetI3CCLKFreq+0x254>)
340124a6:	4293      	cmp	r3, r2
340124a8:	d016      	beq.n	340124d8 <RCCEx_GetI3CCLKFreq+0xd0>
340124aa:	4a6c      	ldr	r2, [pc, #432]	@ (3401265c <RCCEx_GetI3CCLKFreq+0x254>)
340124ac:	4293      	cmp	r3, r2
340124ae:	f200 80b5 	bhi.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
340124b2:	4a6b      	ldr	r2, [pc, #428]	@ (34012660 <RCCEx_GetI3CCLKFreq+0x258>)
340124b4:	4293      	cmp	r3, r2
340124b6:	d003      	beq.n	340124c0 <RCCEx_GetI3CCLKFreq+0xb8>
340124b8:	4a6a      	ldr	r2, [pc, #424]	@ (34012664 <RCCEx_GetI3CCLKFreq+0x25c>)
340124ba:	4293      	cmp	r3, r2
340124bc:	f040 80ae 	bne.w	3401261c <RCCEx_GetI3CCLKFreq+0x214>
  {
    case LL_RCC_I3C1_CLKSOURCE_PCLK1:
    case LL_RCC_I3C2_CLKSOURCE_PCLK1:
      i3c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340124c0:	f7f5 fd4e 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
340124c4:	4603      	mov	r3, r0
340124c6:	4618      	mov	r0, r3
340124c8:	f7fe fe42 	bl	34011150 <RCCEx_GetHCLKFreq>
340124cc:	4603      	mov	r3, r0
340124ce:	4618      	mov	r0, r3
340124d0:	f7fe fe4f 	bl	34011172 <RCCEx_GetPCLK1Freq>
340124d4:	60f8      	str	r0, [r7, #12]
      break;
340124d6:	e0aa      	b.n	3401262e <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_CLKP:
    case LL_RCC_I3C2_CLKSOURCE_CLKP:
      i3c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340124d8:	2007      	movs	r0, #7
340124da:	f7ff f925 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
340124de:	60f8      	str	r0, [r7, #12]
      break;
340124e0:	e0a5      	b.n	3401262e <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_IC10:
    case LL_RCC_I3C2_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
340124e2:	f7f7 f99f 	bl	34009824 <LL_RCC_IC10_IsEnabled>
340124e6:	4603      	mov	r3, r0
340124e8:	2b00      	cmp	r3, #0
340124ea:	f000 8099 	beq.w	34012620 <RCCEx_GetI3CCLKFreq+0x218>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
340124ee:	f7f7 f9bb 	bl	34009868 <LL_RCC_IC10_GetDivider>
340124f2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
340124f4:	f7f7 f9aa 	bl	3400984c <LL_RCC_IC10_GetSource>
340124f8:	4603      	mov	r3, r0
340124fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340124fe:	d029      	beq.n	34012554 <RCCEx_GetI3CCLKFreq+0x14c>
34012500:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012504:	d82f      	bhi.n	34012566 <RCCEx_GetI3CCLKFreq+0x15e>
34012506:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401250a:	d01a      	beq.n	34012542 <RCCEx_GetI3CCLKFreq+0x13a>
3401250c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012510:	d829      	bhi.n	34012566 <RCCEx_GetI3CCLKFreq+0x15e>
34012512:	2b00      	cmp	r3, #0
34012514:	d003      	beq.n	3401251e <RCCEx_GetI3CCLKFreq+0x116>
34012516:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401251a:	d009      	beq.n	34012530 <RCCEx_GetI3CCLKFreq+0x128>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3401251c:	e023      	b.n	34012566 <RCCEx_GetI3CCLKFreq+0x15e>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401251e:	f7fe fcff 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34012522:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34012524:	68fa      	ldr	r2, [r7, #12]
34012526:	68bb      	ldr	r3, [r7, #8]
34012528:	fbb2 f3f3 	udiv	r3, r2, r3
3401252c:	60fb      	str	r3, [r7, #12]
            break;
3401252e:	e01b      	b.n	34012568 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012530:	f7fe fd3c 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34012534:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34012536:	68fa      	ldr	r2, [r7, #12]
34012538:	68bb      	ldr	r3, [r7, #8]
3401253a:	fbb2 f3f3 	udiv	r3, r2, r3
3401253e:	60fb      	str	r3, [r7, #12]
            break;
34012540:	e012      	b.n	34012568 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012542:	f7fe fd79 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34012546:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34012548:	68fa      	ldr	r2, [r7, #12]
3401254a:	68bb      	ldr	r3, [r7, #8]
3401254c:	fbb2 f3f3 	udiv	r3, r2, r3
34012550:	60fb      	str	r3, [r7, #12]
            break;
34012552:	e009      	b.n	34012568 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012554:	f7fe fdb6 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34012558:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3401255a:	68fa      	ldr	r2, [r7, #12]
3401255c:	68bb      	ldr	r3, [r7, #8]
3401255e:	fbb2 f3f3 	udiv	r3, r2, r3
34012562:	60fb      	str	r3, [r7, #12]
            break;
34012564:	e000      	b.n	34012568 <RCCEx_GetI3CCLKFreq+0x160>
            break;
34012566:	bf00      	nop
        }
      }
      break;
34012568:	e05a      	b.n	34012620 <RCCEx_GetI3CCLKFreq+0x218>

    case LL_RCC_I3C1_CLKSOURCE_IC15:
    case LL_RCC_I3C2_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
3401256a:	f7f7 fa5b 	bl	34009a24 <LL_RCC_IC15_IsEnabled>
3401256e:	4603      	mov	r3, r0
34012570:	2b00      	cmp	r3, #0
34012572:	d057      	beq.n	34012624 <RCCEx_GetI3CCLKFreq+0x21c>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
34012574:	f7f7 fa78 	bl	34009a68 <LL_RCC_IC15_GetDivider>
34012578:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3401257a:	f7f7 fa67 	bl	34009a4c <LL_RCC_IC15_GetSource>
3401257e:	4603      	mov	r3, r0
34012580:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012584:	d029      	beq.n	340125da <RCCEx_GetI3CCLKFreq+0x1d2>
34012586:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401258a:	d82f      	bhi.n	340125ec <RCCEx_GetI3CCLKFreq+0x1e4>
3401258c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012590:	d01a      	beq.n	340125c8 <RCCEx_GetI3CCLKFreq+0x1c0>
34012592:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012596:	d829      	bhi.n	340125ec <RCCEx_GetI3CCLKFreq+0x1e4>
34012598:	2b00      	cmp	r3, #0
3401259a:	d003      	beq.n	340125a4 <RCCEx_GetI3CCLKFreq+0x19c>
3401259c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340125a0:	d009      	beq.n	340125b6 <RCCEx_GetI3CCLKFreq+0x1ae>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
340125a2:	e023      	b.n	340125ec <RCCEx_GetI3CCLKFreq+0x1e4>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340125a4:	f7fe fcbc 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
340125a8:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
340125aa:	68fa      	ldr	r2, [r7, #12]
340125ac:	68bb      	ldr	r3, [r7, #8]
340125ae:	fbb2 f3f3 	udiv	r3, r2, r3
340125b2:	60fb      	str	r3, [r7, #12]
            break;
340125b4:	e01b      	b.n	340125ee <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340125b6:	f7fe fcf9 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
340125ba:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
340125bc:	68fa      	ldr	r2, [r7, #12]
340125be:	68bb      	ldr	r3, [r7, #8]
340125c0:	fbb2 f3f3 	udiv	r3, r2, r3
340125c4:	60fb      	str	r3, [r7, #12]
            break;
340125c6:	e012      	b.n	340125ee <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340125c8:	f7fe fd36 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
340125cc:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
340125ce:	68fa      	ldr	r2, [r7, #12]
340125d0:	68bb      	ldr	r3, [r7, #8]
340125d2:	fbb2 f3f3 	udiv	r3, r2, r3
340125d6:	60fb      	str	r3, [r7, #12]
            break;
340125d8:	e009      	b.n	340125ee <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340125da:	f7fe fd73 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340125de:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
340125e0:	68fa      	ldr	r2, [r7, #12]
340125e2:	68bb      	ldr	r3, [r7, #8]
340125e4:	fbb2 f3f3 	udiv	r3, r2, r3
340125e8:	60fb      	str	r3, [r7, #12]
            break;
340125ea:	e000      	b.n	340125ee <RCCEx_GetI3CCLKFreq+0x1e6>
            break;
340125ec:	bf00      	nop
        }
      }
      break;
340125ee:	e019      	b.n	34012624 <RCCEx_GetI3CCLKFreq+0x21c>

    case LL_RCC_I3C1_CLKSOURCE_HSI:
    case LL_RCC_I3C2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
340125f0:	f7f6 f8b4 	bl	3400875c <LL_RCC_HSI_IsReady>
340125f4:	4603      	mov	r3, r0
340125f6:	2b00      	cmp	r3, #0
340125f8:	d016      	beq.n	34012628 <RCCEx_GetI3CCLKFreq+0x220>
      {
        i3c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340125fa:	f7f6 f8c1 	bl	34008780 <LL_RCC_HSI_GetDivider>
340125fe:	4603      	mov	r3, r0
34012600:	09db      	lsrs	r3, r3, #7
34012602:	4a19      	ldr	r2, [pc, #100]	@ (34012668 <RCCEx_GetI3CCLKFreq+0x260>)
34012604:	fa22 f303 	lsr.w	r3, r2, r3
34012608:	60fb      	str	r3, [r7, #12]
      }
      break;
3401260a:	e00d      	b.n	34012628 <RCCEx_GetI3CCLKFreq+0x220>

    case LL_RCC_I3C1_CLKSOURCE_MSI:
    case LL_RCC_I3C2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3401260c:	f7f6 f8c6 	bl	3400879c <LL_RCC_MSI_IsReady>
34012610:	4603      	mov	r3, r0
34012612:	2b00      	cmp	r3, #0
34012614:	d00a      	beq.n	3401262c <RCCEx_GetI3CCLKFreq+0x224>
      {
        i3c_frequency = MSI_VALUE;
34012616:	4b15      	ldr	r3, [pc, #84]	@ (3401266c <RCCEx_GetI3CCLKFreq+0x264>)
34012618:	60fb      	str	r3, [r7, #12]
      }
      break;
3401261a:	e007      	b.n	3401262c <RCCEx_GetI3CCLKFreq+0x224>

    default:
      /* Unexpected case */
      break;
3401261c:	bf00      	nop
3401261e:	e006      	b.n	3401262e <RCCEx_GetI3CCLKFreq+0x226>
      break;
34012620:	bf00      	nop
34012622:	e004      	b.n	3401262e <RCCEx_GetI3CCLKFreq+0x226>
      break;
34012624:	bf00      	nop
34012626:	e002      	b.n	3401262e <RCCEx_GetI3CCLKFreq+0x226>
      break;
34012628:	bf00      	nop
3401262a:	e000      	b.n	3401262e <RCCEx_GetI3CCLKFreq+0x226>
      break;
3401262c:	bf00      	nop
  }

  return i3c_frequency;
3401262e:	68fb      	ldr	r3, [r7, #12]
}
34012630:	4618      	mov	r0, r3
34012632:	3710      	adds	r7, #16
34012634:	46bd      	mov	sp, r7
34012636:	bd80      	pop	{r7, pc}
34012638:	0705140c 	.word	0x0705140c
3401263c:	0705100c 	.word	0x0705100c
34012640:	0704140c 	.word	0x0704140c
34012644:	0704100c 	.word	0x0704100c
34012648:	0703140c 	.word	0x0703140c
3401264c:	0703100c 	.word	0x0703100c
34012650:	0702140c 	.word	0x0702140c
34012654:	0702100c 	.word	0x0702100c
34012658:	0701140c 	.word	0x0701140c
3401265c:	0701100c 	.word	0x0701100c
34012660:	0700100c 	.word	0x0700100c
34012664:	0700140c 	.word	0x0700140c
34012668:	03d09000 	.word	0x03d09000
3401266c:	003d0900 	.word	0x003d0900

34012670 <RCCEx_GetLPTIMCLKFreq>:
  *         @arg @ref RCCEx_LPTIM5_Clock_Source
  * @retval LPTIM clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPTIMCLKFreq(uint32_t LPTIMxSource)
{
34012670:	b590      	push	{r4, r7, lr}
34012672:	b085      	sub	sp, #20
34012674:	af00      	add	r7, sp, #0
34012676:	6078      	str	r0, [r7, #4]
  uint32_t lptim_frequency = RCC_PERIPH_FREQUENCY_NO;
34012678:	2300      	movs	r3, #0
3401267a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
3401267c:	6878      	ldr	r0, [r7, #4]
3401267e:	f7f6 fbcb 	bl	34008e18 <LL_RCC_GetLPTIMClockSource>
34012682:	4603      	mov	r3, r0
34012684:	4aa1      	ldr	r2, [pc, #644]	@ (3401290c <RCCEx_GetLPTIMCLKFreq+0x29c>)
34012686:	4293      	cmp	r3, r2
34012688:	f000 8185 	beq.w	34012996 <RCCEx_GetLPTIMCLKFreq+0x326>
3401268c:	4a9f      	ldr	r2, [pc, #636]	@ (3401290c <RCCEx_GetLPTIMCLKFreq+0x29c>)
3401268e:	4293      	cmp	r3, r2
34012690:	f200 818b 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012694:	4a9e      	ldr	r2, [pc, #632]	@ (34012910 <RCCEx_GetLPTIMCLKFreq+0x2a0>)
34012696:	4293      	cmp	r3, r2
34012698:	f000 817d 	beq.w	34012996 <RCCEx_GetLPTIMCLKFreq+0x326>
3401269c:	4a9c      	ldr	r2, [pc, #624]	@ (34012910 <RCCEx_GetLPTIMCLKFreq+0x2a0>)
3401269e:	4293      	cmp	r3, r2
340126a0:	f200 8183 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340126a4:	4a9b      	ldr	r2, [pc, #620]	@ (34012914 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
340126a6:	4293      	cmp	r3, r2
340126a8:	f000 8175 	beq.w	34012996 <RCCEx_GetLPTIMCLKFreq+0x326>
340126ac:	4a99      	ldr	r2, [pc, #612]	@ (34012914 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
340126ae:	4293      	cmp	r3, r2
340126b0:	f200 817b 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340126b4:	4a98      	ldr	r2, [pc, #608]	@ (34012918 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
340126b6:	4293      	cmp	r3, r2
340126b8:	f000 816d 	beq.w	34012996 <RCCEx_GetLPTIMCLKFreq+0x326>
340126bc:	4a96      	ldr	r2, [pc, #600]	@ (34012918 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
340126be:	4293      	cmp	r3, r2
340126c0:	f200 8173 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340126c4:	4a95      	ldr	r2, [pc, #596]	@ (3401291c <RCCEx_GetLPTIMCLKFreq+0x2ac>)
340126c6:	4293      	cmp	r3, r2
340126c8:	f000 8165 	beq.w	34012996 <RCCEx_GetLPTIMCLKFreq+0x326>
340126cc:	4a93      	ldr	r2, [pc, #588]	@ (3401291c <RCCEx_GetLPTIMCLKFreq+0x2ac>)
340126ce:	4293      	cmp	r3, r2
340126d0:	f200 816b 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340126d4:	4a92      	ldr	r2, [pc, #584]	@ (34012920 <RCCEx_GetLPTIMCLKFreq+0x2b0>)
340126d6:	4293      	cmp	r3, r2
340126d8:	f000 8154 	beq.w	34012984 <RCCEx_GetLPTIMCLKFreq+0x314>
340126dc:	4a90      	ldr	r2, [pc, #576]	@ (34012920 <RCCEx_GetLPTIMCLKFreq+0x2b0>)
340126de:	4293      	cmp	r3, r2
340126e0:	f200 8163 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340126e4:	4a8f      	ldr	r2, [pc, #572]	@ (34012924 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
340126e6:	4293      	cmp	r3, r2
340126e8:	f000 814c 	beq.w	34012984 <RCCEx_GetLPTIMCLKFreq+0x314>
340126ec:	4a8d      	ldr	r2, [pc, #564]	@ (34012924 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
340126ee:	4293      	cmp	r3, r2
340126f0:	f200 815b 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340126f4:	4a8c      	ldr	r2, [pc, #560]	@ (34012928 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
340126f6:	4293      	cmp	r3, r2
340126f8:	f000 8144 	beq.w	34012984 <RCCEx_GetLPTIMCLKFreq+0x314>
340126fc:	4a8a      	ldr	r2, [pc, #552]	@ (34012928 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
340126fe:	4293      	cmp	r3, r2
34012700:	f200 8153 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012704:	4a89      	ldr	r2, [pc, #548]	@ (3401292c <RCCEx_GetLPTIMCLKFreq+0x2bc>)
34012706:	4293      	cmp	r3, r2
34012708:	f000 813c 	beq.w	34012984 <RCCEx_GetLPTIMCLKFreq+0x314>
3401270c:	4a87      	ldr	r2, [pc, #540]	@ (3401292c <RCCEx_GetLPTIMCLKFreq+0x2bc>)
3401270e:	4293      	cmp	r3, r2
34012710:	f200 814b 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012714:	4a86      	ldr	r2, [pc, #536]	@ (34012930 <RCCEx_GetLPTIMCLKFreq+0x2c0>)
34012716:	4293      	cmp	r3, r2
34012718:	f000 8134 	beq.w	34012984 <RCCEx_GetLPTIMCLKFreq+0x314>
3401271c:	4a84      	ldr	r2, [pc, #528]	@ (34012930 <RCCEx_GetLPTIMCLKFreq+0x2c0>)
3401271e:	4293      	cmp	r3, r2
34012720:	f200 8143 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012724:	4a83      	ldr	r2, [pc, #524]	@ (34012934 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
34012726:	4293      	cmp	r3, r2
34012728:	f000 80e7 	beq.w	340128fa <RCCEx_GetLPTIMCLKFreq+0x28a>
3401272c:	4a81      	ldr	r2, [pc, #516]	@ (34012934 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
3401272e:	4293      	cmp	r3, r2
34012730:	f200 813b 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012734:	4a80      	ldr	r2, [pc, #512]	@ (34012938 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
34012736:	4293      	cmp	r3, r2
34012738:	f000 80df 	beq.w	340128fa <RCCEx_GetLPTIMCLKFreq+0x28a>
3401273c:	4a7e      	ldr	r2, [pc, #504]	@ (34012938 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
3401273e:	4293      	cmp	r3, r2
34012740:	f200 8133 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012744:	4a7d      	ldr	r2, [pc, #500]	@ (3401293c <RCCEx_GetLPTIMCLKFreq+0x2cc>)
34012746:	4293      	cmp	r3, r2
34012748:	f000 80d7 	beq.w	340128fa <RCCEx_GetLPTIMCLKFreq+0x28a>
3401274c:	4a7b      	ldr	r2, [pc, #492]	@ (3401293c <RCCEx_GetLPTIMCLKFreq+0x2cc>)
3401274e:	4293      	cmp	r3, r2
34012750:	f200 812b 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012754:	4a7a      	ldr	r2, [pc, #488]	@ (34012940 <RCCEx_GetLPTIMCLKFreq+0x2d0>)
34012756:	4293      	cmp	r3, r2
34012758:	f000 80cf 	beq.w	340128fa <RCCEx_GetLPTIMCLKFreq+0x28a>
3401275c:	4a78      	ldr	r2, [pc, #480]	@ (34012940 <RCCEx_GetLPTIMCLKFreq+0x2d0>)
3401275e:	4293      	cmp	r3, r2
34012760:	f200 8123 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012764:	4a77      	ldr	r2, [pc, #476]	@ (34012944 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
34012766:	4293      	cmp	r3, r2
34012768:	f000 80c7 	beq.w	340128fa <RCCEx_GetLPTIMCLKFreq+0x28a>
3401276c:	4a75      	ldr	r2, [pc, #468]	@ (34012944 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
3401276e:	4293      	cmp	r3, r2
34012770:	f200 811b 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012774:	4a74      	ldr	r2, [pc, #464]	@ (34012948 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
34012776:	4293      	cmp	r3, r2
34012778:	d07b      	beq.n	34012872 <RCCEx_GetLPTIMCLKFreq+0x202>
3401277a:	4a73      	ldr	r2, [pc, #460]	@ (34012948 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
3401277c:	4293      	cmp	r3, r2
3401277e:	f200 8114 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012782:	4a72      	ldr	r2, [pc, #456]	@ (3401294c <RCCEx_GetLPTIMCLKFreq+0x2dc>)
34012784:	4293      	cmp	r3, r2
34012786:	d074      	beq.n	34012872 <RCCEx_GetLPTIMCLKFreq+0x202>
34012788:	4a70      	ldr	r2, [pc, #448]	@ (3401294c <RCCEx_GetLPTIMCLKFreq+0x2dc>)
3401278a:	4293      	cmp	r3, r2
3401278c:	f200 810d 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012790:	4a6f      	ldr	r2, [pc, #444]	@ (34012950 <RCCEx_GetLPTIMCLKFreq+0x2e0>)
34012792:	4293      	cmp	r3, r2
34012794:	d06d      	beq.n	34012872 <RCCEx_GetLPTIMCLKFreq+0x202>
34012796:	4a6e      	ldr	r2, [pc, #440]	@ (34012950 <RCCEx_GetLPTIMCLKFreq+0x2e0>)
34012798:	4293      	cmp	r3, r2
3401279a:	f200 8106 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
3401279e:	4a6d      	ldr	r2, [pc, #436]	@ (34012954 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
340127a0:	4293      	cmp	r3, r2
340127a2:	d066      	beq.n	34012872 <RCCEx_GetLPTIMCLKFreq+0x202>
340127a4:	4a6b      	ldr	r2, [pc, #428]	@ (34012954 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
340127a6:	4293      	cmp	r3, r2
340127a8:	f200 80ff 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340127ac:	4a6a      	ldr	r2, [pc, #424]	@ (34012958 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
340127ae:	4293      	cmp	r3, r2
340127b0:	d05f      	beq.n	34012872 <RCCEx_GetLPTIMCLKFreq+0x202>
340127b2:	4a69      	ldr	r2, [pc, #420]	@ (34012958 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
340127b4:	4293      	cmp	r3, r2
340127b6:	f200 80f8 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340127ba:	4a68      	ldr	r2, [pc, #416]	@ (3401295c <RCCEx_GetLPTIMCLKFreq+0x2ec>)
340127bc:	4293      	cmp	r3, r2
340127be:	d053      	beq.n	34012868 <RCCEx_GetLPTIMCLKFreq+0x1f8>
340127c0:	4a66      	ldr	r2, [pc, #408]	@ (3401295c <RCCEx_GetLPTIMCLKFreq+0x2ec>)
340127c2:	4293      	cmp	r3, r2
340127c4:	f200 80f1 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340127c8:	4a65      	ldr	r2, [pc, #404]	@ (34012960 <RCCEx_GetLPTIMCLKFreq+0x2f0>)
340127ca:	4293      	cmp	r3, r2
340127cc:	d04c      	beq.n	34012868 <RCCEx_GetLPTIMCLKFreq+0x1f8>
340127ce:	4a64      	ldr	r2, [pc, #400]	@ (34012960 <RCCEx_GetLPTIMCLKFreq+0x2f0>)
340127d0:	4293      	cmp	r3, r2
340127d2:	f200 80ea 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340127d6:	4a63      	ldr	r2, [pc, #396]	@ (34012964 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
340127d8:	4293      	cmp	r3, r2
340127da:	d045      	beq.n	34012868 <RCCEx_GetLPTIMCLKFreq+0x1f8>
340127dc:	4a61      	ldr	r2, [pc, #388]	@ (34012964 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
340127de:	4293      	cmp	r3, r2
340127e0:	f200 80e3 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340127e4:	4a60      	ldr	r2, [pc, #384]	@ (34012968 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
340127e6:	4293      	cmp	r3, r2
340127e8:	d03e      	beq.n	34012868 <RCCEx_GetLPTIMCLKFreq+0x1f8>
340127ea:	4a5f      	ldr	r2, [pc, #380]	@ (34012968 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
340127ec:	4293      	cmp	r3, r2
340127ee:	f200 80dc 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
340127f2:	4a5e      	ldr	r2, [pc, #376]	@ (3401296c <RCCEx_GetLPTIMCLKFreq+0x2fc>)
340127f4:	4293      	cmp	r3, r2
340127f6:	d037      	beq.n	34012868 <RCCEx_GetLPTIMCLKFreq+0x1f8>
340127f8:	4a5c      	ldr	r2, [pc, #368]	@ (3401296c <RCCEx_GetLPTIMCLKFreq+0x2fc>)
340127fa:	4293      	cmp	r3, r2
340127fc:	f200 80d5 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
34012800:	4a5b      	ldr	r2, [pc, #364]	@ (34012970 <RCCEx_GetLPTIMCLKFreq+0x300>)
34012802:	4293      	cmp	r3, r2
34012804:	d024      	beq.n	34012850 <RCCEx_GetLPTIMCLKFreq+0x1e0>
34012806:	4a5a      	ldr	r2, [pc, #360]	@ (34012970 <RCCEx_GetLPTIMCLKFreq+0x300>)
34012808:	4293      	cmp	r3, r2
3401280a:	f200 80ce 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
3401280e:	4a59      	ldr	r2, [pc, #356]	@ (34012974 <RCCEx_GetLPTIMCLKFreq+0x304>)
34012810:	4293      	cmp	r3, r2
34012812:	d01d      	beq.n	34012850 <RCCEx_GetLPTIMCLKFreq+0x1e0>
34012814:	4a57      	ldr	r2, [pc, #348]	@ (34012974 <RCCEx_GetLPTIMCLKFreq+0x304>)
34012816:	4293      	cmp	r3, r2
34012818:	f200 80c7 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
3401281c:	4a56      	ldr	r2, [pc, #344]	@ (34012978 <RCCEx_GetLPTIMCLKFreq+0x308>)
3401281e:	4293      	cmp	r3, r2
34012820:	d016      	beq.n	34012850 <RCCEx_GetLPTIMCLKFreq+0x1e0>
34012822:	4a55      	ldr	r2, [pc, #340]	@ (34012978 <RCCEx_GetLPTIMCLKFreq+0x308>)
34012824:	4293      	cmp	r3, r2
34012826:	f200 80c0 	bhi.w	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
3401282a:	4a54      	ldr	r2, [pc, #336]	@ (3401297c <RCCEx_GetLPTIMCLKFreq+0x30c>)
3401282c:	4293      	cmp	r3, r2
3401282e:	d003      	beq.n	34012838 <RCCEx_GetLPTIMCLKFreq+0x1c8>
34012830:	4a53      	ldr	r2, [pc, #332]	@ (34012980 <RCCEx_GetLPTIMCLKFreq+0x310>)
34012832:	4293      	cmp	r3, r2
34012834:	d00c      	beq.n	34012850 <RCCEx_GetLPTIMCLKFreq+0x1e0>
      lptim_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
34012836:	e0b8      	b.n	340129aa <RCCEx_GetLPTIMCLKFreq+0x33a>
      lptim_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34012838:	f7f5 fb92 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
3401283c:	4603      	mov	r3, r0
3401283e:	4618      	mov	r0, r3
34012840:	f7fe fc86 	bl	34011150 <RCCEx_GetHCLKFreq>
34012844:	4603      	mov	r3, r0
34012846:	4618      	mov	r0, r3
34012848:	f7fe fc93 	bl	34011172 <RCCEx_GetPCLK1Freq>
3401284c:	60f8      	str	r0, [r7, #12]
      break;
3401284e:	e0b3      	b.n	340129b8 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34012850:	f7f5 fb86 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34012854:	4603      	mov	r3, r0
34012856:	4618      	mov	r0, r3
34012858:	f7fe fc7a 	bl	34011150 <RCCEx_GetHCLKFreq>
3401285c:	4603      	mov	r3, r0
3401285e:	4618      	mov	r0, r3
34012860:	f7fe fca8 	bl	340111b4 <RCCEx_GetPCLK4Freq>
34012864:	60f8      	str	r0, [r7, #12]
      break;
34012866:	e0a7      	b.n	340129b8 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012868:	2007      	movs	r0, #7
3401286a:	f7fe ff5d 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
3401286e:	60f8      	str	r0, [r7, #12]
      break;
34012870:	e0a2      	b.n	340129b8 <RCCEx_GetLPTIMCLKFreq+0x348>
      if (LL_RCC_IC15_IsEnabled() != 0U)
34012872:	f7f7 f8d7 	bl	34009a24 <LL_RCC_IC15_IsEnabled>
34012876:	4603      	mov	r3, r0
34012878:	2b00      	cmp	r3, #0
3401287a:	f000 8098 	beq.w	340129ae <RCCEx_GetLPTIMCLKFreq+0x33e>
        ic_divider = LL_RCC_IC15_GetDivider();
3401287e:	f7f7 f8f3 	bl	34009a68 <LL_RCC_IC15_GetDivider>
34012882:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
34012884:	f7f7 f8e2 	bl	34009a4c <LL_RCC_IC15_GetSource>
34012888:	4603      	mov	r3, r0
3401288a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401288e:	d029      	beq.n	340128e4 <RCCEx_GetLPTIMCLKFreq+0x274>
34012890:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012894:	d82f      	bhi.n	340128f6 <RCCEx_GetLPTIMCLKFreq+0x286>
34012896:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401289a:	d01a      	beq.n	340128d2 <RCCEx_GetLPTIMCLKFreq+0x262>
3401289c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340128a0:	d829      	bhi.n	340128f6 <RCCEx_GetLPTIMCLKFreq+0x286>
340128a2:	2b00      	cmp	r3, #0
340128a4:	d003      	beq.n	340128ae <RCCEx_GetLPTIMCLKFreq+0x23e>
340128a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340128aa:	d009      	beq.n	340128c0 <RCCEx_GetLPTIMCLKFreq+0x250>
            break;
340128ac:	e023      	b.n	340128f6 <RCCEx_GetLPTIMCLKFreq+0x286>
            lptim_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340128ae:	f7fe fb37 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
340128b2:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
340128b4:	68fa      	ldr	r2, [r7, #12]
340128b6:	68bb      	ldr	r3, [r7, #8]
340128b8:	fbb2 f3f3 	udiv	r3, r2, r3
340128bc:	60fb      	str	r3, [r7, #12]
            break;
340128be:	e01b      	b.n	340128f8 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340128c0:	f7fe fb74 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
340128c4:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
340128c6:	68fa      	ldr	r2, [r7, #12]
340128c8:	68bb      	ldr	r3, [r7, #8]
340128ca:	fbb2 f3f3 	udiv	r3, r2, r3
340128ce:	60fb      	str	r3, [r7, #12]
            break;
340128d0:	e012      	b.n	340128f8 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340128d2:	f7fe fbb1 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
340128d6:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
340128d8:	68fa      	ldr	r2, [r7, #12]
340128da:	68bb      	ldr	r3, [r7, #8]
340128dc:	fbb2 f3f3 	udiv	r3, r2, r3
340128e0:	60fb      	str	r3, [r7, #12]
            break;
340128e2:	e009      	b.n	340128f8 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340128e4:	f7fe fbee 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340128e8:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
340128ea:	68fa      	ldr	r2, [r7, #12]
340128ec:	68bb      	ldr	r3, [r7, #8]
340128ee:	fbb2 f3f3 	udiv	r3, r2, r3
340128f2:	60fb      	str	r3, [r7, #12]
            break;
340128f4:	e000      	b.n	340128f8 <RCCEx_GetLPTIMCLKFreq+0x288>
            break;
340128f6:	bf00      	nop
      break;
340128f8:	e059      	b.n	340129ae <RCCEx_GetLPTIMCLKFreq+0x33e>
      if (LL_RCC_LSE_IsReady() != 0U)
340128fa:	f7f5 ff6f 	bl	340087dc <LL_RCC_LSE_IsReady>
340128fe:	4603      	mov	r3, r0
34012900:	2b00      	cmp	r3, #0
34012902:	d056      	beq.n	340129b2 <RCCEx_GetLPTIMCLKFreq+0x342>
        lptim_frequency = LSE_VALUE;
34012904:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34012908:	60fb      	str	r3, [r7, #12]
      break;
3401290a:	e052      	b.n	340129b2 <RCCEx_GetLPTIMCLKFreq+0x342>
3401290c:	0705182c 	.word	0x0705182c
34012910:	0705142c 	.word	0x0705142c
34012914:	0705102c 	.word	0x0705102c
34012918:	07050c2c 	.word	0x07050c2c
3401291c:	0705082c 	.word	0x0705082c
34012920:	0704182c 	.word	0x0704182c
34012924:	0704142c 	.word	0x0704142c
34012928:	0704102c 	.word	0x0704102c
3401292c:	07040c2c 	.word	0x07040c2c
34012930:	0704082c 	.word	0x0704082c
34012934:	0703182c 	.word	0x0703182c
34012938:	0703142c 	.word	0x0703142c
3401293c:	0703102c 	.word	0x0703102c
34012940:	07030c2c 	.word	0x07030c2c
34012944:	0703082c 	.word	0x0703082c
34012948:	0702182c 	.word	0x0702182c
3401294c:	0702142c 	.word	0x0702142c
34012950:	0702102c 	.word	0x0702102c
34012954:	07020c2c 	.word	0x07020c2c
34012958:	0702082c 	.word	0x0702082c
3401295c:	0701182c 	.word	0x0701182c
34012960:	0701142c 	.word	0x0701142c
34012964:	0701102c 	.word	0x0701102c
34012968:	07010c2c 	.word	0x07010c2c
3401296c:	0701082c 	.word	0x0701082c
34012970:	0700182c 	.word	0x0700182c
34012974:	0700142c 	.word	0x0700142c
34012978:	0700102c 	.word	0x0700102c
3401297c:	0700082c 	.word	0x0700082c
34012980:	07000c2c 	.word	0x07000c2c
      if (LL_RCC_LSI_IsReady() != 0U)
34012984:	f7f5 ff3c 	bl	34008800 <LL_RCC_LSI_IsReady>
34012988:	4603      	mov	r3, r0
3401298a:	2b00      	cmp	r3, #0
3401298c:	d013      	beq.n	340129b6 <RCCEx_GetLPTIMCLKFreq+0x346>
        lptim_frequency = LSI_VALUE;
3401298e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
34012992:	60fb      	str	r3, [r7, #12]
      break;
34012994:	e00f      	b.n	340129b6 <RCCEx_GetLPTIMCLKFreq+0x346>
      lptim_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34012996:	f7f5 fae3 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
3401299a:	4604      	mov	r4, r0
3401299c:	f7f6 fb46 	bl	3400902c <LL_RCC_GetTIMPrescaler>
340129a0:	4603      	mov	r3, r0
340129a2:	fa24 f303 	lsr.w	r3, r4, r3
340129a6:	60fb      	str	r3, [r7, #12]
      break;
340129a8:	e006      	b.n	340129b8 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
340129aa:	bf00      	nop
340129ac:	e004      	b.n	340129b8 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
340129ae:	bf00      	nop
340129b0:	e002      	b.n	340129b8 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
340129b2:	bf00      	nop
340129b4:	e000      	b.n	340129b8 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
340129b6:	bf00      	nop
  }

  return lptim_frequency;
340129b8:	68fb      	ldr	r3, [r7, #12]
}
340129ba:	4618      	mov	r0, r3
340129bc:	3714      	adds	r7, #20
340129be:	46bd      	mov	sp, r7
340129c0:	bd90      	pop	{r4, r7, pc}
340129c2:	bf00      	nop

340129c4 <RCCEx_GetLPUARTCLKFreq>:
  *         @arg @ref RCCEx_LPUART1_Clock_Source
  * @retval LPUART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPUARTCLKFreq(uint32_t LPUARTxSource)
{
340129c4:	b580      	push	{r7, lr}
340129c6:	b084      	sub	sp, #16
340129c8:	af00      	add	r7, sp, #0
340129ca:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = RCC_PERIPH_FREQUENCY_NO;
340129cc:	2300      	movs	r3, #0
340129ce:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
340129d0:	6878      	ldr	r0, [r7, #4]
340129d2:	f7f6 fa2d 	bl	34008e30 <LL_RCC_GetLPUARTClockSource>
340129d6:	4603      	mov	r3, r0
340129d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
340129dc:	f000 80c0 	beq.w	34012b60 <RCCEx_GetLPUARTCLKFreq+0x19c>
340129e0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
340129e4:	f200 80db 	bhi.w	34012b9e <RCCEx_GetLPUARTCLKFreq+0x1da>
340129e8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
340129ec:	f000 80c6 	beq.w	34012b7c <RCCEx_GetLPUARTCLKFreq+0x1b8>
340129f0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
340129f4:	f200 80d3 	bhi.w	34012b9e <RCCEx_GetLPUARTCLKFreq+0x1da>
340129f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
340129fc:	f000 80c6 	beq.w	34012b8c <RCCEx_GetLPUARTCLKFreq+0x1c8>
34012a00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34012a04:	f200 80cb 	bhi.w	34012b9e <RCCEx_GetLPUARTCLKFreq+0x1da>
34012a08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34012a0c:	d065      	beq.n	34012ada <RCCEx_GetLPUARTCLKFreq+0x116>
34012a0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34012a12:	f200 80c4 	bhi.w	34012b9e <RCCEx_GetLPUARTCLKFreq+0x1da>
34012a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34012a1a:	d01a      	beq.n	34012a52 <RCCEx_GetLPUARTCLKFreq+0x8e>
34012a1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34012a20:	f200 80bd 	bhi.w	34012b9e <RCCEx_GetLPUARTCLKFreq+0x1da>
34012a24:	2b00      	cmp	r3, #0
34012a26:	d003      	beq.n	34012a30 <RCCEx_GetLPUARTCLKFreq+0x6c>
34012a28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34012a2c:	d00c      	beq.n	34012a48 <RCCEx_GetLPUARTCLKFreq+0x84>
      }
      break;

    default:
      /* Unexpected case */
      break;
34012a2e:	e0b6      	b.n	34012b9e <RCCEx_GetLPUARTCLKFreq+0x1da>
      lpuart_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34012a30:	f7f5 fa96 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34012a34:	4603      	mov	r3, r0
34012a36:	4618      	mov	r0, r3
34012a38:	f7fe fb8a 	bl	34011150 <RCCEx_GetHCLKFreq>
34012a3c:	4603      	mov	r3, r0
34012a3e:	4618      	mov	r0, r3
34012a40:	f7fe fbb8 	bl	340111b4 <RCCEx_GetPCLK4Freq>
34012a44:	60f8      	str	r0, [r7, #12]
      break;
34012a46:	e0b5      	b.n	34012bb4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      lpuart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012a48:	2007      	movs	r0, #7
34012a4a:	f7fe fe6d 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34012a4e:	60f8      	str	r0, [r7, #12]
      break;
34012a50:	e0b0      	b.n	34012bb4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      if (LL_RCC_IC9_IsEnabled() != 0U)
34012a52:	f7f6 fea7 	bl	340097a4 <LL_RCC_IC9_IsEnabled>
34012a56:	4603      	mov	r3, r0
34012a58:	2b00      	cmp	r3, #0
34012a5a:	f000 80a2 	beq.w	34012ba2 <RCCEx_GetLPUARTCLKFreq+0x1de>
        ic_divider = LL_RCC_IC9_GetDivider();
34012a5e:	f7f6 fec3 	bl	340097e8 <LL_RCC_IC9_GetDivider>
34012a62:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
34012a64:	f7f6 feb2 	bl	340097cc <LL_RCC_IC9_GetSource>
34012a68:	4603      	mov	r3, r0
34012a6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012a6e:	d029      	beq.n	34012ac4 <RCCEx_GetLPUARTCLKFreq+0x100>
34012a70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012a74:	d82f      	bhi.n	34012ad6 <RCCEx_GetLPUARTCLKFreq+0x112>
34012a76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012a7a:	d01a      	beq.n	34012ab2 <RCCEx_GetLPUARTCLKFreq+0xee>
34012a7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012a80:	d829      	bhi.n	34012ad6 <RCCEx_GetLPUARTCLKFreq+0x112>
34012a82:	2b00      	cmp	r3, #0
34012a84:	d003      	beq.n	34012a8e <RCCEx_GetLPUARTCLKFreq+0xca>
34012a86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012a8a:	d009      	beq.n	34012aa0 <RCCEx_GetLPUARTCLKFreq+0xdc>
            break;
34012a8c:	e023      	b.n	34012ad6 <RCCEx_GetLPUARTCLKFreq+0x112>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012a8e:	f7fe fa47 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34012a92:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012a94:	68fa      	ldr	r2, [r7, #12]
34012a96:	68bb      	ldr	r3, [r7, #8]
34012a98:	fbb2 f3f3 	udiv	r3, r2, r3
34012a9c:	60fb      	str	r3, [r7, #12]
            break;
34012a9e:	e01b      	b.n	34012ad8 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012aa0:	f7fe fa84 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34012aa4:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012aa6:	68fa      	ldr	r2, [r7, #12]
34012aa8:	68bb      	ldr	r3, [r7, #8]
34012aaa:	fbb2 f3f3 	udiv	r3, r2, r3
34012aae:	60fb      	str	r3, [r7, #12]
            break;
34012ab0:	e012      	b.n	34012ad8 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012ab2:	f7fe fac1 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34012ab6:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012ab8:	68fa      	ldr	r2, [r7, #12]
34012aba:	68bb      	ldr	r3, [r7, #8]
34012abc:	fbb2 f3f3 	udiv	r3, r2, r3
34012ac0:	60fb      	str	r3, [r7, #12]
            break;
34012ac2:	e009      	b.n	34012ad8 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012ac4:	f7fe fafe 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34012ac8:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012aca:	68fa      	ldr	r2, [r7, #12]
34012acc:	68bb      	ldr	r3, [r7, #8]
34012ace:	fbb2 f3f3 	udiv	r3, r2, r3
34012ad2:	60fb      	str	r3, [r7, #12]
            break;
34012ad4:	e000      	b.n	34012ad8 <RCCEx_GetLPUARTCLKFreq+0x114>
            break;
34012ad6:	bf00      	nop
      break;
34012ad8:	e063      	b.n	34012ba2 <RCCEx_GetLPUARTCLKFreq+0x1de>
      if (LL_RCC_IC14_IsEnabled() != 0U)
34012ada:	f7f6 ff63 	bl	340099a4 <LL_RCC_IC14_IsEnabled>
34012ade:	4603      	mov	r3, r0
34012ae0:	2b00      	cmp	r3, #0
34012ae2:	d060      	beq.n	34012ba6 <RCCEx_GetLPUARTCLKFreq+0x1e2>
        ic_divider = LL_RCC_IC14_GetDivider();
34012ae4:	f7f6 ff80 	bl	340099e8 <LL_RCC_IC14_GetDivider>
34012ae8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
34012aea:	f7f6 ff6f 	bl	340099cc <LL_RCC_IC14_GetSource>
34012aee:	4603      	mov	r3, r0
34012af0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012af4:	d029      	beq.n	34012b4a <RCCEx_GetLPUARTCLKFreq+0x186>
34012af6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012afa:	d82f      	bhi.n	34012b5c <RCCEx_GetLPUARTCLKFreq+0x198>
34012afc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012b00:	d01a      	beq.n	34012b38 <RCCEx_GetLPUARTCLKFreq+0x174>
34012b02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012b06:	d829      	bhi.n	34012b5c <RCCEx_GetLPUARTCLKFreq+0x198>
34012b08:	2b00      	cmp	r3, #0
34012b0a:	d003      	beq.n	34012b14 <RCCEx_GetLPUARTCLKFreq+0x150>
34012b0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012b10:	d009      	beq.n	34012b26 <RCCEx_GetLPUARTCLKFreq+0x162>
            break;
34012b12:	e023      	b.n	34012b5c <RCCEx_GetLPUARTCLKFreq+0x198>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012b14:	f7fe fa04 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34012b18:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012b1a:	68fa      	ldr	r2, [r7, #12]
34012b1c:	68bb      	ldr	r3, [r7, #8]
34012b1e:	fbb2 f3f3 	udiv	r3, r2, r3
34012b22:	60fb      	str	r3, [r7, #12]
            break;
34012b24:	e01b      	b.n	34012b5e <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012b26:	f7fe fa41 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34012b2a:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012b2c:	68fa      	ldr	r2, [r7, #12]
34012b2e:	68bb      	ldr	r3, [r7, #8]
34012b30:	fbb2 f3f3 	udiv	r3, r2, r3
34012b34:	60fb      	str	r3, [r7, #12]
            break;
34012b36:	e012      	b.n	34012b5e <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012b38:	f7fe fa7e 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34012b3c:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012b3e:	68fa      	ldr	r2, [r7, #12]
34012b40:	68bb      	ldr	r3, [r7, #8]
34012b42:	fbb2 f3f3 	udiv	r3, r2, r3
34012b46:	60fb      	str	r3, [r7, #12]
            break;
34012b48:	e009      	b.n	34012b5e <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012b4a:	f7fe fabb 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34012b4e:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012b50:	68fa      	ldr	r2, [r7, #12]
34012b52:	68bb      	ldr	r3, [r7, #8]
34012b54:	fbb2 f3f3 	udiv	r3, r2, r3
34012b58:	60fb      	str	r3, [r7, #12]
            break;
34012b5a:	e000      	b.n	34012b5e <RCCEx_GetLPUARTCLKFreq+0x19a>
            break;
34012b5c:	bf00      	nop
      break;
34012b5e:	e022      	b.n	34012ba6 <RCCEx_GetLPUARTCLKFreq+0x1e2>
      if (LL_RCC_HSI_IsReady() != 0U)
34012b60:	f7f5 fdfc 	bl	3400875c <LL_RCC_HSI_IsReady>
34012b64:	4603      	mov	r3, r0
34012b66:	2b00      	cmp	r3, #0
34012b68:	d01f      	beq.n	34012baa <RCCEx_GetLPUARTCLKFreq+0x1e6>
        lpuart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34012b6a:	f7f5 fe09 	bl	34008780 <LL_RCC_HSI_GetDivider>
34012b6e:	4603      	mov	r3, r0
34012b70:	09db      	lsrs	r3, r3, #7
34012b72:	4a13      	ldr	r2, [pc, #76]	@ (34012bc0 <RCCEx_GetLPUARTCLKFreq+0x1fc>)
34012b74:	fa22 f303 	lsr.w	r3, r2, r3
34012b78:	60fb      	str	r3, [r7, #12]
      break;
34012b7a:	e016      	b.n	34012baa <RCCEx_GetLPUARTCLKFreq+0x1e6>
      if (LL_RCC_MSI_IsReady() != 0U)
34012b7c:	f7f5 fe0e 	bl	3400879c <LL_RCC_MSI_IsReady>
34012b80:	4603      	mov	r3, r0
34012b82:	2b00      	cmp	r3, #0
34012b84:	d013      	beq.n	34012bae <RCCEx_GetLPUARTCLKFreq+0x1ea>
        lpuart_frequency = MSI_VALUE;
34012b86:	4b0f      	ldr	r3, [pc, #60]	@ (34012bc4 <RCCEx_GetLPUARTCLKFreq+0x200>)
34012b88:	60fb      	str	r3, [r7, #12]
      break;
34012b8a:	e010      	b.n	34012bae <RCCEx_GetLPUARTCLKFreq+0x1ea>
      if (LL_RCC_LSE_IsReady() != 0U)
34012b8c:	f7f5 fe26 	bl	340087dc <LL_RCC_LSE_IsReady>
34012b90:	4603      	mov	r3, r0
34012b92:	2b00      	cmp	r3, #0
34012b94:	d00d      	beq.n	34012bb2 <RCCEx_GetLPUARTCLKFreq+0x1ee>
        lpuart_frequency = LSE_VALUE;
34012b96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34012b9a:	60fb      	str	r3, [r7, #12]
      break;
34012b9c:	e009      	b.n	34012bb2 <RCCEx_GetLPUARTCLKFreq+0x1ee>
      break;
34012b9e:	bf00      	nop
34012ba0:	e008      	b.n	34012bb4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
34012ba2:	bf00      	nop
34012ba4:	e006      	b.n	34012bb4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
34012ba6:	bf00      	nop
34012ba8:	e004      	b.n	34012bb4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
34012baa:	bf00      	nop
34012bac:	e002      	b.n	34012bb4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
34012bae:	bf00      	nop
34012bb0:	e000      	b.n	34012bb4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
34012bb2:	bf00      	nop
  }

  return lpuart_frequency;
34012bb4:	68fb      	ldr	r3, [r7, #12]
}
34012bb6:	4618      	mov	r0, r3
34012bb8:	3710      	adds	r7, #16
34012bba:	46bd      	mov	sp, r7
34012bbc:	bd80      	pop	{r7, pc}
34012bbe:	bf00      	nop
34012bc0:	03d09000 	.word	0x03d09000
34012bc4:	003d0900 	.word	0x003d0900

34012bc8 <RCCEx_GetLTDCCLKFreq>:
  *         @arg @ref RCCEx_LTDC_Clock_Source
  * @retval LTDC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLTDCCLKFreq(uint32_t LTDCxSource)
{
34012bc8:	b580      	push	{r7, lr}
34012bca:	b084      	sub	sp, #16
34012bcc:	af00      	add	r7, sp, #0
34012bce:	6078      	str	r0, [r7, #4]
  uint32_t ltdc_frequency = RCC_PERIPH_FREQUENCY_NO;
34012bd0:	2300      	movs	r3, #0
34012bd2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLTDCClockSource(LTDCxSource))
34012bd4:	6878      	ldr	r0, [r7, #4]
34012bd6:	f7f6 f93d 	bl	34008e54 <LL_RCC_GetLTDCClockSource>
34012bda:	4603      	mov	r3, r0
34012bdc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34012be0:	d062      	beq.n	34012ca8 <RCCEx_GetLTDCCLKFreq+0xe0>
34012be2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34012be6:	d86d      	bhi.n	34012cc4 <RCCEx_GetLTDCCLKFreq+0xfc>
34012be8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34012bec:	d019      	beq.n	34012c22 <RCCEx_GetLTDCCLKFreq+0x5a>
34012bee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34012bf2:	d867      	bhi.n	34012cc4 <RCCEx_GetLTDCCLKFreq+0xfc>
34012bf4:	2b00      	cmp	r3, #0
34012bf6:	d003      	beq.n	34012c00 <RCCEx_GetLTDCCLKFreq+0x38>
34012bf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34012bfc:	d00c      	beq.n	34012c18 <RCCEx_GetLTDCCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
34012bfe:	e061      	b.n	34012cc4 <RCCEx_GetLTDCCLKFreq+0xfc>
      ltdc_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34012c00:	f7f5 f9ae 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34012c04:	4603      	mov	r3, r0
34012c06:	4618      	mov	r0, r3
34012c08:	f7fe faa2 	bl	34011150 <RCCEx_GetHCLKFreq>
34012c0c:	4603      	mov	r3, r0
34012c0e:	4618      	mov	r0, r3
34012c10:	f7fe fae1 	bl	340111d6 <RCCEx_GetPCLK5Freq>
34012c14:	60f8      	str	r0, [r7, #12]
      break;
34012c16:	e05a      	b.n	34012cce <RCCEx_GetLTDCCLKFreq+0x106>
      ltdc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012c18:	2007      	movs	r0, #7
34012c1a:	f7fe fd85 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34012c1e:	60f8      	str	r0, [r7, #12]
      break;
34012c20:	e055      	b.n	34012cce <RCCEx_GetLTDCCLKFreq+0x106>
      if (LL_RCC_IC16_IsEnabled() != 0U)
34012c22:	f7f6 ff3f 	bl	34009aa4 <LL_RCC_IC16_IsEnabled>
34012c26:	4603      	mov	r3, r0
34012c28:	2b00      	cmp	r3, #0
34012c2a:	d04d      	beq.n	34012cc8 <RCCEx_GetLTDCCLKFreq+0x100>
        ic_divider = LL_RCC_IC16_GetDivider();
34012c2c:	f7f6 ff5c 	bl	34009ae8 <LL_RCC_IC16_GetDivider>
34012c30:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC16_GetSource())
34012c32:	f7f6 ff4b 	bl	34009acc <LL_RCC_IC16_GetSource>
34012c36:	4603      	mov	r3, r0
34012c38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012c3c:	d029      	beq.n	34012c92 <RCCEx_GetLTDCCLKFreq+0xca>
34012c3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012c42:	d82f      	bhi.n	34012ca4 <RCCEx_GetLTDCCLKFreq+0xdc>
34012c44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012c48:	d01a      	beq.n	34012c80 <RCCEx_GetLTDCCLKFreq+0xb8>
34012c4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012c4e:	d829      	bhi.n	34012ca4 <RCCEx_GetLTDCCLKFreq+0xdc>
34012c50:	2b00      	cmp	r3, #0
34012c52:	d003      	beq.n	34012c5c <RCCEx_GetLTDCCLKFreq+0x94>
34012c54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012c58:	d009      	beq.n	34012c6e <RCCEx_GetLTDCCLKFreq+0xa6>
            break;
34012c5a:	e023      	b.n	34012ca4 <RCCEx_GetLTDCCLKFreq+0xdc>
            ltdc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012c5c:	f7fe f960 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34012c60:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34012c62:	68fa      	ldr	r2, [r7, #12]
34012c64:	68bb      	ldr	r3, [r7, #8]
34012c66:	fbb2 f3f3 	udiv	r3, r2, r3
34012c6a:	60fb      	str	r3, [r7, #12]
            break;
34012c6c:	e01b      	b.n	34012ca6 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012c6e:	f7fe f99d 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34012c72:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34012c74:	68fa      	ldr	r2, [r7, #12]
34012c76:	68bb      	ldr	r3, [r7, #8]
34012c78:	fbb2 f3f3 	udiv	r3, r2, r3
34012c7c:	60fb      	str	r3, [r7, #12]
            break;
34012c7e:	e012      	b.n	34012ca6 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012c80:	f7fe f9da 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34012c84:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34012c86:	68fa      	ldr	r2, [r7, #12]
34012c88:	68bb      	ldr	r3, [r7, #8]
34012c8a:	fbb2 f3f3 	udiv	r3, r2, r3
34012c8e:	60fb      	str	r3, [r7, #12]
            break;
34012c90:	e009      	b.n	34012ca6 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012c92:	f7fe fa17 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34012c96:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34012c98:	68fa      	ldr	r2, [r7, #12]
34012c9a:	68bb      	ldr	r3, [r7, #8]
34012c9c:	fbb2 f3f3 	udiv	r3, r2, r3
34012ca0:	60fb      	str	r3, [r7, #12]
            break;
34012ca2:	e000      	b.n	34012ca6 <RCCEx_GetLTDCCLKFreq+0xde>
            break;
34012ca4:	bf00      	nop
      break;
34012ca6:	e00f      	b.n	34012cc8 <RCCEx_GetLTDCCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
34012ca8:	f7f5 fd58 	bl	3400875c <LL_RCC_HSI_IsReady>
34012cac:	4603      	mov	r3, r0
34012cae:	2b00      	cmp	r3, #0
34012cb0:	d00c      	beq.n	34012ccc <RCCEx_GetLTDCCLKFreq+0x104>
        ltdc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34012cb2:	f7f5 fd65 	bl	34008780 <LL_RCC_HSI_GetDivider>
34012cb6:	4603      	mov	r3, r0
34012cb8:	09db      	lsrs	r3, r3, #7
34012cba:	4a07      	ldr	r2, [pc, #28]	@ (34012cd8 <RCCEx_GetLTDCCLKFreq+0x110>)
34012cbc:	fa22 f303 	lsr.w	r3, r2, r3
34012cc0:	60fb      	str	r3, [r7, #12]
      break;
34012cc2:	e003      	b.n	34012ccc <RCCEx_GetLTDCCLKFreq+0x104>
      break;
34012cc4:	bf00      	nop
34012cc6:	e002      	b.n	34012cce <RCCEx_GetLTDCCLKFreq+0x106>
      break;
34012cc8:	bf00      	nop
34012cca:	e000      	b.n	34012cce <RCCEx_GetLTDCCLKFreq+0x106>
      break;
34012ccc:	bf00      	nop
  }

  return ltdc_frequency;
34012cce:	68fb      	ldr	r3, [r7, #12]
}
34012cd0:	4618      	mov	r0, r3
34012cd2:	3710      	adds	r7, #16
34012cd4:	46bd      	mov	sp, r7
34012cd6:	bd80      	pop	{r7, pc}
34012cd8:	03d09000 	.word	0x03d09000

34012cdc <RCCEx_GetMDFCLKFreq>:
  *         @arg @ref RCCEx_MDF1_Clock_Source
  * @retval MDF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetMDFCLKFreq(uint32_t MDFxSource)
{
34012cdc:	b590      	push	{r4, r7, lr}
34012cde:	b085      	sub	sp, #20
34012ce0:	af00      	add	r7, sp, #0
34012ce2:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
34012ce4:	2300      	movs	r3, #0
34012ce6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetMDFClockSource(MDFxSource))
34012ce8:	6878      	ldr	r0, [r7, #4]
34012cea:	f7f6 f8c5 	bl	34008e78 <LL_RCC_GetMDFClockSource>
34012cee:	4603      	mov	r3, r0
34012cf0:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34012cf4:	f000 80dd 	beq.w	34012eb2 <RCCEx_GetMDFCLKFreq+0x1d6>
34012cf8:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34012cfc:	f200 80e3 	bhi.w	34012ec6 <RCCEx_GetMDFCLKFreq+0x1ea>
34012d00:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
34012d04:	f000 80d2 	beq.w	34012eac <RCCEx_GetMDFCLKFreq+0x1d0>
34012d08:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
34012d0c:	f200 80db 	bhi.w	34012ec6 <RCCEx_GetMDFCLKFreq+0x1ea>
34012d10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
34012d14:	f000 80b4 	beq.w	34012e80 <RCCEx_GetMDFCLKFreq+0x1a4>
34012d18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
34012d1c:	f200 80d3 	bhi.w	34012ec6 <RCCEx_GetMDFCLKFreq+0x1ea>
34012d20:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34012d24:	f000 80ba 	beq.w	34012e9c <RCCEx_GetMDFCLKFreq+0x1c0>
34012d28:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34012d2c:	f200 80cb 	bhi.w	34012ec6 <RCCEx_GetMDFCLKFreq+0x1ea>
34012d30:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34012d34:	d061      	beq.n	34012dfa <RCCEx_GetMDFCLKFreq+0x11e>
34012d36:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34012d3a:	f200 80c4 	bhi.w	34012ec6 <RCCEx_GetMDFCLKFreq+0x1ea>
34012d3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34012d42:	d016      	beq.n	34012d72 <RCCEx_GetMDFCLKFreq+0x96>
34012d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34012d48:	f200 80bd 	bhi.w	34012ec6 <RCCEx_GetMDFCLKFreq+0x1ea>
34012d4c:	2b00      	cmp	r3, #0
34012d4e:	d003      	beq.n	34012d58 <RCCEx_GetMDFCLKFreq+0x7c>
34012d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34012d54:	d008      	beq.n	34012d68 <RCCEx_GetMDFCLKFreq+0x8c>
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
34012d56:	e0b6      	b.n	34012ec6 <RCCEx_GetMDFCLKFreq+0x1ea>
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34012d58:	f7f5 f902 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34012d5c:	4603      	mov	r3, r0
34012d5e:	4618      	mov	r0, r3
34012d60:	f7fe f9f6 	bl	34011150 <RCCEx_GetHCLKFreq>
34012d64:	60f8      	str	r0, [r7, #12]
      break;
34012d66:	e0b7      	b.n	34012ed8 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012d68:	2007      	movs	r0, #7
34012d6a:	f7fe fcdd 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34012d6e:	60f8      	str	r0, [r7, #12]
      break;
34012d70:	e0b2      	b.n	34012ed8 <RCCEx_GetMDFCLKFreq+0x1fc>
      if (LL_RCC_IC7_IsEnabled() != 0U)
34012d72:	f7f6 fc97 	bl	340096a4 <LL_RCC_IC7_IsEnabled>
34012d76:	4603      	mov	r3, r0
34012d78:	2b00      	cmp	r3, #0
34012d7a:	f000 80a6 	beq.w	34012eca <RCCEx_GetMDFCLKFreq+0x1ee>
        ic_divider = LL_RCC_IC7_GetDivider();
34012d7e:	f7f6 fcb3 	bl	340096e8 <LL_RCC_IC7_GetDivider>
34012d82:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34012d84:	f7f6 fca2 	bl	340096cc <LL_RCC_IC7_GetSource>
34012d88:	4603      	mov	r3, r0
34012d8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012d8e:	d029      	beq.n	34012de4 <RCCEx_GetMDFCLKFreq+0x108>
34012d90:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012d94:	d82f      	bhi.n	34012df6 <RCCEx_GetMDFCLKFreq+0x11a>
34012d96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012d9a:	d01a      	beq.n	34012dd2 <RCCEx_GetMDFCLKFreq+0xf6>
34012d9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012da0:	d829      	bhi.n	34012df6 <RCCEx_GetMDFCLKFreq+0x11a>
34012da2:	2b00      	cmp	r3, #0
34012da4:	d003      	beq.n	34012dae <RCCEx_GetMDFCLKFreq+0xd2>
34012da6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012daa:	d009      	beq.n	34012dc0 <RCCEx_GetMDFCLKFreq+0xe4>
            break;
34012dac:	e023      	b.n	34012df6 <RCCEx_GetMDFCLKFreq+0x11a>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012dae:	f7fe f8b7 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34012db2:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012db4:	68fa      	ldr	r2, [r7, #12]
34012db6:	68bb      	ldr	r3, [r7, #8]
34012db8:	fbb2 f3f3 	udiv	r3, r2, r3
34012dbc:	60fb      	str	r3, [r7, #12]
            break;
34012dbe:	e01b      	b.n	34012df8 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012dc0:	f7fe f8f4 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34012dc4:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012dc6:	68fa      	ldr	r2, [r7, #12]
34012dc8:	68bb      	ldr	r3, [r7, #8]
34012dca:	fbb2 f3f3 	udiv	r3, r2, r3
34012dce:	60fb      	str	r3, [r7, #12]
            break;
34012dd0:	e012      	b.n	34012df8 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012dd2:	f7fe f931 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34012dd6:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012dd8:	68fa      	ldr	r2, [r7, #12]
34012dda:	68bb      	ldr	r3, [r7, #8]
34012ddc:	fbb2 f3f3 	udiv	r3, r2, r3
34012de0:	60fb      	str	r3, [r7, #12]
            break;
34012de2:	e009      	b.n	34012df8 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012de4:	f7fe f96e 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34012de8:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012dea:	68fa      	ldr	r2, [r7, #12]
34012dec:	68bb      	ldr	r3, [r7, #8]
34012dee:	fbb2 f3f3 	udiv	r3, r2, r3
34012df2:	60fb      	str	r3, [r7, #12]
            break;
34012df4:	e000      	b.n	34012df8 <RCCEx_GetMDFCLKFreq+0x11c>
            break;
34012df6:	bf00      	nop
      break;
34012df8:	e067      	b.n	34012eca <RCCEx_GetMDFCLKFreq+0x1ee>
      if (LL_RCC_IC8_IsEnabled() != 0U)
34012dfa:	f7f6 fc93 	bl	34009724 <LL_RCC_IC8_IsEnabled>
34012dfe:	4603      	mov	r3, r0
34012e00:	2b00      	cmp	r3, #0
34012e02:	d064      	beq.n	34012ece <RCCEx_GetMDFCLKFreq+0x1f2>
        ic_divider = LL_RCC_IC8_GetDivider();
34012e04:	f7f6 fcb0 	bl	34009768 <LL_RCC_IC8_GetDivider>
34012e08:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34012e0a:	f7f6 fc9f 	bl	3400974c <LL_RCC_IC8_GetSource>
34012e0e:	4603      	mov	r3, r0
34012e10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012e14:	d029      	beq.n	34012e6a <RCCEx_GetMDFCLKFreq+0x18e>
34012e16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012e1a:	d82f      	bhi.n	34012e7c <RCCEx_GetMDFCLKFreq+0x1a0>
34012e1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012e20:	d01a      	beq.n	34012e58 <RCCEx_GetMDFCLKFreq+0x17c>
34012e22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012e26:	d829      	bhi.n	34012e7c <RCCEx_GetMDFCLKFreq+0x1a0>
34012e28:	2b00      	cmp	r3, #0
34012e2a:	d003      	beq.n	34012e34 <RCCEx_GetMDFCLKFreq+0x158>
34012e2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012e30:	d009      	beq.n	34012e46 <RCCEx_GetMDFCLKFreq+0x16a>
            break;
34012e32:	e023      	b.n	34012e7c <RCCEx_GetMDFCLKFreq+0x1a0>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012e34:	f7fe f874 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34012e38:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012e3a:	68fa      	ldr	r2, [r7, #12]
34012e3c:	68bb      	ldr	r3, [r7, #8]
34012e3e:	fbb2 f3f3 	udiv	r3, r2, r3
34012e42:	60fb      	str	r3, [r7, #12]
            break;
34012e44:	e01b      	b.n	34012e7e <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012e46:	f7fe f8b1 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34012e4a:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012e4c:	68fa      	ldr	r2, [r7, #12]
34012e4e:	68bb      	ldr	r3, [r7, #8]
34012e50:	fbb2 f3f3 	udiv	r3, r2, r3
34012e54:	60fb      	str	r3, [r7, #12]
            break;
34012e56:	e012      	b.n	34012e7e <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012e58:	f7fe f8ee 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34012e5c:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012e5e:	68fa      	ldr	r2, [r7, #12]
34012e60:	68bb      	ldr	r3, [r7, #8]
34012e62:	fbb2 f3f3 	udiv	r3, r2, r3
34012e66:	60fb      	str	r3, [r7, #12]
            break;
34012e68:	e009      	b.n	34012e7e <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012e6a:	f7fe f92b 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34012e6e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012e70:	68fa      	ldr	r2, [r7, #12]
34012e72:	68bb      	ldr	r3, [r7, #8]
34012e74:	fbb2 f3f3 	udiv	r3, r2, r3
34012e78:	60fb      	str	r3, [r7, #12]
            break;
34012e7a:	e000      	b.n	34012e7e <RCCEx_GetMDFCLKFreq+0x1a2>
            break;
34012e7c:	bf00      	nop
      break;
34012e7e:	e026      	b.n	34012ece <RCCEx_GetMDFCLKFreq+0x1f2>
      if (LL_RCC_HSI_IsReady() != 0U)
34012e80:	f7f5 fc6c 	bl	3400875c <LL_RCC_HSI_IsReady>
34012e84:	4603      	mov	r3, r0
34012e86:	2b00      	cmp	r3, #0
34012e88:	d023      	beq.n	34012ed2 <RCCEx_GetMDFCLKFreq+0x1f6>
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34012e8a:	f7f5 fc79 	bl	34008780 <LL_RCC_HSI_GetDivider>
34012e8e:	4603      	mov	r3, r0
34012e90:	09db      	lsrs	r3, r3, #7
34012e92:	4a14      	ldr	r2, [pc, #80]	@ (34012ee4 <RCCEx_GetMDFCLKFreq+0x208>)
34012e94:	fa22 f303 	lsr.w	r3, r2, r3
34012e98:	60fb      	str	r3, [r7, #12]
      break;
34012e9a:	e01a      	b.n	34012ed2 <RCCEx_GetMDFCLKFreq+0x1f6>
      if (LL_RCC_MSI_IsReady() != 0U)
34012e9c:	f7f5 fc7e 	bl	3400879c <LL_RCC_MSI_IsReady>
34012ea0:	4603      	mov	r3, r0
34012ea2:	2b00      	cmp	r3, #0
34012ea4:	d017      	beq.n	34012ed6 <RCCEx_GetMDFCLKFreq+0x1fa>
        adf_frequency = MSI_VALUE;
34012ea6:	4b10      	ldr	r3, [pc, #64]	@ (34012ee8 <RCCEx_GetMDFCLKFreq+0x20c>)
34012ea8:	60fb      	str	r3, [r7, #12]
      break;
34012eaa:	e014      	b.n	34012ed6 <RCCEx_GetMDFCLKFreq+0x1fa>
      adf_frequency = EXTERNAL_CLOCK_VALUE;
34012eac:	4b0f      	ldr	r3, [pc, #60]	@ (34012eec <RCCEx_GetMDFCLKFreq+0x210>)
34012eae:	60fb      	str	r3, [r7, #12]
      break;
34012eb0:	e012      	b.n	34012ed8 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34012eb2:	f7f5 f855 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34012eb6:	4604      	mov	r4, r0
34012eb8:	f7f6 f8b8 	bl	3400902c <LL_RCC_GetTIMPrescaler>
34012ebc:	4603      	mov	r3, r0
34012ebe:	fa24 f303 	lsr.w	r3, r4, r3
34012ec2:	60fb      	str	r3, [r7, #12]
      break;
34012ec4:	e008      	b.n	34012ed8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012ec6:	bf00      	nop
34012ec8:	e006      	b.n	34012ed8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012eca:	bf00      	nop
34012ecc:	e004      	b.n	34012ed8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012ece:	bf00      	nop
34012ed0:	e002      	b.n	34012ed8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012ed2:	bf00      	nop
34012ed4:	e000      	b.n	34012ed8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012ed6:	bf00      	nop
  }

  return adf_frequency;
34012ed8:	68fb      	ldr	r3, [r7, #12]
}
34012eda:	4618      	mov	r0, r3
34012edc:	3714      	adds	r7, #20
34012ede:	46bd      	mov	sp, r7
34012ee0:	bd90      	pop	{r4, r7, pc}
34012ee2:	bf00      	nop
34012ee4:	03d09000 	.word	0x03d09000
34012ee8:	003d0900 	.word	0x003d0900
34012eec:	00bb8000 	.word	0x00bb8000

34012ef0 <RCCEx_GetPSSICLKFreq>:
  *         @arg @ref RCCEx_PSSI_Clock_Source
  * @retval PSSI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetPSSICLKFreq(uint32_t PSSIxSource)
{
34012ef0:	b580      	push	{r7, lr}
34012ef2:	b084      	sub	sp, #16
34012ef4:	af00      	add	r7, sp, #0
34012ef6:	6078      	str	r0, [r7, #4]
  uint32_t pssi_frequency = RCC_PERIPH_FREQUENCY_NO;
34012ef8:	2300      	movs	r3, #0
34012efa:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetPSSIClockSource(PSSIxSource))
34012efc:	6878      	ldr	r0, [r7, #4]
34012efe:	f7f5 ffcd 	bl	34008e9c <LL_RCC_GetPSSIClockSource>
34012f02:	4603      	mov	r3, r0
34012f04:	2b30      	cmp	r3, #48	@ 0x30
34012f06:	d05a      	beq.n	34012fbe <RCCEx_GetPSSICLKFreq+0xce>
34012f08:	2b30      	cmp	r3, #48	@ 0x30
34012f0a:	d866      	bhi.n	34012fda <RCCEx_GetPSSICLKFreq+0xea>
34012f0c:	2b20      	cmp	r3, #32
34012f0e:	d013      	beq.n	34012f38 <RCCEx_GetPSSICLKFreq+0x48>
34012f10:	2b20      	cmp	r3, #32
34012f12:	d862      	bhi.n	34012fda <RCCEx_GetPSSICLKFreq+0xea>
34012f14:	2b00      	cmp	r3, #0
34012f16:	d002      	beq.n	34012f1e <RCCEx_GetPSSICLKFreq+0x2e>
34012f18:	2b10      	cmp	r3, #16
34012f1a:	d008      	beq.n	34012f2e <RCCEx_GetPSSICLKFreq+0x3e>
      }
      break;

    default:
      /* Unexpected case */
      break;
34012f1c:	e05d      	b.n	34012fda <RCCEx_GetPSSICLKFreq+0xea>
      pssi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34012f1e:	f7f5 f81f 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34012f22:	4603      	mov	r3, r0
34012f24:	4618      	mov	r0, r3
34012f26:	f7fe f913 	bl	34011150 <RCCEx_GetHCLKFreq>
34012f2a:	60f8      	str	r0, [r7, #12]
      break;
34012f2c:	e05a      	b.n	34012fe4 <RCCEx_GetPSSICLKFreq+0xf4>
      pssi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012f2e:	2007      	movs	r0, #7
34012f30:	f7fe fbfa 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34012f34:	60f8      	str	r0, [r7, #12]
      break;
34012f36:	e055      	b.n	34012fe4 <RCCEx_GetPSSICLKFreq+0xf4>
      if (LL_RCC_IC20_IsEnabled() != 0U)
34012f38:	f7f6 feb4 	bl	34009ca4 <LL_RCC_IC20_IsEnabled>
34012f3c:	4603      	mov	r3, r0
34012f3e:	2b00      	cmp	r3, #0
34012f40:	d04d      	beq.n	34012fde <RCCEx_GetPSSICLKFreq+0xee>
        ic_divider = LL_RCC_IC20_GetDivider();
34012f42:	f7f6 fed1 	bl	34009ce8 <LL_RCC_IC20_GetDivider>
34012f46:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC20_GetSource())
34012f48:	f7f6 fec0 	bl	34009ccc <LL_RCC_IC20_GetSource>
34012f4c:	4603      	mov	r3, r0
34012f4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012f52:	d029      	beq.n	34012fa8 <RCCEx_GetPSSICLKFreq+0xb8>
34012f54:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012f58:	d82f      	bhi.n	34012fba <RCCEx_GetPSSICLKFreq+0xca>
34012f5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012f5e:	d01a      	beq.n	34012f96 <RCCEx_GetPSSICLKFreq+0xa6>
34012f60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012f64:	d829      	bhi.n	34012fba <RCCEx_GetPSSICLKFreq+0xca>
34012f66:	2b00      	cmp	r3, #0
34012f68:	d003      	beq.n	34012f72 <RCCEx_GetPSSICLKFreq+0x82>
34012f6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012f6e:	d009      	beq.n	34012f84 <RCCEx_GetPSSICLKFreq+0x94>
            break;
34012f70:	e023      	b.n	34012fba <RCCEx_GetPSSICLKFreq+0xca>
            pssi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012f72:	f7fd ffd5 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34012f76:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34012f78:	68fa      	ldr	r2, [r7, #12]
34012f7a:	68bb      	ldr	r3, [r7, #8]
34012f7c:	fbb2 f3f3 	udiv	r3, r2, r3
34012f80:	60fb      	str	r3, [r7, #12]
            break;
34012f82:	e01b      	b.n	34012fbc <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012f84:	f7fe f812 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34012f88:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34012f8a:	68fa      	ldr	r2, [r7, #12]
34012f8c:	68bb      	ldr	r3, [r7, #8]
34012f8e:	fbb2 f3f3 	udiv	r3, r2, r3
34012f92:	60fb      	str	r3, [r7, #12]
            break;
34012f94:	e012      	b.n	34012fbc <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012f96:	f7fe f84f 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34012f9a:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34012f9c:	68fa      	ldr	r2, [r7, #12]
34012f9e:	68bb      	ldr	r3, [r7, #8]
34012fa0:	fbb2 f3f3 	udiv	r3, r2, r3
34012fa4:	60fb      	str	r3, [r7, #12]
            break;
34012fa6:	e009      	b.n	34012fbc <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012fa8:	f7fe f88c 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34012fac:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34012fae:	68fa      	ldr	r2, [r7, #12]
34012fb0:	68bb      	ldr	r3, [r7, #8]
34012fb2:	fbb2 f3f3 	udiv	r3, r2, r3
34012fb6:	60fb      	str	r3, [r7, #12]
            break;
34012fb8:	e000      	b.n	34012fbc <RCCEx_GetPSSICLKFreq+0xcc>
            break;
34012fba:	bf00      	nop
      break;
34012fbc:	e00f      	b.n	34012fde <RCCEx_GetPSSICLKFreq+0xee>
      if (LL_RCC_HSI_IsReady() != 0U)
34012fbe:	f7f5 fbcd 	bl	3400875c <LL_RCC_HSI_IsReady>
34012fc2:	4603      	mov	r3, r0
34012fc4:	2b00      	cmp	r3, #0
34012fc6:	d00c      	beq.n	34012fe2 <RCCEx_GetPSSICLKFreq+0xf2>
        pssi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34012fc8:	f7f5 fbda 	bl	34008780 <LL_RCC_HSI_GetDivider>
34012fcc:	4603      	mov	r3, r0
34012fce:	09db      	lsrs	r3, r3, #7
34012fd0:	4a07      	ldr	r2, [pc, #28]	@ (34012ff0 <RCCEx_GetPSSICLKFreq+0x100>)
34012fd2:	fa22 f303 	lsr.w	r3, r2, r3
34012fd6:	60fb      	str	r3, [r7, #12]
      break;
34012fd8:	e003      	b.n	34012fe2 <RCCEx_GetPSSICLKFreq+0xf2>
      break;
34012fda:	bf00      	nop
34012fdc:	e002      	b.n	34012fe4 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
34012fde:	bf00      	nop
34012fe0:	e000      	b.n	34012fe4 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
34012fe2:	bf00      	nop
  }

  return pssi_frequency;
34012fe4:	68fb      	ldr	r3, [r7, #12]
}
34012fe6:	4618      	mov	r0, r3
34012fe8:	3710      	adds	r7, #16
34012fea:	46bd      	mov	sp, r7
34012fec:	bd80      	pop	{r7, pc}
34012fee:	bf00      	nop
34012ff0:	03d09000 	.word	0x03d09000

34012ff4 <RCCEx_GetRTCCLKFreq>:
  * @brief  Return RTC clock frequency
  * @retval RTC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetRTCCLKFreq()
{
34012ff4:	b580      	push	{r7, lr}
34012ff6:	b082      	sub	sp, #8
34012ff8:	af00      	add	r7, sp, #0
  uint32_t rtc_frequency = RCC_PERIPH_FREQUENCY_NO;
34012ffa:	2300      	movs	r3, #0
34012ffc:	607b      	str	r3, [r7, #4]

  switch (LL_RCC_GetRTCClockSource())
34012ffe:	f7f5 ffdb 	bl	34008fb8 <LL_RCC_GetRTCClockSource>
34013002:	4603      	mov	r3, r0
34013004:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34013008:	d020      	beq.n	3401304c <RCCEx_GetRTCCLKFreq+0x58>
3401300a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3401300e:	d830      	bhi.n	34013072 <RCCEx_GetRTCCLKFreq+0x7e>
34013010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34013014:	d011      	beq.n	3401303a <RCCEx_GetRTCCLKFreq+0x46>
34013016:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3401301a:	d82a      	bhi.n	34013072 <RCCEx_GetRTCCLKFreq+0x7e>
3401301c:	2b00      	cmp	r3, #0
3401301e:	d02a      	beq.n	34013076 <RCCEx_GetRTCCLKFreq+0x82>
34013020:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34013024:	d000      	beq.n	34013028 <RCCEx_GetRTCCLKFreq+0x34>
      }
      break;

    default:
      /* Unexpected case */
      break;
34013026:	e024      	b.n	34013072 <RCCEx_GetRTCCLKFreq+0x7e>
      if (LL_RCC_LSE_IsReady() != 0U)
34013028:	f7f5 fbd8 	bl	340087dc <LL_RCC_LSE_IsReady>
3401302c:	4603      	mov	r3, r0
3401302e:	2b00      	cmp	r3, #0
34013030:	d023      	beq.n	3401307a <RCCEx_GetRTCCLKFreq+0x86>
        rtc_frequency = LSE_VALUE;
34013032:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34013036:	607b      	str	r3, [r7, #4]
      break;
34013038:	e01f      	b.n	3401307a <RCCEx_GetRTCCLKFreq+0x86>
      if (LL_RCC_LSI_IsReady() != 0U)
3401303a:	f7f5 fbe1 	bl	34008800 <LL_RCC_LSI_IsReady>
3401303e:	4603      	mov	r3, r0
34013040:	2b00      	cmp	r3, #0
34013042:	d01c      	beq.n	3401307e <RCCEx_GetRTCCLKFreq+0x8a>
        rtc_frequency = LSI_VALUE;
34013044:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
34013048:	607b      	str	r3, [r7, #4]
      break;
3401304a:	e018      	b.n	3401307e <RCCEx_GetRTCCLKFreq+0x8a>
      if (LL_RCC_HSE_IsReady() != 0U)
3401304c:	f7f5 fb74 	bl	34008738 <LL_RCC_HSE_IsReady>
34013050:	4603      	mov	r3, r0
34013052:	2b00      	cmp	r3, #0
34013054:	d015      	beq.n	34013082 <RCCEx_GetRTCCLKFreq+0x8e>
        uint32_t prescaler = (READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCPRE) >> RCC_CCIPR7_RTCPRE_Pos) + 1U;
34013056:	4b0e      	ldr	r3, [pc, #56]	@ (34013090 <RCCEx_GetRTCCLKFreq+0x9c>)
34013058:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3401305c:	0b1b      	lsrs	r3, r3, #12
3401305e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34013062:	3301      	adds	r3, #1
34013064:	603b      	str	r3, [r7, #0]
        rtc_frequency = HSE_VALUE / prescaler;
34013066:	4a0b      	ldr	r2, [pc, #44]	@ (34013094 <RCCEx_GetRTCCLKFreq+0xa0>)
34013068:	683b      	ldr	r3, [r7, #0]
3401306a:	fbb2 f3f3 	udiv	r3, r2, r3
3401306e:	607b      	str	r3, [r7, #4]
      break;
34013070:	e007      	b.n	34013082 <RCCEx_GetRTCCLKFreq+0x8e>
      break;
34013072:	bf00      	nop
34013074:	e006      	b.n	34013084 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34013076:	bf00      	nop
34013078:	e004      	b.n	34013084 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3401307a:	bf00      	nop
3401307c:	e002      	b.n	34013084 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3401307e:	bf00      	nop
34013080:	e000      	b.n	34013084 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34013082:	bf00      	nop
  }

  return rtc_frequency;
34013084:	687b      	ldr	r3, [r7, #4]
}
34013086:	4618      	mov	r0, r3
34013088:	3708      	adds	r7, #8
3401308a:	46bd      	mov	sp, r7
3401308c:	bd80      	pop	{r7, pc}
3401308e:	bf00      	nop
34013090:	56028000 	.word	0x56028000
34013094:	02dc6c00 	.word	0x02dc6c00

34013098 <RCCEx_GetSAICLKFreq>:
  *         @arg @ref RCCEx_SAI2_Clock_Source
  * @retval SAI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSAICLKFreq(uint32_t SAIxSource)
{
34013098:	b580      	push	{r7, lr}
3401309a:	b084      	sub	sp, #16
3401309c:	af00      	add	r7, sp, #0
3401309e:	6078      	str	r0, [r7, #4]
  uint32_t sai_frequency = RCC_PERIPH_FREQUENCY_NO;
340130a0:	2300      	movs	r3, #0
340130a2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSAIClockSource(SAIxSource))
340130a4:	6878      	ldr	r0, [r7, #4]
340130a6:	f7f5 ff0b 	bl	34008ec0 <LL_RCC_GetSAIClockSource>
340130aa:	4603      	mov	r3, r0
340130ac:	4a9a      	ldr	r2, [pc, #616]	@ (34013318 <RCCEx_GetSAICLKFreq+0x280>)
340130ae:	4293      	cmp	r3, r2
340130b0:	f000 811f 	beq.w	340132f2 <RCCEx_GetSAICLKFreq+0x25a>
340130b4:	4a98      	ldr	r2, [pc, #608]	@ (34013318 <RCCEx_GetSAICLKFreq+0x280>)
340130b6:	4293      	cmp	r3, r2
340130b8:	f200 8120 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
340130bc:	4a97      	ldr	r2, [pc, #604]	@ (3401331c <RCCEx_GetSAICLKFreq+0x284>)
340130be:	4293      	cmp	r3, r2
340130c0:	f000 8117 	beq.w	340132f2 <RCCEx_GetSAICLKFreq+0x25a>
340130c4:	4a95      	ldr	r2, [pc, #596]	@ (3401331c <RCCEx_GetSAICLKFreq+0x284>)
340130c6:	4293      	cmp	r3, r2
340130c8:	f200 8118 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
340130cc:	4a94      	ldr	r2, [pc, #592]	@ (34013320 <RCCEx_GetSAICLKFreq+0x288>)
340130ce:	4293      	cmp	r3, r2
340130d0:	f000 810c 	beq.w	340132ec <RCCEx_GetSAICLKFreq+0x254>
340130d4:	4a92      	ldr	r2, [pc, #584]	@ (34013320 <RCCEx_GetSAICLKFreq+0x288>)
340130d6:	4293      	cmp	r3, r2
340130d8:	f200 8110 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
340130dc:	4a91      	ldr	r2, [pc, #580]	@ (34013324 <RCCEx_GetSAICLKFreq+0x28c>)
340130de:	4293      	cmp	r3, r2
340130e0:	f000 8104 	beq.w	340132ec <RCCEx_GetSAICLKFreq+0x254>
340130e4:	4a8f      	ldr	r2, [pc, #572]	@ (34013324 <RCCEx_GetSAICLKFreq+0x28c>)
340130e6:	4293      	cmp	r3, r2
340130e8:	f200 8108 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
340130ec:	4a8e      	ldr	r2, [pc, #568]	@ (34013328 <RCCEx_GetSAICLKFreq+0x290>)
340130ee:	4293      	cmp	r3, r2
340130f0:	f000 80e6 	beq.w	340132c0 <RCCEx_GetSAICLKFreq+0x228>
340130f4:	4a8c      	ldr	r2, [pc, #560]	@ (34013328 <RCCEx_GetSAICLKFreq+0x290>)
340130f6:	4293      	cmp	r3, r2
340130f8:	f200 8100 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
340130fc:	4a8b      	ldr	r2, [pc, #556]	@ (3401332c <RCCEx_GetSAICLKFreq+0x294>)
340130fe:	4293      	cmp	r3, r2
34013100:	f000 80de 	beq.w	340132c0 <RCCEx_GetSAICLKFreq+0x228>
34013104:	4a89      	ldr	r2, [pc, #548]	@ (3401332c <RCCEx_GetSAICLKFreq+0x294>)
34013106:	4293      	cmp	r3, r2
34013108:	f200 80f8 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
3401310c:	4a88      	ldr	r2, [pc, #544]	@ (34013330 <RCCEx_GetSAICLKFreq+0x298>)
3401310e:	4293      	cmp	r3, r2
34013110:	f000 80e4 	beq.w	340132dc <RCCEx_GetSAICLKFreq+0x244>
34013114:	4a86      	ldr	r2, [pc, #536]	@ (34013330 <RCCEx_GetSAICLKFreq+0x298>)
34013116:	4293      	cmp	r3, r2
34013118:	f200 80f0 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
3401311c:	4a85      	ldr	r2, [pc, #532]	@ (34013334 <RCCEx_GetSAICLKFreq+0x29c>)
3401311e:	4293      	cmp	r3, r2
34013120:	f000 80dc 	beq.w	340132dc <RCCEx_GetSAICLKFreq+0x244>
34013124:	4a83      	ldr	r2, [pc, #524]	@ (34013334 <RCCEx_GetSAICLKFreq+0x29c>)
34013126:	4293      	cmp	r3, r2
34013128:	f200 80e8 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
3401312c:	4a82      	ldr	r2, [pc, #520]	@ (34013338 <RCCEx_GetSAICLKFreq+0x2a0>)
3401312e:	4293      	cmp	r3, r2
34013130:	f000 8083 	beq.w	3401323a <RCCEx_GetSAICLKFreq+0x1a2>
34013134:	4a80      	ldr	r2, [pc, #512]	@ (34013338 <RCCEx_GetSAICLKFreq+0x2a0>)
34013136:	4293      	cmp	r3, r2
34013138:	f200 80e0 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
3401313c:	4a7f      	ldr	r2, [pc, #508]	@ (3401333c <RCCEx_GetSAICLKFreq+0x2a4>)
3401313e:	4293      	cmp	r3, r2
34013140:	d07b      	beq.n	3401323a <RCCEx_GetSAICLKFreq+0x1a2>
34013142:	4a7e      	ldr	r2, [pc, #504]	@ (3401333c <RCCEx_GetSAICLKFreq+0x2a4>)
34013144:	4293      	cmp	r3, r2
34013146:	f200 80d9 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
3401314a:	4a7d      	ldr	r2, [pc, #500]	@ (34013340 <RCCEx_GetSAICLKFreq+0x2a8>)
3401314c:	4293      	cmp	r3, r2
3401314e:	d030      	beq.n	340131b2 <RCCEx_GetSAICLKFreq+0x11a>
34013150:	4a7b      	ldr	r2, [pc, #492]	@ (34013340 <RCCEx_GetSAICLKFreq+0x2a8>)
34013152:	4293      	cmp	r3, r2
34013154:	f200 80d2 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
34013158:	4a7a      	ldr	r2, [pc, #488]	@ (34013344 <RCCEx_GetSAICLKFreq+0x2ac>)
3401315a:	4293      	cmp	r3, r2
3401315c:	d029      	beq.n	340131b2 <RCCEx_GetSAICLKFreq+0x11a>
3401315e:	4a79      	ldr	r2, [pc, #484]	@ (34013344 <RCCEx_GetSAICLKFreq+0x2ac>)
34013160:	4293      	cmp	r3, r2
34013162:	f200 80cb 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
34013166:	4a78      	ldr	r2, [pc, #480]	@ (34013348 <RCCEx_GetSAICLKFreq+0x2b0>)
34013168:	4293      	cmp	r3, r2
3401316a:	d01d      	beq.n	340131a8 <RCCEx_GetSAICLKFreq+0x110>
3401316c:	4a76      	ldr	r2, [pc, #472]	@ (34013348 <RCCEx_GetSAICLKFreq+0x2b0>)
3401316e:	4293      	cmp	r3, r2
34013170:	f200 80c4 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
34013174:	4a75      	ldr	r2, [pc, #468]	@ (3401334c <RCCEx_GetSAICLKFreq+0x2b4>)
34013176:	4293      	cmp	r3, r2
34013178:	d016      	beq.n	340131a8 <RCCEx_GetSAICLKFreq+0x110>
3401317a:	4a74      	ldr	r2, [pc, #464]	@ (3401334c <RCCEx_GetSAICLKFreq+0x2b4>)
3401317c:	4293      	cmp	r3, r2
3401317e:	f200 80bd 	bhi.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
34013182:	4a73      	ldr	r2, [pc, #460]	@ (34013350 <RCCEx_GetSAICLKFreq+0x2b8>)
34013184:	4293      	cmp	r3, r2
34013186:	d003      	beq.n	34013190 <RCCEx_GetSAICLKFreq+0xf8>
34013188:	4a72      	ldr	r2, [pc, #456]	@ (34013354 <RCCEx_GetSAICLKFreq+0x2bc>)
3401318a:	4293      	cmp	r3, r2
3401318c:	f040 80b6 	bne.w	340132fc <RCCEx_GetSAICLKFreq+0x264>
  {
    case LL_RCC_SAI1_CLKSOURCE_PCLK2:
    case LL_RCC_SAI2_CLKSOURCE_PCLK2:
      sai_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34013190:	f7f4 fee6 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34013194:	4603      	mov	r3, r0
34013196:	4618      	mov	r0, r3
34013198:	f7fd ffda 	bl	34011150 <RCCEx_GetHCLKFreq>
3401319c:	4603      	mov	r3, r0
3401319e:	4618      	mov	r0, r3
340131a0:	f7fd fff7 	bl	34011192 <RCCEx_GetPCLK2Freq>
340131a4:	60f8      	str	r0, [r7, #12]
      break;
340131a6:	e0b2      	b.n	3401330e <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_CLKP:
    case LL_RCC_SAI2_CLKSOURCE_CLKP:
      sai_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340131a8:	2007      	movs	r0, #7
340131aa:	f7fe fabd 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
340131ae:	60f8      	str	r0, [r7, #12]
      break;
340131b0:	e0ad      	b.n	3401330e <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_IC7:
    case LL_RCC_SAI2_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
340131b2:	f7f6 fa77 	bl	340096a4 <LL_RCC_IC7_IsEnabled>
340131b6:	4603      	mov	r3, r0
340131b8:	2b00      	cmp	r3, #0
340131ba:	f000 80a1 	beq.w	34013300 <RCCEx_GetSAICLKFreq+0x268>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
340131be:	f7f6 fa93 	bl	340096e8 <LL_RCC_IC7_GetDivider>
340131c2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
340131c4:	f7f6 fa82 	bl	340096cc <LL_RCC_IC7_GetSource>
340131c8:	4603      	mov	r3, r0
340131ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340131ce:	d029      	beq.n	34013224 <RCCEx_GetSAICLKFreq+0x18c>
340131d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340131d4:	d82f      	bhi.n	34013236 <RCCEx_GetSAICLKFreq+0x19e>
340131d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340131da:	d01a      	beq.n	34013212 <RCCEx_GetSAICLKFreq+0x17a>
340131dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340131e0:	d829      	bhi.n	34013236 <RCCEx_GetSAICLKFreq+0x19e>
340131e2:	2b00      	cmp	r3, #0
340131e4:	d003      	beq.n	340131ee <RCCEx_GetSAICLKFreq+0x156>
340131e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340131ea:	d009      	beq.n	34013200 <RCCEx_GetSAICLKFreq+0x168>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
340131ec:	e023      	b.n	34013236 <RCCEx_GetSAICLKFreq+0x19e>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340131ee:	f7fd fe97 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
340131f2:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
340131f4:	68fa      	ldr	r2, [r7, #12]
340131f6:	68bb      	ldr	r3, [r7, #8]
340131f8:	fbb2 f3f3 	udiv	r3, r2, r3
340131fc:	60fb      	str	r3, [r7, #12]
            break;
340131fe:	e01b      	b.n	34013238 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013200:	f7fd fed4 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34013204:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34013206:	68fa      	ldr	r2, [r7, #12]
34013208:	68bb      	ldr	r3, [r7, #8]
3401320a:	fbb2 f3f3 	udiv	r3, r2, r3
3401320e:	60fb      	str	r3, [r7, #12]
            break;
34013210:	e012      	b.n	34013238 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013212:	f7fd ff11 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34013216:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34013218:	68fa      	ldr	r2, [r7, #12]
3401321a:	68bb      	ldr	r3, [r7, #8]
3401321c:	fbb2 f3f3 	udiv	r3, r2, r3
34013220:	60fb      	str	r3, [r7, #12]
            break;
34013222:	e009      	b.n	34013238 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013224:	f7fd ff4e 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34013228:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3401322a:	68fa      	ldr	r2, [r7, #12]
3401322c:	68bb      	ldr	r3, [r7, #8]
3401322e:	fbb2 f3f3 	udiv	r3, r2, r3
34013232:	60fb      	str	r3, [r7, #12]
            break;
34013234:	e000      	b.n	34013238 <RCCEx_GetSAICLKFreq+0x1a0>
            break;
34013236:	bf00      	nop
        }
      }
      break;
34013238:	e062      	b.n	34013300 <RCCEx_GetSAICLKFreq+0x268>

    case LL_RCC_SAI1_CLKSOURCE_IC8:
    case LL_RCC_SAI2_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3401323a:	f7f6 fa73 	bl	34009724 <LL_RCC_IC8_IsEnabled>
3401323e:	4603      	mov	r3, r0
34013240:	2b00      	cmp	r3, #0
34013242:	d05f      	beq.n	34013304 <RCCEx_GetSAICLKFreq+0x26c>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34013244:	f7f6 fa90 	bl	34009768 <LL_RCC_IC8_GetDivider>
34013248:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3401324a:	f7f6 fa7f 	bl	3400974c <LL_RCC_IC8_GetSource>
3401324e:	4603      	mov	r3, r0
34013250:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013254:	d029      	beq.n	340132aa <RCCEx_GetSAICLKFreq+0x212>
34013256:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401325a:	d82f      	bhi.n	340132bc <RCCEx_GetSAICLKFreq+0x224>
3401325c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013260:	d01a      	beq.n	34013298 <RCCEx_GetSAICLKFreq+0x200>
34013262:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013266:	d829      	bhi.n	340132bc <RCCEx_GetSAICLKFreq+0x224>
34013268:	2b00      	cmp	r3, #0
3401326a:	d003      	beq.n	34013274 <RCCEx_GetSAICLKFreq+0x1dc>
3401326c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013270:	d009      	beq.n	34013286 <RCCEx_GetSAICLKFreq+0x1ee>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013272:	e023      	b.n	340132bc <RCCEx_GetSAICLKFreq+0x224>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013274:	f7fd fe54 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34013278:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3401327a:	68fa      	ldr	r2, [r7, #12]
3401327c:	68bb      	ldr	r3, [r7, #8]
3401327e:	fbb2 f3f3 	udiv	r3, r2, r3
34013282:	60fb      	str	r3, [r7, #12]
            break;
34013284:	e01b      	b.n	340132be <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013286:	f7fd fe91 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
3401328a:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3401328c:	68fa      	ldr	r2, [r7, #12]
3401328e:	68bb      	ldr	r3, [r7, #8]
34013290:	fbb2 f3f3 	udiv	r3, r2, r3
34013294:	60fb      	str	r3, [r7, #12]
            break;
34013296:	e012      	b.n	340132be <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013298:	f7fd fece 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3401329c:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3401329e:	68fa      	ldr	r2, [r7, #12]
340132a0:	68bb      	ldr	r3, [r7, #8]
340132a2:	fbb2 f3f3 	udiv	r3, r2, r3
340132a6:	60fb      	str	r3, [r7, #12]
            break;
340132a8:	e009      	b.n	340132be <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340132aa:	f7fd ff0b 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340132ae:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
340132b0:	68fa      	ldr	r2, [r7, #12]
340132b2:	68bb      	ldr	r3, [r7, #8]
340132b4:	fbb2 f3f3 	udiv	r3, r2, r3
340132b8:	60fb      	str	r3, [r7, #12]
            break;
340132ba:	e000      	b.n	340132be <RCCEx_GetSAICLKFreq+0x226>
            break;
340132bc:	bf00      	nop
        }
      }
      break;
340132be:	e021      	b.n	34013304 <RCCEx_GetSAICLKFreq+0x26c>

    case LL_RCC_SAI1_CLKSOURCE_HSI:
    case LL_RCC_SAI2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
340132c0:	f7f5 fa4c 	bl	3400875c <LL_RCC_HSI_IsReady>
340132c4:	4603      	mov	r3, r0
340132c6:	2b00      	cmp	r3, #0
340132c8:	d01e      	beq.n	34013308 <RCCEx_GetSAICLKFreq+0x270>
      {
        sai_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340132ca:	f7f5 fa59 	bl	34008780 <LL_RCC_HSI_GetDivider>
340132ce:	4603      	mov	r3, r0
340132d0:	09db      	lsrs	r3, r3, #7
340132d2:	4a21      	ldr	r2, [pc, #132]	@ (34013358 <RCCEx_GetSAICLKFreq+0x2c0>)
340132d4:	fa22 f303 	lsr.w	r3, r2, r3
340132d8:	60fb      	str	r3, [r7, #12]
      }
      break;
340132da:	e015      	b.n	34013308 <RCCEx_GetSAICLKFreq+0x270>

    case LL_RCC_SAI1_CLKSOURCE_MSI:
    case LL_RCC_SAI2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
340132dc:	f7f5 fa5e 	bl	3400879c <LL_RCC_MSI_IsReady>
340132e0:	4603      	mov	r3, r0
340132e2:	2b00      	cmp	r3, #0
340132e4:	d012      	beq.n	3401330c <RCCEx_GetSAICLKFreq+0x274>
      {
        sai_frequency = MSI_VALUE;
340132e6:	4b1d      	ldr	r3, [pc, #116]	@ (3401335c <RCCEx_GetSAICLKFreq+0x2c4>)
340132e8:	60fb      	str	r3, [r7, #12]
      }
      break;
340132ea:	e00f      	b.n	3401330c <RCCEx_GetSAICLKFreq+0x274>

    case LL_RCC_SAI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SAI2_CLKSOURCE_I2S_CKIN:
      sai_frequency = EXTERNAL_CLOCK_VALUE;
340132ec:	4b1c      	ldr	r3, [pc, #112]	@ (34013360 <RCCEx_GetSAICLKFreq+0x2c8>)
340132ee:	60fb      	str	r3, [r7, #12]
      break;
340132f0:	e00d      	b.n	3401330e <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_SPDIFRX1:
    case LL_RCC_SAI2_CLKSOURCE_SPDIFRX1:
      sai_frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
340132f2:	2007      	movs	r0, #7
340132f4:	f000 f920 	bl	34013538 <RCCEx_GetSPDIFRXCLKFreq>
340132f8:	60f8      	str	r0, [r7, #12]
      break;
340132fa:	e008      	b.n	3401330e <RCCEx_GetSAICLKFreq+0x276>

    default:
      /* Unexpected case */
      break;
340132fc:	bf00      	nop
340132fe:	e006      	b.n	3401330e <RCCEx_GetSAICLKFreq+0x276>
      break;
34013300:	bf00      	nop
34013302:	e004      	b.n	3401330e <RCCEx_GetSAICLKFreq+0x276>
      break;
34013304:	bf00      	nop
34013306:	e002      	b.n	3401330e <RCCEx_GetSAICLKFreq+0x276>
      break;
34013308:	bf00      	nop
3401330a:	e000      	b.n	3401330e <RCCEx_GetSAICLKFreq+0x276>
      break;
3401330c:	bf00      	nop
  }

  return sai_frequency;
3401330e:	68fb      	ldr	r3, [r7, #12]
}
34013310:	4618      	mov	r0, r3
34013312:	3710      	adds	r7, #16
34013314:	46bd      	mov	sp, r7
34013316:	bd80      	pop	{r7, pc}
34013318:	07071818 	.word	0x07071818
3401331c:	07071418 	.word	0x07071418
34013320:	07061818 	.word	0x07061818
34013324:	07061418 	.word	0x07061418
34013328:	07051818 	.word	0x07051818
3401332c:	07051418 	.word	0x07051418
34013330:	07041818 	.word	0x07041818
34013334:	07041418 	.word	0x07041418
34013338:	07031818 	.word	0x07031818
3401333c:	07031418 	.word	0x07031418
34013340:	07021818 	.word	0x07021818
34013344:	07021418 	.word	0x07021418
34013348:	07011818 	.word	0x07011818
3401334c:	07011418 	.word	0x07011418
34013350:	07001418 	.word	0x07001418
34013354:	07001818 	.word	0x07001818
34013358:	03d09000 	.word	0x03d09000
3401335c:	003d0900 	.word	0x003d0900
34013360:	00bb8000 	.word	0x00bb8000

34013364 <RCCEx_GetSDMMCCLKFreq>:
  *         @arg @ref RCCEx_SDMMC2_Clock_Source
  * @retval SDMMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSDMMCCLKFreq(uint32_t SDMMCxSource)
{
34013364:	b580      	push	{r7, lr}
34013366:	b084      	sub	sp, #16
34013368:	af00      	add	r7, sp, #0
3401336a:	6078      	str	r0, [r7, #4]
  uint32_t sdmmc_frequency = RCC_PERIPH_FREQUENCY_NO;
3401336c:	2300      	movs	r3, #0
3401336e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
34013370:	6878      	ldr	r0, [r7, #4]
34013372:	f7f5 fdb1 	bl	34008ed8 <LL_RCC_GetSDMMCClockSource>
34013376:	4603      	mov	r3, r0
34013378:	4a67      	ldr	r2, [pc, #412]	@ (34013518 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
3401337a:	4293      	cmp	r3, r2
3401337c:	d07e      	beq.n	3401347c <RCCEx_GetSDMMCCLKFreq+0x118>
3401337e:	4a66      	ldr	r2, [pc, #408]	@ (34013518 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
34013380:	4293      	cmp	r3, r2
34013382:	f200 80be 	bhi.w	34013502 <RCCEx_GetSDMMCCLKFreq+0x19e>
34013386:	4a65      	ldr	r2, [pc, #404]	@ (3401351c <RCCEx_GetSDMMCCLKFreq+0x1b8>)
34013388:	4293      	cmp	r3, r2
3401338a:	d077      	beq.n	3401347c <RCCEx_GetSDMMCCLKFreq+0x118>
3401338c:	4a63      	ldr	r2, [pc, #396]	@ (3401351c <RCCEx_GetSDMMCCLKFreq+0x1b8>)
3401338e:	4293      	cmp	r3, r2
34013390:	f200 80b7 	bhi.w	34013502 <RCCEx_GetSDMMCCLKFreq+0x19e>
34013394:	4a62      	ldr	r2, [pc, #392]	@ (34013520 <RCCEx_GetSDMMCCLKFreq+0x1bc>)
34013396:	4293      	cmp	r3, r2
34013398:	d02c      	beq.n	340133f4 <RCCEx_GetSDMMCCLKFreq+0x90>
3401339a:	4a61      	ldr	r2, [pc, #388]	@ (34013520 <RCCEx_GetSDMMCCLKFreq+0x1bc>)
3401339c:	4293      	cmp	r3, r2
3401339e:	f200 80b0 	bhi.w	34013502 <RCCEx_GetSDMMCCLKFreq+0x19e>
340133a2:	4a60      	ldr	r2, [pc, #384]	@ (34013524 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
340133a4:	4293      	cmp	r3, r2
340133a6:	d025      	beq.n	340133f4 <RCCEx_GetSDMMCCLKFreq+0x90>
340133a8:	4a5e      	ldr	r2, [pc, #376]	@ (34013524 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
340133aa:	4293      	cmp	r3, r2
340133ac:	f200 80a9 	bhi.w	34013502 <RCCEx_GetSDMMCCLKFreq+0x19e>
340133b0:	4a5d      	ldr	r2, [pc, #372]	@ (34013528 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
340133b2:	4293      	cmp	r3, r2
340133b4:	d019      	beq.n	340133ea <RCCEx_GetSDMMCCLKFreq+0x86>
340133b6:	4a5c      	ldr	r2, [pc, #368]	@ (34013528 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
340133b8:	4293      	cmp	r3, r2
340133ba:	f200 80a2 	bhi.w	34013502 <RCCEx_GetSDMMCCLKFreq+0x19e>
340133be:	4a5b      	ldr	r2, [pc, #364]	@ (3401352c <RCCEx_GetSDMMCCLKFreq+0x1c8>)
340133c0:	4293      	cmp	r3, r2
340133c2:	d012      	beq.n	340133ea <RCCEx_GetSDMMCCLKFreq+0x86>
340133c4:	4a59      	ldr	r2, [pc, #356]	@ (3401352c <RCCEx_GetSDMMCCLKFreq+0x1c8>)
340133c6:	4293      	cmp	r3, r2
340133c8:	f200 809b 	bhi.w	34013502 <RCCEx_GetSDMMCCLKFreq+0x19e>
340133cc:	4a58      	ldr	r2, [pc, #352]	@ (34013530 <RCCEx_GetSDMMCCLKFreq+0x1cc>)
340133ce:	4293      	cmp	r3, r2
340133d0:	d003      	beq.n	340133da <RCCEx_GetSDMMCCLKFreq+0x76>
340133d2:	4a58      	ldr	r2, [pc, #352]	@ (34013534 <RCCEx_GetSDMMCCLKFreq+0x1d0>)
340133d4:	4293      	cmp	r3, r2
340133d6:	f040 8094 	bne.w	34013502 <RCCEx_GetSDMMCCLKFreq+0x19e>
  {
    case LL_RCC_SDMMC1_CLKSOURCE_HCLK:
    case LL_RCC_SDMMC2_CLKSOURCE_HCLK:
      sdmmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
340133da:	f7f4 fdc1 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
340133de:	4603      	mov	r3, r0
340133e0:	4618      	mov	r0, r3
340133e2:	f7fd feb5 	bl	34011150 <RCCEx_GetHCLKFreq>
340133e6:	60f8      	str	r0, [r7, #12]
      break;
340133e8:	e090      	b.n	3401350c <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_CLKP:
    case LL_RCC_SDMMC2_CLKSOURCE_CLKP:
      sdmmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340133ea:	2007      	movs	r0, #7
340133ec:	f7fe f99c 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
340133f0:	60f8      	str	r0, [r7, #12]
      break;
340133f2:	e08b      	b.n	3401350c <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_IC4:
    case LL_RCC_SDMMC2_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
340133f4:	f7f6 f8d6 	bl	340095a4 <LL_RCC_IC4_IsEnabled>
340133f8:	4603      	mov	r3, r0
340133fa:	2b00      	cmp	r3, #0
340133fc:	f000 8083 	beq.w	34013506 <RCCEx_GetSDMMCCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
34013400:	f7f6 f8f2 	bl	340095e8 <LL_RCC_IC4_GetDivider>
34013404:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
34013406:	f7f6 f8e1 	bl	340095cc <LL_RCC_IC4_GetSource>
3401340a:	4603      	mov	r3, r0
3401340c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013410:	d029      	beq.n	34013466 <RCCEx_GetSDMMCCLKFreq+0x102>
34013412:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013416:	d82f      	bhi.n	34013478 <RCCEx_GetSDMMCCLKFreq+0x114>
34013418:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401341c:	d01a      	beq.n	34013454 <RCCEx_GetSDMMCCLKFreq+0xf0>
3401341e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013422:	d829      	bhi.n	34013478 <RCCEx_GetSDMMCCLKFreq+0x114>
34013424:	2b00      	cmp	r3, #0
34013426:	d003      	beq.n	34013430 <RCCEx_GetSDMMCCLKFreq+0xcc>
34013428:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401342c:	d009      	beq.n	34013442 <RCCEx_GetSDMMCCLKFreq+0xde>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3401342e:	e023      	b.n	34013478 <RCCEx_GetSDMMCCLKFreq+0x114>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013430:	f7fd fd76 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34013434:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34013436:	68fa      	ldr	r2, [r7, #12]
34013438:	68bb      	ldr	r3, [r7, #8]
3401343a:	fbb2 f3f3 	udiv	r3, r2, r3
3401343e:	60fb      	str	r3, [r7, #12]
            break;
34013440:	e01b      	b.n	3401347a <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013442:	f7fd fdb3 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34013446:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34013448:	68fa      	ldr	r2, [r7, #12]
3401344a:	68bb      	ldr	r3, [r7, #8]
3401344c:	fbb2 f3f3 	udiv	r3, r2, r3
34013450:	60fb      	str	r3, [r7, #12]
            break;
34013452:	e012      	b.n	3401347a <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013454:	f7fd fdf0 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34013458:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3401345a:	68fa      	ldr	r2, [r7, #12]
3401345c:	68bb      	ldr	r3, [r7, #8]
3401345e:	fbb2 f3f3 	udiv	r3, r2, r3
34013462:	60fb      	str	r3, [r7, #12]
            break;
34013464:	e009      	b.n	3401347a <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013466:	f7fd fe2d 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3401346a:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3401346c:	68fa      	ldr	r2, [r7, #12]
3401346e:	68bb      	ldr	r3, [r7, #8]
34013470:	fbb2 f3f3 	udiv	r3, r2, r3
34013474:	60fb      	str	r3, [r7, #12]
            break;
34013476:	e000      	b.n	3401347a <RCCEx_GetSDMMCCLKFreq+0x116>
            break;
34013478:	bf00      	nop
        }
      }
      break;
3401347a:	e044      	b.n	34013506 <RCCEx_GetSDMMCCLKFreq+0x1a2>

    case LL_RCC_SDMMC1_CLKSOURCE_IC5:
    case LL_RCC_SDMMC2_CLKSOURCE_IC5:
      if (LL_RCC_IC5_IsEnabled() != 0U)
3401347c:	f7f6 f8d2 	bl	34009624 <LL_RCC_IC5_IsEnabled>
34013480:	4603      	mov	r3, r0
34013482:	2b00      	cmp	r3, #0
34013484:	d041      	beq.n	3401350a <RCCEx_GetSDMMCCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC5_GetDivider();
34013486:	f7f6 f8ef 	bl	34009668 <LL_RCC_IC5_GetDivider>
3401348a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC5_GetSource())
3401348c:	f7f6 f8de 	bl	3400964c <LL_RCC_IC5_GetSource>
34013490:	4603      	mov	r3, r0
34013492:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013496:	d029      	beq.n	340134ec <RCCEx_GetSDMMCCLKFreq+0x188>
34013498:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401349c:	d82f      	bhi.n	340134fe <RCCEx_GetSDMMCCLKFreq+0x19a>
3401349e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340134a2:	d01a      	beq.n	340134da <RCCEx_GetSDMMCCLKFreq+0x176>
340134a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340134a8:	d829      	bhi.n	340134fe <RCCEx_GetSDMMCCLKFreq+0x19a>
340134aa:	2b00      	cmp	r3, #0
340134ac:	d003      	beq.n	340134b6 <RCCEx_GetSDMMCCLKFreq+0x152>
340134ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340134b2:	d009      	beq.n	340134c8 <RCCEx_GetSDMMCCLKFreq+0x164>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
340134b4:	e023      	b.n	340134fe <RCCEx_GetSDMMCCLKFreq+0x19a>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340134b6:	f7fd fd33 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
340134ba:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
340134bc:	68fa      	ldr	r2, [r7, #12]
340134be:	68bb      	ldr	r3, [r7, #8]
340134c0:	fbb2 f3f3 	udiv	r3, r2, r3
340134c4:	60fb      	str	r3, [r7, #12]
            break;
340134c6:	e01b      	b.n	34013500 <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340134c8:	f7fd fd70 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
340134cc:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
340134ce:	68fa      	ldr	r2, [r7, #12]
340134d0:	68bb      	ldr	r3, [r7, #8]
340134d2:	fbb2 f3f3 	udiv	r3, r2, r3
340134d6:	60fb      	str	r3, [r7, #12]
            break;
340134d8:	e012      	b.n	34013500 <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340134da:	f7fd fdad 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
340134de:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
340134e0:	68fa      	ldr	r2, [r7, #12]
340134e2:	68bb      	ldr	r3, [r7, #8]
340134e4:	fbb2 f3f3 	udiv	r3, r2, r3
340134e8:	60fb      	str	r3, [r7, #12]
            break;
340134ea:	e009      	b.n	34013500 <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340134ec:	f7fd fdea 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340134f0:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
340134f2:	68fa      	ldr	r2, [r7, #12]
340134f4:	68bb      	ldr	r3, [r7, #8]
340134f6:	fbb2 f3f3 	udiv	r3, r2, r3
340134fa:	60fb      	str	r3, [r7, #12]
            break;
340134fc:	e000      	b.n	34013500 <RCCEx_GetSDMMCCLKFreq+0x19c>
            break;
340134fe:	bf00      	nop
        }
      }
      break;
34013500:	e003      	b.n	3401350a <RCCEx_GetSDMMCCLKFreq+0x1a6>

    default:
      /* Unexpected case */
      break;
34013502:	bf00      	nop
34013504:	e002      	b.n	3401350c <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
34013506:	bf00      	nop
34013508:	e000      	b.n	3401350c <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
3401350a:	bf00      	nop
  }

  return sdmmc_frequency;
3401350c:	68fb      	ldr	r3, [r7, #12]
}
3401350e:	4618      	mov	r0, r3
34013510:	3710      	adds	r7, #16
34013512:	46bd      	mov	sp, r7
34013514:	bd80      	pop	{r7, pc}
34013516:	bf00      	nop
34013518:	0303041c 	.word	0x0303041c
3401351c:	0303001c 	.word	0x0303001c
34013520:	0302041c 	.word	0x0302041c
34013524:	0302001c 	.word	0x0302001c
34013528:	0301041c 	.word	0x0301041c
3401352c:	0301001c 	.word	0x0301001c
34013530:	0300001c 	.word	0x0300001c
34013534:	0300041c 	.word	0x0300041c

34013538 <RCCEx_GetSPDIFRXCLKFreq>:
  *         @arg @ref RCCEx_SPDIFRX1_Clock_Source
  * @retval SPDIF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPDIFRXCLKFreq(uint32_t SPDIFRXxSource)
{
34013538:	b580      	push	{r7, lr}
3401353a:	b084      	sub	sp, #16
3401353c:	af00      	add	r7, sp, #0
3401353e:	6078      	str	r0, [r7, #4]
  uint32_t spdifrx_frequency = RCC_PERIPH_FREQUENCY_NO;
34013540:	2300      	movs	r3, #0
34013542:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPDIFRXClockSource(SPDIFRXxSource))
34013544:	6878      	ldr	r0, [r7, #4]
34013546:	f7f5 fcd3 	bl	34008ef0 <LL_RCC_GetSPDIFRXClockSource>
3401354a:	4603      	mov	r3, r0
3401354c:	2b06      	cmp	r3, #6
3401354e:	f200 80c2 	bhi.w	340136d6 <RCCEx_GetSPDIFRXCLKFreq+0x19e>
34013552:	a201      	add	r2, pc, #4	@ (adr r2, 34013558 <RCCEx_GetSPDIFRXCLKFreq+0x20>)
34013554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34013558:	34013575 	.word	0x34013575
3401355c:	3401358d 	.word	0x3401358d
34013560:	34013597 	.word	0x34013597
34013564:	3401361f 	.word	0x3401361f
34013568:	340136c1 	.word	0x340136c1
3401356c:	340136a5 	.word	0x340136a5
34013570:	340136d1 	.word	0x340136d1
  {
    case LL_RCC_SPDIFRX1_CLKSOURCE_PCLK1:
      spdifrx_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34013574:	f7f4 fcf4 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34013578:	4603      	mov	r3, r0
3401357a:	4618      	mov	r0, r3
3401357c:	f7fd fde8 	bl	34011150 <RCCEx_GetHCLKFreq>
34013580:	4603      	mov	r3, r0
34013582:	4618      	mov	r0, r3
34013584:	f7fd fdf5 	bl	34011172 <RCCEx_GetPCLK1Freq>
34013588:	60f8      	str	r0, [r7, #12]
      break;
3401358a:	e0ad      	b.n	340136e8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_CLKP:
      spdifrx_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3401358c:	2007      	movs	r0, #7
3401358e:	f7fe f8cb 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34013592:	60f8      	str	r0, [r7, #12]
      break;
34013594:	e0a8      	b.n	340136e8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
34013596:	f7f6 f885 	bl	340096a4 <LL_RCC_IC7_IsEnabled>
3401359a:	4603      	mov	r3, r0
3401359c:	2b00      	cmp	r3, #0
3401359e:	f000 809c 	beq.w	340136da <RCCEx_GetSPDIFRXCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
340135a2:	f7f6 f8a1 	bl	340096e8 <LL_RCC_IC7_GetDivider>
340135a6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
340135a8:	f7f6 f890 	bl	340096cc <LL_RCC_IC7_GetSource>
340135ac:	4603      	mov	r3, r0
340135ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340135b2:	d029      	beq.n	34013608 <RCCEx_GetSPDIFRXCLKFreq+0xd0>
340135b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340135b8:	d82f      	bhi.n	3401361a <RCCEx_GetSPDIFRXCLKFreq+0xe2>
340135ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340135be:	d01a      	beq.n	340135f6 <RCCEx_GetSPDIFRXCLKFreq+0xbe>
340135c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340135c4:	d829      	bhi.n	3401361a <RCCEx_GetSPDIFRXCLKFreq+0xe2>
340135c6:	2b00      	cmp	r3, #0
340135c8:	d003      	beq.n	340135d2 <RCCEx_GetSPDIFRXCLKFreq+0x9a>
340135ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340135ce:	d009      	beq.n	340135e4 <RCCEx_GetSPDIFRXCLKFreq+0xac>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
340135d0:	e023      	b.n	3401361a <RCCEx_GetSPDIFRXCLKFreq+0xe2>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340135d2:	f7fd fca5 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
340135d6:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
340135d8:	68fa      	ldr	r2, [r7, #12]
340135da:	68bb      	ldr	r3, [r7, #8]
340135dc:	fbb2 f3f3 	udiv	r3, r2, r3
340135e0:	60fb      	str	r3, [r7, #12]
            break;
340135e2:	e01b      	b.n	3401361c <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340135e4:	f7fd fce2 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
340135e8:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
340135ea:	68fa      	ldr	r2, [r7, #12]
340135ec:	68bb      	ldr	r3, [r7, #8]
340135ee:	fbb2 f3f3 	udiv	r3, r2, r3
340135f2:	60fb      	str	r3, [r7, #12]
            break;
340135f4:	e012      	b.n	3401361c <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340135f6:	f7fd fd1f 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
340135fa:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
340135fc:	68fa      	ldr	r2, [r7, #12]
340135fe:	68bb      	ldr	r3, [r7, #8]
34013600:	fbb2 f3f3 	udiv	r3, r2, r3
34013604:	60fb      	str	r3, [r7, #12]
            break;
34013606:	e009      	b.n	3401361c <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013608:	f7fd fd5c 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3401360c:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3401360e:	68fa      	ldr	r2, [r7, #12]
34013610:	68bb      	ldr	r3, [r7, #8]
34013612:	fbb2 f3f3 	udiv	r3, r2, r3
34013616:	60fb      	str	r3, [r7, #12]
            break;
34013618:	e000      	b.n	3401361c <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            break;
3401361a:	bf00      	nop
        }
      }
      break;
3401361c:	e05d      	b.n	340136da <RCCEx_GetSPDIFRXCLKFreq+0x1a2>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3401361e:	f7f6 f881 	bl	34009724 <LL_RCC_IC8_IsEnabled>
34013622:	4603      	mov	r3, r0
34013624:	2b00      	cmp	r3, #0
34013626:	d05a      	beq.n	340136de <RCCEx_GetSPDIFRXCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34013628:	f7f6 f89e 	bl	34009768 <LL_RCC_IC8_GetDivider>
3401362c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3401362e:	f7f6 f88d 	bl	3400974c <LL_RCC_IC8_GetSource>
34013632:	4603      	mov	r3, r0
34013634:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013638:	d029      	beq.n	3401368e <RCCEx_GetSPDIFRXCLKFreq+0x156>
3401363a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401363e:	d82f      	bhi.n	340136a0 <RCCEx_GetSPDIFRXCLKFreq+0x168>
34013640:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013644:	d01a      	beq.n	3401367c <RCCEx_GetSPDIFRXCLKFreq+0x144>
34013646:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401364a:	d829      	bhi.n	340136a0 <RCCEx_GetSPDIFRXCLKFreq+0x168>
3401364c:	2b00      	cmp	r3, #0
3401364e:	d003      	beq.n	34013658 <RCCEx_GetSPDIFRXCLKFreq+0x120>
34013650:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013654:	d009      	beq.n	3401366a <RCCEx_GetSPDIFRXCLKFreq+0x132>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013656:	e023      	b.n	340136a0 <RCCEx_GetSPDIFRXCLKFreq+0x168>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013658:	f7fd fc62 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
3401365c:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3401365e:	68fa      	ldr	r2, [r7, #12]
34013660:	68bb      	ldr	r3, [r7, #8]
34013662:	fbb2 f3f3 	udiv	r3, r2, r3
34013666:	60fb      	str	r3, [r7, #12]
            break;
34013668:	e01b      	b.n	340136a2 <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401366a:	f7fd fc9f 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
3401366e:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34013670:	68fa      	ldr	r2, [r7, #12]
34013672:	68bb      	ldr	r3, [r7, #8]
34013674:	fbb2 f3f3 	udiv	r3, r2, r3
34013678:	60fb      	str	r3, [r7, #12]
            break;
3401367a:	e012      	b.n	340136a2 <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401367c:	f7fd fcdc 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34013680:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34013682:	68fa      	ldr	r2, [r7, #12]
34013684:	68bb      	ldr	r3, [r7, #8]
34013686:	fbb2 f3f3 	udiv	r3, r2, r3
3401368a:	60fb      	str	r3, [r7, #12]
            break;
3401368c:	e009      	b.n	340136a2 <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401368e:	f7fd fd19 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34013692:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34013694:	68fa      	ldr	r2, [r7, #12]
34013696:	68bb      	ldr	r3, [r7, #8]
34013698:	fbb2 f3f3 	udiv	r3, r2, r3
3401369c:	60fb      	str	r3, [r7, #12]
            break;
3401369e:	e000      	b.n	340136a2 <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            break;
340136a0:	bf00      	nop
        }
      }
      break;
340136a2:	e01c      	b.n	340136de <RCCEx_GetSPDIFRXCLKFreq+0x1a6>

    case LL_RCC_SPDIFRX1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
340136a4:	f7f5 f85a 	bl	3400875c <LL_RCC_HSI_IsReady>
340136a8:	4603      	mov	r3, r0
340136aa:	2b00      	cmp	r3, #0
340136ac:	d019      	beq.n	340136e2 <RCCEx_GetSPDIFRXCLKFreq+0x1aa>
      {
        spdifrx_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340136ae:	f7f5 f867 	bl	34008780 <LL_RCC_HSI_GetDivider>
340136b2:	4603      	mov	r3, r0
340136b4:	09db      	lsrs	r3, r3, #7
340136b6:	4a0f      	ldr	r2, [pc, #60]	@ (340136f4 <RCCEx_GetSPDIFRXCLKFreq+0x1bc>)
340136b8:	fa22 f303 	lsr.w	r3, r2, r3
340136bc:	60fb      	str	r3, [r7, #12]
      }
      break;
340136be:	e010      	b.n	340136e2 <RCCEx_GetSPDIFRXCLKFreq+0x1aa>

    case LL_RCC_SPDIFRX1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
340136c0:	f7f5 f86c 	bl	3400879c <LL_RCC_MSI_IsReady>
340136c4:	4603      	mov	r3, r0
340136c6:	2b00      	cmp	r3, #0
340136c8:	d00d      	beq.n	340136e6 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>
      {
        spdifrx_frequency = MSI_VALUE;
340136ca:	4b0b      	ldr	r3, [pc, #44]	@ (340136f8 <RCCEx_GetSPDIFRXCLKFreq+0x1c0>)
340136cc:	60fb      	str	r3, [r7, #12]
      }
      break;
340136ce:	e00a      	b.n	340136e6 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>

    case LL_RCC_SPDIFRX1_CLKSOURCE_I2S_CKIN:
      spdifrx_frequency = EXTERNAL_CLOCK_VALUE;
340136d0:	4b0a      	ldr	r3, [pc, #40]	@ (340136fc <RCCEx_GetSPDIFRXCLKFreq+0x1c4>)
340136d2:	60fb      	str	r3, [r7, #12]
      break;
340136d4:	e008      	b.n	340136e8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    default:
      /* Unexpected case */
      break;
340136d6:	bf00      	nop
340136d8:	e006      	b.n	340136e8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
340136da:	bf00      	nop
340136dc:	e004      	b.n	340136e8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
340136de:	bf00      	nop
340136e0:	e002      	b.n	340136e8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
340136e2:	bf00      	nop
340136e4:	e000      	b.n	340136e8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
340136e6:	bf00      	nop
  }

  return spdifrx_frequency;
340136e8:	68fb      	ldr	r3, [r7, #12]
}
340136ea:	4618      	mov	r0, r3
340136ec:	3710      	adds	r7, #16
340136ee:	46bd      	mov	sp, r7
340136f0:	bd80      	pop	{r7, pc}
340136f2:	bf00      	nop
340136f4:	03d09000 	.word	0x03d09000
340136f8:	003d0900 	.word	0x003d0900
340136fc:	00bb8000 	.word	0x00bb8000

34013700 <RCCEx_GetSPICLKFreq>:
  *         @arg @ref RCCEx_SPI6_Clock_Source
  * @retval SPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPICLKFreq(uint32_t SPIxSource)
{
34013700:	b580      	push	{r7, lr}
34013702:	b084      	sub	sp, #16
34013704:	af00      	add	r7, sp, #0
34013706:	6078      	str	r0, [r7, #4]
  uint32_t spi_frequency = RCC_PERIPH_FREQUENCY_NO;
34013708:	2300      	movs	r3, #0
3401370a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPIClockSource(SPIxSource))
3401370c:	6878      	ldr	r0, [r7, #4]
3401370e:	f7f5 fc01 	bl	34008f14 <LL_RCC_GetSPIClockSource>
34013712:	4603      	mov	r3, r0
34013714:	4aa7      	ldr	r2, [pc, #668]	@ (340139b4 <RCCEx_GetSPICLKFreq+0x2b4>)
34013716:	4293      	cmp	r3, r2
34013718:	f000 829e 	beq.w	34013c58 <RCCEx_GetSPICLKFreq+0x558>
3401371c:	4aa5      	ldr	r2, [pc, #660]	@ (340139b4 <RCCEx_GetSPICLKFreq+0x2b4>)
3401371e:	4293      	cmp	r3, r2
34013720:	f200 82a5 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013724:	4aa4      	ldr	r2, [pc, #656]	@ (340139b8 <RCCEx_GetSPICLKFreq+0x2b8>)
34013726:	4293      	cmp	r3, r2
34013728:	f000 8299 	beq.w	34013c5e <RCCEx_GetSPICLKFreq+0x55e>
3401372c:	4aa2      	ldr	r2, [pc, #648]	@ (340139b8 <RCCEx_GetSPICLKFreq+0x2b8>)
3401372e:	4293      	cmp	r3, r2
34013730:	f200 829d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013734:	4aa1      	ldr	r2, [pc, #644]	@ (340139bc <RCCEx_GetSPICLKFreq+0x2bc>)
34013736:	4293      	cmp	r3, r2
34013738:	f000 8291 	beq.w	34013c5e <RCCEx_GetSPICLKFreq+0x55e>
3401373c:	4a9f      	ldr	r2, [pc, #636]	@ (340139bc <RCCEx_GetSPICLKFreq+0x2bc>)
3401373e:	4293      	cmp	r3, r2
34013740:	f200 8295 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013744:	4a9e      	ldr	r2, [pc, #632]	@ (340139c0 <RCCEx_GetSPICLKFreq+0x2c0>)
34013746:	4293      	cmp	r3, r2
34013748:	f000 8286 	beq.w	34013c58 <RCCEx_GetSPICLKFreq+0x558>
3401374c:	4a9c      	ldr	r2, [pc, #624]	@ (340139c0 <RCCEx_GetSPICLKFreq+0x2c0>)
3401374e:	4293      	cmp	r3, r2
34013750:	f200 828d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013754:	4a9b      	ldr	r2, [pc, #620]	@ (340139c4 <RCCEx_GetSPICLKFreq+0x2c4>)
34013756:	4293      	cmp	r3, r2
34013758:	f000 827e 	beq.w	34013c58 <RCCEx_GetSPICLKFreq+0x558>
3401375c:	4a99      	ldr	r2, [pc, #612]	@ (340139c4 <RCCEx_GetSPICLKFreq+0x2c4>)
3401375e:	4293      	cmp	r3, r2
34013760:	f200 8285 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013764:	4a98      	ldr	r2, [pc, #608]	@ (340139c8 <RCCEx_GetSPICLKFreq+0x2c8>)
34013766:	4293      	cmp	r3, r2
34013768:	f000 8276 	beq.w	34013c58 <RCCEx_GetSPICLKFreq+0x558>
3401376c:	4a96      	ldr	r2, [pc, #600]	@ (340139c8 <RCCEx_GetSPICLKFreq+0x2c8>)
3401376e:	4293      	cmp	r3, r2
34013770:	f200 827d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013774:	4a95      	ldr	r2, [pc, #596]	@ (340139cc <RCCEx_GetSPICLKFreq+0x2cc>)
34013776:	4293      	cmp	r3, r2
34013778:	f000 8258 	beq.w	34013c2c <RCCEx_GetSPICLKFreq+0x52c>
3401377c:	4a93      	ldr	r2, [pc, #588]	@ (340139cc <RCCEx_GetSPICLKFreq+0x2cc>)
3401377e:	4293      	cmp	r3, r2
34013780:	f200 8275 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013784:	4a92      	ldr	r2, [pc, #584]	@ (340139d0 <RCCEx_GetSPICLKFreq+0x2d0>)
34013786:	4293      	cmp	r3, r2
34013788:	f000 8250 	beq.w	34013c2c <RCCEx_GetSPICLKFreq+0x52c>
3401378c:	4a90      	ldr	r2, [pc, #576]	@ (340139d0 <RCCEx_GetSPICLKFreq+0x2d0>)
3401378e:	4293      	cmp	r3, r2
34013790:	f200 826d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013794:	4a8f      	ldr	r2, [pc, #572]	@ (340139d4 <RCCEx_GetSPICLKFreq+0x2d4>)
34013796:	4293      	cmp	r3, r2
34013798:	f000 8248 	beq.w	34013c2c <RCCEx_GetSPICLKFreq+0x52c>
3401379c:	4a8d      	ldr	r2, [pc, #564]	@ (340139d4 <RCCEx_GetSPICLKFreq+0x2d4>)
3401379e:	4293      	cmp	r3, r2
340137a0:	f200 8265 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340137a4:	4a8c      	ldr	r2, [pc, #560]	@ (340139d8 <RCCEx_GetSPICLKFreq+0x2d8>)
340137a6:	4293      	cmp	r3, r2
340137a8:	f000 8240 	beq.w	34013c2c <RCCEx_GetSPICLKFreq+0x52c>
340137ac:	4a8a      	ldr	r2, [pc, #552]	@ (340139d8 <RCCEx_GetSPICLKFreq+0x2d8>)
340137ae:	4293      	cmp	r3, r2
340137b0:	f200 825d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340137b4:	4a89      	ldr	r2, [pc, #548]	@ (340139dc <RCCEx_GetSPICLKFreq+0x2dc>)
340137b6:	4293      	cmp	r3, r2
340137b8:	f000 8238 	beq.w	34013c2c <RCCEx_GetSPICLKFreq+0x52c>
340137bc:	4a87      	ldr	r2, [pc, #540]	@ (340139dc <RCCEx_GetSPICLKFreq+0x2dc>)
340137be:	4293      	cmp	r3, r2
340137c0:	f200 8255 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340137c4:	4a86      	ldr	r2, [pc, #536]	@ (340139e0 <RCCEx_GetSPICLKFreq+0x2e0>)
340137c6:	4293      	cmp	r3, r2
340137c8:	f000 8230 	beq.w	34013c2c <RCCEx_GetSPICLKFreq+0x52c>
340137cc:	4a84      	ldr	r2, [pc, #528]	@ (340139e0 <RCCEx_GetSPICLKFreq+0x2e0>)
340137ce:	4293      	cmp	r3, r2
340137d0:	f200 824d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340137d4:	4a83      	ldr	r2, [pc, #524]	@ (340139e4 <RCCEx_GetSPICLKFreq+0x2e4>)
340137d6:	4293      	cmp	r3, r2
340137d8:	f000 8236 	beq.w	34013c48 <RCCEx_GetSPICLKFreq+0x548>
340137dc:	4a81      	ldr	r2, [pc, #516]	@ (340139e4 <RCCEx_GetSPICLKFreq+0x2e4>)
340137de:	4293      	cmp	r3, r2
340137e0:	f200 8245 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340137e4:	4a80      	ldr	r2, [pc, #512]	@ (340139e8 <RCCEx_GetSPICLKFreq+0x2e8>)
340137e6:	4293      	cmp	r3, r2
340137e8:	f000 822e 	beq.w	34013c48 <RCCEx_GetSPICLKFreq+0x548>
340137ec:	4a7e      	ldr	r2, [pc, #504]	@ (340139e8 <RCCEx_GetSPICLKFreq+0x2e8>)
340137ee:	4293      	cmp	r3, r2
340137f0:	f200 823d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340137f4:	4a7d      	ldr	r2, [pc, #500]	@ (340139ec <RCCEx_GetSPICLKFreq+0x2ec>)
340137f6:	4293      	cmp	r3, r2
340137f8:	f000 8226 	beq.w	34013c48 <RCCEx_GetSPICLKFreq+0x548>
340137fc:	4a7b      	ldr	r2, [pc, #492]	@ (340139ec <RCCEx_GetSPICLKFreq+0x2ec>)
340137fe:	4293      	cmp	r3, r2
34013800:	f200 8235 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013804:	4a7a      	ldr	r2, [pc, #488]	@ (340139f0 <RCCEx_GetSPICLKFreq+0x2f0>)
34013806:	4293      	cmp	r3, r2
34013808:	f000 821e 	beq.w	34013c48 <RCCEx_GetSPICLKFreq+0x548>
3401380c:	4a78      	ldr	r2, [pc, #480]	@ (340139f0 <RCCEx_GetSPICLKFreq+0x2f0>)
3401380e:	4293      	cmp	r3, r2
34013810:	f200 822d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013814:	4a77      	ldr	r2, [pc, #476]	@ (340139f4 <RCCEx_GetSPICLKFreq+0x2f4>)
34013816:	4293      	cmp	r3, r2
34013818:	f000 8216 	beq.w	34013c48 <RCCEx_GetSPICLKFreq+0x548>
3401381c:	4a75      	ldr	r2, [pc, #468]	@ (340139f4 <RCCEx_GetSPICLKFreq+0x2f4>)
3401381e:	4293      	cmp	r3, r2
34013820:	f200 8225 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013824:	4a74      	ldr	r2, [pc, #464]	@ (340139f8 <RCCEx_GetSPICLKFreq+0x2f8>)
34013826:	4293      	cmp	r3, r2
34013828:	f000 820e 	beq.w	34013c48 <RCCEx_GetSPICLKFreq+0x548>
3401382c:	4a72      	ldr	r2, [pc, #456]	@ (340139f8 <RCCEx_GetSPICLKFreq+0x2f8>)
3401382e:	4293      	cmp	r3, r2
34013830:	f200 821d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013834:	4a71      	ldr	r2, [pc, #452]	@ (340139fc <RCCEx_GetSPICLKFreq+0x2fc>)
34013836:	4293      	cmp	r3, r2
34013838:	f000 8171 	beq.w	34013b1e <RCCEx_GetSPICLKFreq+0x41e>
3401383c:	4a6f      	ldr	r2, [pc, #444]	@ (340139fc <RCCEx_GetSPICLKFreq+0x2fc>)
3401383e:	4293      	cmp	r3, r2
34013840:	f200 8215 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013844:	4a6e      	ldr	r2, [pc, #440]	@ (34013a00 <RCCEx_GetSPICLKFreq+0x300>)
34013846:	4293      	cmp	r3, r2
34013848:	f000 81ad 	beq.w	34013ba6 <RCCEx_GetSPICLKFreq+0x4a6>
3401384c:	4a6c      	ldr	r2, [pc, #432]	@ (34013a00 <RCCEx_GetSPICLKFreq+0x300>)
3401384e:	4293      	cmp	r3, r2
34013850:	f200 820d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013854:	4a6b      	ldr	r2, [pc, #428]	@ (34013a04 <RCCEx_GetSPICLKFreq+0x304>)
34013856:	4293      	cmp	r3, r2
34013858:	f000 81a5 	beq.w	34013ba6 <RCCEx_GetSPICLKFreq+0x4a6>
3401385c:	4a69      	ldr	r2, [pc, #420]	@ (34013a04 <RCCEx_GetSPICLKFreq+0x304>)
3401385e:	4293      	cmp	r3, r2
34013860:	f200 8205 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013864:	4a68      	ldr	r2, [pc, #416]	@ (34013a08 <RCCEx_GetSPICLKFreq+0x308>)
34013866:	4293      	cmp	r3, r2
34013868:	f000 8159 	beq.w	34013b1e <RCCEx_GetSPICLKFreq+0x41e>
3401386c:	4a66      	ldr	r2, [pc, #408]	@ (34013a08 <RCCEx_GetSPICLKFreq+0x308>)
3401386e:	4293      	cmp	r3, r2
34013870:	f200 81fd 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013874:	4a65      	ldr	r2, [pc, #404]	@ (34013a0c <RCCEx_GetSPICLKFreq+0x30c>)
34013876:	4293      	cmp	r3, r2
34013878:	f000 8151 	beq.w	34013b1e <RCCEx_GetSPICLKFreq+0x41e>
3401387c:	4a63      	ldr	r2, [pc, #396]	@ (34013a0c <RCCEx_GetSPICLKFreq+0x30c>)
3401387e:	4293      	cmp	r3, r2
34013880:	f200 81f5 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013884:	4a62      	ldr	r2, [pc, #392]	@ (34013a10 <RCCEx_GetSPICLKFreq+0x310>)
34013886:	4293      	cmp	r3, r2
34013888:	f000 8149 	beq.w	34013b1e <RCCEx_GetSPICLKFreq+0x41e>
3401388c:	4a60      	ldr	r2, [pc, #384]	@ (34013a10 <RCCEx_GetSPICLKFreq+0x310>)
3401388e:	4293      	cmp	r3, r2
34013890:	f200 81ed 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013894:	4a5f      	ldr	r2, [pc, #380]	@ (34013a14 <RCCEx_GetSPICLKFreq+0x314>)
34013896:	4293      	cmp	r3, r2
34013898:	f000 80fd 	beq.w	34013a96 <RCCEx_GetSPICLKFreq+0x396>
3401389c:	4a5d      	ldr	r2, [pc, #372]	@ (34013a14 <RCCEx_GetSPICLKFreq+0x314>)
3401389e:	4293      	cmp	r3, r2
340138a0:	f200 81e5 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340138a4:	4a5c      	ldr	r2, [pc, #368]	@ (34013a18 <RCCEx_GetSPICLKFreq+0x318>)
340138a6:	4293      	cmp	r3, r2
340138a8:	f000 8139 	beq.w	34013b1e <RCCEx_GetSPICLKFreq+0x41e>
340138ac:	4a5a      	ldr	r2, [pc, #360]	@ (34013a18 <RCCEx_GetSPICLKFreq+0x318>)
340138ae:	4293      	cmp	r3, r2
340138b0:	f200 81dd 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340138b4:	4a59      	ldr	r2, [pc, #356]	@ (34013a1c <RCCEx_GetSPICLKFreq+0x31c>)
340138b6:	4293      	cmp	r3, r2
340138b8:	f000 8131 	beq.w	34013b1e <RCCEx_GetSPICLKFreq+0x41e>
340138bc:	4a57      	ldr	r2, [pc, #348]	@ (34013a1c <RCCEx_GetSPICLKFreq+0x31c>)
340138be:	4293      	cmp	r3, r2
340138c0:	f200 81d5 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340138c4:	4a56      	ldr	r2, [pc, #344]	@ (34013a20 <RCCEx_GetSPICLKFreq+0x320>)
340138c6:	4293      	cmp	r3, r2
340138c8:	f000 80e5 	beq.w	34013a96 <RCCEx_GetSPICLKFreq+0x396>
340138cc:	4a54      	ldr	r2, [pc, #336]	@ (34013a20 <RCCEx_GetSPICLKFreq+0x320>)
340138ce:	4293      	cmp	r3, r2
340138d0:	f200 81cd 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340138d4:	4a53      	ldr	r2, [pc, #332]	@ (34013a24 <RCCEx_GetSPICLKFreq+0x324>)
340138d6:	4293      	cmp	r3, r2
340138d8:	f000 80dd 	beq.w	34013a96 <RCCEx_GetSPICLKFreq+0x396>
340138dc:	4a51      	ldr	r2, [pc, #324]	@ (34013a24 <RCCEx_GetSPICLKFreq+0x324>)
340138de:	4293      	cmp	r3, r2
340138e0:	f200 81c5 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340138e4:	4a50      	ldr	r2, [pc, #320]	@ (34013a28 <RCCEx_GetSPICLKFreq+0x328>)
340138e6:	4293      	cmp	r3, r2
340138e8:	f000 80d5 	beq.w	34013a96 <RCCEx_GetSPICLKFreq+0x396>
340138ec:	4a4e      	ldr	r2, [pc, #312]	@ (34013a28 <RCCEx_GetSPICLKFreq+0x328>)
340138ee:	4293      	cmp	r3, r2
340138f0:	f200 81bd 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
340138f4:	4a4d      	ldr	r2, [pc, #308]	@ (34013a2c <RCCEx_GetSPICLKFreq+0x32c>)
340138f6:	4293      	cmp	r3, r2
340138f8:	f000 80c8 	beq.w	34013a8c <RCCEx_GetSPICLKFreq+0x38c>
340138fc:	4a4b      	ldr	r2, [pc, #300]	@ (34013a2c <RCCEx_GetSPICLKFreq+0x32c>)
340138fe:	4293      	cmp	r3, r2
34013900:	f200 81b5 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013904:	4a4a      	ldr	r2, [pc, #296]	@ (34013a30 <RCCEx_GetSPICLKFreq+0x330>)
34013906:	4293      	cmp	r3, r2
34013908:	f000 80c0 	beq.w	34013a8c <RCCEx_GetSPICLKFreq+0x38c>
3401390c:	4a48      	ldr	r2, [pc, #288]	@ (34013a30 <RCCEx_GetSPICLKFreq+0x330>)
3401390e:	4293      	cmp	r3, r2
34013910:	f200 81ad 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013914:	4a47      	ldr	r2, [pc, #284]	@ (34013a34 <RCCEx_GetSPICLKFreq+0x334>)
34013916:	4293      	cmp	r3, r2
34013918:	f000 80b8 	beq.w	34013a8c <RCCEx_GetSPICLKFreq+0x38c>
3401391c:	4a45      	ldr	r2, [pc, #276]	@ (34013a34 <RCCEx_GetSPICLKFreq+0x334>)
3401391e:	4293      	cmp	r3, r2
34013920:	f200 81a5 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013924:	4a44      	ldr	r2, [pc, #272]	@ (34013a38 <RCCEx_GetSPICLKFreq+0x338>)
34013926:	4293      	cmp	r3, r2
34013928:	f000 80b0 	beq.w	34013a8c <RCCEx_GetSPICLKFreq+0x38c>
3401392c:	4a42      	ldr	r2, [pc, #264]	@ (34013a38 <RCCEx_GetSPICLKFreq+0x338>)
3401392e:	4293      	cmp	r3, r2
34013930:	f200 819d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013934:	4a41      	ldr	r2, [pc, #260]	@ (34013a3c <RCCEx_GetSPICLKFreq+0x33c>)
34013936:	4293      	cmp	r3, r2
34013938:	f000 80a8 	beq.w	34013a8c <RCCEx_GetSPICLKFreq+0x38c>
3401393c:	4a3f      	ldr	r2, [pc, #252]	@ (34013a3c <RCCEx_GetSPICLKFreq+0x33c>)
3401393e:	4293      	cmp	r3, r2
34013940:	f200 8195 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013944:	4a3e      	ldr	r2, [pc, #248]	@ (34013a40 <RCCEx_GetSPICLKFreq+0x340>)
34013946:	4293      	cmp	r3, r2
34013948:	f000 80a0 	beq.w	34013a8c <RCCEx_GetSPICLKFreq+0x38c>
3401394c:	4a3c      	ldr	r2, [pc, #240]	@ (34013a40 <RCCEx_GetSPICLKFreq+0x340>)
3401394e:	4293      	cmp	r3, r2
34013950:	f200 818d 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013954:	4a3b      	ldr	r2, [pc, #236]	@ (34013a44 <RCCEx_GetSPICLKFreq+0x344>)
34013956:	4293      	cmp	r3, r2
34013958:	f000 808c 	beq.w	34013a74 <RCCEx_GetSPICLKFreq+0x374>
3401395c:	4a39      	ldr	r2, [pc, #228]	@ (34013a44 <RCCEx_GetSPICLKFreq+0x344>)
3401395e:	4293      	cmp	r3, r2
34013960:	f200 8185 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013964:	4a38      	ldr	r2, [pc, #224]	@ (34013a48 <RCCEx_GetSPICLKFreq+0x348>)
34013966:	4293      	cmp	r3, r2
34013968:	d078      	beq.n	34013a5c <RCCEx_GetSPICLKFreq+0x35c>
3401396a:	4a37      	ldr	r2, [pc, #220]	@ (34013a48 <RCCEx_GetSPICLKFreq+0x348>)
3401396c:	4293      	cmp	r3, r2
3401396e:	f200 817e 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013972:	4a36      	ldr	r2, [pc, #216]	@ (34013a4c <RCCEx_GetSPICLKFreq+0x34c>)
34013974:	4293      	cmp	r3, r2
34013976:	d071      	beq.n	34013a5c <RCCEx_GetSPICLKFreq+0x35c>
34013978:	4a34      	ldr	r2, [pc, #208]	@ (34013a4c <RCCEx_GetSPICLKFreq+0x34c>)
3401397a:	4293      	cmp	r3, r2
3401397c:	f200 8177 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
34013980:	4a33      	ldr	r2, [pc, #204]	@ (34013a50 <RCCEx_GetSPICLKFreq+0x350>)
34013982:	4293      	cmp	r3, r2
34013984:	d00a      	beq.n	3401399c <RCCEx_GetSPICLKFreq+0x29c>
34013986:	4a32      	ldr	r2, [pc, #200]	@ (34013a50 <RCCEx_GetSPICLKFreq+0x350>)
34013988:	4293      	cmp	r3, r2
3401398a:	f200 8170 	bhi.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
3401398e:	4a31      	ldr	r2, [pc, #196]	@ (34013a54 <RCCEx_GetSPICLKFreq+0x354>)
34013990:	4293      	cmp	r3, r2
34013992:	d063      	beq.n	34013a5c <RCCEx_GetSPICLKFreq+0x35c>
34013994:	4a30      	ldr	r2, [pc, #192]	@ (34013a58 <RCCEx_GetSPICLKFreq+0x358>)
34013996:	4293      	cmp	r3, r2
34013998:	f040 8169 	bne.w	34013c6e <RCCEx_GetSPICLKFreq+0x56e>
  {
    case LL_RCC_SPI2_CLKSOURCE_PCLK1:
    case LL_RCC_SPI3_CLKSOURCE_PCLK1:
      spi_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3401399c:	f7f4 fae0 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
340139a0:	4603      	mov	r3, r0
340139a2:	4618      	mov	r0, r3
340139a4:	f7fd fbd4 	bl	34011150 <RCCEx_GetHCLKFreq>
340139a8:	4603      	mov	r3, r0
340139aa:	4618      	mov	r0, r3
340139ac:	f7fd fbe1 	bl	34011172 <RCCEx_GetPCLK1Freq>
340139b0:	60f8      	str	r0, [r7, #12]
      break;
340139b2:	e169      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>
340139b4:	07061820 	.word	0x07061820
340139b8:	07061420 	.word	0x07061420
340139bc:	07061020 	.word	0x07061020
340139c0:	07060c20 	.word	0x07060c20
340139c4:	07060820 	.word	0x07060820
340139c8:	07060420 	.word	0x07060420
340139cc:	07051820 	.word	0x07051820
340139d0:	07051420 	.word	0x07051420
340139d4:	07051020 	.word	0x07051020
340139d8:	07050c20 	.word	0x07050c20
340139dc:	07050820 	.word	0x07050820
340139e0:	07050420 	.word	0x07050420
340139e4:	07041820 	.word	0x07041820
340139e8:	07041420 	.word	0x07041420
340139ec:	07041020 	.word	0x07041020
340139f0:	07040c20 	.word	0x07040c20
340139f4:	07040820 	.word	0x07040820
340139f8:	07040420 	.word	0x07040420
340139fc:	07031820 	.word	0x07031820
34013a00:	07031420 	.word	0x07031420
34013a04:	07031020 	.word	0x07031020
34013a08:	07030c20 	.word	0x07030c20
34013a0c:	07030820 	.word	0x07030820
34013a10:	07030420 	.word	0x07030420
34013a14:	07021820 	.word	0x07021820
34013a18:	07021420 	.word	0x07021420
34013a1c:	07021020 	.word	0x07021020
34013a20:	07020c20 	.word	0x07020c20
34013a24:	07020820 	.word	0x07020820
34013a28:	07020420 	.word	0x07020420
34013a2c:	07011820 	.word	0x07011820
34013a30:	07011420 	.word	0x07011420
34013a34:	07011020 	.word	0x07011020
34013a38:	07010c20 	.word	0x07010c20
34013a3c:	07010820 	.word	0x07010820
34013a40:	07010420 	.word	0x07010420
34013a44:	07001820 	.word	0x07001820
34013a48:	07001420 	.word	0x07001420
34013a4c:	07001020 	.word	0x07001020
34013a50:	07000c20 	.word	0x07000c20
34013a54:	07000420 	.word	0x07000420
34013a58:	07000820 	.word	0x07000820

    case LL_RCC_SPI1_CLKSOURCE_PCLK2:
    case LL_RCC_SPI4_CLKSOURCE_PCLK2:
    case LL_RCC_SPI5_CLKSOURCE_PCLK2:
      spi_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34013a5c:	f7f4 fa80 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34013a60:	4603      	mov	r3, r0
34013a62:	4618      	mov	r0, r3
34013a64:	f7fd fb74 	bl	34011150 <RCCEx_GetHCLKFreq>
34013a68:	4603      	mov	r3, r0
34013a6a:	4618      	mov	r0, r3
34013a6c:	f7fd fb91 	bl	34011192 <RCCEx_GetPCLK2Freq>
34013a70:	60f8      	str	r0, [r7, #12]
      break;
34013a72:	e109      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI6_CLKSOURCE_PCLK4:
      spi_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34013a74:	f7f4 fa74 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34013a78:	4603      	mov	r3, r0
34013a7a:	4618      	mov	r0, r3
34013a7c:	f7fd fb68 	bl	34011150 <RCCEx_GetHCLKFreq>
34013a80:	4603      	mov	r3, r0
34013a82:	4618      	mov	r0, r3
34013a84:	f7fd fb96 	bl	340111b4 <RCCEx_GetPCLK4Freq>
34013a88:	60f8      	str	r0, [r7, #12]
      break;
34013a8a:	e0fd      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>
    case LL_RCC_SPI2_CLKSOURCE_CLKP:
    case LL_RCC_SPI3_CLKSOURCE_CLKP:
    case LL_RCC_SPI4_CLKSOURCE_CLKP:
    case LL_RCC_SPI5_CLKSOURCE_CLKP:
    case LL_RCC_SPI6_CLKSOURCE_CLKP:
      spi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34013a8c:	2007      	movs	r0, #7
34013a8e:	f7fd fe4b 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34013a92:	60f8      	str	r0, [r7, #12]
      break;
34013a94:	e0f8      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI1_CLKSOURCE_IC8:
    case LL_RCC_SPI2_CLKSOURCE_IC8:
    case LL_RCC_SPI3_CLKSOURCE_IC8:
    case LL_RCC_SPI6_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
34013a96:	f7f5 fe45 	bl	34009724 <LL_RCC_IC8_IsEnabled>
34013a9a:	4603      	mov	r3, r0
34013a9c:	2b00      	cmp	r3, #0
34013a9e:	f000 80e8 	beq.w	34013c72 <RCCEx_GetSPICLKFreq+0x572>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34013aa2:	f7f5 fe61 	bl	34009768 <LL_RCC_IC8_GetDivider>
34013aa6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34013aa8:	f7f5 fe50 	bl	3400974c <LL_RCC_IC8_GetSource>
34013aac:	4603      	mov	r3, r0
34013aae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013ab2:	d029      	beq.n	34013b08 <RCCEx_GetSPICLKFreq+0x408>
34013ab4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013ab8:	d82f      	bhi.n	34013b1a <RCCEx_GetSPICLKFreq+0x41a>
34013aba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013abe:	d01a      	beq.n	34013af6 <RCCEx_GetSPICLKFreq+0x3f6>
34013ac0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013ac4:	d829      	bhi.n	34013b1a <RCCEx_GetSPICLKFreq+0x41a>
34013ac6:	2b00      	cmp	r3, #0
34013ac8:	d003      	beq.n	34013ad2 <RCCEx_GetSPICLKFreq+0x3d2>
34013aca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013ace:	d009      	beq.n	34013ae4 <RCCEx_GetSPICLKFreq+0x3e4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013ad0:	e023      	b.n	34013b1a <RCCEx_GetSPICLKFreq+0x41a>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013ad2:	f7fd fa25 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34013ad6:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013ad8:	68fa      	ldr	r2, [r7, #12]
34013ada:	68bb      	ldr	r3, [r7, #8]
34013adc:	fbb2 f3f3 	udiv	r3, r2, r3
34013ae0:	60fb      	str	r3, [r7, #12]
            break;
34013ae2:	e01b      	b.n	34013b1c <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013ae4:	f7fd fa62 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34013ae8:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013aea:	68fa      	ldr	r2, [r7, #12]
34013aec:	68bb      	ldr	r3, [r7, #8]
34013aee:	fbb2 f3f3 	udiv	r3, r2, r3
34013af2:	60fb      	str	r3, [r7, #12]
            break;
34013af4:	e012      	b.n	34013b1c <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013af6:	f7fd fa9f 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34013afa:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013afc:	68fa      	ldr	r2, [r7, #12]
34013afe:	68bb      	ldr	r3, [r7, #8]
34013b00:	fbb2 f3f3 	udiv	r3, r2, r3
34013b04:	60fb      	str	r3, [r7, #12]
            break;
34013b06:	e009      	b.n	34013b1c <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013b08:	f7fd fadc 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34013b0c:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013b0e:	68fa      	ldr	r2, [r7, #12]
34013b10:	68bb      	ldr	r3, [r7, #8]
34013b12:	fbb2 f3f3 	udiv	r3, r2, r3
34013b16:	60fb      	str	r3, [r7, #12]
            break;
34013b18:	e000      	b.n	34013b1c <RCCEx_GetSPICLKFreq+0x41c>
            break;
34013b1a:	bf00      	nop
        }
      }
      break;
34013b1c:	e0a9      	b.n	34013c72 <RCCEx_GetSPICLKFreq+0x572>
    case LL_RCC_SPI2_CLKSOURCE_IC9:
    case LL_RCC_SPI3_CLKSOURCE_IC9:
    case LL_RCC_SPI4_CLKSOURCE_IC9:
    case LL_RCC_SPI5_CLKSOURCE_IC9:
    case LL_RCC_SPI6_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
34013b1e:	f7f5 fe41 	bl	340097a4 <LL_RCC_IC9_IsEnabled>
34013b22:	4603      	mov	r3, r0
34013b24:	2b00      	cmp	r3, #0
34013b26:	f000 80a6 	beq.w	34013c76 <RCCEx_GetSPICLKFreq+0x576>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
34013b2a:	f7f5 fe5d 	bl	340097e8 <LL_RCC_IC9_GetDivider>
34013b2e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
34013b30:	f7f5 fe4c 	bl	340097cc <LL_RCC_IC9_GetSource>
34013b34:	4603      	mov	r3, r0
34013b36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013b3a:	d029      	beq.n	34013b90 <RCCEx_GetSPICLKFreq+0x490>
34013b3c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013b40:	d82f      	bhi.n	34013ba2 <RCCEx_GetSPICLKFreq+0x4a2>
34013b42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013b46:	d01a      	beq.n	34013b7e <RCCEx_GetSPICLKFreq+0x47e>
34013b48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013b4c:	d829      	bhi.n	34013ba2 <RCCEx_GetSPICLKFreq+0x4a2>
34013b4e:	2b00      	cmp	r3, #0
34013b50:	d003      	beq.n	34013b5a <RCCEx_GetSPICLKFreq+0x45a>
34013b52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013b56:	d009      	beq.n	34013b6c <RCCEx_GetSPICLKFreq+0x46c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013b58:	e023      	b.n	34013ba2 <RCCEx_GetSPICLKFreq+0x4a2>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013b5a:	f7fd f9e1 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34013b5e:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013b60:	68fa      	ldr	r2, [r7, #12]
34013b62:	68bb      	ldr	r3, [r7, #8]
34013b64:	fbb2 f3f3 	udiv	r3, r2, r3
34013b68:	60fb      	str	r3, [r7, #12]
            break;
34013b6a:	e01b      	b.n	34013ba4 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013b6c:	f7fd fa1e 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34013b70:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013b72:	68fa      	ldr	r2, [r7, #12]
34013b74:	68bb      	ldr	r3, [r7, #8]
34013b76:	fbb2 f3f3 	udiv	r3, r2, r3
34013b7a:	60fb      	str	r3, [r7, #12]
            break;
34013b7c:	e012      	b.n	34013ba4 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013b7e:	f7fd fa5b 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34013b82:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013b84:	68fa      	ldr	r2, [r7, #12]
34013b86:	68bb      	ldr	r3, [r7, #8]
34013b88:	fbb2 f3f3 	udiv	r3, r2, r3
34013b8c:	60fb      	str	r3, [r7, #12]
            break;
34013b8e:	e009      	b.n	34013ba4 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013b90:	f7fd fa98 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34013b94:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013b96:	68fa      	ldr	r2, [r7, #12]
34013b98:	68bb      	ldr	r3, [r7, #8]
34013b9a:	fbb2 f3f3 	udiv	r3, r2, r3
34013b9e:	60fb      	str	r3, [r7, #12]
            break;
34013ba0:	e000      	b.n	34013ba4 <RCCEx_GetSPICLKFreq+0x4a4>
            break;
34013ba2:	bf00      	nop
        }
      }
      break;
34013ba4:	e067      	b.n	34013c76 <RCCEx_GetSPICLKFreq+0x576>

    case LL_RCC_SPI4_CLKSOURCE_IC14:
    case LL_RCC_SPI5_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
34013ba6:	f7f5 fefd 	bl	340099a4 <LL_RCC_IC14_IsEnabled>
34013baa:	4603      	mov	r3, r0
34013bac:	2b00      	cmp	r3, #0
34013bae:	d064      	beq.n	34013c7a <RCCEx_GetSPICLKFreq+0x57a>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
34013bb0:	f7f5 ff1a 	bl	340099e8 <LL_RCC_IC14_GetDivider>
34013bb4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
34013bb6:	f7f5 ff09 	bl	340099cc <LL_RCC_IC14_GetSource>
34013bba:	4603      	mov	r3, r0
34013bbc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013bc0:	d029      	beq.n	34013c16 <RCCEx_GetSPICLKFreq+0x516>
34013bc2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013bc6:	d82f      	bhi.n	34013c28 <RCCEx_GetSPICLKFreq+0x528>
34013bc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013bcc:	d01a      	beq.n	34013c04 <RCCEx_GetSPICLKFreq+0x504>
34013bce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013bd2:	d829      	bhi.n	34013c28 <RCCEx_GetSPICLKFreq+0x528>
34013bd4:	2b00      	cmp	r3, #0
34013bd6:	d003      	beq.n	34013be0 <RCCEx_GetSPICLKFreq+0x4e0>
34013bd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013bdc:	d009      	beq.n	34013bf2 <RCCEx_GetSPICLKFreq+0x4f2>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013bde:	e023      	b.n	34013c28 <RCCEx_GetSPICLKFreq+0x528>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013be0:	f7fd f99e 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34013be4:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013be6:	68fa      	ldr	r2, [r7, #12]
34013be8:	68bb      	ldr	r3, [r7, #8]
34013bea:	fbb2 f3f3 	udiv	r3, r2, r3
34013bee:	60fb      	str	r3, [r7, #12]
            break;
34013bf0:	e01b      	b.n	34013c2a <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013bf2:	f7fd f9db 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34013bf6:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013bf8:	68fa      	ldr	r2, [r7, #12]
34013bfa:	68bb      	ldr	r3, [r7, #8]
34013bfc:	fbb2 f3f3 	udiv	r3, r2, r3
34013c00:	60fb      	str	r3, [r7, #12]
            break;
34013c02:	e012      	b.n	34013c2a <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013c04:	f7fd fa18 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34013c08:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013c0a:	68fa      	ldr	r2, [r7, #12]
34013c0c:	68bb      	ldr	r3, [r7, #8]
34013c0e:	fbb2 f3f3 	udiv	r3, r2, r3
34013c12:	60fb      	str	r3, [r7, #12]
            break;
34013c14:	e009      	b.n	34013c2a <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013c16:	f7fd fa55 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34013c1a:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013c1c:	68fa      	ldr	r2, [r7, #12]
34013c1e:	68bb      	ldr	r3, [r7, #8]
34013c20:	fbb2 f3f3 	udiv	r3, r2, r3
34013c24:	60fb      	str	r3, [r7, #12]
            break;
34013c26:	e000      	b.n	34013c2a <RCCEx_GetSPICLKFreq+0x52a>
            break;
34013c28:	bf00      	nop
        }
      }
      break;
34013c2a:	e026      	b.n	34013c7a <RCCEx_GetSPICLKFreq+0x57a>
    case LL_RCC_SPI2_CLKSOURCE_HSI:
    case LL_RCC_SPI3_CLKSOURCE_HSI:
    case LL_RCC_SPI4_CLKSOURCE_HSI:
    case LL_RCC_SPI5_CLKSOURCE_HSI:
    case LL_RCC_SPI6_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34013c2c:	f7f4 fd96 	bl	3400875c <LL_RCC_HSI_IsReady>
34013c30:	4603      	mov	r3, r0
34013c32:	2b00      	cmp	r3, #0
34013c34:	d023      	beq.n	34013c7e <RCCEx_GetSPICLKFreq+0x57e>
      {
        spi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34013c36:	f7f4 fda3 	bl	34008780 <LL_RCC_HSI_GetDivider>
34013c3a:	4603      	mov	r3, r0
34013c3c:	09db      	lsrs	r3, r3, #7
34013c3e:	4a15      	ldr	r2, [pc, #84]	@ (34013c94 <RCCEx_GetSPICLKFreq+0x594>)
34013c40:	fa22 f303 	lsr.w	r3, r2, r3
34013c44:	60fb      	str	r3, [r7, #12]
      }
      break;
34013c46:	e01a      	b.n	34013c7e <RCCEx_GetSPICLKFreq+0x57e>
    case LL_RCC_SPI2_CLKSOURCE_MSI:
    case LL_RCC_SPI3_CLKSOURCE_MSI:
    case LL_RCC_SPI4_CLKSOURCE_MSI:
    case LL_RCC_SPI5_CLKSOURCE_MSI:
    case LL_RCC_SPI6_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34013c48:	f7f4 fda8 	bl	3400879c <LL_RCC_MSI_IsReady>
34013c4c:	4603      	mov	r3, r0
34013c4e:	2b00      	cmp	r3, #0
34013c50:	d017      	beq.n	34013c82 <RCCEx_GetSPICLKFreq+0x582>
      {
        spi_frequency = MSI_VALUE;
34013c52:	4b11      	ldr	r3, [pc, #68]	@ (34013c98 <RCCEx_GetSPICLKFreq+0x598>)
34013c54:	60fb      	str	r3, [r7, #12]
      }
      break;
34013c56:	e014      	b.n	34013c82 <RCCEx_GetSPICLKFreq+0x582>

    case LL_RCC_SPI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI2_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI3_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI6_CLKSOURCE_I2S_CKIN:
      spi_frequency = EXTERNAL_CLOCK_VALUE;
34013c58:	4b10      	ldr	r3, [pc, #64]	@ (34013c9c <RCCEx_GetSPICLKFreq+0x59c>)
34013c5a:	60fb      	str	r3, [r7, #12]
      break;
34013c5c:	e014      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI4_CLKSOURCE_HSE:
    case LL_RCC_SPI5_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
34013c5e:	f7f4 fd6b 	bl	34008738 <LL_RCC_HSE_IsReady>
34013c62:	4603      	mov	r3, r0
34013c64:	2b00      	cmp	r3, #0
34013c66:	d00e      	beq.n	34013c86 <RCCEx_GetSPICLKFreq+0x586>
      {
        spi_frequency = HSE_VALUE;
34013c68:	4b0d      	ldr	r3, [pc, #52]	@ (34013ca0 <RCCEx_GetSPICLKFreq+0x5a0>)
34013c6a:	60fb      	str	r3, [r7, #12]
      }
      break;
34013c6c:	e00b      	b.n	34013c86 <RCCEx_GetSPICLKFreq+0x586>

    default:
      /* Unexpected case */
      break;
34013c6e:	bf00      	nop
34013c70:	e00a      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>
      break;
34013c72:	bf00      	nop
34013c74:	e008      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>
      break;
34013c76:	bf00      	nop
34013c78:	e006      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>
      break;
34013c7a:	bf00      	nop
34013c7c:	e004      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>
      break;
34013c7e:	bf00      	nop
34013c80:	e002      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>
      break;
34013c82:	bf00      	nop
34013c84:	e000      	b.n	34013c88 <RCCEx_GetSPICLKFreq+0x588>
      break;
34013c86:	bf00      	nop
  }

  return spi_frequency;
34013c88:	68fb      	ldr	r3, [r7, #12]
}
34013c8a:	4618      	mov	r0, r3
34013c8c:	3710      	adds	r7, #16
34013c8e:	46bd      	mov	sp, r7
34013c90:	bd80      	pop	{r7, pc}
34013c92:	bf00      	nop
34013c94:	03d09000 	.word	0x03d09000
34013c98:	003d0900 	.word	0x003d0900
34013c9c:	00bb8000 	.word	0x00bb8000
34013ca0:	02dc6c00 	.word	0x02dc6c00

34013ca4 <RCCEx_GetUARTCLKFreq>:
  *         @arg @ref RCCEx_UART9_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUARTCLKFreq(uint32_t UARTxSource)
{
34013ca4:	b580      	push	{r7, lr}
34013ca6:	b084      	sub	sp, #16
34013ca8:	af00      	add	r7, sp, #0
34013caa:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = RCC_PERIPH_FREQUENCY_NO;
34013cac:	2300      	movs	r3, #0
34013cae:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUARTClockSource(UARTxSource))
34013cb0:	6878      	ldr	r0, [r7, #4]
34013cb2:	f7f5 f947 	bl	34008f44 <LL_RCC_GetUARTClockSource>
34013cb6:	4603      	mov	r3, r0
34013cb8:	4aa2      	ldr	r2, [pc, #648]	@ (34013f44 <RCCEx_GetUARTCLKFreq+0x2a0>)
34013cba:	4293      	cmp	r3, r2
34013cbc:	f000 81e8 	beq.w	34014090 <RCCEx_GetUARTCLKFreq+0x3ec>
34013cc0:	4aa0      	ldr	r2, [pc, #640]	@ (34013f44 <RCCEx_GetUARTCLKFreq+0x2a0>)
34013cc2:	4293      	cmp	r3, r2
34013cc4:	f200 8203 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013cc8:	4a9f      	ldr	r2, [pc, #636]	@ (34013f48 <RCCEx_GetUARTCLKFreq+0x2a4>)
34013cca:	4293      	cmp	r3, r2
34013ccc:	f000 81e0 	beq.w	34014090 <RCCEx_GetUARTCLKFreq+0x3ec>
34013cd0:	4a9d      	ldr	r2, [pc, #628]	@ (34013f48 <RCCEx_GetUARTCLKFreq+0x2a4>)
34013cd2:	4293      	cmp	r3, r2
34013cd4:	f200 81fb 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013cd8:	4a9c      	ldr	r2, [pc, #624]	@ (34013f4c <RCCEx_GetUARTCLKFreq+0x2a8>)
34013cda:	4293      	cmp	r3, r2
34013cdc:	f000 81d8 	beq.w	34014090 <RCCEx_GetUARTCLKFreq+0x3ec>
34013ce0:	4a9a      	ldr	r2, [pc, #616]	@ (34013f4c <RCCEx_GetUARTCLKFreq+0x2a8>)
34013ce2:	4293      	cmp	r3, r2
34013ce4:	f200 81f3 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013ce8:	4a99      	ldr	r2, [pc, #612]	@ (34013f50 <RCCEx_GetUARTCLKFreq+0x2ac>)
34013cea:	4293      	cmp	r3, r2
34013cec:	f000 81d0 	beq.w	34014090 <RCCEx_GetUARTCLKFreq+0x3ec>
34013cf0:	4a97      	ldr	r2, [pc, #604]	@ (34013f50 <RCCEx_GetUARTCLKFreq+0x2ac>)
34013cf2:	4293      	cmp	r3, r2
34013cf4:	f200 81eb 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013cf8:	4a96      	ldr	r2, [pc, #600]	@ (34013f54 <RCCEx_GetUARTCLKFreq+0x2b0>)
34013cfa:	4293      	cmp	r3, r2
34013cfc:	f000 81c8 	beq.w	34014090 <RCCEx_GetUARTCLKFreq+0x3ec>
34013d00:	4a94      	ldr	r2, [pc, #592]	@ (34013f54 <RCCEx_GetUARTCLKFreq+0x2b0>)
34013d02:	4293      	cmp	r3, r2
34013d04:	f200 81e3 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d08:	4a93      	ldr	r2, [pc, #588]	@ (34013f58 <RCCEx_GetUARTCLKFreq+0x2b4>)
34013d0a:	4293      	cmp	r3, r2
34013d0c:	f000 81ce 	beq.w	340140ac <RCCEx_GetUARTCLKFreq+0x408>
34013d10:	4a91      	ldr	r2, [pc, #580]	@ (34013f58 <RCCEx_GetUARTCLKFreq+0x2b4>)
34013d12:	4293      	cmp	r3, r2
34013d14:	f200 81db 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d18:	4a90      	ldr	r2, [pc, #576]	@ (34013f5c <RCCEx_GetUARTCLKFreq+0x2b8>)
34013d1a:	4293      	cmp	r3, r2
34013d1c:	f000 81c6 	beq.w	340140ac <RCCEx_GetUARTCLKFreq+0x408>
34013d20:	4a8e      	ldr	r2, [pc, #568]	@ (34013f5c <RCCEx_GetUARTCLKFreq+0x2b8>)
34013d22:	4293      	cmp	r3, r2
34013d24:	f200 81d3 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d28:	4a8d      	ldr	r2, [pc, #564]	@ (34013f60 <RCCEx_GetUARTCLKFreq+0x2bc>)
34013d2a:	4293      	cmp	r3, r2
34013d2c:	f000 81be 	beq.w	340140ac <RCCEx_GetUARTCLKFreq+0x408>
34013d30:	4a8b      	ldr	r2, [pc, #556]	@ (34013f60 <RCCEx_GetUARTCLKFreq+0x2bc>)
34013d32:	4293      	cmp	r3, r2
34013d34:	f200 81cb 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d38:	4a8a      	ldr	r2, [pc, #552]	@ (34013f64 <RCCEx_GetUARTCLKFreq+0x2c0>)
34013d3a:	4293      	cmp	r3, r2
34013d3c:	f000 81b6 	beq.w	340140ac <RCCEx_GetUARTCLKFreq+0x408>
34013d40:	4a88      	ldr	r2, [pc, #544]	@ (34013f64 <RCCEx_GetUARTCLKFreq+0x2c0>)
34013d42:	4293      	cmp	r3, r2
34013d44:	f200 81c3 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d48:	4a87      	ldr	r2, [pc, #540]	@ (34013f68 <RCCEx_GetUARTCLKFreq+0x2c4>)
34013d4a:	4293      	cmp	r3, r2
34013d4c:	f000 81ae 	beq.w	340140ac <RCCEx_GetUARTCLKFreq+0x408>
34013d50:	4a85      	ldr	r2, [pc, #532]	@ (34013f68 <RCCEx_GetUARTCLKFreq+0x2c4>)
34013d52:	4293      	cmp	r3, r2
34013d54:	f200 81bb 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d58:	4a84      	ldr	r2, [pc, #528]	@ (34013f6c <RCCEx_GetUARTCLKFreq+0x2c8>)
34013d5a:	4293      	cmp	r3, r2
34013d5c:	f000 81ae 	beq.w	340140bc <RCCEx_GetUARTCLKFreq+0x418>
34013d60:	4a82      	ldr	r2, [pc, #520]	@ (34013f6c <RCCEx_GetUARTCLKFreq+0x2c8>)
34013d62:	4293      	cmp	r3, r2
34013d64:	f200 81b3 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d68:	4a81      	ldr	r2, [pc, #516]	@ (34013f70 <RCCEx_GetUARTCLKFreq+0x2cc>)
34013d6a:	4293      	cmp	r3, r2
34013d6c:	f000 81a6 	beq.w	340140bc <RCCEx_GetUARTCLKFreq+0x418>
34013d70:	4a7f      	ldr	r2, [pc, #508]	@ (34013f70 <RCCEx_GetUARTCLKFreq+0x2cc>)
34013d72:	4293      	cmp	r3, r2
34013d74:	f200 81ab 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d78:	4a7e      	ldr	r2, [pc, #504]	@ (34013f74 <RCCEx_GetUARTCLKFreq+0x2d0>)
34013d7a:	4293      	cmp	r3, r2
34013d7c:	f000 819e 	beq.w	340140bc <RCCEx_GetUARTCLKFreq+0x418>
34013d80:	4a7c      	ldr	r2, [pc, #496]	@ (34013f74 <RCCEx_GetUARTCLKFreq+0x2d0>)
34013d82:	4293      	cmp	r3, r2
34013d84:	f200 81a3 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d88:	4a7b      	ldr	r2, [pc, #492]	@ (34013f78 <RCCEx_GetUARTCLKFreq+0x2d4>)
34013d8a:	4293      	cmp	r3, r2
34013d8c:	f000 8196 	beq.w	340140bc <RCCEx_GetUARTCLKFreq+0x418>
34013d90:	4a79      	ldr	r2, [pc, #484]	@ (34013f78 <RCCEx_GetUARTCLKFreq+0x2d4>)
34013d92:	4293      	cmp	r3, r2
34013d94:	f200 819b 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013d98:	4a78      	ldr	r2, [pc, #480]	@ (34013f7c <RCCEx_GetUARTCLKFreq+0x2d8>)
34013d9a:	4293      	cmp	r3, r2
34013d9c:	f000 818e 	beq.w	340140bc <RCCEx_GetUARTCLKFreq+0x418>
34013da0:	4a76      	ldr	r2, [pc, #472]	@ (34013f7c <RCCEx_GetUARTCLKFreq+0x2d8>)
34013da2:	4293      	cmp	r3, r2
34013da4:	f200 8193 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013da8:	4a75      	ldr	r2, [pc, #468]	@ (34013f80 <RCCEx_GetUARTCLKFreq+0x2dc>)
34013daa:	4293      	cmp	r3, r2
34013dac:	f000 812d 	beq.w	3401400a <RCCEx_GetUARTCLKFreq+0x366>
34013db0:	4a73      	ldr	r2, [pc, #460]	@ (34013f80 <RCCEx_GetUARTCLKFreq+0x2dc>)
34013db2:	4293      	cmp	r3, r2
34013db4:	f200 818b 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013db8:	4a72      	ldr	r2, [pc, #456]	@ (34013f84 <RCCEx_GetUARTCLKFreq+0x2e0>)
34013dba:	4293      	cmp	r3, r2
34013dbc:	f000 8125 	beq.w	3401400a <RCCEx_GetUARTCLKFreq+0x366>
34013dc0:	4a70      	ldr	r2, [pc, #448]	@ (34013f84 <RCCEx_GetUARTCLKFreq+0x2e0>)
34013dc2:	4293      	cmp	r3, r2
34013dc4:	f200 8183 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013dc8:	4a6f      	ldr	r2, [pc, #444]	@ (34013f88 <RCCEx_GetUARTCLKFreq+0x2e4>)
34013dca:	4293      	cmp	r3, r2
34013dcc:	f000 811d 	beq.w	3401400a <RCCEx_GetUARTCLKFreq+0x366>
34013dd0:	4a6d      	ldr	r2, [pc, #436]	@ (34013f88 <RCCEx_GetUARTCLKFreq+0x2e4>)
34013dd2:	4293      	cmp	r3, r2
34013dd4:	f200 817b 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013dd8:	4a6c      	ldr	r2, [pc, #432]	@ (34013f8c <RCCEx_GetUARTCLKFreq+0x2e8>)
34013dda:	4293      	cmp	r3, r2
34013ddc:	f000 8115 	beq.w	3401400a <RCCEx_GetUARTCLKFreq+0x366>
34013de0:	4a6a      	ldr	r2, [pc, #424]	@ (34013f8c <RCCEx_GetUARTCLKFreq+0x2e8>)
34013de2:	4293      	cmp	r3, r2
34013de4:	f200 8173 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013de8:	4a69      	ldr	r2, [pc, #420]	@ (34013f90 <RCCEx_GetUARTCLKFreq+0x2ec>)
34013dea:	4293      	cmp	r3, r2
34013dec:	f000 810d 	beq.w	3401400a <RCCEx_GetUARTCLKFreq+0x366>
34013df0:	4a67      	ldr	r2, [pc, #412]	@ (34013f90 <RCCEx_GetUARTCLKFreq+0x2ec>)
34013df2:	4293      	cmp	r3, r2
34013df4:	f200 816b 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013df8:	4a66      	ldr	r2, [pc, #408]	@ (34013f94 <RCCEx_GetUARTCLKFreq+0x2f0>)
34013dfa:	4293      	cmp	r3, r2
34013dfc:	d07b      	beq.n	34013ef6 <RCCEx_GetUARTCLKFreq+0x252>
34013dfe:	4a65      	ldr	r2, [pc, #404]	@ (34013f94 <RCCEx_GetUARTCLKFreq+0x2f0>)
34013e00:	4293      	cmp	r3, r2
34013e02:	f200 8164 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e06:	4a64      	ldr	r2, [pc, #400]	@ (34013f98 <RCCEx_GetUARTCLKFreq+0x2f4>)
34013e08:	4293      	cmp	r3, r2
34013e0a:	d074      	beq.n	34013ef6 <RCCEx_GetUARTCLKFreq+0x252>
34013e0c:	4a62      	ldr	r2, [pc, #392]	@ (34013f98 <RCCEx_GetUARTCLKFreq+0x2f4>)
34013e0e:	4293      	cmp	r3, r2
34013e10:	f200 815d 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e14:	4a61      	ldr	r2, [pc, #388]	@ (34013f9c <RCCEx_GetUARTCLKFreq+0x2f8>)
34013e16:	4293      	cmp	r3, r2
34013e18:	d06d      	beq.n	34013ef6 <RCCEx_GetUARTCLKFreq+0x252>
34013e1a:	4a60      	ldr	r2, [pc, #384]	@ (34013f9c <RCCEx_GetUARTCLKFreq+0x2f8>)
34013e1c:	4293      	cmp	r3, r2
34013e1e:	f200 8156 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e22:	4a5f      	ldr	r2, [pc, #380]	@ (34013fa0 <RCCEx_GetUARTCLKFreq+0x2fc>)
34013e24:	4293      	cmp	r3, r2
34013e26:	d066      	beq.n	34013ef6 <RCCEx_GetUARTCLKFreq+0x252>
34013e28:	4a5d      	ldr	r2, [pc, #372]	@ (34013fa0 <RCCEx_GetUARTCLKFreq+0x2fc>)
34013e2a:	4293      	cmp	r3, r2
34013e2c:	f200 814f 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e30:	4a5c      	ldr	r2, [pc, #368]	@ (34013fa4 <RCCEx_GetUARTCLKFreq+0x300>)
34013e32:	4293      	cmp	r3, r2
34013e34:	d05f      	beq.n	34013ef6 <RCCEx_GetUARTCLKFreq+0x252>
34013e36:	4a5b      	ldr	r2, [pc, #364]	@ (34013fa4 <RCCEx_GetUARTCLKFreq+0x300>)
34013e38:	4293      	cmp	r3, r2
34013e3a:	f200 8148 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e3e:	4a5a      	ldr	r2, [pc, #360]	@ (34013fa8 <RCCEx_GetUARTCLKFreq+0x304>)
34013e40:	4293      	cmp	r3, r2
34013e42:	d053      	beq.n	34013eec <RCCEx_GetUARTCLKFreq+0x248>
34013e44:	4a58      	ldr	r2, [pc, #352]	@ (34013fa8 <RCCEx_GetUARTCLKFreq+0x304>)
34013e46:	4293      	cmp	r3, r2
34013e48:	f200 8141 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e4c:	4a57      	ldr	r2, [pc, #348]	@ (34013fac <RCCEx_GetUARTCLKFreq+0x308>)
34013e4e:	4293      	cmp	r3, r2
34013e50:	d04c      	beq.n	34013eec <RCCEx_GetUARTCLKFreq+0x248>
34013e52:	4a56      	ldr	r2, [pc, #344]	@ (34013fac <RCCEx_GetUARTCLKFreq+0x308>)
34013e54:	4293      	cmp	r3, r2
34013e56:	f200 813a 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e5a:	4a55      	ldr	r2, [pc, #340]	@ (34013fb0 <RCCEx_GetUARTCLKFreq+0x30c>)
34013e5c:	4293      	cmp	r3, r2
34013e5e:	d045      	beq.n	34013eec <RCCEx_GetUARTCLKFreq+0x248>
34013e60:	4a53      	ldr	r2, [pc, #332]	@ (34013fb0 <RCCEx_GetUARTCLKFreq+0x30c>)
34013e62:	4293      	cmp	r3, r2
34013e64:	f200 8133 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e68:	4a52      	ldr	r2, [pc, #328]	@ (34013fb4 <RCCEx_GetUARTCLKFreq+0x310>)
34013e6a:	4293      	cmp	r3, r2
34013e6c:	d03e      	beq.n	34013eec <RCCEx_GetUARTCLKFreq+0x248>
34013e6e:	4a51      	ldr	r2, [pc, #324]	@ (34013fb4 <RCCEx_GetUARTCLKFreq+0x310>)
34013e70:	4293      	cmp	r3, r2
34013e72:	f200 812c 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e76:	4a50      	ldr	r2, [pc, #320]	@ (34013fb8 <RCCEx_GetUARTCLKFreq+0x314>)
34013e78:	4293      	cmp	r3, r2
34013e7a:	d037      	beq.n	34013eec <RCCEx_GetUARTCLKFreq+0x248>
34013e7c:	4a4e      	ldr	r2, [pc, #312]	@ (34013fb8 <RCCEx_GetUARTCLKFreq+0x314>)
34013e7e:	4293      	cmp	r3, r2
34013e80:	f200 8125 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e84:	4a4d      	ldr	r2, [pc, #308]	@ (34013fbc <RCCEx_GetUARTCLKFreq+0x318>)
34013e86:	4293      	cmp	r3, r2
34013e88:	d018      	beq.n	34013ebc <RCCEx_GetUARTCLKFreq+0x218>
34013e8a:	4a4c      	ldr	r2, [pc, #304]	@ (34013fbc <RCCEx_GetUARTCLKFreq+0x318>)
34013e8c:	4293      	cmp	r3, r2
34013e8e:	f200 811e 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013e92:	4a4b      	ldr	r2, [pc, #300]	@ (34013fc0 <RCCEx_GetUARTCLKFreq+0x31c>)
34013e94:	4293      	cmp	r3, r2
34013e96:	d011      	beq.n	34013ebc <RCCEx_GetUARTCLKFreq+0x218>
34013e98:	4a49      	ldr	r2, [pc, #292]	@ (34013fc0 <RCCEx_GetUARTCLKFreq+0x31c>)
34013e9a:	4293      	cmp	r3, r2
34013e9c:	f200 8117 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013ea0:	4a48      	ldr	r2, [pc, #288]	@ (34013fc4 <RCCEx_GetUARTCLKFreq+0x320>)
34013ea2:	4293      	cmp	r3, r2
34013ea4:	d00a      	beq.n	34013ebc <RCCEx_GetUARTCLKFreq+0x218>
34013ea6:	4a47      	ldr	r2, [pc, #284]	@ (34013fc4 <RCCEx_GetUARTCLKFreq+0x320>)
34013ea8:	4293      	cmp	r3, r2
34013eaa:	f200 8110 	bhi.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
34013eae:	4a46      	ldr	r2, [pc, #280]	@ (34013fc8 <RCCEx_GetUARTCLKFreq+0x324>)
34013eb0:	4293      	cmp	r3, r2
34013eb2:	d00f      	beq.n	34013ed4 <RCCEx_GetUARTCLKFreq+0x230>
34013eb4:	4a45      	ldr	r2, [pc, #276]	@ (34013fcc <RCCEx_GetUARTCLKFreq+0x328>)
34013eb6:	4293      	cmp	r3, r2
34013eb8:	f040 8109 	bne.w	340140ce <RCCEx_GetUARTCLKFreq+0x42a>
  {
    case LL_RCC_UART4_CLKSOURCE_PCLK1:
    case LL_RCC_UART5_CLKSOURCE_PCLK1:
    case LL_RCC_UART7_CLKSOURCE_PCLK1:
    case LL_RCC_UART8_CLKSOURCE_PCLK1:
      uart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34013ebc:	f7f4 f850 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34013ec0:	4603      	mov	r3, r0
34013ec2:	4618      	mov	r0, r3
34013ec4:	f7fd f944 	bl	34011150 <RCCEx_GetHCLKFreq>
34013ec8:	4603      	mov	r3, r0
34013eca:	4618      	mov	r0, r3
34013ecc:	f7fd f951 	bl	34011172 <RCCEx_GetPCLK1Freq>
34013ed0:	60f8      	str	r0, [r7, #12]
      break;
34013ed2:	e107      	b.n	340140e4 <RCCEx_GetUARTCLKFreq+0x440>

    case LL_RCC_UART9_CLKSOURCE_PCLK2:
      uart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34013ed4:	f7f4 f844 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34013ed8:	4603      	mov	r3, r0
34013eda:	4618      	mov	r0, r3
34013edc:	f7fd f938 	bl	34011150 <RCCEx_GetHCLKFreq>
34013ee0:	4603      	mov	r3, r0
34013ee2:	4618      	mov	r0, r3
34013ee4:	f7fd f955 	bl	34011192 <RCCEx_GetPCLK2Freq>
34013ee8:	60f8      	str	r0, [r7, #12]
      break;
34013eea:	e0fb      	b.n	340140e4 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_CLKP:
    case LL_RCC_UART5_CLKSOURCE_CLKP:
    case LL_RCC_UART7_CLKSOURCE_CLKP:
    case LL_RCC_UART8_CLKSOURCE_CLKP:
    case LL_RCC_UART9_CLKSOURCE_CLKP:
      uart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34013eec:	2007      	movs	r0, #7
34013eee:	f7fd fc1b 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34013ef2:	60f8      	str	r0, [r7, #12]
      break;
34013ef4:	e0f6      	b.n	340140e4 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_IC9:
    case LL_RCC_UART5_CLKSOURCE_IC9:
    case LL_RCC_UART7_CLKSOURCE_IC9:
    case LL_RCC_UART8_CLKSOURCE_IC9:
    case LL_RCC_UART9_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
34013ef6:	f7f5 fc55 	bl	340097a4 <LL_RCC_IC9_IsEnabled>
34013efa:	4603      	mov	r3, r0
34013efc:	2b00      	cmp	r3, #0
34013efe:	f000 80e8 	beq.w	340140d2 <RCCEx_GetUARTCLKFreq+0x42e>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
34013f02:	f7f5 fc71 	bl	340097e8 <LL_RCC_IC9_GetDivider>
34013f06:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
34013f08:	f7f5 fc60 	bl	340097cc <LL_RCC_IC9_GetSource>
34013f0c:	4603      	mov	r3, r0
34013f0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013f12:	d06f      	beq.n	34013ff4 <RCCEx_GetUARTCLKFreq+0x350>
34013f14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013f18:	d875      	bhi.n	34014006 <RCCEx_GetUARTCLKFreq+0x362>
34013f1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013f1e:	d060      	beq.n	34013fe2 <RCCEx_GetUARTCLKFreq+0x33e>
34013f20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013f24:	d86f      	bhi.n	34014006 <RCCEx_GetUARTCLKFreq+0x362>
34013f26:	2b00      	cmp	r3, #0
34013f28:	d003      	beq.n	34013f32 <RCCEx_GetUARTCLKFreq+0x28e>
34013f2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013f2e:	d04f      	beq.n	34013fd0 <RCCEx_GetUARTCLKFreq+0x32c>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013f30:	e069      	b.n	34014006 <RCCEx_GetUARTCLKFreq+0x362>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013f32:	f7fc fff5 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34013f36:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013f38:	68fa      	ldr	r2, [r7, #12]
34013f3a:	68bb      	ldr	r3, [r7, #8]
34013f3c:	fbb2 f3f3 	udiv	r3, r2, r3
34013f40:	60fb      	str	r3, [r7, #12]
            break;
34013f42:	e061      	b.n	34014008 <RCCEx_GetUARTCLKFreq+0x364>
34013f44:	07061c30 	.word	0x07061c30
34013f48:	07061830 	.word	0x07061830
34013f4c:	07061030 	.word	0x07061030
34013f50:	07060c30 	.word	0x07060c30
34013f54:	07060034 	.word	0x07060034
34013f58:	07051c30 	.word	0x07051c30
34013f5c:	07051830 	.word	0x07051830
34013f60:	07051030 	.word	0x07051030
34013f64:	07050c30 	.word	0x07050c30
34013f68:	07050034 	.word	0x07050034
34013f6c:	07041c30 	.word	0x07041c30
34013f70:	07041830 	.word	0x07041830
34013f74:	07041030 	.word	0x07041030
34013f78:	07040c30 	.word	0x07040c30
34013f7c:	07040034 	.word	0x07040034
34013f80:	07031c30 	.word	0x07031c30
34013f84:	07031830 	.word	0x07031830
34013f88:	07031030 	.word	0x07031030
34013f8c:	07030c30 	.word	0x07030c30
34013f90:	07030034 	.word	0x07030034
34013f94:	07021c30 	.word	0x07021c30
34013f98:	07021830 	.word	0x07021830
34013f9c:	07021030 	.word	0x07021030
34013fa0:	07020c30 	.word	0x07020c30
34013fa4:	07020034 	.word	0x07020034
34013fa8:	07011c30 	.word	0x07011c30
34013fac:	07011830 	.word	0x07011830
34013fb0:	07011030 	.word	0x07011030
34013fb4:	07010c30 	.word	0x07010c30
34013fb8:	07010034 	.word	0x07010034
34013fbc:	07001c30 	.word	0x07001c30
34013fc0:	07001830 	.word	0x07001830
34013fc4:	07001030 	.word	0x07001030
34013fc8:	07000034 	.word	0x07000034
34013fcc:	07000c30 	.word	0x07000c30
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013fd0:	f7fc ffec 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34013fd4:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013fd6:	68fa      	ldr	r2, [r7, #12]
34013fd8:	68bb      	ldr	r3, [r7, #8]
34013fda:	fbb2 f3f3 	udiv	r3, r2, r3
34013fde:	60fb      	str	r3, [r7, #12]
            break;
34013fe0:	e012      	b.n	34014008 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013fe2:	f7fd f829 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34013fe6:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013fe8:	68fa      	ldr	r2, [r7, #12]
34013fea:	68bb      	ldr	r3, [r7, #8]
34013fec:	fbb2 f3f3 	udiv	r3, r2, r3
34013ff0:	60fb      	str	r3, [r7, #12]
            break;
34013ff2:	e009      	b.n	34014008 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013ff4:	f7fd f866 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34013ff8:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013ffa:	68fa      	ldr	r2, [r7, #12]
34013ffc:	68bb      	ldr	r3, [r7, #8]
34013ffe:	fbb2 f3f3 	udiv	r3, r2, r3
34014002:	60fb      	str	r3, [r7, #12]
            break;
34014004:	e000      	b.n	34014008 <RCCEx_GetUARTCLKFreq+0x364>
            break;
34014006:	bf00      	nop
        }
      }
      break;
34014008:	e063      	b.n	340140d2 <RCCEx_GetUARTCLKFreq+0x42e>
    case LL_RCC_UART4_CLKSOURCE_IC14:
    case LL_RCC_UART5_CLKSOURCE_IC14:
    case LL_RCC_UART7_CLKSOURCE_IC14:
    case LL_RCC_UART8_CLKSOURCE_IC14:
    case LL_RCC_UART9_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3401400a:	f7f5 fccb 	bl	340099a4 <LL_RCC_IC14_IsEnabled>
3401400e:	4603      	mov	r3, r0
34014010:	2b00      	cmp	r3, #0
34014012:	d060      	beq.n	340140d6 <RCCEx_GetUARTCLKFreq+0x432>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
34014014:	f7f5 fce8 	bl	340099e8 <LL_RCC_IC14_GetDivider>
34014018:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3401401a:	f7f5 fcd7 	bl	340099cc <LL_RCC_IC14_GetSource>
3401401e:	4603      	mov	r3, r0
34014020:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014024:	d029      	beq.n	3401407a <RCCEx_GetUARTCLKFreq+0x3d6>
34014026:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401402a:	d82f      	bhi.n	3401408c <RCCEx_GetUARTCLKFreq+0x3e8>
3401402c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014030:	d01a      	beq.n	34014068 <RCCEx_GetUARTCLKFreq+0x3c4>
34014032:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014036:	d829      	bhi.n	3401408c <RCCEx_GetUARTCLKFreq+0x3e8>
34014038:	2b00      	cmp	r3, #0
3401403a:	d003      	beq.n	34014044 <RCCEx_GetUARTCLKFreq+0x3a0>
3401403c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34014040:	d009      	beq.n	34014056 <RCCEx_GetUARTCLKFreq+0x3b2>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34014042:	e023      	b.n	3401408c <RCCEx_GetUARTCLKFreq+0x3e8>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34014044:	f7fc ff6c 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34014048:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3401404a:	68fa      	ldr	r2, [r7, #12]
3401404c:	68bb      	ldr	r3, [r7, #8]
3401404e:	fbb2 f3f3 	udiv	r3, r2, r3
34014052:	60fb      	str	r3, [r7, #12]
            break;
34014054:	e01b      	b.n	3401408e <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34014056:	f7fc ffa9 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
3401405a:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3401405c:	68fa      	ldr	r2, [r7, #12]
3401405e:	68bb      	ldr	r3, [r7, #8]
34014060:	fbb2 f3f3 	udiv	r3, r2, r3
34014064:	60fb      	str	r3, [r7, #12]
            break;
34014066:	e012      	b.n	3401408e <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34014068:	f7fc ffe6 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3401406c:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3401406e:	68fa      	ldr	r2, [r7, #12]
34014070:	68bb      	ldr	r3, [r7, #8]
34014072:	fbb2 f3f3 	udiv	r3, r2, r3
34014076:	60fb      	str	r3, [r7, #12]
            break;
34014078:	e009      	b.n	3401408e <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401407a:	f7fd f823 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3401407e:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34014080:	68fa      	ldr	r2, [r7, #12]
34014082:	68bb      	ldr	r3, [r7, #8]
34014084:	fbb2 f3f3 	udiv	r3, r2, r3
34014088:	60fb      	str	r3, [r7, #12]
            break;
3401408a:	e000      	b.n	3401408e <RCCEx_GetUARTCLKFreq+0x3ea>
            break;
3401408c:	bf00      	nop
        }
      }
      break;
3401408e:	e022      	b.n	340140d6 <RCCEx_GetUARTCLKFreq+0x432>
    case LL_RCC_UART4_CLKSOURCE_HSI:
    case LL_RCC_UART5_CLKSOURCE_HSI:
    case LL_RCC_UART7_CLKSOURCE_HSI:
    case LL_RCC_UART8_CLKSOURCE_HSI:
    case LL_RCC_UART9_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34014090:	f7f4 fb64 	bl	3400875c <LL_RCC_HSI_IsReady>
34014094:	4603      	mov	r3, r0
34014096:	2b00      	cmp	r3, #0
34014098:	d01f      	beq.n	340140da <RCCEx_GetUARTCLKFreq+0x436>
      {
        uart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3401409a:	f7f4 fb71 	bl	34008780 <LL_RCC_HSI_GetDivider>
3401409e:	4603      	mov	r3, r0
340140a0:	09db      	lsrs	r3, r3, #7
340140a2:	4a13      	ldr	r2, [pc, #76]	@ (340140f0 <RCCEx_GetUARTCLKFreq+0x44c>)
340140a4:	fa22 f303 	lsr.w	r3, r2, r3
340140a8:	60fb      	str	r3, [r7, #12]
      }
      break;
340140aa:	e016      	b.n	340140da <RCCEx_GetUARTCLKFreq+0x436>
    case LL_RCC_UART4_CLKSOURCE_MSI:
    case LL_RCC_UART5_CLKSOURCE_MSI:
    case LL_RCC_UART7_CLKSOURCE_MSI:
    case LL_RCC_UART8_CLKSOURCE_MSI:
    case LL_RCC_UART9_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
340140ac:	f7f4 fb76 	bl	3400879c <LL_RCC_MSI_IsReady>
340140b0:	4603      	mov	r3, r0
340140b2:	2b00      	cmp	r3, #0
340140b4:	d013      	beq.n	340140de <RCCEx_GetUARTCLKFreq+0x43a>
      {
        uart_frequency = MSI_VALUE;
340140b6:	4b0f      	ldr	r3, [pc, #60]	@ (340140f4 <RCCEx_GetUARTCLKFreq+0x450>)
340140b8:	60fb      	str	r3, [r7, #12]
      }
      break;
340140ba:	e010      	b.n	340140de <RCCEx_GetUARTCLKFreq+0x43a>
    case LL_RCC_UART4_CLKSOURCE_LSE:
    case LL_RCC_UART5_CLKSOURCE_LSE:
    case LL_RCC_UART7_CLKSOURCE_LSE:
    case LL_RCC_UART8_CLKSOURCE_LSE:
    case LL_RCC_UART9_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
340140bc:	f7f4 fb8e 	bl	340087dc <LL_RCC_LSE_IsReady>
340140c0:	4603      	mov	r3, r0
340140c2:	2b00      	cmp	r3, #0
340140c4:	d00d      	beq.n	340140e2 <RCCEx_GetUARTCLKFreq+0x43e>
      {
        uart_frequency = LSE_VALUE;
340140c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
340140ca:	60fb      	str	r3, [r7, #12]
      }
      break;
340140cc:	e009      	b.n	340140e2 <RCCEx_GetUARTCLKFreq+0x43e>

    default:
      /* Unexpected case */
      break;
340140ce:	bf00      	nop
340140d0:	e008      	b.n	340140e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
340140d2:	bf00      	nop
340140d4:	e006      	b.n	340140e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
340140d6:	bf00      	nop
340140d8:	e004      	b.n	340140e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
340140da:	bf00      	nop
340140dc:	e002      	b.n	340140e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
340140de:	bf00      	nop
340140e0:	e000      	b.n	340140e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
340140e2:	bf00      	nop
  }

  return uart_frequency;
340140e4:	68fb      	ldr	r3, [r7, #12]
}
340140e6:	4618      	mov	r0, r3
340140e8:	3710      	adds	r7, #16
340140ea:	46bd      	mov	sp, r7
340140ec:	bd80      	pop	{r7, pc}
340140ee:	bf00      	nop
340140f0:	03d09000 	.word	0x03d09000
340140f4:	003d0900 	.word	0x003d0900

340140f8 <RCCEx_GetUSARTCLKFreq>:
  *         @arg @ref RCCEx_USART10_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUSARTCLKFreq(uint32_t USARTxSource)
{
340140f8:	b580      	push	{r7, lr}
340140fa:	b084      	sub	sp, #16
340140fc:	af00      	add	r7, sp, #0
340140fe:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = RCC_PERIPH_FREQUENCY_NO;
34014100:	2300      	movs	r3, #0
34014102:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
34014104:	6878      	ldr	r0, [r7, #4]
34014106:	f7f4 ff11 	bl	34008f2c <LL_RCC_GetUSARTClockSource>
3401410a:	4603      	mov	r3, r0
3401410c:	4aa2      	ldr	r2, [pc, #648]	@ (34014398 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3401410e:	4293      	cmp	r3, r2
34014110:	f000 81e8 	beq.w	340144e4 <RCCEx_GetUSARTCLKFreq+0x3ec>
34014114:	4aa0      	ldr	r2, [pc, #640]	@ (34014398 <RCCEx_GetUSARTCLKFreq+0x2a0>)
34014116:	4293      	cmp	r3, r2
34014118:	f200 8203 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401411c:	4a9f      	ldr	r2, [pc, #636]	@ (3401439c <RCCEx_GetUSARTCLKFreq+0x2a4>)
3401411e:	4293      	cmp	r3, r2
34014120:	f000 81e0 	beq.w	340144e4 <RCCEx_GetUSARTCLKFreq+0x3ec>
34014124:	4a9d      	ldr	r2, [pc, #628]	@ (3401439c <RCCEx_GetUSARTCLKFreq+0x2a4>)
34014126:	4293      	cmp	r3, r2
34014128:	f200 81fb 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401412c:	4a9c      	ldr	r2, [pc, #624]	@ (340143a0 <RCCEx_GetUSARTCLKFreq+0x2a8>)
3401412e:	4293      	cmp	r3, r2
34014130:	f000 81d8 	beq.w	340144e4 <RCCEx_GetUSARTCLKFreq+0x3ec>
34014134:	4a9a      	ldr	r2, [pc, #616]	@ (340143a0 <RCCEx_GetUSARTCLKFreq+0x2a8>)
34014136:	4293      	cmp	r3, r2
34014138:	f200 81f3 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401413c:	4a99      	ldr	r2, [pc, #612]	@ (340143a4 <RCCEx_GetUSARTCLKFreq+0x2ac>)
3401413e:	4293      	cmp	r3, r2
34014140:	f000 81d0 	beq.w	340144e4 <RCCEx_GetUSARTCLKFreq+0x3ec>
34014144:	4a97      	ldr	r2, [pc, #604]	@ (340143a4 <RCCEx_GetUSARTCLKFreq+0x2ac>)
34014146:	4293      	cmp	r3, r2
34014148:	f200 81eb 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401414c:	4a96      	ldr	r2, [pc, #600]	@ (340143a8 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3401414e:	4293      	cmp	r3, r2
34014150:	f000 81c8 	beq.w	340144e4 <RCCEx_GetUSARTCLKFreq+0x3ec>
34014154:	4a94      	ldr	r2, [pc, #592]	@ (340143a8 <RCCEx_GetUSARTCLKFreq+0x2b0>)
34014156:	4293      	cmp	r3, r2
34014158:	f200 81e3 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401415c:	4a93      	ldr	r2, [pc, #588]	@ (340143ac <RCCEx_GetUSARTCLKFreq+0x2b4>)
3401415e:	4293      	cmp	r3, r2
34014160:	f000 81ce 	beq.w	34014500 <RCCEx_GetUSARTCLKFreq+0x408>
34014164:	4a91      	ldr	r2, [pc, #580]	@ (340143ac <RCCEx_GetUSARTCLKFreq+0x2b4>)
34014166:	4293      	cmp	r3, r2
34014168:	f200 81db 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401416c:	4a90      	ldr	r2, [pc, #576]	@ (340143b0 <RCCEx_GetUSARTCLKFreq+0x2b8>)
3401416e:	4293      	cmp	r3, r2
34014170:	f000 81c6 	beq.w	34014500 <RCCEx_GetUSARTCLKFreq+0x408>
34014174:	4a8e      	ldr	r2, [pc, #568]	@ (340143b0 <RCCEx_GetUSARTCLKFreq+0x2b8>)
34014176:	4293      	cmp	r3, r2
34014178:	f200 81d3 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401417c:	4a8d      	ldr	r2, [pc, #564]	@ (340143b4 <RCCEx_GetUSARTCLKFreq+0x2bc>)
3401417e:	4293      	cmp	r3, r2
34014180:	f000 81be 	beq.w	34014500 <RCCEx_GetUSARTCLKFreq+0x408>
34014184:	4a8b      	ldr	r2, [pc, #556]	@ (340143b4 <RCCEx_GetUSARTCLKFreq+0x2bc>)
34014186:	4293      	cmp	r3, r2
34014188:	f200 81cb 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401418c:	4a8a      	ldr	r2, [pc, #552]	@ (340143b8 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3401418e:	4293      	cmp	r3, r2
34014190:	f000 81b6 	beq.w	34014500 <RCCEx_GetUSARTCLKFreq+0x408>
34014194:	4a88      	ldr	r2, [pc, #544]	@ (340143b8 <RCCEx_GetUSARTCLKFreq+0x2c0>)
34014196:	4293      	cmp	r3, r2
34014198:	f200 81c3 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401419c:	4a87      	ldr	r2, [pc, #540]	@ (340143bc <RCCEx_GetUSARTCLKFreq+0x2c4>)
3401419e:	4293      	cmp	r3, r2
340141a0:	f000 81ae 	beq.w	34014500 <RCCEx_GetUSARTCLKFreq+0x408>
340141a4:	4a85      	ldr	r2, [pc, #532]	@ (340143bc <RCCEx_GetUSARTCLKFreq+0x2c4>)
340141a6:	4293      	cmp	r3, r2
340141a8:	f200 81bb 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340141ac:	4a84      	ldr	r2, [pc, #528]	@ (340143c0 <RCCEx_GetUSARTCLKFreq+0x2c8>)
340141ae:	4293      	cmp	r3, r2
340141b0:	f000 81ae 	beq.w	34014510 <RCCEx_GetUSARTCLKFreq+0x418>
340141b4:	4a82      	ldr	r2, [pc, #520]	@ (340143c0 <RCCEx_GetUSARTCLKFreq+0x2c8>)
340141b6:	4293      	cmp	r3, r2
340141b8:	f200 81b3 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340141bc:	4a81      	ldr	r2, [pc, #516]	@ (340143c4 <RCCEx_GetUSARTCLKFreq+0x2cc>)
340141be:	4293      	cmp	r3, r2
340141c0:	f000 81a6 	beq.w	34014510 <RCCEx_GetUSARTCLKFreq+0x418>
340141c4:	4a7f      	ldr	r2, [pc, #508]	@ (340143c4 <RCCEx_GetUSARTCLKFreq+0x2cc>)
340141c6:	4293      	cmp	r3, r2
340141c8:	f200 81ab 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340141cc:	4a7e      	ldr	r2, [pc, #504]	@ (340143c8 <RCCEx_GetUSARTCLKFreq+0x2d0>)
340141ce:	4293      	cmp	r3, r2
340141d0:	f000 819e 	beq.w	34014510 <RCCEx_GetUSARTCLKFreq+0x418>
340141d4:	4a7c      	ldr	r2, [pc, #496]	@ (340143c8 <RCCEx_GetUSARTCLKFreq+0x2d0>)
340141d6:	4293      	cmp	r3, r2
340141d8:	f200 81a3 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340141dc:	4a7b      	ldr	r2, [pc, #492]	@ (340143cc <RCCEx_GetUSARTCLKFreq+0x2d4>)
340141de:	4293      	cmp	r3, r2
340141e0:	f000 8196 	beq.w	34014510 <RCCEx_GetUSARTCLKFreq+0x418>
340141e4:	4a79      	ldr	r2, [pc, #484]	@ (340143cc <RCCEx_GetUSARTCLKFreq+0x2d4>)
340141e6:	4293      	cmp	r3, r2
340141e8:	f200 819b 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340141ec:	4a78      	ldr	r2, [pc, #480]	@ (340143d0 <RCCEx_GetUSARTCLKFreq+0x2d8>)
340141ee:	4293      	cmp	r3, r2
340141f0:	f000 818e 	beq.w	34014510 <RCCEx_GetUSARTCLKFreq+0x418>
340141f4:	4a76      	ldr	r2, [pc, #472]	@ (340143d0 <RCCEx_GetUSARTCLKFreq+0x2d8>)
340141f6:	4293      	cmp	r3, r2
340141f8:	f200 8193 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340141fc:	4a75      	ldr	r2, [pc, #468]	@ (340143d4 <RCCEx_GetUSARTCLKFreq+0x2dc>)
340141fe:	4293      	cmp	r3, r2
34014200:	f000 812d 	beq.w	3401445e <RCCEx_GetUSARTCLKFreq+0x366>
34014204:	4a73      	ldr	r2, [pc, #460]	@ (340143d4 <RCCEx_GetUSARTCLKFreq+0x2dc>)
34014206:	4293      	cmp	r3, r2
34014208:	f200 818b 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401420c:	4a72      	ldr	r2, [pc, #456]	@ (340143d8 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3401420e:	4293      	cmp	r3, r2
34014210:	f000 8125 	beq.w	3401445e <RCCEx_GetUSARTCLKFreq+0x366>
34014214:	4a70      	ldr	r2, [pc, #448]	@ (340143d8 <RCCEx_GetUSARTCLKFreq+0x2e0>)
34014216:	4293      	cmp	r3, r2
34014218:	f200 8183 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401421c:	4a6f      	ldr	r2, [pc, #444]	@ (340143dc <RCCEx_GetUSARTCLKFreq+0x2e4>)
3401421e:	4293      	cmp	r3, r2
34014220:	f000 811d 	beq.w	3401445e <RCCEx_GetUSARTCLKFreq+0x366>
34014224:	4a6d      	ldr	r2, [pc, #436]	@ (340143dc <RCCEx_GetUSARTCLKFreq+0x2e4>)
34014226:	4293      	cmp	r3, r2
34014228:	f200 817b 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401422c:	4a6c      	ldr	r2, [pc, #432]	@ (340143e0 <RCCEx_GetUSARTCLKFreq+0x2e8>)
3401422e:	4293      	cmp	r3, r2
34014230:	f000 8115 	beq.w	3401445e <RCCEx_GetUSARTCLKFreq+0x366>
34014234:	4a6a      	ldr	r2, [pc, #424]	@ (340143e0 <RCCEx_GetUSARTCLKFreq+0x2e8>)
34014236:	4293      	cmp	r3, r2
34014238:	f200 8173 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401423c:	4a69      	ldr	r2, [pc, #420]	@ (340143e4 <RCCEx_GetUSARTCLKFreq+0x2ec>)
3401423e:	4293      	cmp	r3, r2
34014240:	f000 810d 	beq.w	3401445e <RCCEx_GetUSARTCLKFreq+0x366>
34014244:	4a67      	ldr	r2, [pc, #412]	@ (340143e4 <RCCEx_GetUSARTCLKFreq+0x2ec>)
34014246:	4293      	cmp	r3, r2
34014248:	f200 816b 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401424c:	4a66      	ldr	r2, [pc, #408]	@ (340143e8 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3401424e:	4293      	cmp	r3, r2
34014250:	d07b      	beq.n	3401434a <RCCEx_GetUSARTCLKFreq+0x252>
34014252:	4a65      	ldr	r2, [pc, #404]	@ (340143e8 <RCCEx_GetUSARTCLKFreq+0x2f0>)
34014254:	4293      	cmp	r3, r2
34014256:	f200 8164 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
3401425a:	4a64      	ldr	r2, [pc, #400]	@ (340143ec <RCCEx_GetUSARTCLKFreq+0x2f4>)
3401425c:	4293      	cmp	r3, r2
3401425e:	d074      	beq.n	3401434a <RCCEx_GetUSARTCLKFreq+0x252>
34014260:	4a62      	ldr	r2, [pc, #392]	@ (340143ec <RCCEx_GetUSARTCLKFreq+0x2f4>)
34014262:	4293      	cmp	r3, r2
34014264:	f200 815d 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
34014268:	4a61      	ldr	r2, [pc, #388]	@ (340143f0 <RCCEx_GetUSARTCLKFreq+0x2f8>)
3401426a:	4293      	cmp	r3, r2
3401426c:	d06d      	beq.n	3401434a <RCCEx_GetUSARTCLKFreq+0x252>
3401426e:	4a60      	ldr	r2, [pc, #384]	@ (340143f0 <RCCEx_GetUSARTCLKFreq+0x2f8>)
34014270:	4293      	cmp	r3, r2
34014272:	f200 8156 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
34014276:	4a5f      	ldr	r2, [pc, #380]	@ (340143f4 <RCCEx_GetUSARTCLKFreq+0x2fc>)
34014278:	4293      	cmp	r3, r2
3401427a:	d066      	beq.n	3401434a <RCCEx_GetUSARTCLKFreq+0x252>
3401427c:	4a5d      	ldr	r2, [pc, #372]	@ (340143f4 <RCCEx_GetUSARTCLKFreq+0x2fc>)
3401427e:	4293      	cmp	r3, r2
34014280:	f200 814f 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
34014284:	4a5c      	ldr	r2, [pc, #368]	@ (340143f8 <RCCEx_GetUSARTCLKFreq+0x300>)
34014286:	4293      	cmp	r3, r2
34014288:	d05f      	beq.n	3401434a <RCCEx_GetUSARTCLKFreq+0x252>
3401428a:	4a5b      	ldr	r2, [pc, #364]	@ (340143f8 <RCCEx_GetUSARTCLKFreq+0x300>)
3401428c:	4293      	cmp	r3, r2
3401428e:	f200 8148 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
34014292:	4a5a      	ldr	r2, [pc, #360]	@ (340143fc <RCCEx_GetUSARTCLKFreq+0x304>)
34014294:	4293      	cmp	r3, r2
34014296:	d053      	beq.n	34014340 <RCCEx_GetUSARTCLKFreq+0x248>
34014298:	4a58      	ldr	r2, [pc, #352]	@ (340143fc <RCCEx_GetUSARTCLKFreq+0x304>)
3401429a:	4293      	cmp	r3, r2
3401429c:	f200 8141 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340142a0:	4a57      	ldr	r2, [pc, #348]	@ (34014400 <RCCEx_GetUSARTCLKFreq+0x308>)
340142a2:	4293      	cmp	r3, r2
340142a4:	d04c      	beq.n	34014340 <RCCEx_GetUSARTCLKFreq+0x248>
340142a6:	4a56      	ldr	r2, [pc, #344]	@ (34014400 <RCCEx_GetUSARTCLKFreq+0x308>)
340142a8:	4293      	cmp	r3, r2
340142aa:	f200 813a 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340142ae:	4a55      	ldr	r2, [pc, #340]	@ (34014404 <RCCEx_GetUSARTCLKFreq+0x30c>)
340142b0:	4293      	cmp	r3, r2
340142b2:	d045      	beq.n	34014340 <RCCEx_GetUSARTCLKFreq+0x248>
340142b4:	4a53      	ldr	r2, [pc, #332]	@ (34014404 <RCCEx_GetUSARTCLKFreq+0x30c>)
340142b6:	4293      	cmp	r3, r2
340142b8:	f200 8133 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340142bc:	4a52      	ldr	r2, [pc, #328]	@ (34014408 <RCCEx_GetUSARTCLKFreq+0x310>)
340142be:	4293      	cmp	r3, r2
340142c0:	d03e      	beq.n	34014340 <RCCEx_GetUSARTCLKFreq+0x248>
340142c2:	4a51      	ldr	r2, [pc, #324]	@ (34014408 <RCCEx_GetUSARTCLKFreq+0x310>)
340142c4:	4293      	cmp	r3, r2
340142c6:	f200 812c 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340142ca:	4a50      	ldr	r2, [pc, #320]	@ (3401440c <RCCEx_GetUSARTCLKFreq+0x314>)
340142cc:	4293      	cmp	r3, r2
340142ce:	d037      	beq.n	34014340 <RCCEx_GetUSARTCLKFreq+0x248>
340142d0:	4a4e      	ldr	r2, [pc, #312]	@ (3401440c <RCCEx_GetUSARTCLKFreq+0x314>)
340142d2:	4293      	cmp	r3, r2
340142d4:	f200 8125 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340142d8:	4a4d      	ldr	r2, [pc, #308]	@ (34014410 <RCCEx_GetUSARTCLKFreq+0x318>)
340142da:	4293      	cmp	r3, r2
340142dc:	d018      	beq.n	34014310 <RCCEx_GetUSARTCLKFreq+0x218>
340142de:	4a4c      	ldr	r2, [pc, #304]	@ (34014410 <RCCEx_GetUSARTCLKFreq+0x318>)
340142e0:	4293      	cmp	r3, r2
340142e2:	f200 811e 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340142e6:	4a4b      	ldr	r2, [pc, #300]	@ (34014414 <RCCEx_GetUSARTCLKFreq+0x31c>)
340142e8:	4293      	cmp	r3, r2
340142ea:	d01d      	beq.n	34014328 <RCCEx_GetUSARTCLKFreq+0x230>
340142ec:	4a49      	ldr	r2, [pc, #292]	@ (34014414 <RCCEx_GetUSARTCLKFreq+0x31c>)
340142ee:	4293      	cmp	r3, r2
340142f0:	f200 8117 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
340142f4:	4a48      	ldr	r2, [pc, #288]	@ (34014418 <RCCEx_GetUSARTCLKFreq+0x320>)
340142f6:	4293      	cmp	r3, r2
340142f8:	d00a      	beq.n	34014310 <RCCEx_GetUSARTCLKFreq+0x218>
340142fa:	4a47      	ldr	r2, [pc, #284]	@ (34014418 <RCCEx_GetUSARTCLKFreq+0x320>)
340142fc:	4293      	cmp	r3, r2
340142fe:	f200 8110 	bhi.w	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
34014302:	4a46      	ldr	r2, [pc, #280]	@ (3401441c <RCCEx_GetUSARTCLKFreq+0x324>)
34014304:	4293      	cmp	r3, r2
34014306:	d003      	beq.n	34014310 <RCCEx_GetUSARTCLKFreq+0x218>
34014308:	4a45      	ldr	r2, [pc, #276]	@ (34014420 <RCCEx_GetUSARTCLKFreq+0x328>)
3401430a:	4293      	cmp	r3, r2
3401430c:	d00c      	beq.n	34014328 <RCCEx_GetUSARTCLKFreq+0x230>
      }
      break;

    default:
      /* Unexpected case */
      break;
3401430e:	e108      	b.n	34014522 <RCCEx_GetUSARTCLKFreq+0x42a>
      usart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34014310:	f7f3 fe26 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34014314:	4603      	mov	r3, r0
34014316:	4618      	mov	r0, r3
34014318:	f7fc ff1a 	bl	34011150 <RCCEx_GetHCLKFreq>
3401431c:	4603      	mov	r3, r0
3401431e:	4618      	mov	r0, r3
34014320:	f7fc ff37 	bl	34011192 <RCCEx_GetPCLK2Freq>
34014324:	60f8      	str	r0, [r7, #12]
      break;
34014326:	e107      	b.n	34014538 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34014328:	f7f3 fe1a 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
3401432c:	4603      	mov	r3, r0
3401432e:	4618      	mov	r0, r3
34014330:	f7fc ff0e 	bl	34011150 <RCCEx_GetHCLKFreq>
34014334:	4603      	mov	r3, r0
34014336:	4618      	mov	r0, r3
34014338:	f7fc ff1b 	bl	34011172 <RCCEx_GetPCLK1Freq>
3401433c:	60f8      	str	r0, [r7, #12]
      break;
3401433e:	e0fb      	b.n	34014538 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34014340:	2007      	movs	r0, #7
34014342:	f7fd f9f1 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34014346:	60f8      	str	r0, [r7, #12]
      break;
34014348:	e0f6      	b.n	34014538 <RCCEx_GetUSARTCLKFreq+0x440>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3401434a:	f7f5 fa2b 	bl	340097a4 <LL_RCC_IC9_IsEnabled>
3401434e:	4603      	mov	r3, r0
34014350:	2b00      	cmp	r3, #0
34014352:	f000 80e8 	beq.w	34014526 <RCCEx_GetUSARTCLKFreq+0x42e>
        ic_divider = LL_RCC_IC9_GetDivider();
34014356:	f7f5 fa47 	bl	340097e8 <LL_RCC_IC9_GetDivider>
3401435a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3401435c:	f7f5 fa36 	bl	340097cc <LL_RCC_IC9_GetSource>
34014360:	4603      	mov	r3, r0
34014362:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014366:	d06f      	beq.n	34014448 <RCCEx_GetUSARTCLKFreq+0x350>
34014368:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401436c:	d875      	bhi.n	3401445a <RCCEx_GetUSARTCLKFreq+0x362>
3401436e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014372:	d060      	beq.n	34014436 <RCCEx_GetUSARTCLKFreq+0x33e>
34014374:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014378:	d86f      	bhi.n	3401445a <RCCEx_GetUSARTCLKFreq+0x362>
3401437a:	2b00      	cmp	r3, #0
3401437c:	d003      	beq.n	34014386 <RCCEx_GetUSARTCLKFreq+0x28e>
3401437e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34014382:	d04f      	beq.n	34014424 <RCCEx_GetUSARTCLKFreq+0x32c>
            break;
34014384:	e069      	b.n	3401445a <RCCEx_GetUSARTCLKFreq+0x362>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34014386:	f7fc fdcb 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
3401438a:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3401438c:	68fa      	ldr	r2, [r7, #12]
3401438e:	68bb      	ldr	r3, [r7, #8]
34014390:	fbb2 f3f3 	udiv	r3, r2, r3
34014394:	60fb      	str	r3, [r7, #12]
            break;
34014396:	e061      	b.n	3401445c <RCCEx_GetUSARTCLKFreq+0x364>
34014398:	07061430 	.word	0x07061430
3401439c:	07060830 	.word	0x07060830
340143a0:	07060434 	.word	0x07060434
340143a4:	07060430 	.word	0x07060430
340143a8:	07060030 	.word	0x07060030
340143ac:	07051430 	.word	0x07051430
340143b0:	07050830 	.word	0x07050830
340143b4:	07050434 	.word	0x07050434
340143b8:	07050430 	.word	0x07050430
340143bc:	07050030 	.word	0x07050030
340143c0:	07041430 	.word	0x07041430
340143c4:	07040830 	.word	0x07040830
340143c8:	07040434 	.word	0x07040434
340143cc:	07040430 	.word	0x07040430
340143d0:	07040030 	.word	0x07040030
340143d4:	07031430 	.word	0x07031430
340143d8:	07030830 	.word	0x07030830
340143dc:	07030434 	.word	0x07030434
340143e0:	07030430 	.word	0x07030430
340143e4:	07030030 	.word	0x07030030
340143e8:	07021430 	.word	0x07021430
340143ec:	07020830 	.word	0x07020830
340143f0:	07020434 	.word	0x07020434
340143f4:	07020430 	.word	0x07020430
340143f8:	07020030 	.word	0x07020030
340143fc:	07011430 	.word	0x07011430
34014400:	07010830 	.word	0x07010830
34014404:	07010434 	.word	0x07010434
34014408:	07010430 	.word	0x07010430
3401440c:	07010030 	.word	0x07010030
34014410:	07001430 	.word	0x07001430
34014414:	07000830 	.word	0x07000830
34014418:	07000434 	.word	0x07000434
3401441c:	07000030 	.word	0x07000030
34014420:	07000430 	.word	0x07000430
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34014424:	f7fc fdc2 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34014428:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3401442a:	68fa      	ldr	r2, [r7, #12]
3401442c:	68bb      	ldr	r3, [r7, #8]
3401442e:	fbb2 f3f3 	udiv	r3, r2, r3
34014432:	60fb      	str	r3, [r7, #12]
            break;
34014434:	e012      	b.n	3401445c <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34014436:	f7fc fdff 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3401443a:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3401443c:	68fa      	ldr	r2, [r7, #12]
3401443e:	68bb      	ldr	r3, [r7, #8]
34014440:	fbb2 f3f3 	udiv	r3, r2, r3
34014444:	60fb      	str	r3, [r7, #12]
            break;
34014446:	e009      	b.n	3401445c <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34014448:	f7fc fe3c 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3401444c:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3401444e:	68fa      	ldr	r2, [r7, #12]
34014450:	68bb      	ldr	r3, [r7, #8]
34014452:	fbb2 f3f3 	udiv	r3, r2, r3
34014456:	60fb      	str	r3, [r7, #12]
            break;
34014458:	e000      	b.n	3401445c <RCCEx_GetUSARTCLKFreq+0x364>
            break;
3401445a:	bf00      	nop
      break;
3401445c:	e063      	b.n	34014526 <RCCEx_GetUSARTCLKFreq+0x42e>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3401445e:	f7f5 faa1 	bl	340099a4 <LL_RCC_IC14_IsEnabled>
34014462:	4603      	mov	r3, r0
34014464:	2b00      	cmp	r3, #0
34014466:	d060      	beq.n	3401452a <RCCEx_GetUSARTCLKFreq+0x432>
        ic_divider = LL_RCC_IC14_GetDivider();
34014468:	f7f5 fabe 	bl	340099e8 <LL_RCC_IC14_GetDivider>
3401446c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3401446e:	f7f5 faad 	bl	340099cc <LL_RCC_IC14_GetSource>
34014472:	4603      	mov	r3, r0
34014474:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014478:	d029      	beq.n	340144ce <RCCEx_GetUSARTCLKFreq+0x3d6>
3401447a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401447e:	d82f      	bhi.n	340144e0 <RCCEx_GetUSARTCLKFreq+0x3e8>
34014480:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014484:	d01a      	beq.n	340144bc <RCCEx_GetUSARTCLKFreq+0x3c4>
34014486:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401448a:	d829      	bhi.n	340144e0 <RCCEx_GetUSARTCLKFreq+0x3e8>
3401448c:	2b00      	cmp	r3, #0
3401448e:	d003      	beq.n	34014498 <RCCEx_GetUSARTCLKFreq+0x3a0>
34014490:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34014494:	d009      	beq.n	340144aa <RCCEx_GetUSARTCLKFreq+0x3b2>
            break;
34014496:	e023      	b.n	340144e0 <RCCEx_GetUSARTCLKFreq+0x3e8>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34014498:	f7fc fd42 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
3401449c:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3401449e:	68fa      	ldr	r2, [r7, #12]
340144a0:	68bb      	ldr	r3, [r7, #8]
340144a2:	fbb2 f3f3 	udiv	r3, r2, r3
340144a6:	60fb      	str	r3, [r7, #12]
            break;
340144a8:	e01b      	b.n	340144e2 <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340144aa:	f7fc fd7f 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
340144ae:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
340144b0:	68fa      	ldr	r2, [r7, #12]
340144b2:	68bb      	ldr	r3, [r7, #8]
340144b4:	fbb2 f3f3 	udiv	r3, r2, r3
340144b8:	60fb      	str	r3, [r7, #12]
            break;
340144ba:	e012      	b.n	340144e2 <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340144bc:	f7fc fdbc 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
340144c0:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
340144c2:	68fa      	ldr	r2, [r7, #12]
340144c4:	68bb      	ldr	r3, [r7, #8]
340144c6:	fbb2 f3f3 	udiv	r3, r2, r3
340144ca:	60fb      	str	r3, [r7, #12]
            break;
340144cc:	e009      	b.n	340144e2 <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340144ce:	f7fc fdf9 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
340144d2:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
340144d4:	68fa      	ldr	r2, [r7, #12]
340144d6:	68bb      	ldr	r3, [r7, #8]
340144d8:	fbb2 f3f3 	udiv	r3, r2, r3
340144dc:	60fb      	str	r3, [r7, #12]
            break;
340144de:	e000      	b.n	340144e2 <RCCEx_GetUSARTCLKFreq+0x3ea>
            break;
340144e0:	bf00      	nop
      break;
340144e2:	e022      	b.n	3401452a <RCCEx_GetUSARTCLKFreq+0x432>
      if (LL_RCC_HSI_IsReady() != 0U)
340144e4:	f7f4 f93a 	bl	3400875c <LL_RCC_HSI_IsReady>
340144e8:	4603      	mov	r3, r0
340144ea:	2b00      	cmp	r3, #0
340144ec:	d01f      	beq.n	3401452e <RCCEx_GetUSARTCLKFreq+0x436>
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340144ee:	f7f4 f947 	bl	34008780 <LL_RCC_HSI_GetDivider>
340144f2:	4603      	mov	r3, r0
340144f4:	09db      	lsrs	r3, r3, #7
340144f6:	4a13      	ldr	r2, [pc, #76]	@ (34014544 <RCCEx_GetUSARTCLKFreq+0x44c>)
340144f8:	fa22 f303 	lsr.w	r3, r2, r3
340144fc:	60fb      	str	r3, [r7, #12]
      break;
340144fe:	e016      	b.n	3401452e <RCCEx_GetUSARTCLKFreq+0x436>
      if (LL_RCC_MSI_IsReady() != 0U)
34014500:	f7f4 f94c 	bl	3400879c <LL_RCC_MSI_IsReady>
34014504:	4603      	mov	r3, r0
34014506:	2b00      	cmp	r3, #0
34014508:	d013      	beq.n	34014532 <RCCEx_GetUSARTCLKFreq+0x43a>
        usart_frequency = MSI_VALUE;
3401450a:	4b0f      	ldr	r3, [pc, #60]	@ (34014548 <RCCEx_GetUSARTCLKFreq+0x450>)
3401450c:	60fb      	str	r3, [r7, #12]
      break;
3401450e:	e010      	b.n	34014532 <RCCEx_GetUSARTCLKFreq+0x43a>
      if (LL_RCC_LSE_IsReady() != 0U)
34014510:	f7f4 f964 	bl	340087dc <LL_RCC_LSE_IsReady>
34014514:	4603      	mov	r3, r0
34014516:	2b00      	cmp	r3, #0
34014518:	d00d      	beq.n	34014536 <RCCEx_GetUSARTCLKFreq+0x43e>
        usart_frequency = LSE_VALUE;
3401451a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3401451e:	60fb      	str	r3, [r7, #12]
      break;
34014520:	e009      	b.n	34014536 <RCCEx_GetUSARTCLKFreq+0x43e>
      break;
34014522:	bf00      	nop
34014524:	e008      	b.n	34014538 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
34014526:	bf00      	nop
34014528:	e006      	b.n	34014538 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3401452a:	bf00      	nop
3401452c:	e004      	b.n	34014538 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3401452e:	bf00      	nop
34014530:	e002      	b.n	34014538 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
34014532:	bf00      	nop
34014534:	e000      	b.n	34014538 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
34014536:	bf00      	nop
  }

  return usart_frequency;
34014538:	68fb      	ldr	r3, [r7, #12]
}
3401453a:	4618      	mov	r0, r3
3401453c:	3710      	adds	r7, #16
3401453e:	46bd      	mov	sp, r7
34014540:	bd80      	pop	{r7, pc}
34014542:	bf00      	nop
34014544:	03d09000 	.word	0x03d09000
34014548:	003d0900 	.word	0x003d0900

3401454c <RCCEx_GetOTGPHYCLKFreq>:
  *         @arg @ref RCCEx_USB_OTGHS2_Clock_Source
  * @retval OTGPHY clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCLKFreq(uint32_t OTGPHYxSource)
{
3401454c:	b580      	push	{r7, lr}
3401454e:	b084      	sub	sp, #16
34014550:	af00      	add	r7, sp, #0
34014552:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
34014554:	2300      	movs	r3, #0
34014556:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
34014558:	6878      	ldr	r0, [r7, #4]
3401455a:	f7f4 fcff 	bl	34008f5c <LL_RCC_GetUSBClockSource>
3401455e:	4603      	mov	r3, r0
34014560:	4a4b      	ldr	r2, [pc, #300]	@ (34014690 <RCCEx_GetOTGPHYCLKFreq+0x144>)
34014562:	4293      	cmp	r3, r2
34014564:	d035      	beq.n	340145d2 <RCCEx_GetOTGPHYCLKFreq+0x86>
34014566:	4a4a      	ldr	r2, [pc, #296]	@ (34014690 <RCCEx_GetOTGPHYCLKFreq+0x144>)
34014568:	4293      	cmp	r3, r2
3401456a:	f200 8085 	bhi.w	34014678 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3401456e:	4a49      	ldr	r2, [pc, #292]	@ (34014694 <RCCEx_GetOTGPHYCLKFreq+0x148>)
34014570:	4293      	cmp	r3, r2
34014572:	d02e      	beq.n	340145d2 <RCCEx_GetOTGPHYCLKFreq+0x86>
34014574:	4a47      	ldr	r2, [pc, #284]	@ (34014694 <RCCEx_GetOTGPHYCLKFreq+0x148>)
34014576:	4293      	cmp	r3, r2
34014578:	d87e      	bhi.n	34014678 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3401457a:	4a47      	ldr	r2, [pc, #284]	@ (34014698 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3401457c:	4293      	cmp	r3, r2
3401457e:	d038      	beq.n	340145f2 <RCCEx_GetOTGPHYCLKFreq+0xa6>
34014580:	4a45      	ldr	r2, [pc, #276]	@ (34014698 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
34014582:	4293      	cmp	r3, r2
34014584:	d878      	bhi.n	34014678 <RCCEx_GetOTGPHYCLKFreq+0x12c>
34014586:	4a45      	ldr	r2, [pc, #276]	@ (3401469c <RCCEx_GetOTGPHYCLKFreq+0x150>)
34014588:	4293      	cmp	r3, r2
3401458a:	d032      	beq.n	340145f2 <RCCEx_GetOTGPHYCLKFreq+0xa6>
3401458c:	4a43      	ldr	r2, [pc, #268]	@ (3401469c <RCCEx_GetOTGPHYCLKFreq+0x150>)
3401458e:	4293      	cmp	r3, r2
34014590:	d872      	bhi.n	34014678 <RCCEx_GetOTGPHYCLKFreq+0x12c>
34014592:	4a43      	ldr	r2, [pc, #268]	@ (340146a0 <RCCEx_GetOTGPHYCLKFreq+0x154>)
34014594:	4293      	cmp	r3, r2
34014596:	d00f      	beq.n	340145b8 <RCCEx_GetOTGPHYCLKFreq+0x6c>
34014598:	4a41      	ldr	r2, [pc, #260]	@ (340146a0 <RCCEx_GetOTGPHYCLKFreq+0x154>)
3401459a:	4293      	cmp	r3, r2
3401459c:	d86c      	bhi.n	34014678 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3401459e:	4a41      	ldr	r2, [pc, #260]	@ (340146a4 <RCCEx_GetOTGPHYCLKFreq+0x158>)
340145a0:	4293      	cmp	r3, r2
340145a2:	d009      	beq.n	340145b8 <RCCEx_GetOTGPHYCLKFreq+0x6c>
340145a4:	4a3f      	ldr	r2, [pc, #252]	@ (340146a4 <RCCEx_GetOTGPHYCLKFreq+0x158>)
340145a6:	4293      	cmp	r3, r2
340145a8:	d866      	bhi.n	34014678 <RCCEx_GetOTGPHYCLKFreq+0x12c>
340145aa:	4a3f      	ldr	r2, [pc, #252]	@ (340146a8 <RCCEx_GetOTGPHYCLKFreq+0x15c>)
340145ac:	4293      	cmp	r3, r2
340145ae:	d008      	beq.n	340145c2 <RCCEx_GetOTGPHYCLKFreq+0x76>
340145b0:	4a3e      	ldr	r2, [pc, #248]	@ (340146ac <RCCEx_GetOTGPHYCLKFreq+0x160>)
340145b2:	4293      	cmp	r3, r2
340145b4:	d005      	beq.n	340145c2 <RCCEx_GetOTGPHYCLKFreq+0x76>
      }
      break;

    default:
      /* Unexpected case */
      break;
340145b6:	e05f      	b.n	34014678 <RCCEx_GetOTGPHYCLKFreq+0x12c>
      usb_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340145b8:	2007      	movs	r0, #7
340145ba:	f7fd f8b5 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
340145be:	60f8      	str	r0, [r7, #12]
      break;
340145c0:	e061      	b.n	34014686 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      if (LL_RCC_HSE_IsReady() != 0U)
340145c2:	f7f4 f8b9 	bl	34008738 <LL_RCC_HSE_IsReady>
340145c6:	4603      	mov	r3, r0
340145c8:	2b00      	cmp	r3, #0
340145ca:	d057      	beq.n	3401467c <RCCEx_GetOTGPHYCLKFreq+0x130>
        usb_frequency = HSE_VALUE / 2U;
340145cc:	4b38      	ldr	r3, [pc, #224]	@ (340146b0 <RCCEx_GetOTGPHYCLKFreq+0x164>)
340145ce:	60fb      	str	r3, [r7, #12]
      break;
340145d0:	e054      	b.n	3401467c <RCCEx_GetOTGPHYCLKFreq+0x130>
      if (LL_RCC_HSE_IsReady() != 0U)
340145d2:	f7f4 f8b1 	bl	34008738 <LL_RCC_HSE_IsReady>
340145d6:	4603      	mov	r3, r0
340145d8:	2b00      	cmp	r3, #0
340145da:	d051      	beq.n	34014680 <RCCEx_GetOTGPHYCLKFreq+0x134>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
340145dc:	f7f4 f89a 	bl	34008714 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
340145e0:	4603      	mov	r3, r0
340145e2:	2b00      	cmp	r3, #0
340145e4:	d102      	bne.n	340145ec <RCCEx_GetOTGPHYCLKFreq+0xa0>
          usb_frequency = HSE_VALUE;
340145e6:	4b33      	ldr	r3, [pc, #204]	@ (340146b4 <RCCEx_GetOTGPHYCLKFreq+0x168>)
340145e8:	60fb      	str	r3, [r7, #12]
      break;
340145ea:	e049      	b.n	34014680 <RCCEx_GetOTGPHYCLKFreq+0x134>
          usb_frequency = HSE_VALUE / 2U;
340145ec:	4b30      	ldr	r3, [pc, #192]	@ (340146b0 <RCCEx_GetOTGPHYCLKFreq+0x164>)
340145ee:	60fb      	str	r3, [r7, #12]
      break;
340145f0:	e046      	b.n	34014680 <RCCEx_GetOTGPHYCLKFreq+0x134>
      if (LL_RCC_IC15_IsEnabled() != 0U)
340145f2:	f7f5 fa17 	bl	34009a24 <LL_RCC_IC15_IsEnabled>
340145f6:	4603      	mov	r3, r0
340145f8:	2b00      	cmp	r3, #0
340145fa:	d043      	beq.n	34014684 <RCCEx_GetOTGPHYCLKFreq+0x138>
        uint32_t ic_divider = LL_RCC_IC15_GetDivider();
340145fc:	f7f5 fa34 	bl	34009a68 <LL_RCC_IC15_GetDivider>
34014600:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
34014602:	f7f5 fa23 	bl	34009a4c <LL_RCC_IC15_GetSource>
34014606:	4603      	mov	r3, r0
34014608:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401460c:	d029      	beq.n	34014662 <RCCEx_GetOTGPHYCLKFreq+0x116>
3401460e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014612:	d82f      	bhi.n	34014674 <RCCEx_GetOTGPHYCLKFreq+0x128>
34014614:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014618:	d01a      	beq.n	34014650 <RCCEx_GetOTGPHYCLKFreq+0x104>
3401461a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401461e:	d829      	bhi.n	34014674 <RCCEx_GetOTGPHYCLKFreq+0x128>
34014620:	2b00      	cmp	r3, #0
34014622:	d003      	beq.n	3401462c <RCCEx_GetOTGPHYCLKFreq+0xe0>
34014624:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34014628:	d009      	beq.n	3401463e <RCCEx_GetOTGPHYCLKFreq+0xf2>
            break;
3401462a:	e023      	b.n	34014674 <RCCEx_GetOTGPHYCLKFreq+0x128>
            usb_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401462c:	f7fc fc78 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34014630:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
34014632:	68fa      	ldr	r2, [r7, #12]
34014634:	68bb      	ldr	r3, [r7, #8]
34014636:	fbb2 f3f3 	udiv	r3, r2, r3
3401463a:	60fb      	str	r3, [r7, #12]
            break;
3401463c:	e01b      	b.n	34014676 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401463e:	f7fc fcb5 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34014642:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
34014644:	68fa      	ldr	r2, [r7, #12]
34014646:	68bb      	ldr	r3, [r7, #8]
34014648:	fbb2 f3f3 	udiv	r3, r2, r3
3401464c:	60fb      	str	r3, [r7, #12]
            break;
3401464e:	e012      	b.n	34014676 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34014650:	f7fc fcf2 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34014654:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
34014656:	68fa      	ldr	r2, [r7, #12]
34014658:	68bb      	ldr	r3, [r7, #8]
3401465a:	fbb2 f3f3 	udiv	r3, r2, r3
3401465e:	60fb      	str	r3, [r7, #12]
            break;
34014660:	e009      	b.n	34014676 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34014662:	f7fc fd2f 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34014666:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
34014668:	68fa      	ldr	r2, [r7, #12]
3401466a:	68bb      	ldr	r3, [r7, #8]
3401466c:	fbb2 f3f3 	udiv	r3, r2, r3
34014670:	60fb      	str	r3, [r7, #12]
            break;
34014672:	e000      	b.n	34014676 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            break;
34014674:	bf00      	nop
      break;
34014676:	e005      	b.n	34014684 <RCCEx_GetOTGPHYCLKFreq+0x138>
      break;
34014678:	bf00      	nop
3401467a:	e004      	b.n	34014686 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3401467c:	bf00      	nop
3401467e:	e002      	b.n	34014686 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
34014680:	bf00      	nop
34014682:	e000      	b.n	34014686 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
34014684:	bf00      	nop
  }

  return usb_frequency;
34014686:	68fb      	ldr	r3, [r7, #12]
}
34014688:	4618      	mov	r0, r3
3401468a:	3710      	adds	r7, #16
3401468c:	46bd      	mov	sp, r7
3401468e:	bd80      	pop	{r7, pc}
34014690:	03031414 	.word	0x03031414
34014694:	03030c14 	.word	0x03030c14
34014698:	03021414 	.word	0x03021414
3401469c:	03020c14 	.word	0x03020c14
340146a0:	03011414 	.word	0x03011414
340146a4:	03010c14 	.word	0x03010c14
340146a8:	03000c14 	.word	0x03000c14
340146ac:	03001414 	.word	0x03001414
340146b0:	016e3600 	.word	0x016e3600
340146b4:	02dc6c00 	.word	0x02dc6c00

340146b8 <RCCEx_GetOTGPHYCKREFCLKFreq>:
  *         @arg @ref RCCEx_USBPHY2_Clock_Source
  * @retval OTGPHYCKREF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCKREFCLKFreq(uint32_t OTGPHYxCKREFSource)
{
340146b8:	b580      	push	{r7, lr}
340146ba:	b084      	sub	sp, #16
340146bc:	af00      	add	r7, sp, #0
340146be:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
340146c0:	2300      	movs	r3, #0
340146c2:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxCKREFSource))
340146c4:	6878      	ldr	r0, [r7, #4]
340146c6:	f7f4 fc49 	bl	34008f5c <LL_RCC_GetUSBClockSource>
340146ca:	4603      	mov	r3, r0
340146cc:	4a1a      	ldr	r2, [pc, #104]	@ (34014738 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
340146ce:	4293      	cmp	r3, r2
340146d0:	d00f      	beq.n	340146f2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
340146d2:	4a19      	ldr	r2, [pc, #100]	@ (34014738 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
340146d4:	4293      	cmp	r3, r2
340146d6:	d826      	bhi.n	34014726 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
340146d8:	4a18      	ldr	r2, [pc, #96]	@ (3401473c <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
340146da:	4293      	cmp	r3, r2
340146dc:	d009      	beq.n	340146f2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
340146de:	4a17      	ldr	r2, [pc, #92]	@ (3401473c <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
340146e0:	4293      	cmp	r3, r2
340146e2:	d820      	bhi.n	34014726 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
340146e4:	4a16      	ldr	r2, [pc, #88]	@ (34014740 <RCCEx_GetOTGPHYCKREFCLKFreq+0x88>)
340146e6:	4293      	cmp	r3, r2
340146e8:	d013      	beq.n	34014712 <RCCEx_GetOTGPHYCKREFCLKFreq+0x5a>
340146ea:	4a16      	ldr	r2, [pc, #88]	@ (34014744 <RCCEx_GetOTGPHYCKREFCLKFreq+0x8c>)
340146ec:	4293      	cmp	r3, r2
340146ee:	d015      	beq.n	3401471c <RCCEx_GetOTGPHYCKREFCLKFreq+0x64>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
      break;

    default:
      /* Unexpected case */
      break;
340146f0:	e019      	b.n	34014726 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
      if (LL_RCC_HSE_IsReady() != 0U)
340146f2:	f7f4 f821 	bl	34008738 <LL_RCC_HSE_IsReady>
340146f6:	4603      	mov	r3, r0
340146f8:	2b00      	cmp	r3, #0
340146fa:	d016      	beq.n	3401472a <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
340146fc:	f7f4 f80a 	bl	34008714 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
34014700:	4603      	mov	r3, r0
34014702:	2b00      	cmp	r3, #0
34014704:	d102      	bne.n	3401470c <RCCEx_GetOTGPHYCKREFCLKFreq+0x54>
          usb_frequency = HSE_VALUE;
34014706:	4b10      	ldr	r3, [pc, #64]	@ (34014748 <RCCEx_GetOTGPHYCKREFCLKFreq+0x90>)
34014708:	60fb      	str	r3, [r7, #12]
      break;
3401470a:	e00e      	b.n	3401472a <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
          usb_frequency = HSE_VALUE / 2U;
3401470c:	4b0f      	ldr	r3, [pc, #60]	@ (3401474c <RCCEx_GetOTGPHYCKREFCLKFreq+0x94>)
3401470e:	60fb      	str	r3, [r7, #12]
      break;
34014710:	e00b      	b.n	3401472a <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
34014712:	480f      	ldr	r0, [pc, #60]	@ (34014750 <RCCEx_GetOTGPHYCKREFCLKFreq+0x98>)
34014714:	f7ff ff1a 	bl	3401454c <RCCEx_GetOTGPHYCLKFreq>
34014718:	60f8      	str	r0, [r7, #12]
      break;
3401471a:	e007      	b.n	3401472c <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
3401471c:	480d      	ldr	r0, [pc, #52]	@ (34014754 <RCCEx_GetOTGPHYCKREFCLKFreq+0x9c>)
3401471e:	f7ff ff15 	bl	3401454c <RCCEx_GetOTGPHYCLKFreq>
34014722:	60f8      	str	r0, [r7, #12]
      break;
34014724:	e002      	b.n	3401472c <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
34014726:	bf00      	nop
34014728:	e000      	b.n	3401472c <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3401472a:	bf00      	nop
  }

  return usb_frequency;
3401472c:	68fb      	ldr	r3, [r7, #12]
}
3401472e:	4618      	mov	r0, r3
34014730:	3710      	adds	r7, #16
34014732:	46bd      	mov	sp, r7
34014734:	bd80      	pop	{r7, pc}
34014736:	bf00      	nop
34014738:	01011814 	.word	0x01011814
3401473c:	01011014 	.word	0x01011014
34014740:	01001014 	.word	0x01001014
34014744:	01001814 	.word	0x01001814
34014748:	02dc6c00 	.word	0x02dc6c00
3401474c:	016e3600 	.word	0x016e3600
34014750:	03000c14 	.word	0x03000c14
34014754:	03001414 	.word	0x03001414

34014758 <RCCEx_GetXSPICLKFreq>:
  * @retval XSPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */

static uint32_t RCCEx_GetXSPICLKFreq(uint32_t XSPIxSource)
{
34014758:	b580      	push	{r7, lr}
3401475a:	b084      	sub	sp, #16
3401475c:	af00      	add	r7, sp, #0
3401475e:	6078      	str	r0, [r7, #4]
  uint32_t xspi_frequency = RCC_PERIPH_FREQUENCY_NO;
34014760:	2300      	movs	r3, #0
34014762:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
34014764:	6878      	ldr	r0, [r7, #4]
34014766:	f7f4 fc05 	bl	34008f74 <LL_RCC_GetXSPIClockSource>
3401476a:	4603      	mov	r3, r0
3401476c:	4a76      	ldr	r2, [pc, #472]	@ (34014948 <RCCEx_GetXSPICLKFreq+0x1f0>)
3401476e:	4293      	cmp	r3, r2
34014770:	f000 809d 	beq.w	340148ae <RCCEx_GetXSPICLKFreq+0x156>
34014774:	4a74      	ldr	r2, [pc, #464]	@ (34014948 <RCCEx_GetXSPICLKFreq+0x1f0>)
34014776:	4293      	cmp	r3, r2
34014778:	f200 80dc 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
3401477c:	4a73      	ldr	r2, [pc, #460]	@ (3401494c <RCCEx_GetXSPICLKFreq+0x1f4>)
3401477e:	4293      	cmp	r3, r2
34014780:	f000 8095 	beq.w	340148ae <RCCEx_GetXSPICLKFreq+0x156>
34014784:	4a71      	ldr	r2, [pc, #452]	@ (3401494c <RCCEx_GetXSPICLKFreq+0x1f4>)
34014786:	4293      	cmp	r3, r2
34014788:	f200 80d4 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
3401478c:	4a70      	ldr	r2, [pc, #448]	@ (34014950 <RCCEx_GetXSPICLKFreq+0x1f8>)
3401478e:	4293      	cmp	r3, r2
34014790:	f000 808d 	beq.w	340148ae <RCCEx_GetXSPICLKFreq+0x156>
34014794:	4a6e      	ldr	r2, [pc, #440]	@ (34014950 <RCCEx_GetXSPICLKFreq+0x1f8>)
34014796:	4293      	cmp	r3, r2
34014798:	f200 80cc 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
3401479c:	4a6d      	ldr	r2, [pc, #436]	@ (34014954 <RCCEx_GetXSPICLKFreq+0x1fc>)
3401479e:	4293      	cmp	r3, r2
340147a0:	d041      	beq.n	34014826 <RCCEx_GetXSPICLKFreq+0xce>
340147a2:	4a6c      	ldr	r2, [pc, #432]	@ (34014954 <RCCEx_GetXSPICLKFreq+0x1fc>)
340147a4:	4293      	cmp	r3, r2
340147a6:	f200 80c5 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
340147aa:	4a6b      	ldr	r2, [pc, #428]	@ (34014958 <RCCEx_GetXSPICLKFreq+0x200>)
340147ac:	4293      	cmp	r3, r2
340147ae:	d03a      	beq.n	34014826 <RCCEx_GetXSPICLKFreq+0xce>
340147b0:	4a69      	ldr	r2, [pc, #420]	@ (34014958 <RCCEx_GetXSPICLKFreq+0x200>)
340147b2:	4293      	cmp	r3, r2
340147b4:	f200 80be 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
340147b8:	4a68      	ldr	r2, [pc, #416]	@ (3401495c <RCCEx_GetXSPICLKFreq+0x204>)
340147ba:	4293      	cmp	r3, r2
340147bc:	d033      	beq.n	34014826 <RCCEx_GetXSPICLKFreq+0xce>
340147be:	4a67      	ldr	r2, [pc, #412]	@ (3401495c <RCCEx_GetXSPICLKFreq+0x204>)
340147c0:	4293      	cmp	r3, r2
340147c2:	f200 80b7 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
340147c6:	4a66      	ldr	r2, [pc, #408]	@ (34014960 <RCCEx_GetXSPICLKFreq+0x208>)
340147c8:	4293      	cmp	r3, r2
340147ca:	d027      	beq.n	3401481c <RCCEx_GetXSPICLKFreq+0xc4>
340147cc:	4a64      	ldr	r2, [pc, #400]	@ (34014960 <RCCEx_GetXSPICLKFreq+0x208>)
340147ce:	4293      	cmp	r3, r2
340147d0:	f200 80b0 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
340147d4:	4a63      	ldr	r2, [pc, #396]	@ (34014964 <RCCEx_GetXSPICLKFreq+0x20c>)
340147d6:	4293      	cmp	r3, r2
340147d8:	d020      	beq.n	3401481c <RCCEx_GetXSPICLKFreq+0xc4>
340147da:	4a62      	ldr	r2, [pc, #392]	@ (34014964 <RCCEx_GetXSPICLKFreq+0x20c>)
340147dc:	4293      	cmp	r3, r2
340147de:	f200 80a9 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
340147e2:	4a61      	ldr	r2, [pc, #388]	@ (34014968 <RCCEx_GetXSPICLKFreq+0x210>)
340147e4:	4293      	cmp	r3, r2
340147e6:	d019      	beq.n	3401481c <RCCEx_GetXSPICLKFreq+0xc4>
340147e8:	4a5f      	ldr	r2, [pc, #380]	@ (34014968 <RCCEx_GetXSPICLKFreq+0x210>)
340147ea:	4293      	cmp	r3, r2
340147ec:	f200 80a2 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
340147f0:	4a5e      	ldr	r2, [pc, #376]	@ (3401496c <RCCEx_GetXSPICLKFreq+0x214>)
340147f2:	4293      	cmp	r3, r2
340147f4:	d00a      	beq.n	3401480c <RCCEx_GetXSPICLKFreq+0xb4>
340147f6:	4a5d      	ldr	r2, [pc, #372]	@ (3401496c <RCCEx_GetXSPICLKFreq+0x214>)
340147f8:	4293      	cmp	r3, r2
340147fa:	f200 809b 	bhi.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
340147fe:	4a5c      	ldr	r2, [pc, #368]	@ (34014970 <RCCEx_GetXSPICLKFreq+0x218>)
34014800:	4293      	cmp	r3, r2
34014802:	d003      	beq.n	3401480c <RCCEx_GetXSPICLKFreq+0xb4>
34014804:	4a5b      	ldr	r2, [pc, #364]	@ (34014974 <RCCEx_GetXSPICLKFreq+0x21c>)
34014806:	4293      	cmp	r3, r2
34014808:	f040 8094 	bne.w	34014934 <RCCEx_GetXSPICLKFreq+0x1dc>
  {
    case LL_RCC_XSPI1_CLKSOURCE_HCLK:
    case LL_RCC_XSPI2_CLKSOURCE_HCLK:
    case LL_RCC_XSPI3_CLKSOURCE_HCLK:
      xspi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3401480c:	f7f3 fba8 	bl	34007f60 <HAL_RCC_GetSysClockFreq>
34014810:	4603      	mov	r3, r0
34014812:	4618      	mov	r0, r3
34014814:	f7fc fc9c 	bl	34011150 <RCCEx_GetHCLKFreq>
34014818:	60f8      	str	r0, [r7, #12]
      break;
3401481a:	e090      	b.n	3401493e <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_CLKP:
    case LL_RCC_XSPI2_CLKSOURCE_CLKP:
    case LL_RCC_XSPI3_CLKSOURCE_CLKP:
      xspi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3401481c:	2007      	movs	r0, #7
3401481e:	f7fc ff83 	bl	34011728 <RCCEx_GetCLKPCLKFreq>
34014822:	60f8      	str	r0, [r7, #12]
      break;
34014824:	e08b      	b.n	3401493e <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_IC3:
    case LL_RCC_XSPI2_CLKSOURCE_IC3:
    case LL_RCC_XSPI3_CLKSOURCE_IC3:
      if (LL_RCC_IC3_IsEnabled() != 0U)
34014826:	f7f4 fe7d 	bl	34009524 <LL_RCC_IC3_IsEnabled>
3401482a:	4603      	mov	r3, r0
3401482c:	2b00      	cmp	r3, #0
3401482e:	f000 8083 	beq.w	34014938 <RCCEx_GetXSPICLKFreq+0x1e0>
      {
        ic_divider = LL_RCC_IC3_GetDivider();
34014832:	f7f4 fe99 	bl	34009568 <LL_RCC_IC3_GetDivider>
34014836:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
34014838:	f7f4 fe88 	bl	3400954c <LL_RCC_IC3_GetSource>
3401483c:	4603      	mov	r3, r0
3401483e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014842:	d029      	beq.n	34014898 <RCCEx_GetXSPICLKFreq+0x140>
34014844:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014848:	d82f      	bhi.n	340148aa <RCCEx_GetXSPICLKFreq+0x152>
3401484a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401484e:	d01a      	beq.n	34014886 <RCCEx_GetXSPICLKFreq+0x12e>
34014850:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014854:	d829      	bhi.n	340148aa <RCCEx_GetXSPICLKFreq+0x152>
34014856:	2b00      	cmp	r3, #0
34014858:	d003      	beq.n	34014862 <RCCEx_GetXSPICLKFreq+0x10a>
3401485a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401485e:	d009      	beq.n	34014874 <RCCEx_GetXSPICLKFreq+0x11c>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34014860:	e023      	b.n	340148aa <RCCEx_GetXSPICLKFreq+0x152>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34014862:	f7fc fb5d 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
34014866:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
34014868:	68fa      	ldr	r2, [r7, #12]
3401486a:	68bb      	ldr	r3, [r7, #8]
3401486c:	fbb2 f3f3 	udiv	r3, r2, r3
34014870:	60fb      	str	r3, [r7, #12]
            break;
34014872:	e01b      	b.n	340148ac <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34014874:	f7fc fb9a 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
34014878:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3401487a:	68fa      	ldr	r2, [r7, #12]
3401487c:	68bb      	ldr	r3, [r7, #8]
3401487e:	fbb2 f3f3 	udiv	r3, r2, r3
34014882:	60fb      	str	r3, [r7, #12]
            break;
34014884:	e012      	b.n	340148ac <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34014886:	f7fc fbd7 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
3401488a:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3401488c:	68fa      	ldr	r2, [r7, #12]
3401488e:	68bb      	ldr	r3, [r7, #8]
34014890:	fbb2 f3f3 	udiv	r3, r2, r3
34014894:	60fb      	str	r3, [r7, #12]
            break;
34014896:	e009      	b.n	340148ac <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34014898:	f7fc fc14 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
3401489c:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3401489e:	68fa      	ldr	r2, [r7, #12]
340148a0:	68bb      	ldr	r3, [r7, #8]
340148a2:	fbb2 f3f3 	udiv	r3, r2, r3
340148a6:	60fb      	str	r3, [r7, #12]
            break;
340148a8:	e000      	b.n	340148ac <RCCEx_GetXSPICLKFreq+0x154>
            break;
340148aa:	bf00      	nop
        }
      }
      break;
340148ac:	e044      	b.n	34014938 <RCCEx_GetXSPICLKFreq+0x1e0>

    case LL_RCC_XSPI1_CLKSOURCE_IC4:
    case LL_RCC_XSPI2_CLKSOURCE_IC4:
    case LL_RCC_XSPI3_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
340148ae:	f7f4 fe79 	bl	340095a4 <LL_RCC_IC4_IsEnabled>
340148b2:	4603      	mov	r3, r0
340148b4:	2b00      	cmp	r3, #0
340148b6:	d041      	beq.n	3401493c <RCCEx_GetXSPICLKFreq+0x1e4>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
340148b8:	f7f4 fe96 	bl	340095e8 <LL_RCC_IC4_GetDivider>
340148bc:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
340148be:	f7f4 fe85 	bl	340095cc <LL_RCC_IC4_GetSource>
340148c2:	4603      	mov	r3, r0
340148c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340148c8:	d029      	beq.n	3401491e <RCCEx_GetXSPICLKFreq+0x1c6>
340148ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340148ce:	d82f      	bhi.n	34014930 <RCCEx_GetXSPICLKFreq+0x1d8>
340148d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340148d4:	d01a      	beq.n	3401490c <RCCEx_GetXSPICLKFreq+0x1b4>
340148d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340148da:	d829      	bhi.n	34014930 <RCCEx_GetXSPICLKFreq+0x1d8>
340148dc:	2b00      	cmp	r3, #0
340148de:	d003      	beq.n	340148e8 <RCCEx_GetXSPICLKFreq+0x190>
340148e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340148e4:	d009      	beq.n	340148fa <RCCEx_GetXSPICLKFreq+0x1a2>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
340148e6:	e023      	b.n	34014930 <RCCEx_GetXSPICLKFreq+0x1d8>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340148e8:	f7fc fb1a 	bl	34010f20 <HAL_RCCEx_GetPLL1CLKFreq>
340148ec:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
340148ee:	68fa      	ldr	r2, [r7, #12]
340148f0:	68bb      	ldr	r3, [r7, #8]
340148f2:	fbb2 f3f3 	udiv	r3, r2, r3
340148f6:	60fb      	str	r3, [r7, #12]
            break;
340148f8:	e01b      	b.n	34014932 <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340148fa:	f7fc fb57 	bl	34010fac <HAL_RCCEx_GetPLL2CLKFreq>
340148fe:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
34014900:	68fa      	ldr	r2, [r7, #12]
34014902:	68bb      	ldr	r3, [r7, #8]
34014904:	fbb2 f3f3 	udiv	r3, r2, r3
34014908:	60fb      	str	r3, [r7, #12]
            break;
3401490a:	e012      	b.n	34014932 <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401490c:	f7fc fb94 	bl	34011038 <HAL_RCCEx_GetPLL3CLKFreq>
34014910:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
34014912:	68fa      	ldr	r2, [r7, #12]
34014914:	68bb      	ldr	r3, [r7, #8]
34014916:	fbb2 f3f3 	udiv	r3, r2, r3
3401491a:	60fb      	str	r3, [r7, #12]
            break;
3401491c:	e009      	b.n	34014932 <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401491e:	f7fc fbd1 	bl	340110c4 <HAL_RCCEx_GetPLL4CLKFreq>
34014922:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
34014924:	68fa      	ldr	r2, [r7, #12]
34014926:	68bb      	ldr	r3, [r7, #8]
34014928:	fbb2 f3f3 	udiv	r3, r2, r3
3401492c:	60fb      	str	r3, [r7, #12]
            break;
3401492e:	e000      	b.n	34014932 <RCCEx_GetXSPICLKFreq+0x1da>
            break;
34014930:	bf00      	nop
        }
      }
      break;
34014932:	e003      	b.n	3401493c <RCCEx_GetXSPICLKFreq+0x1e4>

    default:
      /* Nothing to do */
      break;
34014934:	bf00      	nop
34014936:	e002      	b.n	3401493e <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
34014938:	bf00      	nop
3401493a:	e000      	b.n	3401493e <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3401493c:	bf00      	nop
  }

  return xspi_frequency;
3401493e:	68fb      	ldr	r3, [r7, #12]
}
34014940:	4618      	mov	r0, r3
34014942:	3710      	adds	r7, #16
34014944:	46bd      	mov	sp, r7
34014946:	bd80      	pop	{r7, pc}
34014948:	03030814 	.word	0x03030814
3401494c:	03030414 	.word	0x03030414
34014950:	03030014 	.word	0x03030014
34014954:	03020814 	.word	0x03020814
34014958:	03020414 	.word	0x03020414
3401495c:	03020014 	.word	0x03020014
34014960:	03010814 	.word	0x03010814
34014964:	03010414 	.word	0x03010414
34014968:	03010014 	.word	0x03010014
3401496c:	03000814 	.word	0x03000814
34014970:	03000014 	.word	0x03000014
34014974:	03000414 	.word	0x03000414

34014978 <HAL_RIF_RIMC_ConfigMasterAttributes>:
  *         This parameter can be one of @ref RIF_MASTER_INDEX
  * @param  pConfig Pointer on Master Isolation configuration structure
  * @retval None
  */
void HAL_RIF_RIMC_ConfigMasterAttributes(uint32_t MasterId, const RIMC_MasterConfig_t *pConfig)
{
34014978:	b580      	push	{r7, lr}
3401497a:	b088      	sub	sp, #32
3401497c:	af00      	add	r7, sp, #0
3401497e:	6078      	str	r0, [r7, #4]
34014980:	6039      	str	r1, [r7, #0]
  uint32_t master_cid;
  uint32_t rimc_attr_val;

  /* Check the parameter */
  assert_param(pConfig != (void *)NULL);
34014982:	683b      	ldr	r3, [r7, #0]
34014984:	2b00      	cmp	r3, #0
34014986:	d104      	bne.n	34014992 <HAL_RIF_RIMC_ConfigMasterAttributes+0x1a>
34014988:	f240 1111 	movw	r1, #273	@ 0x111
3401498c:	484d      	ldr	r0, [pc, #308]	@ (34014ac4 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
3401498e:	f7ed fb35 	bl	34001ffc <assert_failed>
  assert_param(IS_RIF_MASTER_INDEX(MasterId));
34014992:	687b      	ldr	r3, [r7, #4]
34014994:	2b00      	cmp	r3, #0
34014996:	d028      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
34014998:	687b      	ldr	r3, [r7, #4]
3401499a:	2b01      	cmp	r3, #1
3401499c:	d025      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
3401499e:	687b      	ldr	r3, [r7, #4]
340149a0:	2b02      	cmp	r3, #2
340149a2:	d022      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149a4:	687b      	ldr	r3, [r7, #4]
340149a6:	2b03      	cmp	r3, #3
340149a8:	d01f      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149aa:	687b      	ldr	r3, [r7, #4]
340149ac:	2b04      	cmp	r3, #4
340149ae:	d01c      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149b0:	687b      	ldr	r3, [r7, #4]
340149b2:	2b05      	cmp	r3, #5
340149b4:	d019      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149b6:	687b      	ldr	r3, [r7, #4]
340149b8:	2b06      	cmp	r3, #6
340149ba:	d016      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149bc:	687b      	ldr	r3, [r7, #4]
340149be:	2b07      	cmp	r3, #7
340149c0:	d013      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149c2:	687b      	ldr	r3, [r7, #4]
340149c4:	2b08      	cmp	r3, #8
340149c6:	d010      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149c8:	687b      	ldr	r3, [r7, #4]
340149ca:	2b09      	cmp	r3, #9
340149cc:	d00d      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149ce:	687b      	ldr	r3, [r7, #4]
340149d0:	2b0a      	cmp	r3, #10
340149d2:	d00a      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149d4:	687b      	ldr	r3, [r7, #4]
340149d6:	2b0b      	cmp	r3, #11
340149d8:	d007      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149da:	687b      	ldr	r3, [r7, #4]
340149dc:	2b0c      	cmp	r3, #12
340149de:	d004      	beq.n	340149ea <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340149e0:	f44f 7189 	mov.w	r1, #274	@ 0x112
340149e4:	4837      	ldr	r0, [pc, #220]	@ (34014ac4 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
340149e6:	f7ed fb09 	bl	34001ffc <assert_failed>
  assert_param(IS_RIF_SINGLE_CID(pConfig->MasterCID));
340149ea:	683b      	ldr	r3, [r7, #0]
340149ec:	681b      	ldr	r3, [r3, #0]
340149ee:	2b01      	cmp	r3, #1
340149f0:	d020      	beq.n	34014a34 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
340149f2:	683b      	ldr	r3, [r7, #0]
340149f4:	681b      	ldr	r3, [r3, #0]
340149f6:	2b02      	cmp	r3, #2
340149f8:	d01c      	beq.n	34014a34 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
340149fa:	683b      	ldr	r3, [r7, #0]
340149fc:	681b      	ldr	r3, [r3, #0]
340149fe:	2b04      	cmp	r3, #4
34014a00:	d018      	beq.n	34014a34 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014a02:	683b      	ldr	r3, [r7, #0]
34014a04:	681b      	ldr	r3, [r3, #0]
34014a06:	2b08      	cmp	r3, #8
34014a08:	d014      	beq.n	34014a34 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014a0a:	683b      	ldr	r3, [r7, #0]
34014a0c:	681b      	ldr	r3, [r3, #0]
34014a0e:	2b10      	cmp	r3, #16
34014a10:	d010      	beq.n	34014a34 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014a12:	683b      	ldr	r3, [r7, #0]
34014a14:	681b      	ldr	r3, [r3, #0]
34014a16:	2b20      	cmp	r3, #32
34014a18:	d00c      	beq.n	34014a34 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014a1a:	683b      	ldr	r3, [r7, #0]
34014a1c:	681b      	ldr	r3, [r3, #0]
34014a1e:	2b40      	cmp	r3, #64	@ 0x40
34014a20:	d008      	beq.n	34014a34 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014a22:	683b      	ldr	r3, [r7, #0]
34014a24:	681b      	ldr	r3, [r3, #0]
34014a26:	2b80      	cmp	r3, #128	@ 0x80
34014a28:	d004      	beq.n	34014a34 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014a2a:	f240 1113 	movw	r1, #275	@ 0x113
34014a2e:	4825      	ldr	r0, [pc, #148]	@ (34014ac4 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
34014a30:	f7ed fae4 	bl	34001ffc <assert_failed>
  assert_param(IS_RIF_MASTER_CID(pConfig->MasterCID));
34014a34:	683b      	ldr	r3, [r7, #0]
34014a36:	681b      	ldr	r3, [r3, #0]
34014a38:	2b80      	cmp	r3, #128	@ 0x80
34014a3a:	d003      	beq.n	34014a44 <HAL_RIF_RIMC_ConfigMasterAttributes+0xcc>
34014a3c:	683b      	ldr	r3, [r7, #0]
34014a3e:	681b      	ldr	r3, [r3, #0]
34014a40:	2bff      	cmp	r3, #255	@ 0xff
34014a42:	d904      	bls.n	34014a4e <HAL_RIF_RIMC_ConfigMasterAttributes+0xd6>
34014a44:	f44f 718a 	mov.w	r1, #276	@ 0x114
34014a48:	481e      	ldr	r0, [pc, #120]	@ (34014ac4 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
34014a4a:	f7ed fad7 	bl	34001ffc <assert_failed>
  assert_param(IS_RIF_SEC_PRIV_ATTRIBUTE(pConfig->SecPriv));
34014a4e:	683b      	ldr	r3, [r7, #0]
34014a50:	685b      	ldr	r3, [r3, #4]
34014a52:	2b03      	cmp	r3, #3
34014a54:	d904      	bls.n	34014a60 <HAL_RIF_RIMC_ConfigMasterAttributes+0xe8>
34014a56:	f240 1115 	movw	r1, #277	@ 0x115
34014a5a:	481a      	ldr	r0, [pc, #104]	@ (34014ac4 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
34014a5c:	f7ed face 	bl	34001ffc <assert_failed>

  master_cid = POSITION_VAL(pConfig->MasterCID);
34014a60:	683b      	ldr	r3, [r7, #0]
34014a62:	681b      	ldr	r3, [r3, #0]
34014a64:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
34014a66:	693b      	ldr	r3, [r7, #16]
34014a68:	fa93 f3a3 	rbit	r3, r3
34014a6c:	60fb      	str	r3, [r7, #12]
  return result;
34014a6e:	68fb      	ldr	r3, [r7, #12]
34014a70:	617b      	str	r3, [r7, #20]
  if (value == 0U)
34014a72:	697b      	ldr	r3, [r7, #20]
34014a74:	2b00      	cmp	r3, #0
34014a76:	d101      	bne.n	34014a7c <HAL_RIF_RIMC_ConfigMasterAttributes+0x104>
    return 32U;
34014a78:	2320      	movs	r3, #32
34014a7a:	e003      	b.n	34014a84 <HAL_RIF_RIMC_ConfigMasterAttributes+0x10c>
  return __builtin_clz(value);
34014a7c:	697b      	ldr	r3, [r7, #20]
34014a7e:	fab3 f383 	clz	r3, r3
34014a82:	b2db      	uxtb	r3, r3
34014a84:	61fb      	str	r3, [r7, #28]
  rimc_attr_val = RIFSC->RIMC_ATTRx[MasterId];
34014a86:	4a10      	ldr	r2, [pc, #64]	@ (34014ac8 <HAL_RIF_RIMC_ConfigMasterAttributes+0x150>)
34014a88:	687b      	ldr	r3, [r7, #4]
34014a8a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
34014a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34014a92:	61bb      	str	r3, [r7, #24]
  rimc_attr_val &= (~(RIFSC_RIMC_ATTRx_MCID | RIFSC_RIMC_ATTRx_MPRIV | RIFSC_RIMC_ATTRx_MSEC));
34014a94:	69bb      	ldr	r3, [r7, #24]
34014a96:	f423 735c 	bic.w	r3, r3, #880	@ 0x370
34014a9a:	61bb      	str	r3, [r7, #24]
  rimc_attr_val |= ((master_cid << RIFSC_RIMC_ATTRx_MCID_Pos) | (pConfig->SecPriv << RIFSC_RIMC_ATTRx_MSEC_Pos));
34014a9c:	69fb      	ldr	r3, [r7, #28]
34014a9e:	011a      	lsls	r2, r3, #4
34014aa0:	683b      	ldr	r3, [r7, #0]
34014aa2:	685b      	ldr	r3, [r3, #4]
34014aa4:	021b      	lsls	r3, r3, #8
34014aa6:	4313      	orrs	r3, r2
34014aa8:	69ba      	ldr	r2, [r7, #24]
34014aaa:	4313      	orrs	r3, r2
34014aac:	61bb      	str	r3, [r7, #24]
  RIFSC->RIMC_ATTRx[MasterId] = rimc_attr_val;
34014aae:	4906      	ldr	r1, [pc, #24]	@ (34014ac8 <HAL_RIF_RIMC_ConfigMasterAttributes+0x150>)
34014ab0:	687b      	ldr	r3, [r7, #4]
34014ab2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
34014ab6:	69ba      	ldr	r2, [r7, #24]
34014ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
34014abc:	bf00      	nop
34014abe:	3720      	adds	r7, #32
34014ac0:	46bd      	mov	sp, r7
34014ac2:	bd80      	pop	{r7, pc}
34014ac4:	3401ed5c 	.word	0x3401ed5c
34014ac8:	54024000 	.word	0x54024000

34014acc <HAL_RIF_RISC_SetSlaveSecureAttributes>:
  * @param  SecPriv specifies the security and privilege attributes of the peripheral.
  *         This parameter can be one or a combination of @ref RIF_SEC_PRIV
  * @retval None
  */
void HAL_RIF_RISC_SetSlaveSecureAttributes(uint32_t PeriphId, uint32_t SecPriv)
{
34014acc:	b580      	push	{r7, lr}
34014ace:	b084      	sub	sp, #16
34014ad0:	af00      	add	r7, sp, #0
34014ad2:	6078      	str	r0, [r7, #4]
34014ad4:	6039      	str	r1, [r7, #0]
  __IO uint32_t sec_reg_val;

  assert_param(IS_RIF_RISC_PERIPH_INDEX(PeriphId) || IS_RIF_RCC_PERIPH_INDEX(PeriphId));
34014ad6:	687b      	ldr	r3, [r7, #4]
34014ad8:	2b00      	cmp	r3, #0
34014ada:	f000 82c6 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ade:	687b      	ldr	r3, [r7, #4]
34014ae0:	2b01      	cmp	r3, #1
34014ae2:	f000 82c2 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ae6:	687b      	ldr	r3, [r7, #4]
34014ae8:	2b02      	cmp	r3, #2
34014aea:	f000 82be 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014aee:	687b      	ldr	r3, [r7, #4]
34014af0:	2b03      	cmp	r3, #3
34014af2:	f000 82ba 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014af6:	687b      	ldr	r3, [r7, #4]
34014af8:	2b04      	cmp	r3, #4
34014afa:	f000 82b6 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014afe:	687b      	ldr	r3, [r7, #4]
34014b00:	2b05      	cmp	r3, #5
34014b02:	f000 82b2 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b06:	687b      	ldr	r3, [r7, #4]
34014b08:	2b06      	cmp	r3, #6
34014b0a:	f000 82ae 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b0e:	687b      	ldr	r3, [r7, #4]
34014b10:	2b08      	cmp	r3, #8
34014b12:	f000 82aa 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b16:	687b      	ldr	r3, [r7, #4]
34014b18:	2b09      	cmp	r3, #9
34014b1a:	f000 82a6 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b1e:	687b      	ldr	r3, [r7, #4]
34014b20:	2b0a      	cmp	r3, #10
34014b22:	f000 82a2 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b26:	687b      	ldr	r3, [r7, #4]
34014b28:	2b0b      	cmp	r3, #11
34014b2a:	f000 829e 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b2e:	687b      	ldr	r3, [r7, #4]
34014b30:	2b0c      	cmp	r3, #12
34014b32:	f000 829a 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b36:	687b      	ldr	r3, [r7, #4]
34014b38:	2b0d      	cmp	r3, #13
34014b3a:	f000 8296 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b3e:	687b      	ldr	r3, [r7, #4]
34014b40:	2b0e      	cmp	r3, #14
34014b42:	f000 8292 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b46:	687b      	ldr	r3, [r7, #4]
34014b48:	2b0f      	cmp	r3, #15
34014b4a:	f000 828e 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b4e:	687b      	ldr	r3, [r7, #4]
34014b50:	2b10      	cmp	r3, #16
34014b52:	f000 828a 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b56:	687b      	ldr	r3, [r7, #4]
34014b58:	2b11      	cmp	r3, #17
34014b5a:	f000 8286 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b5e:	687b      	ldr	r3, [r7, #4]
34014b60:	2b12      	cmp	r3, #18
34014b62:	f000 8282 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b66:	687b      	ldr	r3, [r7, #4]
34014b68:	2b13      	cmp	r3, #19
34014b6a:	f000 827e 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b6e:	687b      	ldr	r3, [r7, #4]
34014b70:	2b14      	cmp	r3, #20
34014b72:	f000 827a 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b76:	687b      	ldr	r3, [r7, #4]
34014b78:	2b15      	cmp	r3, #21
34014b7a:	f000 8276 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b7e:	687b      	ldr	r3, [r7, #4]
34014b80:	2b16      	cmp	r3, #22
34014b82:	f000 8272 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b86:	687b      	ldr	r3, [r7, #4]
34014b88:	2b17      	cmp	r3, #23
34014b8a:	f000 826e 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b8e:	687b      	ldr	r3, [r7, #4]
34014b90:	2b18      	cmp	r3, #24
34014b92:	f000 826a 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b96:	687b      	ldr	r3, [r7, #4]
34014b98:	2b19      	cmp	r3, #25
34014b9a:	f000 8266 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b9e:	687b      	ldr	r3, [r7, #4]
34014ba0:	2b1a      	cmp	r3, #26
34014ba2:	f000 8262 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ba6:	687b      	ldr	r3, [r7, #4]
34014ba8:	2b1b      	cmp	r3, #27
34014baa:	f000 825e 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014bae:	687b      	ldr	r3, [r7, #4]
34014bb0:	2b1c      	cmp	r3, #28
34014bb2:	f000 825a 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014bb6:	687b      	ldr	r3, [r7, #4]
34014bb8:	2b1d      	cmp	r3, #29
34014bba:	f000 8256 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014bbe:	687b      	ldr	r3, [r7, #4]
34014bc0:	2b1e      	cmp	r3, #30
34014bc2:	f000 8252 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014bc6:	687b      	ldr	r3, [r7, #4]
34014bc8:	2b1f      	cmp	r3, #31
34014bca:	f000 824e 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014bce:	687b      	ldr	r3, [r7, #4]
34014bd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34014bd4:	f000 8249 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014bd8:	687b      	ldr	r3, [r7, #4]
34014bda:	4aa0      	ldr	r2, [pc, #640]	@ (34014e5c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x390>)
34014bdc:	4293      	cmp	r3, r2
34014bde:	f000 8244 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014be2:	687b      	ldr	r3, [r7, #4]
34014be4:	4a9e      	ldr	r2, [pc, #632]	@ (34014e60 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x394>)
34014be6:	4293      	cmp	r3, r2
34014be8:	f000 823f 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014bec:	687b      	ldr	r3, [r7, #4]
34014bee:	4a9d      	ldr	r2, [pc, #628]	@ (34014e64 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x398>)
34014bf0:	4293      	cmp	r3, r2
34014bf2:	f000 823a 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014bf6:	687b      	ldr	r3, [r7, #4]
34014bf8:	4a9b      	ldr	r2, [pc, #620]	@ (34014e68 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x39c>)
34014bfa:	4293      	cmp	r3, r2
34014bfc:	f000 8235 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c00:	687b      	ldr	r3, [r7, #4]
34014c02:	4a9a      	ldr	r2, [pc, #616]	@ (34014e6c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3a0>)
34014c04:	4293      	cmp	r3, r2
34014c06:	f000 8230 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c0a:	687b      	ldr	r3, [r7, #4]
34014c0c:	4a98      	ldr	r2, [pc, #608]	@ (34014e70 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3a4>)
34014c0e:	4293      	cmp	r3, r2
34014c10:	f000 822b 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c14:	687b      	ldr	r3, [r7, #4]
34014c16:	4a97      	ldr	r2, [pc, #604]	@ (34014e74 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3a8>)
34014c18:	4293      	cmp	r3, r2
34014c1a:	f000 8226 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c1e:	687b      	ldr	r3, [r7, #4]
34014c20:	4a95      	ldr	r2, [pc, #596]	@ (34014e78 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3ac>)
34014c22:	4293      	cmp	r3, r2
34014c24:	f000 8221 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c28:	687b      	ldr	r3, [r7, #4]
34014c2a:	4a94      	ldr	r2, [pc, #592]	@ (34014e7c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3b0>)
34014c2c:	4293      	cmp	r3, r2
34014c2e:	f000 821c 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c32:	687b      	ldr	r3, [r7, #4]
34014c34:	4a92      	ldr	r2, [pc, #584]	@ (34014e80 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3b4>)
34014c36:	4293      	cmp	r3, r2
34014c38:	f000 8217 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c3c:	687b      	ldr	r3, [r7, #4]
34014c3e:	4a91      	ldr	r2, [pc, #580]	@ (34014e84 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3b8>)
34014c40:	4293      	cmp	r3, r2
34014c42:	f000 8212 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c46:	687b      	ldr	r3, [r7, #4]
34014c48:	4a8f      	ldr	r2, [pc, #572]	@ (34014e88 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3bc>)
34014c4a:	4293      	cmp	r3, r2
34014c4c:	f000 820d 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c50:	687b      	ldr	r3, [r7, #4]
34014c52:	4a8e      	ldr	r2, [pc, #568]	@ (34014e8c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3c0>)
34014c54:	4293      	cmp	r3, r2
34014c56:	f000 8208 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c5a:	687b      	ldr	r3, [r7, #4]
34014c5c:	4a8c      	ldr	r2, [pc, #560]	@ (34014e90 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3c4>)
34014c5e:	4293      	cmp	r3, r2
34014c60:	f000 8203 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c64:	687b      	ldr	r3, [r7, #4]
34014c66:	4a8b      	ldr	r2, [pc, #556]	@ (34014e94 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3c8>)
34014c68:	4293      	cmp	r3, r2
34014c6a:	f000 81fe 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c6e:	687b      	ldr	r3, [r7, #4]
34014c70:	4a89      	ldr	r2, [pc, #548]	@ (34014e98 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3cc>)
34014c72:	4293      	cmp	r3, r2
34014c74:	f000 81f9 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c78:	687b      	ldr	r3, [r7, #4]
34014c7a:	4a88      	ldr	r2, [pc, #544]	@ (34014e9c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3d0>)
34014c7c:	4293      	cmp	r3, r2
34014c7e:	f000 81f4 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c82:	687b      	ldr	r3, [r7, #4]
34014c84:	4a86      	ldr	r2, [pc, #536]	@ (34014ea0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3d4>)
34014c86:	4293      	cmp	r3, r2
34014c88:	f000 81ef 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c8c:	687b      	ldr	r3, [r7, #4]
34014c8e:	4a85      	ldr	r2, [pc, #532]	@ (34014ea4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3d8>)
34014c90:	4293      	cmp	r3, r2
34014c92:	f000 81ea 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c96:	687b      	ldr	r3, [r7, #4]
34014c98:	4a83      	ldr	r2, [pc, #524]	@ (34014ea8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3dc>)
34014c9a:	4293      	cmp	r3, r2
34014c9c:	f000 81e5 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ca0:	687b      	ldr	r3, [r7, #4]
34014ca2:	4a82      	ldr	r2, [pc, #520]	@ (34014eac <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3e0>)
34014ca4:	4293      	cmp	r3, r2
34014ca6:	f000 81e0 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014caa:	687b      	ldr	r3, [r7, #4]
34014cac:	4a80      	ldr	r2, [pc, #512]	@ (34014eb0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3e4>)
34014cae:	4293      	cmp	r3, r2
34014cb0:	f000 81db 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cb4:	687b      	ldr	r3, [r7, #4]
34014cb6:	4a7f      	ldr	r2, [pc, #508]	@ (34014eb4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3e8>)
34014cb8:	4293      	cmp	r3, r2
34014cba:	f000 81d6 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cbe:	687b      	ldr	r3, [r7, #4]
34014cc0:	4a7d      	ldr	r2, [pc, #500]	@ (34014eb8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3ec>)
34014cc2:	4293      	cmp	r3, r2
34014cc4:	f000 81d1 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cc8:	687b      	ldr	r3, [r7, #4]
34014cca:	4a7c      	ldr	r2, [pc, #496]	@ (34014ebc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3f0>)
34014ccc:	4293      	cmp	r3, r2
34014cce:	f000 81cc 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cd2:	687b      	ldr	r3, [r7, #4]
34014cd4:	4a7a      	ldr	r2, [pc, #488]	@ (34014ec0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3f4>)
34014cd6:	4293      	cmp	r3, r2
34014cd8:	f000 81c7 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cdc:	687b      	ldr	r3, [r7, #4]
34014cde:	4a79      	ldr	r2, [pc, #484]	@ (34014ec4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3f8>)
34014ce0:	4293      	cmp	r3, r2
34014ce2:	f000 81c2 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ce6:	687b      	ldr	r3, [r7, #4]
34014ce8:	4a77      	ldr	r2, [pc, #476]	@ (34014ec8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3fc>)
34014cea:	4293      	cmp	r3, r2
34014cec:	f000 81bd 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cf0:	687b      	ldr	r3, [r7, #4]
34014cf2:	4a76      	ldr	r2, [pc, #472]	@ (34014ecc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x400>)
34014cf4:	4293      	cmp	r3, r2
34014cf6:	f000 81b8 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cfa:	687b      	ldr	r3, [r7, #4]
34014cfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014d00:	f000 81b3 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d04:	687b      	ldr	r3, [r7, #4]
34014d06:	4a72      	ldr	r2, [pc, #456]	@ (34014ed0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x404>)
34014d08:	4293      	cmp	r3, r2
34014d0a:	f000 81ae 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d0e:	687b      	ldr	r3, [r7, #4]
34014d10:	4a70      	ldr	r2, [pc, #448]	@ (34014ed4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x408>)
34014d12:	4293      	cmp	r3, r2
34014d14:	f000 81a9 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d18:	687b      	ldr	r3, [r7, #4]
34014d1a:	4a6f      	ldr	r2, [pc, #444]	@ (34014ed8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x40c>)
34014d1c:	4293      	cmp	r3, r2
34014d1e:	f000 81a4 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d22:	687b      	ldr	r3, [r7, #4]
34014d24:	4a6d      	ldr	r2, [pc, #436]	@ (34014edc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x410>)
34014d26:	4293      	cmp	r3, r2
34014d28:	f000 819f 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d2c:	687b      	ldr	r3, [r7, #4]
34014d2e:	4a6c      	ldr	r2, [pc, #432]	@ (34014ee0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x414>)
34014d30:	4293      	cmp	r3, r2
34014d32:	f000 819a 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d36:	687b      	ldr	r3, [r7, #4]
34014d38:	4a6a      	ldr	r2, [pc, #424]	@ (34014ee4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x418>)
34014d3a:	4293      	cmp	r3, r2
34014d3c:	f000 8195 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d40:	687b      	ldr	r3, [r7, #4]
34014d42:	4a69      	ldr	r2, [pc, #420]	@ (34014ee8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x41c>)
34014d44:	4293      	cmp	r3, r2
34014d46:	f000 8190 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d4a:	687b      	ldr	r3, [r7, #4]
34014d4c:	4a67      	ldr	r2, [pc, #412]	@ (34014eec <HAL_RIF_RISC_SetSlaveSecureAttributes+0x420>)
34014d4e:	4293      	cmp	r3, r2
34014d50:	f000 818b 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d54:	687b      	ldr	r3, [r7, #4]
34014d56:	4a66      	ldr	r2, [pc, #408]	@ (34014ef0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x424>)
34014d58:	4293      	cmp	r3, r2
34014d5a:	f000 8186 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d5e:	687b      	ldr	r3, [r7, #4]
34014d60:	4a64      	ldr	r2, [pc, #400]	@ (34014ef4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x428>)
34014d62:	4293      	cmp	r3, r2
34014d64:	f000 8181 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d68:	687b      	ldr	r3, [r7, #4]
34014d6a:	4a63      	ldr	r2, [pc, #396]	@ (34014ef8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x42c>)
34014d6c:	4293      	cmp	r3, r2
34014d6e:	f000 817c 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d72:	687b      	ldr	r3, [r7, #4]
34014d74:	4a61      	ldr	r2, [pc, #388]	@ (34014efc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x430>)
34014d76:	4293      	cmp	r3, r2
34014d78:	f000 8177 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d7c:	687b      	ldr	r3, [r7, #4]
34014d7e:	4a60      	ldr	r2, [pc, #384]	@ (34014f00 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x434>)
34014d80:	4293      	cmp	r3, r2
34014d82:	f000 8172 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d86:	687b      	ldr	r3, [r7, #4]
34014d88:	4a5e      	ldr	r2, [pc, #376]	@ (34014f04 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x438>)
34014d8a:	4293      	cmp	r3, r2
34014d8c:	f000 816d 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d90:	687b      	ldr	r3, [r7, #4]
34014d92:	4a5d      	ldr	r2, [pc, #372]	@ (34014f08 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x43c>)
34014d94:	4293      	cmp	r3, r2
34014d96:	f000 8168 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d9a:	687b      	ldr	r3, [r7, #4]
34014d9c:	4a5b      	ldr	r2, [pc, #364]	@ (34014f0c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x440>)
34014d9e:	4293      	cmp	r3, r2
34014da0:	f000 8163 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014da4:	687b      	ldr	r3, [r7, #4]
34014da6:	4a5a      	ldr	r2, [pc, #360]	@ (34014f10 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x444>)
34014da8:	4293      	cmp	r3, r2
34014daa:	f000 815e 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014dae:	687b      	ldr	r3, [r7, #4]
34014db0:	4a58      	ldr	r2, [pc, #352]	@ (34014f14 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x448>)
34014db2:	4293      	cmp	r3, r2
34014db4:	f000 8159 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014db8:	687b      	ldr	r3, [r7, #4]
34014dba:	4a57      	ldr	r2, [pc, #348]	@ (34014f18 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x44c>)
34014dbc:	4293      	cmp	r3, r2
34014dbe:	f000 8154 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014dc2:	687b      	ldr	r3, [r7, #4]
34014dc4:	4a55      	ldr	r2, [pc, #340]	@ (34014f1c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x450>)
34014dc6:	4293      	cmp	r3, r2
34014dc8:	f000 814f 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014dcc:	687b      	ldr	r3, [r7, #4]
34014dce:	4a54      	ldr	r2, [pc, #336]	@ (34014f20 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x454>)
34014dd0:	4293      	cmp	r3, r2
34014dd2:	f000 814a 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014dd6:	687b      	ldr	r3, [r7, #4]
34014dd8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014ddc:	f000 8145 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014de0:	687b      	ldr	r3, [r7, #4]
34014de2:	4a50      	ldr	r2, [pc, #320]	@ (34014f24 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x458>)
34014de4:	4293      	cmp	r3, r2
34014de6:	f000 8140 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014dea:	687b      	ldr	r3, [r7, #4]
34014dec:	4a4e      	ldr	r2, [pc, #312]	@ (34014f28 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x45c>)
34014dee:	4293      	cmp	r3, r2
34014df0:	f000 813b 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014df4:	687b      	ldr	r3, [r7, #4]
34014df6:	4a4d      	ldr	r2, [pc, #308]	@ (34014f2c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x460>)
34014df8:	4293      	cmp	r3, r2
34014dfa:	f000 8136 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014dfe:	687b      	ldr	r3, [r7, #4]
34014e00:	4a4b      	ldr	r2, [pc, #300]	@ (34014f30 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x464>)
34014e02:	4293      	cmp	r3, r2
34014e04:	f000 8131 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014e08:	687b      	ldr	r3, [r7, #4]
34014e0a:	4a4a      	ldr	r2, [pc, #296]	@ (34014f34 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x468>)
34014e0c:	4293      	cmp	r3, r2
34014e0e:	f000 812c 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014e12:	687b      	ldr	r3, [r7, #4]
34014e14:	4a48      	ldr	r2, [pc, #288]	@ (34014f38 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x46c>)
34014e16:	4293      	cmp	r3, r2
34014e18:	f000 8127 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014e1c:	687b      	ldr	r3, [r7, #4]
34014e1e:	4a47      	ldr	r2, [pc, #284]	@ (34014f3c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x470>)
34014e20:	4293      	cmp	r3, r2
34014e22:	f000 8122 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014e26:	687b      	ldr	r3, [r7, #4]
34014e28:	4a45      	ldr	r2, [pc, #276]	@ (34014f40 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x474>)
34014e2a:	4293      	cmp	r3, r2
34014e2c:	f000 811d 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014e30:	687b      	ldr	r3, [r7, #4]
34014e32:	4a44      	ldr	r2, [pc, #272]	@ (34014f44 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x478>)
34014e34:	4293      	cmp	r3, r2
34014e36:	f000 8118 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014e3a:	687b      	ldr	r3, [r7, #4]
34014e3c:	4a42      	ldr	r2, [pc, #264]	@ (34014f48 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x47c>)
34014e3e:	4293      	cmp	r3, r2
34014e40:	f000 8113 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014e44:	687b      	ldr	r3, [r7, #4]
34014e46:	4a41      	ldr	r2, [pc, #260]	@ (34014f4c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x480>)
34014e48:	4293      	cmp	r3, r2
34014e4a:	f000 810e 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014e4e:	687b      	ldr	r3, [r7, #4]
34014e50:	4a3f      	ldr	r2, [pc, #252]	@ (34014f50 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x484>)
34014e52:	4293      	cmp	r3, r2
34014e54:	f000 8109 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014e58:	e07c      	b.n	34014f54 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x488>
34014e5a:	bf00      	nop
34014e5c:	10000001 	.word	0x10000001
34014e60:	10000002 	.word	0x10000002
34014e64:	10000003 	.word	0x10000003
34014e68:	10000004 	.word	0x10000004
34014e6c:	10000005 	.word	0x10000005
34014e70:	10000006 	.word	0x10000006
34014e74:	10000007 	.word	0x10000007
34014e78:	10000008 	.word	0x10000008
34014e7c:	10000009 	.word	0x10000009
34014e80:	1000000a 	.word	0x1000000a
34014e84:	1000000b 	.word	0x1000000b
34014e88:	1000000c 	.word	0x1000000c
34014e8c:	1000000d 	.word	0x1000000d
34014e90:	1000000e 	.word	0x1000000e
34014e94:	1000000f 	.word	0x1000000f
34014e98:	10000010 	.word	0x10000010
34014e9c:	10000011 	.word	0x10000011
34014ea0:	10000012 	.word	0x10000012
34014ea4:	10000013 	.word	0x10000013
34014ea8:	10000014 	.word	0x10000014
34014eac:	10000015 	.word	0x10000015
34014eb0:	10000016 	.word	0x10000016
34014eb4:	10000017 	.word	0x10000017
34014eb8:	10000018 	.word	0x10000018
34014ebc:	10000019 	.word	0x10000019
34014ec0:	1000001a 	.word	0x1000001a
34014ec4:	1000001c 	.word	0x1000001c
34014ec8:	1000001d 	.word	0x1000001d
34014ecc:	1000001e 	.word	0x1000001e
34014ed0:	20000001 	.word	0x20000001
34014ed4:	20000003 	.word	0x20000003
34014ed8:	20000004 	.word	0x20000004
34014edc:	20000005 	.word	0x20000005
34014ee0:	2000000c 	.word	0x2000000c
34014ee4:	2000000d 	.word	0x2000000d
34014ee8:	2000000e 	.word	0x2000000e
34014eec:	2000000f 	.word	0x2000000f
34014ef0:	20000010 	.word	0x20000010
34014ef4:	20000011 	.word	0x20000011
34014ef8:	20000012 	.word	0x20000012
34014efc:	20000013 	.word	0x20000013
34014f00:	20000014 	.word	0x20000014
34014f04:	20000016 	.word	0x20000016
34014f08:	20000017 	.word	0x20000017
34014f0c:	20000018 	.word	0x20000018
34014f10:	20000019 	.word	0x20000019
34014f14:	2000001a 	.word	0x2000001a
34014f18:	2000001c 	.word	0x2000001c
34014f1c:	2000001d 	.word	0x2000001d
34014f20:	2000001e 	.word	0x2000001e
34014f24:	30000001 	.word	0x30000001
34014f28:	30000002 	.word	0x30000002
34014f2c:	30000003 	.word	0x30000003
34014f30:	30000004 	.word	0x30000004
34014f34:	30000005 	.word	0x30000005
34014f38:	30000006 	.word	0x30000006
34014f3c:	30000007 	.word	0x30000007
34014f40:	30000008 	.word	0x30000008
34014f44:	3000000a 	.word	0x3000000a
34014f48:	40000002 	.word	0x40000002
34014f4c:	40000003 	.word	0x40000003
34014f50:	40000005 	.word	0x40000005
34014f54:	687b      	ldr	r3, [r7, #4]
34014f56:	4a6d      	ldr	r2, [pc, #436]	@ (3401510c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x640>)
34014f58:	4293      	cmp	r3, r2
34014f5a:	f000 8086 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014f5e:	687b      	ldr	r3, [r7, #4]
34014f60:	4a6b      	ldr	r2, [pc, #428]	@ (34015110 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x644>)
34014f62:	4293      	cmp	r3, r2
34014f64:	f000 8081 	beq.w	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014f68:	687b      	ldr	r3, [r7, #4]
34014f6a:	4a6a      	ldr	r2, [pc, #424]	@ (34015114 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x648>)
34014f6c:	4293      	cmp	r3, r2
34014f6e:	d07c      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014f70:	687b      	ldr	r3, [r7, #4]
34014f72:	4a69      	ldr	r2, [pc, #420]	@ (34015118 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x64c>)
34014f74:	4293      	cmp	r3, r2
34014f76:	d078      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014f78:	687b      	ldr	r3, [r7, #4]
34014f7a:	4a68      	ldr	r2, [pc, #416]	@ (3401511c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x650>)
34014f7c:	4293      	cmp	r3, r2
34014f7e:	d074      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014f80:	687b      	ldr	r3, [r7, #4]
34014f82:	4a67      	ldr	r2, [pc, #412]	@ (34015120 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x654>)
34014f84:	4293      	cmp	r3, r2
34014f86:	d070      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014f88:	687b      	ldr	r3, [r7, #4]
34014f8a:	4a66      	ldr	r2, [pc, #408]	@ (34015124 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x658>)
34014f8c:	4293      	cmp	r3, r2
34014f8e:	d06c      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014f90:	687b      	ldr	r3, [r7, #4]
34014f92:	4a65      	ldr	r2, [pc, #404]	@ (34015128 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x65c>)
34014f94:	4293      	cmp	r3, r2
34014f96:	d068      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014f98:	687b      	ldr	r3, [r7, #4]
34014f9a:	4a64      	ldr	r2, [pc, #400]	@ (3401512c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x660>)
34014f9c:	4293      	cmp	r3, r2
34014f9e:	d064      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fa0:	687b      	ldr	r3, [r7, #4]
34014fa2:	4a63      	ldr	r2, [pc, #396]	@ (34015130 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x664>)
34014fa4:	4293      	cmp	r3, r2
34014fa6:	d060      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fa8:	687b      	ldr	r3, [r7, #4]
34014faa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
34014fae:	d05c      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fb0:	687b      	ldr	r3, [r7, #4]
34014fb2:	4a60      	ldr	r2, [pc, #384]	@ (34015134 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x668>)
34014fb4:	4293      	cmp	r3, r2
34014fb6:	d058      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fb8:	687b      	ldr	r3, [r7, #4]
34014fba:	4a5f      	ldr	r2, [pc, #380]	@ (34015138 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x66c>)
34014fbc:	4293      	cmp	r3, r2
34014fbe:	d054      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fc0:	687b      	ldr	r3, [r7, #4]
34014fc2:	4a5e      	ldr	r2, [pc, #376]	@ (3401513c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x670>)
34014fc4:	4293      	cmp	r3, r2
34014fc6:	d050      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fc8:	687b      	ldr	r3, [r7, #4]
34014fca:	4a5d      	ldr	r2, [pc, #372]	@ (34015140 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x674>)
34014fcc:	4293      	cmp	r3, r2
34014fce:	d04c      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fd0:	687b      	ldr	r3, [r7, #4]
34014fd2:	4a5c      	ldr	r2, [pc, #368]	@ (34015144 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x678>)
34014fd4:	4293      	cmp	r3, r2
34014fd6:	d048      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fd8:	687b      	ldr	r3, [r7, #4]
34014fda:	4a5b      	ldr	r2, [pc, #364]	@ (34015148 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x67c>)
34014fdc:	4293      	cmp	r3, r2
34014fde:	d044      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fe0:	687b      	ldr	r3, [r7, #4]
34014fe2:	4a5a      	ldr	r2, [pc, #360]	@ (3401514c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x680>)
34014fe4:	4293      	cmp	r3, r2
34014fe6:	d040      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014fe8:	687b      	ldr	r3, [r7, #4]
34014fea:	4a59      	ldr	r2, [pc, #356]	@ (34015150 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x684>)
34014fec:	4293      	cmp	r3, r2
34014fee:	d03c      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ff0:	687b      	ldr	r3, [r7, #4]
34014ff2:	4a58      	ldr	r2, [pc, #352]	@ (34015154 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x688>)
34014ff4:	4293      	cmp	r3, r2
34014ff6:	d038      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ff8:	687b      	ldr	r3, [r7, #4]
34014ffa:	4a57      	ldr	r2, [pc, #348]	@ (34015158 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x68c>)
34014ffc:	4293      	cmp	r3, r2
34014ffe:	d034      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015000:	687b      	ldr	r3, [r7, #4]
34015002:	4a56      	ldr	r2, [pc, #344]	@ (3401515c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x690>)
34015004:	4293      	cmp	r3, r2
34015006:	d030      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015008:	687b      	ldr	r3, [r7, #4]
3401500a:	4a55      	ldr	r2, [pc, #340]	@ (34015160 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x694>)
3401500c:	4293      	cmp	r3, r2
3401500e:	d02c      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015010:	687b      	ldr	r3, [r7, #4]
34015012:	4a54      	ldr	r2, [pc, #336]	@ (34015164 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x698>)
34015014:	4293      	cmp	r3, r2
34015016:	d028      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015018:	687b      	ldr	r3, [r7, #4]
3401501a:	4a53      	ldr	r2, [pc, #332]	@ (34015168 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x69c>)
3401501c:	4293      	cmp	r3, r2
3401501e:	d024      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015020:	687b      	ldr	r3, [r7, #4]
34015022:	4a52      	ldr	r2, [pc, #328]	@ (3401516c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6a0>)
34015024:	4293      	cmp	r3, r2
34015026:	d020      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015028:	687b      	ldr	r3, [r7, #4]
3401502a:	4a51      	ldr	r2, [pc, #324]	@ (34015170 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6a4>)
3401502c:	4293      	cmp	r3, r2
3401502e:	d01c      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015030:	687b      	ldr	r3, [r7, #4]
34015032:	4a50      	ldr	r2, [pc, #320]	@ (34015174 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6a8>)
34015034:	4293      	cmp	r3, r2
34015036:	d018      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015038:	687b      	ldr	r3, [r7, #4]
3401503a:	4a4f      	ldr	r2, [pc, #316]	@ (34015178 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6ac>)
3401503c:	4293      	cmp	r3, r2
3401503e:	d014      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015040:	687b      	ldr	r3, [r7, #4]
34015042:	4a4e      	ldr	r2, [pc, #312]	@ (3401517c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6b0>)
34015044:	4293      	cmp	r3, r2
34015046:	d010      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015048:	687b      	ldr	r3, [r7, #4]
3401504a:	4a4d      	ldr	r2, [pc, #308]	@ (34015180 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6b4>)
3401504c:	4293      	cmp	r3, r2
3401504e:	d00c      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015050:	687b      	ldr	r3, [r7, #4]
34015052:	4a4c      	ldr	r2, [pc, #304]	@ (34015184 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6b8>)
34015054:	4293      	cmp	r3, r2
34015056:	d008      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015058:	687b      	ldr	r3, [r7, #4]
3401505a:	4a4b      	ldr	r2, [pc, #300]	@ (34015188 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6bc>)
3401505c:	4293      	cmp	r3, r2
3401505e:	d004      	beq.n	3401506a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34015060:	f240 1173 	movw	r1, #371	@ 0x173
34015064:	4849      	ldr	r0, [pc, #292]	@ (3401518c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c0>)
34015066:	f7ec ffc9 	bl	34001ffc <assert_failed>
  assert_param(IS_RIF_SEC_PRIV_ATTRIBUTE(SecPriv));
3401506a:	683b      	ldr	r3, [r7, #0]
3401506c:	2b03      	cmp	r3, #3
3401506e:	d904      	bls.n	3401507a <HAL_RIF_RISC_SetSlaveSecureAttributes+0x5ae>
34015070:	f44f 71ba 	mov.w	r1, #372	@ 0x174
34015074:	4845      	ldr	r0, [pc, #276]	@ (3401518c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c0>)
34015076:	f7ec ffc1 	bl	34001ffc <assert_failed>

  sec_reg_val = RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
3401507a:	4a45      	ldr	r2, [pc, #276]	@ (34015190 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c4>)
3401507c:	687b      	ldr	r3, [r7, #4]
3401507e:	0f1b      	lsrs	r3, r3, #28
34015080:	3304      	adds	r3, #4
34015082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34015086:	60fb      	str	r3, [r7, #12]
  sec_reg_val &= (~(1U << (PeriphId & RIF_PERIPH_BIT_POSITION)));
34015088:	687b      	ldr	r3, [r7, #4]
3401508a:	f003 031f 	and.w	r3, r3, #31
3401508e:	2201      	movs	r2, #1
34015090:	fa02 f303 	lsl.w	r3, r2, r3
34015094:	43da      	mvns	r2, r3
34015096:	68fb      	ldr	r3, [r7, #12]
34015098:	4013      	ands	r3, r2
3401509a:	60fb      	str	r3, [r7, #12]
  sec_reg_val |= ((SecPriv & RIF_ATTRIBUTE_SEC) << (PeriphId & RIF_PERIPH_BIT_POSITION));
3401509c:	683b      	ldr	r3, [r7, #0]
3401509e:	f003 0201 	and.w	r2, r3, #1
340150a2:	687b      	ldr	r3, [r7, #4]
340150a4:	f003 031f 	and.w	r3, r3, #31
340150a8:	409a      	lsls	r2, r3
340150aa:	68fb      	ldr	r3, [r7, #12]
340150ac:	4313      	orrs	r3, r2
340150ae:	60fb      	str	r3, [r7, #12]
  RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT] = sec_reg_val;
340150b0:	4937      	ldr	r1, [pc, #220]	@ (34015190 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c4>)
340150b2:	687b      	ldr	r3, [r7, #4]
340150b4:	0f1b      	lsrs	r3, r3, #28
340150b6:	68fa      	ldr	r2, [r7, #12]
340150b8:	3304      	adds	r3, #4
340150ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  sec_reg_val = RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
340150be:	4a34      	ldr	r2, [pc, #208]	@ (34015190 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c4>)
340150c0:	687b      	ldr	r3, [r7, #4]
340150c2:	0f1b      	lsrs	r3, r3, #28
340150c4:	330c      	adds	r3, #12
340150c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
340150ca:	60fb      	str	r3, [r7, #12]
  sec_reg_val &= (~(1U << (PeriphId & RIF_PERIPH_BIT_POSITION)));
340150cc:	687b      	ldr	r3, [r7, #4]
340150ce:	f003 031f 	and.w	r3, r3, #31
340150d2:	2201      	movs	r2, #1
340150d4:	fa02 f303 	lsl.w	r3, r2, r3
340150d8:	43da      	mvns	r2, r3
340150da:	68fb      	ldr	r3, [r7, #12]
340150dc:	4013      	ands	r3, r2
340150de:	60fb      	str	r3, [r7, #12]
  sec_reg_val |= (((SecPriv & RIF_ATTRIBUTE_PRIV) >> 1U) << (PeriphId & RIF_PERIPH_BIT_POSITION));
340150e0:	683b      	ldr	r3, [r7, #0]
340150e2:	085b      	lsrs	r3, r3, #1
340150e4:	f003 0201 	and.w	r2, r3, #1
340150e8:	687b      	ldr	r3, [r7, #4]
340150ea:	f003 031f 	and.w	r3, r3, #31
340150ee:	409a      	lsls	r2, r3
340150f0:	68fb      	ldr	r3, [r7, #12]
340150f2:	4313      	orrs	r3, r2
340150f4:	60fb      	str	r3, [r7, #12]
  RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT] = sec_reg_val;
340150f6:	4926      	ldr	r1, [pc, #152]	@ (34015190 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c4>)
340150f8:	687b      	ldr	r3, [r7, #4]
340150fa:	0f1b      	lsrs	r3, r3, #28
340150fc:	68fa      	ldr	r2, [r7, #12]
340150fe:	330c      	adds	r3, #12
34015100:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
34015104:	bf00      	nop
34015106:	3710      	adds	r7, #16
34015108:	46bd      	mov	sp, r7
3401510a:	bd80      	pop	{r7, pc}
3401510c:	4000000c 	.word	0x4000000c
34015110:	4000000d 	.word	0x4000000d
34015114:	40000011 	.word	0x40000011
34015118:	40000012 	.word	0x40000012
3401511c:	40000013 	.word	0x40000013
34015120:	40000019 	.word	0x40000019
34015124:	4000001b 	.word	0x4000001b
34015128:	4000001c 	.word	0x4000001c
3401512c:	4000001d 	.word	0x4000001d
34015130:	4000001f 	.word	0x4000001f
34015134:	50000001 	.word	0x50000001
34015138:	50000002 	.word	0x50000002
3401513c:	50000003 	.word	0x50000003
34015140:	50000004 	.word	0x50000004
34015144:	50000005 	.word	0x50000005
34015148:	50000006 	.word	0x50000006
3401514c:	50000008 	.word	0x50000008
34015150:	50000009 	.word	0x50000009
34015154:	5000000a 	.word	0x5000000a
34015158:	5000000b 	.word	0x5000000b
3401515c:	5000000d 	.word	0x5000000d
34015160:	5000000e 	.word	0x5000000e
34015164:	5000000f 	.word	0x5000000f
34015168:	50000011 	.word	0x50000011
3401516c:	50000012 	.word	0x50000012
34015170:	50000013 	.word	0x50000013
34015174:	50000014 	.word	0x50000014
34015178:	50000016 	.word	0x50000016
3401517c:	50000017 	.word	0x50000017
34015180:	50000018 	.word	0x50000018
34015184:	5000001b 	.word	0x5000001b
34015188:	5000001e 	.word	0x5000001e
3401518c:	3401ed5c 	.word	0x3401ed5c
34015190:	54024000 	.word	0x54024000

34015194 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
34015194:	b580      	push	{r7, lr}
34015196:	b086      	sub	sp, #24
34015198:	af00      	add	r7, sp, #0
3401519a:	60f8      	str	r0, [r7, #12]
3401519c:	60b9      	str	r1, [r7, #8]
3401519e:	4613      	mov	r3, r2
340151a0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));
340151a2:	68fb      	ldr	r3, [r7, #12]
340151a4:	689b      	ldr	r3, [r3, #8]
340151a6:	2b00      	cmp	r3, #0
340151a8:	d00e      	beq.n	340151c8 <HAL_SPI_Transmit_DMA+0x34>
340151aa:	68fb      	ldr	r3, [r7, #12]
340151ac:	689b      	ldr	r3, [r3, #8]
340151ae:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
340151b2:	d009      	beq.n	340151c8 <HAL_SPI_Transmit_DMA+0x34>
340151b4:	68fb      	ldr	r3, [r7, #12]
340151b6:	689b      	ldr	r3, [r3, #8]
340151b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
340151bc:	d004      	beq.n	340151c8 <HAL_SPI_Transmit_DMA+0x34>
340151be:	f240 71a5 	movw	r1, #1957	@ 0x7a5
340151c2:	4882      	ldr	r0, [pc, #520]	@ (340153cc <HAL_SPI_Transmit_DMA+0x238>)
340151c4:	f7ec ff1a 	bl	34001ffc <assert_failed>

  if (hspi->State != HAL_SPI_STATE_READY)
340151c8:	68fb      	ldr	r3, [r7, #12]
340151ca:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
340151ce:	b2db      	uxtb	r3, r3
340151d0:	2b01      	cmp	r3, #1
340151d2:	d001      	beq.n	340151d8 <HAL_SPI_Transmit_DMA+0x44>
  {
    return HAL_BUSY;
340151d4:	2302      	movs	r3, #2
340151d6:	e1b7      	b.n	34015548 <HAL_SPI_Transmit_DMA+0x3b4>
  }

  if ((pData == NULL) || (Size == 0UL))
340151d8:	68bb      	ldr	r3, [r7, #8]
340151da:	2b00      	cmp	r3, #0
340151dc:	d002      	beq.n	340151e4 <HAL_SPI_Transmit_DMA+0x50>
340151de:	88fb      	ldrh	r3, [r7, #6]
340151e0:	2b00      	cmp	r3, #0
340151e2:	d101      	bne.n	340151e8 <HAL_SPI_Transmit_DMA+0x54>
  {
    return HAL_ERROR;
340151e4:	2301      	movs	r3, #1
340151e6:	e1af      	b.n	34015548 <HAL_SPI_Transmit_DMA+0x3b4>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
340151e8:	68fb      	ldr	r3, [r7, #12]
340151ea:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
340151ee:	2b01      	cmp	r3, #1
340151f0:	d101      	bne.n	340151f6 <HAL_SPI_Transmit_DMA+0x62>
340151f2:	2302      	movs	r3, #2
340151f4:	e1a8      	b.n	34015548 <HAL_SPI_Transmit_DMA+0x3b4>
340151f6:	68fb      	ldr	r3, [r7, #12]
340151f8:	2201      	movs	r2, #1
340151fa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
340151fe:	68fb      	ldr	r3, [r7, #12]
34015200:	2203      	movs	r2, #3
34015202:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
34015206:	68fb      	ldr	r3, [r7, #12]
34015208:	2200      	movs	r2, #0
3401520a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
3401520e:	68fb      	ldr	r3, [r7, #12]
34015210:	68ba      	ldr	r2, [r7, #8]
34015212:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
34015214:	68fb      	ldr	r3, [r7, #12]
34015216:	88fa      	ldrh	r2, [r7, #6]
34015218:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
3401521c:	68fb      	ldr	r3, [r7, #12]
3401521e:	88fa      	ldrh	r2, [r7, #6]
34015220:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
34015224:	68fb      	ldr	r3, [r7, #12]
34015226:	2200      	movs	r2, #0
34015228:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->TxISR       = NULL;
3401522a:	68fb      	ldr	r3, [r7, #12]
3401522c:	2200      	movs	r2, #0
3401522e:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
34015230:	68fb      	ldr	r3, [r7, #12]
34015232:	2200      	movs	r2, #0
34015234:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->RxXferSize  = (uint16_t)0UL;
34015236:	68fb      	ldr	r3, [r7, #12]
34015238:	2200      	movs	r2, #0
3401523a:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t)0UL;
3401523e:	68fb      	ldr	r3, [r7, #12]
34015240:	2200      	movs	r2, #0
34015242:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
34015246:	68fb      	ldr	r3, [r7, #12]
34015248:	689b      	ldr	r3, [r3, #8]
3401524a:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3401524e:	d108      	bne.n	34015262 <HAL_SPI_Transmit_DMA+0xce>
  {
    SPI_1LINE_TX(hspi);
34015250:	68fb      	ldr	r3, [r7, #12]
34015252:	681b      	ldr	r3, [r3, #0]
34015254:	681a      	ldr	r2, [r3, #0]
34015256:	68fb      	ldr	r3, [r7, #12]
34015258:	681b      	ldr	r3, [r3, #0]
3401525a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
3401525e:	601a      	str	r2, [r3, #0]
34015260:	e009      	b.n	34015276 <HAL_SPI_Transmit_DMA+0xe2>
  }
  else
  {
    SPI_2LINES_TX(hspi);
34015262:	68fb      	ldr	r3, [r7, #12]
34015264:	681b      	ldr	r3, [r3, #0]
34015266:	68db      	ldr	r3, [r3, #12]
34015268:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
3401526c:	68fb      	ldr	r3, [r7, #12]
3401526e:	681b      	ldr	r3, [r3, #0]
34015270:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
34015274:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.SrcDataWidth !=  DMA_SRC_DATAWIDTH_WORD) && \
34015276:	68fb      	ldr	r3, [r7, #12]
34015278:	68db      	ldr	r3, [r3, #12]
3401527a:	2b0f      	cmp	r3, #15
3401527c:	d92d      	bls.n	340152da <HAL_SPI_Transmit_DMA+0x146>
3401527e:	68fb      	ldr	r3, [r7, #12]
34015280:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015284:	699b      	ldr	r3, [r3, #24]
34015286:	2b02      	cmp	r3, #2
34015288:	d027      	beq.n	340152da <HAL_SPI_Transmit_DMA+0x146>
       (IS_SPI_FULL_INSTANCE(hspi->Instance))) || \
3401528a:	68fb      	ldr	r3, [r7, #12]
3401528c:	681b      	ldr	r3, [r3, #0]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.SrcDataWidth !=  DMA_SRC_DATAWIDTH_WORD) && \
3401528e:	4a50      	ldr	r2, [pc, #320]	@ (340153d0 <HAL_SPI_Transmit_DMA+0x23c>)
34015290:	4293      	cmp	r3, r2
34015292:	d02c      	beq.n	340152ee <HAL_SPI_Transmit_DMA+0x15a>
       (IS_SPI_FULL_INSTANCE(hspi->Instance))) || \
34015294:	68fb      	ldr	r3, [r7, #12]
34015296:	681b      	ldr	r3, [r3, #0]
34015298:	4a4e      	ldr	r2, [pc, #312]	@ (340153d4 <HAL_SPI_Transmit_DMA+0x240>)
3401529a:	4293      	cmp	r3, r2
3401529c:	d027      	beq.n	340152ee <HAL_SPI_Transmit_DMA+0x15a>
3401529e:	68fb      	ldr	r3, [r7, #12]
340152a0:	681b      	ldr	r3, [r3, #0]
340152a2:	4a4d      	ldr	r2, [pc, #308]	@ (340153d8 <HAL_SPI_Transmit_DMA+0x244>)
340152a4:	4293      	cmp	r3, r2
340152a6:	d022      	beq.n	340152ee <HAL_SPI_Transmit_DMA+0x15a>
340152a8:	68fb      	ldr	r3, [r7, #12]
340152aa:	681b      	ldr	r3, [r3, #0]
340152ac:	4a4b      	ldr	r2, [pc, #300]	@ (340153dc <HAL_SPI_Transmit_DMA+0x248>)
340152ae:	4293      	cmp	r3, r2
340152b0:	d01d      	beq.n	340152ee <HAL_SPI_Transmit_DMA+0x15a>
340152b2:	68fb      	ldr	r3, [r7, #12]
340152b4:	681b      	ldr	r3, [r3, #0]
340152b6:	4a4a      	ldr	r2, [pc, #296]	@ (340153e0 <HAL_SPI_Transmit_DMA+0x24c>)
340152b8:	4293      	cmp	r3, r2
340152ba:	d018      	beq.n	340152ee <HAL_SPI_Transmit_DMA+0x15a>
340152bc:	68fb      	ldr	r3, [r7, #12]
340152be:	681b      	ldr	r3, [r3, #0]
340152c0:	4a48      	ldr	r2, [pc, #288]	@ (340153e4 <HAL_SPI_Transmit_DMA+0x250>)
340152c2:	4293      	cmp	r3, r2
340152c4:	d013      	beq.n	340152ee <HAL_SPI_Transmit_DMA+0x15a>
340152c6:	68fb      	ldr	r3, [r7, #12]
340152c8:	681b      	ldr	r3, [r3, #0]
340152ca:	4a47      	ldr	r2, [pc, #284]	@ (340153e8 <HAL_SPI_Transmit_DMA+0x254>)
340152cc:	4293      	cmp	r3, r2
340152ce:	d00e      	beq.n	340152ee <HAL_SPI_Transmit_DMA+0x15a>
340152d0:	68fb      	ldr	r3, [r7, #12]
340152d2:	681b      	ldr	r3, [r3, #0]
340152d4:	4a45      	ldr	r2, [pc, #276]	@ (340153ec <HAL_SPI_Transmit_DMA+0x258>)
340152d6:	4293      	cmp	r3, r2
340152d8:	d009      	beq.n	340152ee <HAL_SPI_Transmit_DMA+0x15a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT)  && (hspi->hdmatx->Init.SrcDataWidth ==  DMA_SRC_DATAWIDTH_BYTE)))
340152da:	68fb      	ldr	r3, [r7, #12]
340152dc:	68db      	ldr	r3, [r3, #12]
       (IS_SPI_FULL_INSTANCE(hspi->Instance))) || \
340152de:	2b07      	cmp	r3, #7
340152e0:	d90b      	bls.n	340152fa <HAL_SPI_Transmit_DMA+0x166>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT)  && (hspi->hdmatx->Init.SrcDataWidth ==  DMA_SRC_DATAWIDTH_BYTE)))
340152e2:	68fb      	ldr	r3, [r7, #12]
340152e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340152e8:	699b      	ldr	r3, [r3, #24]
340152ea:	2b00      	cmp	r3, #0
340152ec:	d105      	bne.n	340152fa <HAL_SPI_Transmit_DMA+0x166>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
340152ee:	68fb      	ldr	r3, [r7, #12]
340152f0:	2200      	movs	r2, #0
340152f2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
340152f6:	2301      	movs	r3, #1
340152f8:	e126      	b.n	34015548 <HAL_SPI_Transmit_DMA+0x3b4>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
340152fa:	68fb      	ldr	r3, [r7, #12]
340152fc:	68db      	ldr	r3, [r3, #12]
340152fe:	2b07      	cmp	r3, #7
34015300:	d820      	bhi.n	34015344 <HAL_SPI_Transmit_DMA+0x1b0>
  {
    if (hspi->hdmatx->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
34015302:	68fb      	ldr	r3, [r7, #12]
34015304:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015308:	699b      	ldr	r3, [r3, #24]
3401530a:	2b01      	cmp	r3, #1
3401530c:	d109      	bne.n	34015322 <HAL_SPI_Transmit_DMA+0x18e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
3401530e:	68fb      	ldr	r3, [r7, #12]
34015310:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
34015314:	b29b      	uxth	r3, r3
34015316:	3301      	adds	r3, #1
34015318:	105b      	asrs	r3, r3, #1
3401531a:	b29a      	uxth	r2, r3
3401531c:	68fb      	ldr	r3, [r7, #12]
3401531e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if (hspi->hdmatx->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
34015322:	68fb      	ldr	r3, [r7, #12]
34015324:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015328:	699b      	ldr	r3, [r3, #24]
3401532a:	2b02      	cmp	r3, #2
3401532c:	d11e      	bne.n	3401536c <HAL_SPI_Transmit_DMA+0x1d8>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
3401532e:	68fb      	ldr	r3, [r7, #12]
34015330:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
34015334:	b29b      	uxth	r3, r3
34015336:	3303      	adds	r3, #3
34015338:	109b      	asrs	r3, r3, #2
3401533a:	b29a      	uxth	r2, r3
3401533c:	68fb      	ldr	r3, [r7, #12]
3401533e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
34015342:	e013      	b.n	3401536c <HAL_SPI_Transmit_DMA+0x1d8>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
34015344:	68fb      	ldr	r3, [r7, #12]
34015346:	68db      	ldr	r3, [r3, #12]
34015348:	2b0f      	cmp	r3, #15
3401534a:	d80f      	bhi.n	3401536c <HAL_SPI_Transmit_DMA+0x1d8>
  {
    if (hspi->hdmatx->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
3401534c:	68fb      	ldr	r3, [r7, #12]
3401534e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015352:	699b      	ldr	r3, [r3, #24]
34015354:	2b02      	cmp	r3, #2
34015356:	d109      	bne.n	3401536c <HAL_SPI_Transmit_DMA+0x1d8>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
34015358:	68fb      	ldr	r3, [r7, #12]
3401535a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
3401535e:	b29b      	uxth	r3, r3
34015360:	3301      	adds	r3, #1
34015362:	105b      	asrs	r3, r3, #1
34015364:	b29a      	uxth	r2, r3
34015366:	68fb      	ldr	r3, [r7, #12]
34015368:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
3401536c:	68fb      	ldr	r3, [r7, #12]
3401536e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015372:	4a1f      	ldr	r2, [pc, #124]	@ (340153f0 <HAL_SPI_Transmit_DMA+0x25c>)
34015374:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
34015376:	68fb      	ldr	r3, [r7, #12]
34015378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3401537c:	4a1d      	ldr	r2, [pc, #116]	@ (340153f4 <HAL_SPI_Transmit_DMA+0x260>)
3401537e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
34015380:	68fb      	ldr	r3, [r7, #12]
34015382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015386:	4a1c      	ldr	r2, [pc, #112]	@ (340153f8 <HAL_SPI_Transmit_DMA+0x264>)
34015388:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
3401538a:	68fb      	ldr	r3, [r7, #12]
3401538c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015390:	2200      	movs	r2, #0
34015392:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
34015394:	68fb      	ldr	r3, [r7, #12]
34015396:	681b      	ldr	r3, [r3, #0]
34015398:	689a      	ldr	r2, [r3, #8]
3401539a:	68fb      	ldr	r3, [r7, #12]
3401539c:	681b      	ldr	r3, [r3, #0]
3401539e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
340153a2:	609a      	str	r2, [r3, #8]

  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
340153a4:	68fb      	ldr	r3, [r7, #12]
340153a6:	68db      	ldr	r3, [r3, #12]
340153a8:	2b07      	cmp	r3, #7
340153aa:	d804      	bhi.n	340153b6 <HAL_SPI_Transmit_DMA+0x222>
  {
    hspi->TxXferCount = Size;
340153ac:	68fb      	ldr	r3, [r7, #12]
340153ae:	88fa      	ldrh	r2, [r7, #6]
340153b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
340153b4:	e028      	b.n	34015408 <HAL_SPI_Transmit_DMA+0x274>
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
340153b6:	68fb      	ldr	r3, [r7, #12]
340153b8:	68db      	ldr	r3, [r3, #12]
340153ba:	2b0f      	cmp	r3, #15
340153bc:	d81e      	bhi.n	340153fc <HAL_SPI_Transmit_DMA+0x268>
  {
    hspi->TxXferCount = Size * 2U;
340153be:	88fb      	ldrh	r3, [r7, #6]
340153c0:	005b      	lsls	r3, r3, #1
340153c2:	b29a      	uxth	r2, r3
340153c4:	68fb      	ldr	r3, [r7, #12]
340153c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
340153ca:	e01d      	b.n	34015408 <HAL_SPI_Transmit_DMA+0x274>
340153cc:	3401ee04 	.word	0x3401ee04
340153d0:	52003000 	.word	0x52003000
340153d4:	42003000 	.word	0x42003000
340153d8:	50003800 	.word	0x50003800
340153dc:	40003800 	.word	0x40003800
340153e0:	50003c00 	.word	0x50003c00
340153e4:	40003c00 	.word	0x40003c00
340153e8:	56001400 	.word	0x56001400
340153ec:	46001400 	.word	0x46001400
340153f0:	3401598f 	.word	0x3401598f
340153f4:	34015949 	.word	0x34015949
340153f8:	340159ab 	.word	0x340159ab
  }
  else
  {
    hspi->TxXferCount = Size * 4U;
340153fc:	88fb      	ldrh	r3, [r7, #6]
340153fe:	009b      	lsls	r3, r3, #2
34015400:	b29a      	uxth	r2, r3
34015402:	68fb      	ldr	r3, [r7, #12]
34015404:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }

  /* Enable the Tx DMA Stream/Channel */
  if ((hspi->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
34015408:	68fb      	ldr	r3, [r7, #12]
3401540a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3401540e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
34015410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34015414:	2b00      	cmp	r3, #0
34015416:	d02d      	beq.n	34015474 <HAL_SPI_Transmit_DMA+0x2e0>
  {
    if (hspi->hdmatx->LinkedListQueue != NULL)
34015418:	68fb      	ldr	r3, [r7, #12]
3401541a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3401541e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34015420:	2b00      	cmp	r3, #0
34015422:	d024      	beq.n	3401546e <HAL_SPI_Transmit_DMA+0x2da>
    {
      /* Set DMA data size */
      hspi->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hspi->TxXferCount;
34015424:	68fb      	ldr	r3, [r7, #12]
34015426:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
3401542a:	b29a      	uxth	r2, r3
3401542c:	68fb      	ldr	r3, [r7, #12]
3401542e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015432:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34015434:	681b      	ldr	r3, [r3, #0]
34015436:	609a      	str	r2, [r3, #8]

      /* Set DMA source address */
      hspi->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)hspi->pTxBuffPtr;
34015438:	68fb      	ldr	r3, [r7, #12]
3401543a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
3401543c:	68fb      	ldr	r3, [r7, #12]
3401543e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015442:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34015444:	681b      	ldr	r3, [r3, #0]
34015446:	60da      	str	r2, [r3, #12]

      /* Set DMA destination address */
      hspi->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)&hspi->Instance->TXDR;
34015448:	68fb      	ldr	r3, [r7, #12]
3401544a:	681b      	ldr	r3, [r3, #0]
3401544c:	f103 0220 	add.w	r2, r3, #32
34015450:	68fb      	ldr	r3, [r7, #12]
34015452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015456:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34015458:	681b      	ldr	r3, [r3, #0]
3401545a:	611a      	str	r2, [r3, #16]

      status = HAL_DMAEx_List_Start_IT(hspi->hdmatx);
3401545c:	68fb      	ldr	r3, [r7, #12]
3401545e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015462:	4618      	mov	r0, r3
34015464:	f7f0 fbb3 	bl	34005bce <HAL_DMAEx_List_Start_IT>
34015468:	4603      	mov	r3, r0
3401546a:	75fb      	strb	r3, [r7, #23]
3401546c:	e014      	b.n	34015498 <HAL_SPI_Transmit_DMA+0x304>
    }
    else
    {
      status = HAL_ERROR;
3401546e:	2301      	movs	r3, #1
34015470:	75fb      	strb	r3, [r7, #23]
34015472:	e011      	b.n	34015498 <HAL_SPI_Transmit_DMA+0x304>
    }
  }
  else
  {
    status = HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
34015474:	68fb      	ldr	r3, [r7, #12]
34015476:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
3401547a:	68fb      	ldr	r3, [r7, #12]
3401547c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3401547e:	4619      	mov	r1, r3
34015480:	68fb      	ldr	r3, [r7, #12]
34015482:	681b      	ldr	r3, [r3, #0]
34015484:	3320      	adds	r3, #32
34015486:	461a      	mov	r2, r3
                              hspi->TxXferCount);
34015488:	68fb      	ldr	r3, [r7, #12]
3401548a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
3401548e:	b29b      	uxth	r3, r3
    status = HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
34015490:	f7f0 f85c 	bl	3400554c <HAL_DMA_Start_IT>
34015494:	4603      	mov	r3, r0
34015496:	75fb      	strb	r3, [r7, #23]
  }

  /* Check status */
  if (status != HAL_OK)
34015498:	7dfb      	ldrb	r3, [r7, #23]
3401549a:	2b00      	cmp	r3, #0
3401549c:	d011      	beq.n	340154c2 <HAL_SPI_Transmit_DMA+0x32e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
3401549e:	68fb      	ldr	r3, [r7, #12]
340154a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340154a4:	f043 0210 	orr.w	r2, r3, #16
340154a8:	68fb      	ldr	r3, [r7, #12]
340154aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->State = HAL_SPI_STATE_READY;
340154ae:	68fb      	ldr	r3, [r7, #12]
340154b0:	2201      	movs	r2, #1
340154b2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
340154b6:	68fb      	ldr	r3, [r7, #12]
340154b8:	2200      	movs	r2, #0
340154ba:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_ERROR;
340154be:	2301      	movs	r3, #1
340154c0:	e042      	b.n	34015548 <HAL_SPI_Transmit_DMA+0x3b4>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Mode == DMA_LINKEDLIST_CIRCULAR)
340154c2:	68fb      	ldr	r3, [r7, #12]
340154c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340154c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
340154ca:	2b81      	cmp	r3, #129	@ 0x81
340154cc:	d108      	bne.n	340154e0 <HAL_SPI_Transmit_DMA+0x34c>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
340154ce:	68fb      	ldr	r3, [r7, #12]
340154d0:	681b      	ldr	r3, [r3, #0]
340154d2:	685b      	ldr	r3, [r3, #4]
340154d4:	68fa      	ldr	r2, [r7, #12]
340154d6:	6812      	ldr	r2, [r2, #0]
340154d8:	0c1b      	lsrs	r3, r3, #16
340154da:	041b      	lsls	r3, r3, #16
340154dc:	6053      	str	r3, [r2, #4]
340154de:	e009      	b.n	340154f4 <HAL_SPI_Transmit_DMA+0x360>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
340154e0:	68fb      	ldr	r3, [r7, #12]
340154e2:	681b      	ldr	r3, [r3, #0]
340154e4:	685b      	ldr	r3, [r3, #4]
340154e6:	0c1b      	lsrs	r3, r3, #16
340154e8:	041b      	lsls	r3, r3, #16
340154ea:	88f9      	ldrh	r1, [r7, #6]
340154ec:	68fa      	ldr	r2, [r7, #12]
340154ee:	6812      	ldr	r2, [r2, #0]
340154f0:	430b      	orrs	r3, r1
340154f2:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
340154f4:	68fb      	ldr	r3, [r7, #12]
340154f6:	681b      	ldr	r3, [r3, #0]
340154f8:	689a      	ldr	r2, [r3, #8]
340154fa:	68fb      	ldr	r3, [r7, #12]
340154fc:	681b      	ldr	r3, [r3, #0]
340154fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
34015502:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
34015504:	68fb      	ldr	r3, [r7, #12]
34015506:	681b      	ldr	r3, [r3, #0]
34015508:	691a      	ldr	r2, [r3, #16]
3401550a:	68fb      	ldr	r3, [r7, #12]
3401550c:	681b      	ldr	r3, [r3, #0]
3401550e:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
34015512:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
34015514:	68fb      	ldr	r3, [r7, #12]
34015516:	681b      	ldr	r3, [r3, #0]
34015518:	681a      	ldr	r2, [r3, #0]
3401551a:	68fb      	ldr	r3, [r7, #12]
3401551c:	681b      	ldr	r3, [r3, #0]
3401551e:	f042 0201 	orr.w	r2, r2, #1
34015522:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
34015524:	68fb      	ldr	r3, [r7, #12]
34015526:	685b      	ldr	r3, [r3, #4]
34015528:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
3401552c:	d107      	bne.n	3401553e <HAL_SPI_Transmit_DMA+0x3aa>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
3401552e:	68fb      	ldr	r3, [r7, #12]
34015530:	681b      	ldr	r3, [r3, #0]
34015532:	681a      	ldr	r2, [r3, #0]
34015534:	68fb      	ldr	r3, [r7, #12]
34015536:	681b      	ldr	r3, [r3, #0]
34015538:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
3401553c:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
3401553e:	68fb      	ldr	r3, [r7, #12]
34015540:	2200      	movs	r2, #0
34015542:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
34015546:	2300      	movs	r3, #0
}
34015548:	4618      	mov	r0, r3
3401554a:	3718      	adds	r7, #24
3401554c:	46bd      	mov	sp, r7
3401554e:	bd80      	pop	{r7, pc}

34015550 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
34015550:	b580      	push	{r7, lr}
34015552:	b08a      	sub	sp, #40	@ 0x28
34015554:	af00      	add	r7, sp, #0
34015556:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
34015558:	687b      	ldr	r3, [r7, #4]
3401555a:	681b      	ldr	r3, [r3, #0]
3401555c:	691b      	ldr	r3, [r3, #16]
3401555e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
34015560:	687b      	ldr	r3, [r7, #4]
34015562:	681b      	ldr	r3, [r3, #0]
34015564:	695b      	ldr	r3, [r3, #20]
34015566:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
34015568:	6a3a      	ldr	r2, [r7, #32]
3401556a:	69fb      	ldr	r3, [r7, #28]
3401556c:	4013      	ands	r3, r2
3401556e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
34015570:	687b      	ldr	r3, [r7, #4]
34015572:	681b      	ldr	r3, [r3, #0]
34015574:	689b      	ldr	r3, [r3, #8]
34015576:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
34015578:	2300      	movs	r3, #0
3401557a:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
3401557c:	687b      	ldr	r3, [r7, #4]
3401557e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
34015582:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
34015584:	687b      	ldr	r3, [r7, #4]
34015586:	681b      	ldr	r3, [r3, #0]
34015588:	3330      	adds	r3, #48	@ 0x30
3401558a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
3401558c:	69fb      	ldr	r3, [r7, #28]
3401558e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34015592:	2b00      	cmp	r3, #0
34015594:	d010      	beq.n	340155b8 <HAL_SPI_IRQHandler+0x68>
34015596:	6a3b      	ldr	r3, [r7, #32]
34015598:	f003 0308 	and.w	r3, r3, #8
3401559c:	2b00      	cmp	r3, #0
3401559e:	d00b      	beq.n	340155b8 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
340155a0:	687b      	ldr	r3, [r7, #4]
340155a2:	681b      	ldr	r3, [r3, #0]
340155a4:	699a      	ldr	r2, [r3, #24]
340155a6:	687b      	ldr	r3, [r7, #4]
340155a8:	681b      	ldr	r3, [r3, #0]
340155aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
340155ae:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
340155b0:	6878      	ldr	r0, [r7, #4]
340155b2:	f000 f9bf 	bl	34015934 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
340155b6:	e19a      	b.n	340158ee <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
340155b8:	69bb      	ldr	r3, [r7, #24]
340155ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
340155be:	2b00      	cmp	r3, #0
340155c0:	d113      	bne.n	340155ea <HAL_SPI_IRQHandler+0x9a>
340155c2:	69bb      	ldr	r3, [r7, #24]
340155c4:	f003 0320 	and.w	r3, r3, #32
340155c8:	2b00      	cmp	r3, #0
340155ca:	d10e      	bne.n	340155ea <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
340155cc:	69bb      	ldr	r3, [r7, #24]
340155ce:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
340155d2:	2b00      	cmp	r3, #0
340155d4:	d009      	beq.n	340155ea <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
340155d6:	687b      	ldr	r3, [r7, #4]
340155d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340155da:	6878      	ldr	r0, [r7, #4]
340155dc:	4798      	blx	r3
    hspi->RxISR(hspi);
340155de:	687b      	ldr	r3, [r7, #4]
340155e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
340155e2:	6878      	ldr	r0, [r7, #4]
340155e4:	4798      	blx	r3
    handled = 1UL;
340155e6:	2301      	movs	r3, #1
340155e8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
340155ea:	69bb      	ldr	r3, [r7, #24]
340155ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
340155f0:	2b00      	cmp	r3, #0
340155f2:	d10f      	bne.n	34015614 <HAL_SPI_IRQHandler+0xc4>
340155f4:	69bb      	ldr	r3, [r7, #24]
340155f6:	f003 0301 	and.w	r3, r3, #1
340155fa:	2b00      	cmp	r3, #0
340155fc:	d00a      	beq.n	34015614 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
340155fe:	69bb      	ldr	r3, [r7, #24]
34015600:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
34015604:	2b00      	cmp	r3, #0
34015606:	d105      	bne.n	34015614 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
34015608:	687b      	ldr	r3, [r7, #4]
3401560a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3401560c:	6878      	ldr	r0, [r7, #4]
3401560e:	4798      	blx	r3
    handled = 1UL;
34015610:	2301      	movs	r3, #1
34015612:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
34015614:	69bb      	ldr	r3, [r7, #24]
34015616:	f003 0320 	and.w	r3, r3, #32
3401561a:	2b00      	cmp	r3, #0
3401561c:	d10f      	bne.n	3401563e <HAL_SPI_IRQHandler+0xee>
3401561e:	69bb      	ldr	r3, [r7, #24]
34015620:	f003 0302 	and.w	r3, r3, #2
34015624:	2b00      	cmp	r3, #0
34015626:	d00a      	beq.n	3401563e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
34015628:	69bb      	ldr	r3, [r7, #24]
3401562a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
3401562e:	2b00      	cmp	r3, #0
34015630:	d105      	bne.n	3401563e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
34015632:	687b      	ldr	r3, [r7, #4]
34015634:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34015636:	6878      	ldr	r0, [r7, #4]
34015638:	4798      	blx	r3
    handled = 1UL;
3401563a:	2301      	movs	r3, #1
3401563c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
3401563e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34015640:	2b00      	cmp	r3, #0
34015642:	f040 814f 	bne.w	340158e4 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
34015646:	69bb      	ldr	r3, [r7, #24]
34015648:	f003 0308 	and.w	r3, r3, #8
3401564c:	2b00      	cmp	r3, #0
3401564e:	f000 808b 	beq.w	34015768 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
34015652:	687b      	ldr	r3, [r7, #4]
34015654:	681b      	ldr	r3, [r3, #0]
34015656:	699a      	ldr	r2, [r3, #24]
34015658:	687b      	ldr	r3, [r7, #4]
3401565a:	681b      	ldr	r3, [r3, #0]
3401565c:	f042 0208 	orr.w	r2, r2, #8
34015660:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
34015662:	687b      	ldr	r3, [r7, #4]
34015664:	681b      	ldr	r3, [r3, #0]
34015666:	699a      	ldr	r2, [r3, #24]
34015668:	687b      	ldr	r3, [r7, #4]
3401566a:	681b      	ldr	r3, [r3, #0]
3401566c:	f042 0210 	orr.w	r2, r2, #16
34015670:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
34015672:	687b      	ldr	r3, [r7, #4]
34015674:	681b      	ldr	r3, [r3, #0]
34015676:	699a      	ldr	r2, [r3, #24]
34015678:	687b      	ldr	r3, [r7, #4]
3401567a:	681b      	ldr	r3, [r3, #0]
3401567c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
34015680:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
34015682:	687b      	ldr	r3, [r7, #4]
34015684:	681b      	ldr	r3, [r3, #0]
34015686:	691a      	ldr	r2, [r3, #16]
34015688:	687b      	ldr	r3, [r7, #4]
3401568a:	681b      	ldr	r3, [r3, #0]
3401568c:	f022 0208 	bic.w	r2, r2, #8
34015690:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
34015692:	687b      	ldr	r3, [r7, #4]
34015694:	681b      	ldr	r3, [r3, #0]
34015696:	689b      	ldr	r3, [r3, #8]
34015698:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
3401569c:	2b00      	cmp	r3, #0
3401569e:	d13d      	bne.n	3401571c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
340156a0:	e036      	b.n	34015710 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
340156a2:	687b      	ldr	r3, [r7, #4]
340156a4:	68db      	ldr	r3, [r3, #12]
340156a6:	2b0f      	cmp	r3, #15
340156a8:	d90b      	bls.n	340156c2 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
340156aa:	687b      	ldr	r3, [r7, #4]
340156ac:	681a      	ldr	r2, [r3, #0]
340156ae:	687b      	ldr	r3, [r7, #4]
340156b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
340156b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
340156b4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
340156b6:	687b      	ldr	r3, [r7, #4]
340156b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
340156ba:	1d1a      	adds	r2, r3, #4
340156bc:	687b      	ldr	r3, [r7, #4]
340156be:	66da      	str	r2, [r3, #108]	@ 0x6c
340156c0:	e01d      	b.n	340156fe <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
340156c2:	687b      	ldr	r3, [r7, #4]
340156c4:	68db      	ldr	r3, [r3, #12]
340156c6:	2b07      	cmp	r3, #7
340156c8:	d90b      	bls.n	340156e2 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
340156ca:	687b      	ldr	r3, [r7, #4]
340156cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
340156ce:	68fa      	ldr	r2, [r7, #12]
340156d0:	8812      	ldrh	r2, [r2, #0]
340156d2:	b292      	uxth	r2, r2
340156d4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
340156d6:	687b      	ldr	r3, [r7, #4]
340156d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
340156da:	1c9a      	adds	r2, r3, #2
340156dc:	687b      	ldr	r3, [r7, #4]
340156de:	66da      	str	r2, [r3, #108]	@ 0x6c
340156e0:	e00d      	b.n	340156fe <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
340156e2:	687b      	ldr	r3, [r7, #4]
340156e4:	681b      	ldr	r3, [r3, #0]
340156e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
340156ea:	687b      	ldr	r3, [r7, #4]
340156ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
340156ee:	7812      	ldrb	r2, [r2, #0]
340156f0:	b2d2      	uxtb	r2, r2
340156f2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
340156f4:	687b      	ldr	r3, [r7, #4]
340156f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
340156f8:	1c5a      	adds	r2, r3, #1
340156fa:	687b      	ldr	r3, [r7, #4]
340156fc:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
340156fe:	687b      	ldr	r3, [r7, #4]
34015700:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
34015704:	b29b      	uxth	r3, r3
34015706:	3b01      	subs	r3, #1
34015708:	b29a      	uxth	r2, r3
3401570a:	687b      	ldr	r3, [r7, #4]
3401570c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
34015710:	687b      	ldr	r3, [r7, #4]
34015712:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
34015716:	b29b      	uxth	r3, r3
34015718:	2b00      	cmp	r3, #0
3401571a:	d1c2      	bne.n	340156a2 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
3401571c:	6878      	ldr	r0, [r7, #4]
3401571e:	f000 f981 	bl	34015a24 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
34015722:	687b      	ldr	r3, [r7, #4]
34015724:	2201      	movs	r2, #1
34015726:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
3401572a:	687b      	ldr	r3, [r7, #4]
3401572c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015730:	2b00      	cmp	r3, #0
34015732:	d003      	beq.n	3401573c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
34015734:	6878      	ldr	r0, [r7, #4]
34015736:	f002 fcdd 	bl	340180f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
3401573a:	e0d8      	b.n	340158ee <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
3401573c:	7cfb      	ldrb	r3, [r7, #19]
3401573e:	2b05      	cmp	r3, #5
34015740:	d103      	bne.n	3401574a <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
34015742:	6878      	ldr	r0, [r7, #4]
34015744:	f000 f8e2 	bl	3401590c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
34015748:	e0ce      	b.n	340158e8 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
3401574a:	7cfb      	ldrb	r3, [r7, #19]
3401574c:	2b04      	cmp	r3, #4
3401574e:	d103      	bne.n	34015758 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
34015750:	6878      	ldr	r0, [r7, #4]
34015752:	f000 f8d1 	bl	340158f8 <HAL_SPI_RxCpltCallback>
    return;
34015756:	e0c7      	b.n	340158e8 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
34015758:	7cfb      	ldrb	r3, [r7, #19]
3401575a:	2b03      	cmp	r3, #3
3401575c:	f040 80c4 	bne.w	340158e8 <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
34015760:	6878      	ldr	r0, [r7, #4]
34015762:	f002 fcab 	bl	340180bc <HAL_SPI_TxCpltCallback>
    return;
34015766:	e0bf      	b.n	340158e8 <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
34015768:	69bb      	ldr	r3, [r7, #24]
3401576a:	f403 7358 	and.w	r3, r3, #864	@ 0x360
3401576e:	2b00      	cmp	r3, #0
34015770:	f000 80bd 	beq.w	340158ee <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
34015774:	69bb      	ldr	r3, [r7, #24]
34015776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3401577a:	2b00      	cmp	r3, #0
3401577c:	d00f      	beq.n	3401579e <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
3401577e:	687b      	ldr	r3, [r7, #4]
34015780:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015784:	f043 0204 	orr.w	r2, r3, #4
34015788:	687b      	ldr	r3, [r7, #4]
3401578a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
3401578e:	687b      	ldr	r3, [r7, #4]
34015790:	681b      	ldr	r3, [r3, #0]
34015792:	699a      	ldr	r2, [r3, #24]
34015794:	687b      	ldr	r3, [r7, #4]
34015796:	681b      	ldr	r3, [r3, #0]
34015798:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
3401579c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
3401579e:	69bb      	ldr	r3, [r7, #24]
340157a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
340157a4:	2b00      	cmp	r3, #0
340157a6:	d00f      	beq.n	340157c8 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
340157a8:	687b      	ldr	r3, [r7, #4]
340157aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340157ae:	f043 0201 	orr.w	r2, r3, #1
340157b2:	687b      	ldr	r3, [r7, #4]
340157b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
340157b8:	687b      	ldr	r3, [r7, #4]
340157ba:	681b      	ldr	r3, [r3, #0]
340157bc:	699a      	ldr	r2, [r3, #24]
340157be:	687b      	ldr	r3, [r7, #4]
340157c0:	681b      	ldr	r3, [r3, #0]
340157c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
340157c6:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
340157c8:	69bb      	ldr	r3, [r7, #24]
340157ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340157ce:	2b00      	cmp	r3, #0
340157d0:	d00f      	beq.n	340157f2 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
340157d2:	687b      	ldr	r3, [r7, #4]
340157d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340157d8:	f043 0208 	orr.w	r2, r3, #8
340157dc:	687b      	ldr	r3, [r7, #4]
340157de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
340157e2:	687b      	ldr	r3, [r7, #4]
340157e4:	681b      	ldr	r3, [r3, #0]
340157e6:	699a      	ldr	r2, [r3, #24]
340157e8:	687b      	ldr	r3, [r7, #4]
340157ea:	681b      	ldr	r3, [r3, #0]
340157ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
340157f0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
340157f2:	69bb      	ldr	r3, [r7, #24]
340157f4:	f003 0320 	and.w	r3, r3, #32
340157f8:	2b00      	cmp	r3, #0
340157fa:	d00f      	beq.n	3401581c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
340157fc:	687b      	ldr	r3, [r7, #4]
340157fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015802:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
34015806:	687b      	ldr	r3, [r7, #4]
34015808:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
3401580c:	687b      	ldr	r3, [r7, #4]
3401580e:	681b      	ldr	r3, [r3, #0]
34015810:	699a      	ldr	r2, [r3, #24]
34015812:	687b      	ldr	r3, [r7, #4]
34015814:	681b      	ldr	r3, [r3, #0]
34015816:	f042 0220 	orr.w	r2, r2, #32
3401581a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
3401581c:	687b      	ldr	r3, [r7, #4]
3401581e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015822:	2b00      	cmp	r3, #0
34015824:	d062      	beq.n	340158ec <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
34015826:	687b      	ldr	r3, [r7, #4]
34015828:	681b      	ldr	r3, [r3, #0]
3401582a:	681a      	ldr	r2, [r3, #0]
3401582c:	687b      	ldr	r3, [r7, #4]
3401582e:	681b      	ldr	r3, [r3, #0]
34015830:	f022 0201 	bic.w	r2, r2, #1
34015834:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
34015836:	687b      	ldr	r3, [r7, #4]
34015838:	681b      	ldr	r3, [r3, #0]
3401583a:	691b      	ldr	r3, [r3, #16]
3401583c:	687a      	ldr	r2, [r7, #4]
3401583e:	6812      	ldr	r2, [r2, #0]
34015840:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
34015844:	f023 0303 	bic.w	r3, r3, #3
34015848:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
3401584a:	697b      	ldr	r3, [r7, #20]
3401584c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
34015850:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
34015854:	d13e      	bne.n	340158d4 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
34015856:	687b      	ldr	r3, [r7, #4]
34015858:	681b      	ldr	r3, [r3, #0]
3401585a:	689a      	ldr	r2, [r3, #8]
3401585c:	687b      	ldr	r3, [r7, #4]
3401585e:	681b      	ldr	r3, [r3, #0]
34015860:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
34015864:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
34015866:	687b      	ldr	r3, [r7, #4]
34015868:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3401586c:	2b00      	cmp	r3, #0
3401586e:	d015      	beq.n	3401589c <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
34015870:	687b      	ldr	r3, [r7, #4]
34015872:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34015876:	4a1f      	ldr	r2, [pc, #124]	@ (340158f4 <HAL_SPI_IRQHandler+0x3a4>)
34015878:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
3401587a:	687b      	ldr	r3, [r7, #4]
3401587c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34015880:	4618      	mov	r0, r3
34015882:	f7ef fed1 	bl	34005628 <HAL_DMA_Abort_IT>
34015886:	4603      	mov	r3, r0
34015888:	2b00      	cmp	r3, #0
3401588a:	d007      	beq.n	3401589c <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
3401588c:	687b      	ldr	r3, [r7, #4]
3401588e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015892:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
34015896:	687b      	ldr	r3, [r7, #4]
34015898:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
3401589c:	687b      	ldr	r3, [r7, #4]
3401589e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340158a2:	2b00      	cmp	r3, #0
340158a4:	d022      	beq.n	340158ec <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
340158a6:	687b      	ldr	r3, [r7, #4]
340158a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340158ac:	4a11      	ldr	r2, [pc, #68]	@ (340158f4 <HAL_SPI_IRQHandler+0x3a4>)
340158ae:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
340158b0:	687b      	ldr	r3, [r7, #4]
340158b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340158b6:	4618      	mov	r0, r3
340158b8:	f7ef feb6 	bl	34005628 <HAL_DMA_Abort_IT>
340158bc:	4603      	mov	r3, r0
340158be:	2b00      	cmp	r3, #0
340158c0:	d014      	beq.n	340158ec <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
340158c2:	687b      	ldr	r3, [r7, #4]
340158c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340158c8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
340158cc:	687b      	ldr	r3, [r7, #4]
340158ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
340158d2:	e00b      	b.n	340158ec <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
340158d4:	687b      	ldr	r3, [r7, #4]
340158d6:	2201      	movs	r2, #1
340158d8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
340158dc:	6878      	ldr	r0, [r7, #4]
340158de:	f002 fc09 	bl	340180f4 <HAL_SPI_ErrorCallback>
    return;
340158e2:	e003      	b.n	340158ec <HAL_SPI_IRQHandler+0x39c>
    return;
340158e4:	bf00      	nop
340158e6:	e002      	b.n	340158ee <HAL_SPI_IRQHandler+0x39e>
    return;
340158e8:	bf00      	nop
340158ea:	e000      	b.n	340158ee <HAL_SPI_IRQHandler+0x39e>
    return;
340158ec:	bf00      	nop
  }
}
340158ee:	3728      	adds	r7, #40	@ 0x28
340158f0:	46bd      	mov	sp, r7
340158f2:	bd80      	pop	{r7, pc}
340158f4:	340159f1 	.word	0x340159f1

340158f8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
340158f8:	b480      	push	{r7}
340158fa:	b083      	sub	sp, #12
340158fc:	af00      	add	r7, sp, #0
340158fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
34015900:	bf00      	nop
34015902:	370c      	adds	r7, #12
34015904:	46bd      	mov	sp, r7
34015906:	f85d 7b04 	ldr.w	r7, [sp], #4
3401590a:	4770      	bx	lr

3401590c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
3401590c:	b480      	push	{r7}
3401590e:	b083      	sub	sp, #12
34015910:	af00      	add	r7, sp, #0
34015912:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
34015914:	bf00      	nop
34015916:	370c      	adds	r7, #12
34015918:	46bd      	mov	sp, r7
3401591a:	f85d 7b04 	ldr.w	r7, [sp], #4
3401591e:	4770      	bx	lr

34015920 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
34015920:	b480      	push	{r7}
34015922:	b083      	sub	sp, #12
34015924:	af00      	add	r7, sp, #0
34015926:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
34015928:	bf00      	nop
3401592a:	370c      	adds	r7, #12
3401592c:	46bd      	mov	sp, r7
3401592e:	f85d 7b04 	ldr.w	r7, [sp], #4
34015932:	4770      	bx	lr

34015934 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
34015934:	b480      	push	{r7}
34015936:	b083      	sub	sp, #12
34015938:	af00      	add	r7, sp, #0
3401593a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
3401593c:	bf00      	nop
3401593e:	370c      	adds	r7, #12
34015940:	46bd      	mov	sp, r7
34015942:	f85d 7b04 	ldr.w	r7, [sp], #4
34015946:	4770      	bx	lr

34015948 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
34015948:	b580      	push	{r7, lr}
3401594a:	b084      	sub	sp, #16
3401594c:	af00      	add	r7, sp, #0
3401594e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
34015950:	687b      	ldr	r3, [r7, #4]
34015952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
34015954:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
34015956:	68fb      	ldr	r3, [r7, #12]
34015958:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
3401595c:	b2db      	uxtb	r3, r3
3401595e:	2b07      	cmp	r3, #7
34015960:	d011      	beq.n	34015986 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Mode == DMA_LINKEDLIST_CIRCULAR)
34015962:	68fb      	ldr	r3, [r7, #12]
34015964:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3401596a:	2b81      	cmp	r3, #129	@ 0x81
3401596c:	d103      	bne.n	34015976 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
3401596e:	68f8      	ldr	r0, [r7, #12]
34015970:	f002 fba4 	bl	340180bc <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
34015974:	e007      	b.n	34015986 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
34015976:	68fb      	ldr	r3, [r7, #12]
34015978:	681b      	ldr	r3, [r3, #0]
3401597a:	691a      	ldr	r2, [r3, #16]
3401597c:	68fb      	ldr	r3, [r7, #12]
3401597e:	681b      	ldr	r3, [r3, #0]
34015980:	f042 0208 	orr.w	r2, r2, #8
34015984:	611a      	str	r2, [r3, #16]
}
34015986:	bf00      	nop
34015988:	3710      	adds	r7, #16
3401598a:	46bd      	mov	sp, r7
3401598c:	bd80      	pop	{r7, pc}

3401598e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
3401598e:	b580      	push	{r7, lr}
34015990:	b084      	sub	sp, #16
34015992:	af00      	add	r7, sp, #0
34015994:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
34015996:	687b      	ldr	r3, [r7, #4]
34015998:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3401599a:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
3401599c:	68f8      	ldr	r0, [r7, #12]
3401599e:	f7ff ffbf 	bl	34015920 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
340159a2:	bf00      	nop
340159a4:	3710      	adds	r7, #16
340159a6:	46bd      	mov	sp, r7
340159a8:	bd80      	pop	{r7, pc}

340159aa <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
340159aa:	b580      	push	{r7, lr}
340159ac:	b084      	sub	sp, #16
340159ae:	af00      	add	r7, sp, #0
340159b0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
340159b2:	687b      	ldr	r3, [r7, #4]
340159b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
340159b6:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_NONE)
340159b8:	6878      	ldr	r0, [r7, #4]
340159ba:	f7ef ffc7 	bl	3400594c <HAL_DMA_GetError>
340159be:	4603      	mov	r3, r0
340159c0:	2b00      	cmp	r3, #0
340159c2:	d011      	beq.n	340159e8 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
340159c4:	68f8      	ldr	r0, [r7, #12]
340159c6:	f000 f82d 	bl	34015a24 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
340159ca:	68fb      	ldr	r3, [r7, #12]
340159cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340159d0:	f043 0210 	orr.w	r2, r3, #16
340159d4:	68fb      	ldr	r3, [r7, #12]
340159d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->State = HAL_SPI_STATE_READY;
340159da:	68fb      	ldr	r3, [r7, #12]
340159dc:	2201      	movs	r2, #1
340159de:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
340159e2:	68f8      	ldr	r0, [r7, #12]
340159e4:	f002 fb86 	bl	340180f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
340159e8:	bf00      	nop
340159ea:	3710      	adds	r7, #16
340159ec:	46bd      	mov	sp, r7
340159ee:	bd80      	pop	{r7, pc}

340159f0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
340159f0:	b580      	push	{r7, lr}
340159f2:	b084      	sub	sp, #16
340159f4:	af00      	add	r7, sp, #0
340159f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
340159f8:	687b      	ldr	r3, [r7, #4]
340159fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
340159fc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
340159fe:	68fb      	ldr	r3, [r7, #12]
34015a00:	2200      	movs	r2, #0
34015a02:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
34015a06:	68fb      	ldr	r3, [r7, #12]
34015a08:	2200      	movs	r2, #0
34015a0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
34015a0e:	68fb      	ldr	r3, [r7, #12]
34015a10:	2201      	movs	r2, #1
34015a12:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
34015a16:	68f8      	ldr	r0, [r7, #12]
34015a18:	f002 fb6c 	bl	340180f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
34015a1c:	bf00      	nop
34015a1e:	3710      	adds	r7, #16
34015a20:	46bd      	mov	sp, r7
34015a22:	bd80      	pop	{r7, pc}

34015a24 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
34015a24:	b480      	push	{r7}
34015a26:	b085      	sub	sp, #20
34015a28:	af00      	add	r7, sp, #0
34015a2a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
34015a2c:	687b      	ldr	r3, [r7, #4]
34015a2e:	681b      	ldr	r3, [r3, #0]
34015a30:	695b      	ldr	r3, [r3, #20]
34015a32:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
34015a34:	687b      	ldr	r3, [r7, #4]
34015a36:	681b      	ldr	r3, [r3, #0]
34015a38:	699a      	ldr	r2, [r3, #24]
34015a3a:	687b      	ldr	r3, [r7, #4]
34015a3c:	681b      	ldr	r3, [r3, #0]
34015a3e:	f042 0208 	orr.w	r2, r2, #8
34015a42:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
34015a44:	687b      	ldr	r3, [r7, #4]
34015a46:	681b      	ldr	r3, [r3, #0]
34015a48:	699a      	ldr	r2, [r3, #24]
34015a4a:	687b      	ldr	r3, [r7, #4]
34015a4c:	681b      	ldr	r3, [r3, #0]
34015a4e:	f042 0210 	orr.w	r2, r2, #16
34015a52:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
34015a54:	687b      	ldr	r3, [r7, #4]
34015a56:	681b      	ldr	r3, [r3, #0]
34015a58:	681a      	ldr	r2, [r3, #0]
34015a5a:	687b      	ldr	r3, [r7, #4]
34015a5c:	681b      	ldr	r3, [r3, #0]
34015a5e:	f022 0201 	bic.w	r2, r2, #1
34015a62:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
34015a64:	687b      	ldr	r3, [r7, #4]
34015a66:	681b      	ldr	r3, [r3, #0]
34015a68:	691b      	ldr	r3, [r3, #16]
34015a6a:	687a      	ldr	r2, [r7, #4]
34015a6c:	6812      	ldr	r2, [r2, #0]
34015a6e:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
34015a72:	f023 0303 	bic.w	r3, r3, #3
34015a76:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
34015a78:	687b      	ldr	r3, [r7, #4]
34015a7a:	681b      	ldr	r3, [r3, #0]
34015a7c:	689a      	ldr	r2, [r3, #8]
34015a7e:	687b      	ldr	r3, [r7, #4]
34015a80:	681b      	ldr	r3, [r3, #0]
34015a82:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
34015a86:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
34015a88:	687b      	ldr	r3, [r7, #4]
34015a8a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
34015a8e:	b2db      	uxtb	r3, r3
34015a90:	2b04      	cmp	r3, #4
34015a92:	d014      	beq.n	34015abe <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
34015a94:	68fb      	ldr	r3, [r7, #12]
34015a96:	f003 0320 	and.w	r3, r3, #32
34015a9a:	2b00      	cmp	r3, #0
34015a9c:	d00f      	beq.n	34015abe <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
34015a9e:	687b      	ldr	r3, [r7, #4]
34015aa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015aa4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
34015aa8:	687b      	ldr	r3, [r7, #4]
34015aaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
34015aae:	687b      	ldr	r3, [r7, #4]
34015ab0:	681b      	ldr	r3, [r3, #0]
34015ab2:	699a      	ldr	r2, [r3, #24]
34015ab4:	687b      	ldr	r3, [r7, #4]
34015ab6:	681b      	ldr	r3, [r3, #0]
34015ab8:	f042 0220 	orr.w	r2, r2, #32
34015abc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
34015abe:	687b      	ldr	r3, [r7, #4]
34015ac0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
34015ac4:	b2db      	uxtb	r3, r3
34015ac6:	2b03      	cmp	r3, #3
34015ac8:	d02e      	beq.n	34015b28 <SPI_CloseTransfer+0x104>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
34015aca:	68fb      	ldr	r3, [r7, #12]
34015acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34015ad0:	2b00      	cmp	r3, #0
34015ad2:	d00f      	beq.n	34015af4 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
34015ad4:	687b      	ldr	r3, [r7, #4]
34015ad6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015ada:	f043 0204 	orr.w	r2, r3, #4
34015ade:	687b      	ldr	r3, [r7, #4]
34015ae0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
34015ae4:	687b      	ldr	r3, [r7, #4]
34015ae6:	681b      	ldr	r3, [r3, #0]
34015ae8:	699a      	ldr	r2, [r3, #24]
34015aea:	687b      	ldr	r3, [r7, #4]
34015aec:	681b      	ldr	r3, [r3, #0]
34015aee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
34015af2:	619a      	str	r2, [r3, #24]
    }

#if (USE_SPI_CRC != 0UL)
    /* Check if CRC error occurred */
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
34015af4:	687b      	ldr	r3, [r7, #4]
34015af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34015af8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
34015afc:	d114      	bne.n	34015b28 <SPI_CloseTransfer+0x104>
    {
      if ((itflag & SPI_FLAG_CRCERR) != 0UL)
34015afe:	68fb      	ldr	r3, [r7, #12]
34015b00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34015b04:	2b00      	cmp	r3, #0
34015b06:	d00f      	beq.n	34015b28 <SPI_CloseTransfer+0x104>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
34015b08:	687b      	ldr	r3, [r7, #4]
34015b0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015b0e:	f043 0202 	orr.w	r2, r3, #2
34015b12:	687b      	ldr	r3, [r7, #4]
34015b14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
34015b18:	687b      	ldr	r3, [r7, #4]
34015b1a:	681b      	ldr	r3, [r3, #0]
34015b1c:	699a      	ldr	r2, [r3, #24]
34015b1e:	687b      	ldr	r3, [r7, #4]
34015b20:	681b      	ldr	r3, [r3, #0]
34015b22:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
34015b26:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
34015b28:	68fb      	ldr	r3, [r7, #12]
34015b2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34015b2e:	2b00      	cmp	r3, #0
34015b30:	d00f      	beq.n	34015b52 <SPI_CloseTransfer+0x12e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
34015b32:	687b      	ldr	r3, [r7, #4]
34015b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015b38:	f043 0201 	orr.w	r2, r3, #1
34015b3c:	687b      	ldr	r3, [r7, #4]
34015b3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
34015b42:	687b      	ldr	r3, [r7, #4]
34015b44:	681b      	ldr	r3, [r3, #0]
34015b46:	699a      	ldr	r2, [r3, #24]
34015b48:	687b      	ldr	r3, [r7, #4]
34015b4a:	681b      	ldr	r3, [r3, #0]
34015b4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
34015b50:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
34015b52:	68fb      	ldr	r3, [r7, #12]
34015b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34015b58:	2b00      	cmp	r3, #0
34015b5a:	d00f      	beq.n	34015b7c <SPI_CloseTransfer+0x158>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
34015b5c:	687b      	ldr	r3, [r7, #4]
34015b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015b62:	f043 0208 	orr.w	r2, r3, #8
34015b66:	687b      	ldr	r3, [r7, #4]
34015b68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
34015b6c:	687b      	ldr	r3, [r7, #4]
34015b6e:	681b      	ldr	r3, [r3, #0]
34015b70:	699a      	ldr	r2, [r3, #24]
34015b72:	687b      	ldr	r3, [r7, #4]
34015b74:	681b      	ldr	r3, [r3, #0]
34015b76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
34015b7a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
34015b7c:	687b      	ldr	r3, [r7, #4]
34015b7e:	2200      	movs	r2, #0
34015b80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
34015b84:	687b      	ldr	r3, [r7, #4]
34015b86:	2200      	movs	r2, #0
34015b88:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
34015b8c:	bf00      	nop
34015b8e:	3714      	adds	r7, #20
34015b90:	46bd      	mov	sp, r7
34015b92:	f85d 7b04 	ldr.w	r7, [sp], #4
34015b96:	4770      	bx	lr

34015b98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
34015b98:	b580      	push	{r7, lr}
34015b9a:	b082      	sub	sp, #8
34015b9c:	af00      	add	r7, sp, #0
34015b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
34015ba0:	687b      	ldr	r3, [r7, #4]
34015ba2:	2b00      	cmp	r3, #0
34015ba4:	d101      	bne.n	34015baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
34015ba6:	2301      	movs	r3, #1
34015ba8:	e16e      	b.n	34015e88 <HAL_UART_Init+0x2f0>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
34015baa:	687b      	ldr	r3, [r7, #4]
34015bac:	699b      	ldr	r3, [r3, #24]
34015bae:	2b00      	cmp	r3, #0
34015bb0:	f000 8088 	beq.w	34015cc4 <HAL_UART_Init+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
34015bb4:	687b      	ldr	r3, [r7, #4]
34015bb6:	681b      	ldr	r3, [r3, #0]
34015bb8:	4a8f      	ldr	r2, [pc, #572]	@ (34015df8 <HAL_UART_Init+0x260>)
34015bba:	4293      	cmp	r3, r2
34015bbc:	f000 80f5 	beq.w	34015daa <HAL_UART_Init+0x212>
34015bc0:	687b      	ldr	r3, [r7, #4]
34015bc2:	681b      	ldr	r3, [r3, #0]
34015bc4:	4a8d      	ldr	r2, [pc, #564]	@ (34015dfc <HAL_UART_Init+0x264>)
34015bc6:	4293      	cmp	r3, r2
34015bc8:	f000 80ef 	beq.w	34015daa <HAL_UART_Init+0x212>
34015bcc:	687b      	ldr	r3, [r7, #4]
34015bce:	681b      	ldr	r3, [r3, #0]
34015bd0:	4a8b      	ldr	r2, [pc, #556]	@ (34015e00 <HAL_UART_Init+0x268>)
34015bd2:	4293      	cmp	r3, r2
34015bd4:	f000 80e9 	beq.w	34015daa <HAL_UART_Init+0x212>
34015bd8:	687b      	ldr	r3, [r7, #4]
34015bda:	681b      	ldr	r3, [r3, #0]
34015bdc:	4a89      	ldr	r2, [pc, #548]	@ (34015e04 <HAL_UART_Init+0x26c>)
34015bde:	4293      	cmp	r3, r2
34015be0:	f000 80e3 	beq.w	34015daa <HAL_UART_Init+0x212>
34015be4:	687b      	ldr	r3, [r7, #4]
34015be6:	681b      	ldr	r3, [r3, #0]
34015be8:	4a87      	ldr	r2, [pc, #540]	@ (34015e08 <HAL_UART_Init+0x270>)
34015bea:	4293      	cmp	r3, r2
34015bec:	f000 80dd 	beq.w	34015daa <HAL_UART_Init+0x212>
34015bf0:	687b      	ldr	r3, [r7, #4]
34015bf2:	681b      	ldr	r3, [r3, #0]
34015bf4:	4a85      	ldr	r2, [pc, #532]	@ (34015e0c <HAL_UART_Init+0x274>)
34015bf6:	4293      	cmp	r3, r2
34015bf8:	f000 80d7 	beq.w	34015daa <HAL_UART_Init+0x212>
34015bfc:	687b      	ldr	r3, [r7, #4]
34015bfe:	681b      	ldr	r3, [r3, #0]
34015c00:	4a83      	ldr	r2, [pc, #524]	@ (34015e10 <HAL_UART_Init+0x278>)
34015c02:	4293      	cmp	r3, r2
34015c04:	f000 80d1 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c08:	687b      	ldr	r3, [r7, #4]
34015c0a:	681b      	ldr	r3, [r3, #0]
34015c0c:	4a81      	ldr	r2, [pc, #516]	@ (34015e14 <HAL_UART_Init+0x27c>)
34015c0e:	4293      	cmp	r3, r2
34015c10:	f000 80cb 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c14:	687b      	ldr	r3, [r7, #4]
34015c16:	681b      	ldr	r3, [r3, #0]
34015c18:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
34015c1c:	f000 80c5 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c20:	687b      	ldr	r3, [r7, #4]
34015c22:	681b      	ldr	r3, [r3, #0]
34015c24:	4a7c      	ldr	r2, [pc, #496]	@ (34015e18 <HAL_UART_Init+0x280>)
34015c26:	4293      	cmp	r3, r2
34015c28:	f000 80bf 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c2c:	687b      	ldr	r3, [r7, #4]
34015c2e:	681b      	ldr	r3, [r3, #0]
34015c30:	4a7a      	ldr	r2, [pc, #488]	@ (34015e1c <HAL_UART_Init+0x284>)
34015c32:	4293      	cmp	r3, r2
34015c34:	f000 80b9 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c38:	687b      	ldr	r3, [r7, #4]
34015c3a:	681b      	ldr	r3, [r3, #0]
34015c3c:	4a78      	ldr	r2, [pc, #480]	@ (34015e20 <HAL_UART_Init+0x288>)
34015c3e:	4293      	cmp	r3, r2
34015c40:	f000 80b3 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c44:	687b      	ldr	r3, [r7, #4]
34015c46:	681b      	ldr	r3, [r3, #0]
34015c48:	4a76      	ldr	r2, [pc, #472]	@ (34015e24 <HAL_UART_Init+0x28c>)
34015c4a:	4293      	cmp	r3, r2
34015c4c:	f000 80ad 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c50:	687b      	ldr	r3, [r7, #4]
34015c52:	681b      	ldr	r3, [r3, #0]
34015c54:	4a74      	ldr	r2, [pc, #464]	@ (34015e28 <HAL_UART_Init+0x290>)
34015c56:	4293      	cmp	r3, r2
34015c58:	f000 80a7 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c5c:	687b      	ldr	r3, [r7, #4]
34015c5e:	681b      	ldr	r3, [r3, #0]
34015c60:	4a72      	ldr	r2, [pc, #456]	@ (34015e2c <HAL_UART_Init+0x294>)
34015c62:	4293      	cmp	r3, r2
34015c64:	f000 80a1 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c68:	687b      	ldr	r3, [r7, #4]
34015c6a:	681b      	ldr	r3, [r3, #0]
34015c6c:	4a70      	ldr	r2, [pc, #448]	@ (34015e30 <HAL_UART_Init+0x298>)
34015c6e:	4293      	cmp	r3, r2
34015c70:	f000 809b 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c74:	687b      	ldr	r3, [r7, #4]
34015c76:	681b      	ldr	r3, [r3, #0]
34015c78:	4a6e      	ldr	r2, [pc, #440]	@ (34015e34 <HAL_UART_Init+0x29c>)
34015c7a:	4293      	cmp	r3, r2
34015c7c:	f000 8095 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c80:	687b      	ldr	r3, [r7, #4]
34015c82:	681b      	ldr	r3, [r3, #0]
34015c84:	4a6c      	ldr	r2, [pc, #432]	@ (34015e38 <HAL_UART_Init+0x2a0>)
34015c86:	4293      	cmp	r3, r2
34015c88:	f000 808f 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c8c:	687b      	ldr	r3, [r7, #4]
34015c8e:	681b      	ldr	r3, [r3, #0]
34015c90:	4a6a      	ldr	r2, [pc, #424]	@ (34015e3c <HAL_UART_Init+0x2a4>)
34015c92:	4293      	cmp	r3, r2
34015c94:	f000 8089 	beq.w	34015daa <HAL_UART_Init+0x212>
34015c98:	687b      	ldr	r3, [r7, #4]
34015c9a:	681b      	ldr	r3, [r3, #0]
34015c9c:	4a68      	ldr	r2, [pc, #416]	@ (34015e40 <HAL_UART_Init+0x2a8>)
34015c9e:	4293      	cmp	r3, r2
34015ca0:	f000 8083 	beq.w	34015daa <HAL_UART_Init+0x212>
34015ca4:	687b      	ldr	r3, [r7, #4]
34015ca6:	681b      	ldr	r3, [r3, #0]
34015ca8:	4a66      	ldr	r2, [pc, #408]	@ (34015e44 <HAL_UART_Init+0x2ac>)
34015caa:	4293      	cmp	r3, r2
34015cac:	d07d      	beq.n	34015daa <HAL_UART_Init+0x212>
34015cae:	687b      	ldr	r3, [r7, #4]
34015cb0:	681b      	ldr	r3, [r3, #0]
34015cb2:	4a65      	ldr	r2, [pc, #404]	@ (34015e48 <HAL_UART_Init+0x2b0>)
34015cb4:	4293      	cmp	r3, r2
34015cb6:	d078      	beq.n	34015daa <HAL_UART_Init+0x212>
34015cb8:	f240 113f 	movw	r1, #319	@ 0x13f
34015cbc:	4863      	ldr	r0, [pc, #396]	@ (34015e4c <HAL_UART_Init+0x2b4>)
34015cbe:	f7ec f99d 	bl	34001ffc <assert_failed>
34015cc2:	e072      	b.n	34015daa <HAL_UART_Init+0x212>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
34015cc4:	687b      	ldr	r3, [r7, #4]
34015cc6:	681b      	ldr	r3, [r3, #0]
34015cc8:	4a4b      	ldr	r2, [pc, #300]	@ (34015df8 <HAL_UART_Init+0x260>)
34015cca:	4293      	cmp	r3, r2
34015ccc:	d06d      	beq.n	34015daa <HAL_UART_Init+0x212>
34015cce:	687b      	ldr	r3, [r7, #4]
34015cd0:	681b      	ldr	r3, [r3, #0]
34015cd2:	4a4a      	ldr	r2, [pc, #296]	@ (34015dfc <HAL_UART_Init+0x264>)
34015cd4:	4293      	cmp	r3, r2
34015cd6:	d068      	beq.n	34015daa <HAL_UART_Init+0x212>
34015cd8:	687b      	ldr	r3, [r7, #4]
34015cda:	681b      	ldr	r3, [r3, #0]
34015cdc:	4a48      	ldr	r2, [pc, #288]	@ (34015e00 <HAL_UART_Init+0x268>)
34015cde:	4293      	cmp	r3, r2
34015ce0:	d063      	beq.n	34015daa <HAL_UART_Init+0x212>
34015ce2:	687b      	ldr	r3, [r7, #4]
34015ce4:	681b      	ldr	r3, [r3, #0]
34015ce6:	4a47      	ldr	r2, [pc, #284]	@ (34015e04 <HAL_UART_Init+0x26c>)
34015ce8:	4293      	cmp	r3, r2
34015cea:	d05e      	beq.n	34015daa <HAL_UART_Init+0x212>
34015cec:	687b      	ldr	r3, [r7, #4]
34015cee:	681b      	ldr	r3, [r3, #0]
34015cf0:	4a45      	ldr	r2, [pc, #276]	@ (34015e08 <HAL_UART_Init+0x270>)
34015cf2:	4293      	cmp	r3, r2
34015cf4:	d059      	beq.n	34015daa <HAL_UART_Init+0x212>
34015cf6:	687b      	ldr	r3, [r7, #4]
34015cf8:	681b      	ldr	r3, [r3, #0]
34015cfa:	4a44      	ldr	r2, [pc, #272]	@ (34015e0c <HAL_UART_Init+0x274>)
34015cfc:	4293      	cmp	r3, r2
34015cfe:	d054      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d00:	687b      	ldr	r3, [r7, #4]
34015d02:	681b      	ldr	r3, [r3, #0]
34015d04:	4a42      	ldr	r2, [pc, #264]	@ (34015e10 <HAL_UART_Init+0x278>)
34015d06:	4293      	cmp	r3, r2
34015d08:	d04f      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d0a:	687b      	ldr	r3, [r7, #4]
34015d0c:	681b      	ldr	r3, [r3, #0]
34015d0e:	4a41      	ldr	r2, [pc, #260]	@ (34015e14 <HAL_UART_Init+0x27c>)
34015d10:	4293      	cmp	r3, r2
34015d12:	d04a      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d14:	687b      	ldr	r3, [r7, #4]
34015d16:	681b      	ldr	r3, [r3, #0]
34015d18:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
34015d1c:	d045      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d1e:	687b      	ldr	r3, [r7, #4]
34015d20:	681b      	ldr	r3, [r3, #0]
34015d22:	4a3d      	ldr	r2, [pc, #244]	@ (34015e18 <HAL_UART_Init+0x280>)
34015d24:	4293      	cmp	r3, r2
34015d26:	d040      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d28:	687b      	ldr	r3, [r7, #4]
34015d2a:	681b      	ldr	r3, [r3, #0]
34015d2c:	4a3b      	ldr	r2, [pc, #236]	@ (34015e1c <HAL_UART_Init+0x284>)
34015d2e:	4293      	cmp	r3, r2
34015d30:	d03b      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d32:	687b      	ldr	r3, [r7, #4]
34015d34:	681b      	ldr	r3, [r3, #0]
34015d36:	4a3a      	ldr	r2, [pc, #232]	@ (34015e20 <HAL_UART_Init+0x288>)
34015d38:	4293      	cmp	r3, r2
34015d3a:	d036      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d3c:	687b      	ldr	r3, [r7, #4]
34015d3e:	681b      	ldr	r3, [r3, #0]
34015d40:	4a38      	ldr	r2, [pc, #224]	@ (34015e24 <HAL_UART_Init+0x28c>)
34015d42:	4293      	cmp	r3, r2
34015d44:	d031      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d46:	687b      	ldr	r3, [r7, #4]
34015d48:	681b      	ldr	r3, [r3, #0]
34015d4a:	4a37      	ldr	r2, [pc, #220]	@ (34015e28 <HAL_UART_Init+0x290>)
34015d4c:	4293      	cmp	r3, r2
34015d4e:	d02c      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d50:	687b      	ldr	r3, [r7, #4]
34015d52:	681b      	ldr	r3, [r3, #0]
34015d54:	4a35      	ldr	r2, [pc, #212]	@ (34015e2c <HAL_UART_Init+0x294>)
34015d56:	4293      	cmp	r3, r2
34015d58:	d027      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d5a:	687b      	ldr	r3, [r7, #4]
34015d5c:	681b      	ldr	r3, [r3, #0]
34015d5e:	4a34      	ldr	r2, [pc, #208]	@ (34015e30 <HAL_UART_Init+0x298>)
34015d60:	4293      	cmp	r3, r2
34015d62:	d022      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d64:	687b      	ldr	r3, [r7, #4]
34015d66:	681b      	ldr	r3, [r3, #0]
34015d68:	4a32      	ldr	r2, [pc, #200]	@ (34015e34 <HAL_UART_Init+0x29c>)
34015d6a:	4293      	cmp	r3, r2
34015d6c:	d01d      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d6e:	687b      	ldr	r3, [r7, #4]
34015d70:	681b      	ldr	r3, [r3, #0]
34015d72:	4a31      	ldr	r2, [pc, #196]	@ (34015e38 <HAL_UART_Init+0x2a0>)
34015d74:	4293      	cmp	r3, r2
34015d76:	d018      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d78:	687b      	ldr	r3, [r7, #4]
34015d7a:	681b      	ldr	r3, [r3, #0]
34015d7c:	4a2f      	ldr	r2, [pc, #188]	@ (34015e3c <HAL_UART_Init+0x2a4>)
34015d7e:	4293      	cmp	r3, r2
34015d80:	d013      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d82:	687b      	ldr	r3, [r7, #4]
34015d84:	681b      	ldr	r3, [r3, #0]
34015d86:	4a2e      	ldr	r2, [pc, #184]	@ (34015e40 <HAL_UART_Init+0x2a8>)
34015d88:	4293      	cmp	r3, r2
34015d8a:	d00e      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d8c:	687b      	ldr	r3, [r7, #4]
34015d8e:	681b      	ldr	r3, [r3, #0]
34015d90:	4a2c      	ldr	r2, [pc, #176]	@ (34015e44 <HAL_UART_Init+0x2ac>)
34015d92:	4293      	cmp	r3, r2
34015d94:	d009      	beq.n	34015daa <HAL_UART_Init+0x212>
34015d96:	687b      	ldr	r3, [r7, #4]
34015d98:	681b      	ldr	r3, [r3, #0]
34015d9a:	4a2b      	ldr	r2, [pc, #172]	@ (34015e48 <HAL_UART_Init+0x2b0>)
34015d9c:	4293      	cmp	r3, r2
34015d9e:	d004      	beq.n	34015daa <HAL_UART_Init+0x212>
34015da0:	f44f 71a2 	mov.w	r1, #324	@ 0x144
34015da4:	4829      	ldr	r0, [pc, #164]	@ (34015e4c <HAL_UART_Init+0x2b4>)
34015da6:	f7ec f929 	bl	34001ffc <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
34015daa:	687b      	ldr	r3, [r7, #4]
34015dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34015db0:	2b00      	cmp	r3, #0
34015db2:	d106      	bne.n	34015dc2 <HAL_UART_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
34015db4:	687b      	ldr	r3, [r7, #4]
34015db6:	2200      	movs	r2, #0
34015db8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
34015dbc:	6878      	ldr	r0, [r7, #4]
34015dbe:	f000 f867 	bl	34015e90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
34015dc2:	687b      	ldr	r3, [r7, #4]
34015dc4:	2224      	movs	r2, #36	@ 0x24
34015dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
34015dca:	687b      	ldr	r3, [r7, #4]
34015dcc:	681b      	ldr	r3, [r3, #0]
34015dce:	681a      	ldr	r2, [r3, #0]
34015dd0:	687b      	ldr	r3, [r7, #4]
34015dd2:	681b      	ldr	r3, [r3, #0]
34015dd4:	f022 0201 	bic.w	r2, r2, #1
34015dd8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
34015dda:	687b      	ldr	r3, [r7, #4]
34015ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34015dde:	2b00      	cmp	r3, #0
34015de0:	d002      	beq.n	34015de8 <HAL_UART_Init+0x250>
  {
    UART_AdvFeatureConfig(huart);
34015de2:	6878      	ldr	r0, [r7, #4]
34015de4:	f000 fbb8 	bl	34016558 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
34015de8:	6878      	ldr	r0, [r7, #4]
34015dea:	f000 f8e9 	bl	34015fc0 <UART_SetConfig>
34015dee:	4603      	mov	r3, r0
34015df0:	2b01      	cmp	r3, #1
34015df2:	d12d      	bne.n	34015e50 <HAL_UART_Init+0x2b8>
  {
    return HAL_ERROR;
34015df4:	2301      	movs	r3, #1
34015df6:	e047      	b.n	34015e88 <HAL_UART_Init+0x2f0>
34015df8:	52001000 	.word	0x52001000
34015dfc:	42001000 	.word	0x42001000
34015e00:	50004400 	.word	0x50004400
34015e04:	40004400 	.word	0x40004400
34015e08:	50004800 	.word	0x50004800
34015e0c:	40004800 	.word	0x40004800
34015e10:	50004c00 	.word	0x50004c00
34015e14:	40004c00 	.word	0x40004c00
34015e18:	40005000 	.word	0x40005000
34015e1c:	52001400 	.word	0x52001400
34015e20:	42001400 	.word	0x42001400
34015e24:	50007800 	.word	0x50007800
34015e28:	40007800 	.word	0x40007800
34015e2c:	50007c00 	.word	0x50007c00
34015e30:	40007c00 	.word	0x40007c00
34015e34:	52001800 	.word	0x52001800
34015e38:	42001800 	.word	0x42001800
34015e3c:	52001c00 	.word	0x52001c00
34015e40:	42001c00 	.word	0x42001c00
34015e44:	56000c00 	.word	0x56000c00
34015e48:	46000c00 	.word	0x46000c00
34015e4c:	3401eeac 	.word	0x3401eeac
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
34015e50:	687b      	ldr	r3, [r7, #4]
34015e52:	681b      	ldr	r3, [r3, #0]
34015e54:	685a      	ldr	r2, [r3, #4]
34015e56:	687b      	ldr	r3, [r7, #4]
34015e58:	681b      	ldr	r3, [r3, #0]
34015e5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
34015e5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
34015e60:	687b      	ldr	r3, [r7, #4]
34015e62:	681b      	ldr	r3, [r3, #0]
34015e64:	689a      	ldr	r2, [r3, #8]
34015e66:	687b      	ldr	r3, [r7, #4]
34015e68:	681b      	ldr	r3, [r3, #0]
34015e6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
34015e6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
34015e70:	687b      	ldr	r3, [r7, #4]
34015e72:	681b      	ldr	r3, [r3, #0]
34015e74:	681a      	ldr	r2, [r3, #0]
34015e76:	687b      	ldr	r3, [r7, #4]
34015e78:	681b      	ldr	r3, [r3, #0]
34015e7a:	f042 0201 	orr.w	r2, r2, #1
34015e7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
34015e80:	6878      	ldr	r0, [r7, #4]
34015e82:	f000 fd33 	bl	340168ec <UART_CheckIdleState>
34015e86:	4603      	mov	r3, r0
}
34015e88:	4618      	mov	r0, r3
34015e8a:	3708      	adds	r7, #8
34015e8c:	46bd      	mov	sp, r7
34015e8e:	bd80      	pop	{r7, pc}

34015e90 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
34015e90:	b480      	push	{r7}
34015e92:	b083      	sub	sp, #12
34015e94:	af00      	add	r7, sp, #0
34015e96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
34015e98:	bf00      	nop
34015e9a:	370c      	adds	r7, #12
34015e9c:	46bd      	mov	sp, r7
34015e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
34015ea2:	4770      	bx	lr

34015ea4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
34015ea4:	b580      	push	{r7, lr}
34015ea6:	b08a      	sub	sp, #40	@ 0x28
34015ea8:	af02      	add	r7, sp, #8
34015eaa:	60f8      	str	r0, [r7, #12]
34015eac:	60b9      	str	r1, [r7, #8]
34015eae:	603b      	str	r3, [r7, #0]
34015eb0:	4613      	mov	r3, r2
34015eb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
34015eb4:	68fb      	ldr	r3, [r7, #12]
34015eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34015eba:	2b20      	cmp	r3, #32
34015ebc:	d17b      	bne.n	34015fb6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
34015ebe:	68bb      	ldr	r3, [r7, #8]
34015ec0:	2b00      	cmp	r3, #0
34015ec2:	d002      	beq.n	34015eca <HAL_UART_Transmit+0x26>
34015ec4:	88fb      	ldrh	r3, [r7, #6]
34015ec6:	2b00      	cmp	r3, #0
34015ec8:	d101      	bne.n	34015ece <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
34015eca:	2301      	movs	r3, #1
34015ecc:	e074      	b.n	34015fb8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
34015ece:	68fb      	ldr	r3, [r7, #12]
34015ed0:	2200      	movs	r2, #0
34015ed2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
34015ed6:	68fb      	ldr	r3, [r7, #12]
34015ed8:	2221      	movs	r2, #33	@ 0x21
34015eda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
34015ede:	f7ee f8af 	bl	34004040 <HAL_GetTick>
34015ee2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
34015ee4:	68fb      	ldr	r3, [r7, #12]
34015ee6:	88fa      	ldrh	r2, [r7, #6]
34015ee8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
34015eec:	68fb      	ldr	r3, [r7, #12]
34015eee:	88fa      	ldrh	r2, [r7, #6]
34015ef0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
34015ef4:	68fb      	ldr	r3, [r7, #12]
34015ef6:	689b      	ldr	r3, [r3, #8]
34015ef8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34015efc:	d108      	bne.n	34015f10 <HAL_UART_Transmit+0x6c>
34015efe:	68fb      	ldr	r3, [r7, #12]
34015f00:	691b      	ldr	r3, [r3, #16]
34015f02:	2b00      	cmp	r3, #0
34015f04:	d104      	bne.n	34015f10 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
34015f06:	2300      	movs	r3, #0
34015f08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
34015f0a:	68bb      	ldr	r3, [r7, #8]
34015f0c:	61bb      	str	r3, [r7, #24]
34015f0e:	e003      	b.n	34015f18 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
34015f10:	68bb      	ldr	r3, [r7, #8]
34015f12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
34015f14:	2300      	movs	r3, #0
34015f16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
34015f18:	e030      	b.n	34015f7c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
34015f1a:	683b      	ldr	r3, [r7, #0]
34015f1c:	9300      	str	r3, [sp, #0]
34015f1e:	697b      	ldr	r3, [r7, #20]
34015f20:	2200      	movs	r2, #0
34015f22:	2180      	movs	r1, #128	@ 0x80
34015f24:	68f8      	ldr	r0, [r7, #12]
34015f26:	f000 fd8b 	bl	34016a40 <UART_WaitOnFlagUntilTimeout>
34015f2a:	4603      	mov	r3, r0
34015f2c:	2b00      	cmp	r3, #0
34015f2e:	d005      	beq.n	34015f3c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
34015f30:	68fb      	ldr	r3, [r7, #12]
34015f32:	2220      	movs	r2, #32
34015f34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
34015f38:	2303      	movs	r3, #3
34015f3a:	e03d      	b.n	34015fb8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
34015f3c:	69fb      	ldr	r3, [r7, #28]
34015f3e:	2b00      	cmp	r3, #0
34015f40:	d10b      	bne.n	34015f5a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
34015f42:	69bb      	ldr	r3, [r7, #24]
34015f44:	881b      	ldrh	r3, [r3, #0]
34015f46:	461a      	mov	r2, r3
34015f48:	68fb      	ldr	r3, [r7, #12]
34015f4a:	681b      	ldr	r3, [r3, #0]
34015f4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
34015f50:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
34015f52:	69bb      	ldr	r3, [r7, #24]
34015f54:	3302      	adds	r3, #2
34015f56:	61bb      	str	r3, [r7, #24]
34015f58:	e007      	b.n	34015f6a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
34015f5a:	69fb      	ldr	r3, [r7, #28]
34015f5c:	781a      	ldrb	r2, [r3, #0]
34015f5e:	68fb      	ldr	r3, [r7, #12]
34015f60:	681b      	ldr	r3, [r3, #0]
34015f62:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
34015f64:	69fb      	ldr	r3, [r7, #28]
34015f66:	3301      	adds	r3, #1
34015f68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
34015f6a:	68fb      	ldr	r3, [r7, #12]
34015f6c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
34015f70:	b29b      	uxth	r3, r3
34015f72:	3b01      	subs	r3, #1
34015f74:	b29a      	uxth	r2, r3
34015f76:	68fb      	ldr	r3, [r7, #12]
34015f78:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
34015f7c:	68fb      	ldr	r3, [r7, #12]
34015f7e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
34015f82:	b29b      	uxth	r3, r3
34015f84:	2b00      	cmp	r3, #0
34015f86:	d1c8      	bne.n	34015f1a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
34015f88:	683b      	ldr	r3, [r7, #0]
34015f8a:	9300      	str	r3, [sp, #0]
34015f8c:	697b      	ldr	r3, [r7, #20]
34015f8e:	2200      	movs	r2, #0
34015f90:	2140      	movs	r1, #64	@ 0x40
34015f92:	68f8      	ldr	r0, [r7, #12]
34015f94:	f000 fd54 	bl	34016a40 <UART_WaitOnFlagUntilTimeout>
34015f98:	4603      	mov	r3, r0
34015f9a:	2b00      	cmp	r3, #0
34015f9c:	d005      	beq.n	34015faa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
34015f9e:	68fb      	ldr	r3, [r7, #12]
34015fa0:	2220      	movs	r2, #32
34015fa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
34015fa6:	2303      	movs	r3, #3
34015fa8:	e006      	b.n	34015fb8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
34015faa:	68fb      	ldr	r3, [r7, #12]
34015fac:	2220      	movs	r2, #32
34015fae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
34015fb2:	2300      	movs	r3, #0
34015fb4:	e000      	b.n	34015fb8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
34015fb6:	2302      	movs	r3, #2
  }
}
34015fb8:	4618      	mov	r0, r3
34015fba:	3720      	adds	r7, #32
34015fbc:	46bd      	mov	sp, r7
34015fbe:	bd80      	pop	{r7, pc}

34015fc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
34015fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
34015fc4:	b090      	sub	sp, #64	@ 0x40
34015fc6:	af00      	add	r7, sp, #0
34015fc8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint64_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
34015fca:	2300      	movs	r3, #0
34015fcc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t lpuart_ker_ck_pres;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
34015fd0:	697b      	ldr	r3, [r7, #20]
34015fd2:	685b      	ldr	r3, [r3, #4]
34015fd4:	4a19      	ldr	r2, [pc, #100]	@ (3401603c <UART_SetConfig+0x7c>)
34015fd6:	4293      	cmp	r3, r2
34015fd8:	d904      	bls.n	34015fe4 <UART_SetConfig+0x24>
34015fda:	f640 414f 	movw	r1, #3151	@ 0xc4f
34015fde:	4818      	ldr	r0, [pc, #96]	@ (34016040 <UART_SetConfig+0x80>)
34015fe0:	f7ec f80c 	bl	34001ffc <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
34015fe4:	697b      	ldr	r3, [r7, #20]
34015fe6:	689b      	ldr	r3, [r3, #8]
34015fe8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34015fec:	d00d      	beq.n	3401600a <UART_SetConfig+0x4a>
34015fee:	697b      	ldr	r3, [r7, #20]
34015ff0:	689b      	ldr	r3, [r3, #8]
34015ff2:	2b00      	cmp	r3, #0
34015ff4:	d009      	beq.n	3401600a <UART_SetConfig+0x4a>
34015ff6:	697b      	ldr	r3, [r7, #20]
34015ff8:	689b      	ldr	r3, [r3, #8]
34015ffa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34015ffe:	d004      	beq.n	3401600a <UART_SetConfig+0x4a>
34016000:	f44f 6145 	mov.w	r1, #3152	@ 0xc50
34016004:	480e      	ldr	r0, [pc, #56]	@ (34016040 <UART_SetConfig+0x80>)
34016006:	f7eb fff9 	bl	34001ffc <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
3401600a:	697b      	ldr	r3, [r7, #20]
3401600c:	681b      	ldr	r3, [r3, #0]
3401600e:	4a0d      	ldr	r2, [pc, #52]	@ (34016044 <UART_SetConfig+0x84>)
34016010:	4293      	cmp	r3, r2
34016012:	d004      	beq.n	3401601e <UART_SetConfig+0x5e>
34016014:	697b      	ldr	r3, [r7, #20]
34016016:	681b      	ldr	r3, [r3, #0]
34016018:	4a0b      	ldr	r2, [pc, #44]	@ (34016048 <UART_SetConfig+0x88>)
3401601a:	4293      	cmp	r3, r2
3401601c:	d116      	bne.n	3401604c <UART_SetConfig+0x8c>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
3401601e:	697b      	ldr	r3, [r7, #20]
34016020:	68db      	ldr	r3, [r3, #12]
34016022:	2b00      	cmp	r3, #0
34016024:	d038      	beq.n	34016098 <UART_SetConfig+0xd8>
34016026:	697b      	ldr	r3, [r7, #20]
34016028:	68db      	ldr	r3, [r3, #12]
3401602a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3401602e:	d033      	beq.n	34016098 <UART_SetConfig+0xd8>
34016030:	f640 4153 	movw	r1, #3155	@ 0xc53
34016034:	4802      	ldr	r0, [pc, #8]	@ (34016040 <UART_SetConfig+0x80>)
34016036:	f7eb ffe1 	bl	34001ffc <assert_failed>
3401603a:	e02d      	b.n	34016098 <UART_SetConfig+0xd8>
3401603c:	00bebc1f 	.word	0x00bebc1f
34016040:	3401eeac 	.word	0x3401eeac
34016044:	56000c00 	.word	0x56000c00
34016048:	46000c00 	.word	0x46000c00
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
3401604c:	697b      	ldr	r3, [r7, #20]
3401604e:	68db      	ldr	r3, [r3, #12]
34016050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34016054:	d012      	beq.n	3401607c <UART_SetConfig+0xbc>
34016056:	697b      	ldr	r3, [r7, #20]
34016058:	68db      	ldr	r3, [r3, #12]
3401605a:	2b00      	cmp	r3, #0
3401605c:	d00e      	beq.n	3401607c <UART_SetConfig+0xbc>
3401605e:	697b      	ldr	r3, [r7, #20]
34016060:	68db      	ldr	r3, [r3, #12]
34016062:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34016066:	d009      	beq.n	3401607c <UART_SetConfig+0xbc>
34016068:	697b      	ldr	r3, [r7, #20]
3401606a:	68db      	ldr	r3, [r3, #12]
3401606c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34016070:	d004      	beq.n	3401607c <UART_SetConfig+0xbc>
34016072:	f640 4157 	movw	r1, #3159	@ 0xc57
34016076:	4896      	ldr	r0, [pc, #600]	@ (340162d0 <UART_SetConfig+0x310>)
34016078:	f7eb ffc0 	bl	34001ffc <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
3401607c:	697b      	ldr	r3, [r7, #20]
3401607e:	6a1b      	ldr	r3, [r3, #32]
34016080:	2b00      	cmp	r3, #0
34016082:	d009      	beq.n	34016098 <UART_SetConfig+0xd8>
34016084:	697b      	ldr	r3, [r7, #20]
34016086:	6a1b      	ldr	r3, [r3, #32]
34016088:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
3401608c:	d004      	beq.n	34016098 <UART_SetConfig+0xd8>
3401608e:	f640 4158 	movw	r1, #3160	@ 0xc58
34016092:	488f      	ldr	r0, [pc, #572]	@ (340162d0 <UART_SetConfig+0x310>)
34016094:	f7eb ffb2 	bl	34001ffc <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
34016098:	697b      	ldr	r3, [r7, #20]
3401609a:	691b      	ldr	r3, [r3, #16]
3401609c:	2b00      	cmp	r3, #0
3401609e:	d00e      	beq.n	340160be <UART_SetConfig+0xfe>
340160a0:	697b      	ldr	r3, [r7, #20]
340160a2:	691b      	ldr	r3, [r3, #16]
340160a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
340160a8:	d009      	beq.n	340160be <UART_SetConfig+0xfe>
340160aa:	697b      	ldr	r3, [r7, #20]
340160ac:	691b      	ldr	r3, [r3, #16]
340160ae:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
340160b2:	d004      	beq.n	340160be <UART_SetConfig+0xfe>
340160b4:	f640 415b 	movw	r1, #3163	@ 0xc5b
340160b8:	4885      	ldr	r0, [pc, #532]	@ (340162d0 <UART_SetConfig+0x310>)
340160ba:	f7eb ff9f 	bl	34001ffc <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
340160be:	697b      	ldr	r3, [r7, #20]
340160c0:	695b      	ldr	r3, [r3, #20]
340160c2:	f023 030c 	bic.w	r3, r3, #12
340160c6:	2b00      	cmp	r3, #0
340160c8:	d103      	bne.n	340160d2 <UART_SetConfig+0x112>
340160ca:	697b      	ldr	r3, [r7, #20]
340160cc:	695b      	ldr	r3, [r3, #20]
340160ce:	2b00      	cmp	r3, #0
340160d0:	d104      	bne.n	340160dc <UART_SetConfig+0x11c>
340160d2:	f640 415c 	movw	r1, #3164	@ 0xc5c
340160d6:	487e      	ldr	r0, [pc, #504]	@ (340162d0 <UART_SetConfig+0x310>)
340160d8:	f7eb ff90 	bl	34001ffc <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
340160dc:	697b      	ldr	r3, [r7, #20]
340160de:	699b      	ldr	r3, [r3, #24]
340160e0:	2b00      	cmp	r3, #0
340160e2:	d013      	beq.n	3401610c <UART_SetConfig+0x14c>
340160e4:	697b      	ldr	r3, [r7, #20]
340160e6:	699b      	ldr	r3, [r3, #24]
340160e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340160ec:	d00e      	beq.n	3401610c <UART_SetConfig+0x14c>
340160ee:	697b      	ldr	r3, [r7, #20]
340160f0:	699b      	ldr	r3, [r3, #24]
340160f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
340160f6:	d009      	beq.n	3401610c <UART_SetConfig+0x14c>
340160f8:	697b      	ldr	r3, [r7, #20]
340160fa:	699b      	ldr	r3, [r3, #24]
340160fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34016100:	d004      	beq.n	3401610c <UART_SetConfig+0x14c>
34016102:	f640 415d 	movw	r1, #3165	@ 0xc5d
34016106:	4872      	ldr	r0, [pc, #456]	@ (340162d0 <UART_SetConfig+0x310>)
34016108:	f7eb ff78 	bl	34001ffc <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
3401610c:	697b      	ldr	r3, [r7, #20]
3401610e:	69db      	ldr	r3, [r3, #28]
34016110:	2b00      	cmp	r3, #0
34016112:	d009      	beq.n	34016128 <UART_SetConfig+0x168>
34016114:	697b      	ldr	r3, [r7, #20]
34016116:	69db      	ldr	r3, [r3, #28]
34016118:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
3401611c:	d004      	beq.n	34016128 <UART_SetConfig+0x168>
3401611e:	f640 415e 	movw	r1, #3166	@ 0xc5e
34016122:	486b      	ldr	r0, [pc, #428]	@ (340162d0 <UART_SetConfig+0x310>)
34016124:	f7eb ff6a 	bl	34001ffc <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
34016128:	697b      	ldr	r3, [r7, #20]
3401612a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401612c:	2b00      	cmp	r3, #0
3401612e:	d030      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016130:	697b      	ldr	r3, [r7, #20]
34016132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016134:	2b01      	cmp	r3, #1
34016136:	d02c      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016138:	697b      	ldr	r3, [r7, #20]
3401613a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401613c:	2b02      	cmp	r3, #2
3401613e:	d028      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016140:	697b      	ldr	r3, [r7, #20]
34016142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016144:	2b03      	cmp	r3, #3
34016146:	d024      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016148:	697b      	ldr	r3, [r7, #20]
3401614a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401614c:	2b04      	cmp	r3, #4
3401614e:	d020      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016150:	697b      	ldr	r3, [r7, #20]
34016152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016154:	2b05      	cmp	r3, #5
34016156:	d01c      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016158:	697b      	ldr	r3, [r7, #20]
3401615a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401615c:	2b06      	cmp	r3, #6
3401615e:	d018      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016160:	697b      	ldr	r3, [r7, #20]
34016162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016164:	2b07      	cmp	r3, #7
34016166:	d014      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016168:	697b      	ldr	r3, [r7, #20]
3401616a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401616c:	2b08      	cmp	r3, #8
3401616e:	d010      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016170:	697b      	ldr	r3, [r7, #20]
34016172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016174:	2b09      	cmp	r3, #9
34016176:	d00c      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016178:	697b      	ldr	r3, [r7, #20]
3401617a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401617c:	2b0a      	cmp	r3, #10
3401617e:	d008      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016180:	697b      	ldr	r3, [r7, #20]
34016182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016184:	2b0b      	cmp	r3, #11
34016186:	d004      	beq.n	34016192 <UART_SetConfig+0x1d2>
34016188:	f640 415f 	movw	r1, #3167	@ 0xc5f
3401618c:	4850      	ldr	r0, [pc, #320]	@ (340162d0 <UART_SetConfig+0x310>)
3401618e:	f7eb ff35 	bl	34001ffc <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
34016192:	697b      	ldr	r3, [r7, #20]
34016194:	689a      	ldr	r2, [r3, #8]
34016196:	697b      	ldr	r3, [r7, #20]
34016198:	691b      	ldr	r3, [r3, #16]
3401619a:	431a      	orrs	r2, r3
3401619c:	697b      	ldr	r3, [r7, #20]
3401619e:	695b      	ldr	r3, [r3, #20]
340161a0:	431a      	orrs	r2, r3
340161a2:	697b      	ldr	r3, [r7, #20]
340161a4:	69db      	ldr	r3, [r3, #28]
340161a6:	4313      	orrs	r3, r2
340161a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
340161aa:	697b      	ldr	r3, [r7, #20]
340161ac:	681b      	ldr	r3, [r3, #0]
340161ae:	681a      	ldr	r2, [r3, #0]
340161b0:	4b48      	ldr	r3, [pc, #288]	@ (340162d4 <UART_SetConfig+0x314>)
340161b2:	4013      	ands	r3, r2
340161b4:	697a      	ldr	r2, [r7, #20]
340161b6:	6812      	ldr	r2, [r2, #0]
340161b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
340161ba:	430b      	orrs	r3, r1
340161bc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
340161be:	697b      	ldr	r3, [r7, #20]
340161c0:	681b      	ldr	r3, [r3, #0]
340161c2:	685b      	ldr	r3, [r3, #4]
340161c4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
340161c8:	697b      	ldr	r3, [r7, #20]
340161ca:	68da      	ldr	r2, [r3, #12]
340161cc:	697b      	ldr	r3, [r7, #20]
340161ce:	681b      	ldr	r3, [r3, #0]
340161d0:	430a      	orrs	r2, r1
340161d2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
340161d4:	697b      	ldr	r3, [r7, #20]
340161d6:	699b      	ldr	r3, [r3, #24]
340161d8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
340161da:	697b      	ldr	r3, [r7, #20]
340161dc:	681b      	ldr	r3, [r3, #0]
340161de:	4a3e      	ldr	r2, [pc, #248]	@ (340162d8 <UART_SetConfig+0x318>)
340161e0:	4293      	cmp	r3, r2
340161e2:	d009      	beq.n	340161f8 <UART_SetConfig+0x238>
340161e4:	697b      	ldr	r3, [r7, #20]
340161e6:	681b      	ldr	r3, [r3, #0]
340161e8:	4a3c      	ldr	r2, [pc, #240]	@ (340162dc <UART_SetConfig+0x31c>)
340161ea:	4293      	cmp	r3, r2
340161ec:	d004      	beq.n	340161f8 <UART_SetConfig+0x238>
  {
    tmpreg |= huart->Init.OneBitSampling;
340161ee:	697b      	ldr	r3, [r7, #20]
340161f0:	6a1b      	ldr	r3, [r3, #32]
340161f2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
340161f4:	4313      	orrs	r3, r2
340161f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
340161f8:	697b      	ldr	r3, [r7, #20]
340161fa:	681b      	ldr	r3, [r3, #0]
340161fc:	689b      	ldr	r3, [r3, #8]
340161fe:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
34016202:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
34016206:	697a      	ldr	r2, [r7, #20]
34016208:	6812      	ldr	r2, [r2, #0]
3401620a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
3401620c:	430b      	orrs	r3, r1
3401620e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
34016210:	697b      	ldr	r3, [r7, #20]
34016212:	681b      	ldr	r3, [r3, #0]
34016214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34016216:	f023 010f 	bic.w	r1, r3, #15
3401621a:	697b      	ldr	r3, [r7, #20]
3401621c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3401621e:	697b      	ldr	r3, [r7, #20]
34016220:	681b      	ldr	r3, [r3, #0]
34016222:	430a      	orrs	r2, r1
34016224:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
34016226:	697b      	ldr	r3, [r7, #20]
34016228:	681b      	ldr	r3, [r3, #0]
3401622a:	4a2d      	ldr	r2, [pc, #180]	@ (340162e0 <UART_SetConfig+0x320>)
3401622c:	4293      	cmp	r3, r2
3401622e:	d106      	bne.n	3401623e <UART_SetConfig+0x27e>
34016230:	f04f 0200 	mov.w	r2, #0
34016234:	f44f 7380 	mov.w	r3, #256	@ 0x100
34016238:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3401623c:	e092      	b.n	34016364 <UART_SetConfig+0x3a4>
3401623e:	697b      	ldr	r3, [r7, #20]
34016240:	681b      	ldr	r3, [r3, #0]
34016242:	4a28      	ldr	r2, [pc, #160]	@ (340162e4 <UART_SetConfig+0x324>)
34016244:	4293      	cmp	r3, r2
34016246:	d106      	bne.n	34016256 <UART_SetConfig+0x296>
34016248:	f04f 0200 	mov.w	r2, #0
3401624c:	f44f 7300 	mov.w	r3, #512	@ 0x200
34016250:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34016254:	e086      	b.n	34016364 <UART_SetConfig+0x3a4>
34016256:	697b      	ldr	r3, [r7, #20]
34016258:	681b      	ldr	r3, [r3, #0]
3401625a:	4a23      	ldr	r2, [pc, #140]	@ (340162e8 <UART_SetConfig+0x328>)
3401625c:	4293      	cmp	r3, r2
3401625e:	d106      	bne.n	3401626e <UART_SetConfig+0x2ae>
34016260:	f04f 0200 	mov.w	r2, #0
34016264:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34016268:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3401626c:	e07a      	b.n	34016364 <UART_SetConfig+0x3a4>
3401626e:	697b      	ldr	r3, [r7, #20]
34016270:	681b      	ldr	r3, [r3, #0]
34016272:	4a1e      	ldr	r2, [pc, #120]	@ (340162ec <UART_SetConfig+0x32c>)
34016274:	4293      	cmp	r3, r2
34016276:	d106      	bne.n	34016286 <UART_SetConfig+0x2c6>
34016278:	f04f 0200 	mov.w	r2, #0
3401627c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
34016280:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34016284:	e06e      	b.n	34016364 <UART_SetConfig+0x3a4>
34016286:	697b      	ldr	r3, [r7, #20]
34016288:	681b      	ldr	r3, [r3, #0]
3401628a:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
3401628e:	d106      	bne.n	3401629e <UART_SetConfig+0x2de>
34016290:	f04f 0200 	mov.w	r2, #0
34016294:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34016298:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3401629c:	e062      	b.n	34016364 <UART_SetConfig+0x3a4>
3401629e:	697b      	ldr	r3, [r7, #20]
340162a0:	681b      	ldr	r3, [r3, #0]
340162a2:	4a13      	ldr	r2, [pc, #76]	@ (340162f0 <UART_SetConfig+0x330>)
340162a4:	4293      	cmp	r3, r2
340162a6:	d106      	bne.n	340162b6 <UART_SetConfig+0x2f6>
340162a8:	f04f 0200 	mov.w	r2, #0
340162ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
340162b0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
340162b4:	e056      	b.n	34016364 <UART_SetConfig+0x3a4>
340162b6:	697b      	ldr	r3, [r7, #20]
340162b8:	681b      	ldr	r3, [r3, #0]
340162ba:	4a0e      	ldr	r2, [pc, #56]	@ (340162f4 <UART_SetConfig+0x334>)
340162bc:	4293      	cmp	r3, r2
340162be:	d11b      	bne.n	340162f8 <UART_SetConfig+0x338>
340162c0:	f04f 0200 	mov.w	r2, #0
340162c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
340162c8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
340162cc:	e04a      	b.n	34016364 <UART_SetConfig+0x3a4>
340162ce:	bf00      	nop
340162d0:	3401eeac 	.word	0x3401eeac
340162d4:	cfff69f3 	.word	0xcfff69f3
340162d8:	56000c00 	.word	0x56000c00
340162dc:	46000c00 	.word	0x46000c00
340162e0:	52001000 	.word	0x52001000
340162e4:	50004400 	.word	0x50004400
340162e8:	50004800 	.word	0x50004800
340162ec:	50004c00 	.word	0x50004c00
340162f0:	52001400 	.word	0x52001400
340162f4:	50007800 	.word	0x50007800
340162f8:	697b      	ldr	r3, [r7, #20]
340162fa:	681b      	ldr	r3, [r3, #0]
340162fc:	4a90      	ldr	r2, [pc, #576]	@ (34016540 <UART_SetConfig+0x580>)
340162fe:	4293      	cmp	r3, r2
34016300:	d106      	bne.n	34016310 <UART_SetConfig+0x350>
34016302:	f04f 0200 	mov.w	r2, #0
34016306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3401630a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3401630e:	e029      	b.n	34016364 <UART_SetConfig+0x3a4>
34016310:	697b      	ldr	r3, [r7, #20]
34016312:	681b      	ldr	r3, [r3, #0]
34016314:	4a8b      	ldr	r2, [pc, #556]	@ (34016544 <UART_SetConfig+0x584>)
34016316:	4293      	cmp	r3, r2
34016318:	d106      	bne.n	34016328 <UART_SetConfig+0x368>
3401631a:	f04f 0200 	mov.w	r2, #0
3401631e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
34016322:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34016326:	e01d      	b.n	34016364 <UART_SetConfig+0x3a4>
34016328:	697b      	ldr	r3, [r7, #20]
3401632a:	681b      	ldr	r3, [r3, #0]
3401632c:	4a86      	ldr	r2, [pc, #536]	@ (34016548 <UART_SetConfig+0x588>)
3401632e:	4293      	cmp	r3, r2
34016330:	d106      	bne.n	34016340 <UART_SetConfig+0x380>
34016332:	f04f 0200 	mov.w	r2, #0
34016336:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
3401633a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3401633e:	e011      	b.n	34016364 <UART_SetConfig+0x3a4>
34016340:	697b      	ldr	r3, [r7, #20]
34016342:	681b      	ldr	r3, [r3, #0]
34016344:	4a81      	ldr	r2, [pc, #516]	@ (3401654c <UART_SetConfig+0x58c>)
34016346:	4293      	cmp	r3, r2
34016348:	d106      	bne.n	34016358 <UART_SetConfig+0x398>
3401634a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
3401634e:	f04f 0300 	mov.w	r3, #0
34016352:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34016356:	e005      	b.n	34016364 <UART_SetConfig+0x3a4>
34016358:	f04f 0200 	mov.w	r2, #0
3401635c:	f04f 0300 	mov.w	r3, #0
34016360:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
34016364:	697b      	ldr	r3, [r7, #20]
34016366:	681b      	ldr	r3, [r3, #0]
34016368:	4a78      	ldr	r2, [pc, #480]	@ (3401654c <UART_SetConfig+0x58c>)
3401636a:	4293      	cmp	r3, r2
3401636c:	d004      	beq.n	34016378 <UART_SetConfig+0x3b8>
3401636e:	697b      	ldr	r3, [r7, #20]
34016370:	681b      	ldr	r3, [r3, #0]
34016372:	4a77      	ldr	r2, [pc, #476]	@ (34016550 <UART_SetConfig+0x590>)
34016374:	4293      	cmp	r3, r2
34016376:	d166      	bne.n	34016446 <UART_SetConfig+0x486>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
34016378:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
3401637c:	f7fa f934 	bl	340105e8 <HAL_RCCEx_GetPeriphCLKFreq>
34016380:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* If proper clock source reported */
    if (pclk != 0U)
34016382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34016384:	2b00      	cmp	r3, #0
34016386:	f000 80c6 	beq.w	34016516 <UART_SetConfig+0x556>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
3401638a:	697b      	ldr	r3, [r7, #20]
3401638c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401638e:	4a71      	ldr	r2, [pc, #452]	@ (34016554 <UART_SetConfig+0x594>)
34016390:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
34016394:	461a      	mov	r2, r3
34016396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34016398:	fbb3 f3f2 	udiv	r3, r3, r2
3401639c:	61fb      	str	r3, [r7, #28]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
3401639e:	697b      	ldr	r3, [r7, #20]
340163a0:	685a      	ldr	r2, [r3, #4]
340163a2:	4613      	mov	r3, r2
340163a4:	005b      	lsls	r3, r3, #1
340163a6:	4413      	add	r3, r2
340163a8:	69fa      	ldr	r2, [r7, #28]
340163aa:	429a      	cmp	r2, r3
340163ac:	d305      	bcc.n	340163ba <UART_SetConfig+0x3fa>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
340163ae:	697b      	ldr	r3, [r7, #20]
340163b0:	685b      	ldr	r3, [r3, #4]
340163b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
340163b4:	69fa      	ldr	r2, [r7, #28]
340163b6:	429a      	cmp	r2, r3
340163b8:	d903      	bls.n	340163c2 <UART_SetConfig+0x402>
      {
        ret = HAL_ERROR;
340163ba:	2301      	movs	r3, #1
340163bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
340163c0:	e040      	b.n	34016444 <UART_SetConfig+0x484>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
340163c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340163c4:	2200      	movs	r2, #0
340163c6:	60bb      	str	r3, [r7, #8]
340163c8:	60fa      	str	r2, [r7, #12]
340163ca:	697b      	ldr	r3, [r7, #20]
340163cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340163ce:	4a61      	ldr	r2, [pc, #388]	@ (34016554 <UART_SetConfig+0x594>)
340163d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
340163d4:	b29b      	uxth	r3, r3
340163d6:	2200      	movs	r2, #0
340163d8:	603b      	str	r3, [r7, #0]
340163da:	607a      	str	r2, [r7, #4]
340163dc:	e9d7 2300 	ldrd	r2, r3, [r7]
340163e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
340163e4:	f7ea f9dc 	bl	340007a0 <__aeabi_uldivmod>
340163e8:	4602      	mov	r2, r0
340163ea:	460b      	mov	r3, r1
340163ec:	ea52 230f 	orrs.w	r3, r2, pc, lsl #8
340163f0:	6979      	ldr	r1, [r7, #20]
340163f2:	6849      	ldr	r1, [r1, #4]
340163f4:	0849      	lsrs	r1, r1, #1
340163f6:	2000      	movs	r0, #0
340163f8:	460c      	mov	r4, r1
340163fa:	4605      	mov	r5, r0
340163fc:	eb12 0804 	adds.w	r8, r2, r4
34016400:	eb43 0905 	adc.w	r9, r3, r5
34016404:	697b      	ldr	r3, [r7, #20]
34016406:	685b      	ldr	r3, [r3, #4]
34016408:	2200      	movs	r2, #0
3401640a:	469a      	mov	sl, r3
3401640c:	4693      	mov	fp, r2
3401640e:	4652      	mov	r2, sl
34016410:	465b      	mov	r3, fp
34016412:	4640      	mov	r0, r8
34016414:	4649      	mov	r1, r9
34016416:	f7ea f9c3 	bl	340007a0 <__aeabi_uldivmod>
3401641a:	4602      	mov	r2, r0
3401641c:	460b      	mov	r3, r1
3401641e:	4613      	mov	r3, r2
34016420:	627b      	str	r3, [r7, #36]	@ 0x24
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
34016422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34016424:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34016428:	d308      	bcc.n	3401643c <UART_SetConfig+0x47c>
3401642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401642c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34016430:	d204      	bcs.n	3401643c <UART_SetConfig+0x47c>
        {
          huart->Instance->BRR = usartdiv;
34016432:	697b      	ldr	r3, [r7, #20]
34016434:	681b      	ldr	r3, [r3, #0]
34016436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
34016438:	60da      	str	r2, [r3, #12]
3401643a:	e003      	b.n	34016444 <UART_SetConfig+0x484>
        }
        else
        {
          ret = HAL_ERROR;
3401643c:	2301      	movs	r3, #1
3401643e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (pclk != 0U)
34016442:	e068      	b.n	34016516 <UART_SetConfig+0x556>
34016444:	e067      	b.n	34016516 <UART_SetConfig+0x556>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
34016446:	697b      	ldr	r3, [r7, #20]
34016448:	69db      	ldr	r3, [r3, #28]
3401644a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
3401644e:	d138      	bne.n	340164c2 <UART_SetConfig+0x502>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
34016450:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
34016454:	f7fa f8c8 	bl	340105e8 <HAL_RCCEx_GetPeriphCLKFreq>
34016458:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
3401645a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3401645c:	2b00      	cmp	r3, #0
3401645e:	d05a      	beq.n	34016516 <UART_SetConfig+0x556>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
34016460:	697b      	ldr	r3, [r7, #20]
34016462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016464:	4a3b      	ldr	r2, [pc, #236]	@ (34016554 <UART_SetConfig+0x594>)
34016466:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
3401646a:	461a      	mov	r2, r3
3401646c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3401646e:	fbb3 f3f2 	udiv	r3, r3, r2
34016472:	005a      	lsls	r2, r3, #1
34016474:	697b      	ldr	r3, [r7, #20]
34016476:	685b      	ldr	r3, [r3, #4]
34016478:	085b      	lsrs	r3, r3, #1
3401647a:	441a      	add	r2, r3
3401647c:	697b      	ldr	r3, [r7, #20]
3401647e:	685b      	ldr	r3, [r3, #4]
34016480:	fbb2 f3f3 	udiv	r3, r2, r3
34016484:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
34016486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34016488:	2b0f      	cmp	r3, #15
3401648a:	d916      	bls.n	340164ba <UART_SetConfig+0x4fa>
3401648c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401648e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34016492:	d212      	bcs.n	340164ba <UART_SetConfig+0x4fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
34016494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34016496:	b29b      	uxth	r3, r3
34016498:	f023 030f 	bic.w	r3, r3, #15
3401649c:	847b      	strh	r3, [r7, #34]	@ 0x22
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
3401649e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340164a0:	085b      	lsrs	r3, r3, #1
340164a2:	b29b      	uxth	r3, r3
340164a4:	f003 0307 	and.w	r3, r3, #7
340164a8:	b29a      	uxth	r2, r3
340164aa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
340164ac:	4313      	orrs	r3, r2
340164ae:	847b      	strh	r3, [r7, #34]	@ 0x22
        huart->Instance->BRR = brrtemp;
340164b0:	697b      	ldr	r3, [r7, #20]
340164b2:	681b      	ldr	r3, [r3, #0]
340164b4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
340164b6:	60da      	str	r2, [r3, #12]
340164b8:	e02d      	b.n	34016516 <UART_SetConfig+0x556>
      }
      else
      {
        ret = HAL_ERROR;
340164ba:	2301      	movs	r3, #1
340164bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
340164c0:	e029      	b.n	34016516 <UART_SetConfig+0x556>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
340164c2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
340164c6:	f7fa f88f 	bl	340105e8 <HAL_RCCEx_GetPeriphCLKFreq>
340164ca:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (pclk != 0U)
340164cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340164ce:	2b00      	cmp	r3, #0
340164d0:	d021      	beq.n	34016516 <UART_SetConfig+0x556>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
340164d2:	697b      	ldr	r3, [r7, #20]
340164d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340164d6:	4a1f      	ldr	r2, [pc, #124]	@ (34016554 <UART_SetConfig+0x594>)
340164d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
340164dc:	461a      	mov	r2, r3
340164de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340164e0:	fbb3 f2f2 	udiv	r2, r3, r2
340164e4:	697b      	ldr	r3, [r7, #20]
340164e6:	685b      	ldr	r3, [r3, #4]
340164e8:	085b      	lsrs	r3, r3, #1
340164ea:	441a      	add	r2, r3
340164ec:	697b      	ldr	r3, [r7, #20]
340164ee:	685b      	ldr	r3, [r3, #4]
340164f0:	fbb2 f3f3 	udiv	r3, r2, r3
340164f4:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
340164f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340164f8:	2b0f      	cmp	r3, #15
340164fa:	d909      	bls.n	34016510 <UART_SetConfig+0x550>
340164fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340164fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34016502:	d205      	bcs.n	34016510 <UART_SetConfig+0x550>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
34016504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34016506:	b29a      	uxth	r2, r3
34016508:	697b      	ldr	r3, [r7, #20]
3401650a:	681b      	ldr	r3, [r3, #0]
3401650c:	60da      	str	r2, [r3, #12]
3401650e:	e002      	b.n	34016516 <UART_SetConfig+0x556>
      }
      else
      {
        ret = HAL_ERROR;
34016510:	2301      	movs	r3, #1
34016512:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
34016516:	697b      	ldr	r3, [r7, #20]
34016518:	2201      	movs	r2, #1
3401651a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
3401651e:	697b      	ldr	r3, [r7, #20]
34016520:	2201      	movs	r2, #1
34016522:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
34016526:	697b      	ldr	r3, [r7, #20]
34016528:	2200      	movs	r2, #0
3401652a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
3401652c:	697b      	ldr	r3, [r7, #20]
3401652e:	2200      	movs	r2, #0
34016530:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
34016532:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
34016536:	4618      	mov	r0, r3
34016538:	3740      	adds	r7, #64	@ 0x40
3401653a:	46bd      	mov	sp, r7
3401653c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
34016540:	50007c00 	.word	0x50007c00
34016544:	52001800 	.word	0x52001800
34016548:	52001c00 	.word	0x52001c00
3401654c:	56000c00 	.word	0x56000c00
34016550:	46000c00 	.word	0x46000c00
34016554:	3401fdec 	.word	0x3401fdec

34016558 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
34016558:	b580      	push	{r7, lr}
3401655a:	b082      	sub	sp, #8
3401655c:	af00      	add	r7, sp, #0
3401655e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
34016560:	687b      	ldr	r3, [r7, #4]
34016562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34016564:	2bff      	cmp	r3, #255	@ 0xff
34016566:	d904      	bls.n	34016572 <UART_AdvFeatureConfig+0x1a>
34016568:	f640 41e4 	movw	r1, #3300	@ 0xce4
3401656c:	4890      	ldr	r0, [pc, #576]	@ (340167b0 <UART_AdvFeatureConfig+0x258>)
3401656e:	f7eb fd45 	bl	34001ffc <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
34016572:	687b      	ldr	r3, [r7, #4]
34016574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34016576:	f003 0308 	and.w	r3, r3, #8
3401657a:	2b00      	cmp	r3, #0
3401657c:	d018      	beq.n	340165b0 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
3401657e:	687b      	ldr	r3, [r7, #4]
34016580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34016582:	2b00      	cmp	r3, #0
34016584:	d009      	beq.n	3401659a <UART_AdvFeatureConfig+0x42>
34016586:	687b      	ldr	r3, [r7, #4]
34016588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3401658a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
3401658e:	d004      	beq.n	3401659a <UART_AdvFeatureConfig+0x42>
34016590:	f640 41e9 	movw	r1, #3305	@ 0xce9
34016594:	4886      	ldr	r0, [pc, #536]	@ (340167b0 <UART_AdvFeatureConfig+0x258>)
34016596:	f7eb fd31 	bl	34001ffc <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
3401659a:	687b      	ldr	r3, [r7, #4]
3401659c:	681b      	ldr	r3, [r3, #0]
3401659e:	685b      	ldr	r3, [r3, #4]
340165a0:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
340165a4:	687b      	ldr	r3, [r7, #4]
340165a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
340165a8:	687b      	ldr	r3, [r7, #4]
340165aa:	681b      	ldr	r3, [r3, #0]
340165ac:	430a      	orrs	r2, r1
340165ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
340165b0:	687b      	ldr	r3, [r7, #4]
340165b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340165b4:	f003 0301 	and.w	r3, r3, #1
340165b8:	2b00      	cmp	r3, #0
340165ba:	d018      	beq.n	340165ee <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
340165bc:	687b      	ldr	r3, [r7, #4]
340165be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340165c0:	2b00      	cmp	r3, #0
340165c2:	d009      	beq.n	340165d8 <UART_AdvFeatureConfig+0x80>
340165c4:	687b      	ldr	r3, [r7, #4]
340165c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340165c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
340165cc:	d004      	beq.n	340165d8 <UART_AdvFeatureConfig+0x80>
340165ce:	f44f 614f 	mov.w	r1, #3312	@ 0xcf0
340165d2:	4877      	ldr	r0, [pc, #476]	@ (340167b0 <UART_AdvFeatureConfig+0x258>)
340165d4:	f7eb fd12 	bl	34001ffc <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
340165d8:	687b      	ldr	r3, [r7, #4]
340165da:	681b      	ldr	r3, [r3, #0]
340165dc:	685b      	ldr	r3, [r3, #4]
340165de:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
340165e2:	687b      	ldr	r3, [r7, #4]
340165e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
340165e6:	687b      	ldr	r3, [r7, #4]
340165e8:	681b      	ldr	r3, [r3, #0]
340165ea:	430a      	orrs	r2, r1
340165ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
340165ee:	687b      	ldr	r3, [r7, #4]
340165f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340165f2:	f003 0302 	and.w	r3, r3, #2
340165f6:	2b00      	cmp	r3, #0
340165f8:	d018      	beq.n	3401662c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
340165fa:	687b      	ldr	r3, [r7, #4]
340165fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340165fe:	2b00      	cmp	r3, #0
34016600:	d009      	beq.n	34016616 <UART_AdvFeatureConfig+0xbe>
34016602:	687b      	ldr	r3, [r7, #4]
34016604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016606:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3401660a:	d004      	beq.n	34016616 <UART_AdvFeatureConfig+0xbe>
3401660c:	f640 41f7 	movw	r1, #3319	@ 0xcf7
34016610:	4867      	ldr	r0, [pc, #412]	@ (340167b0 <UART_AdvFeatureConfig+0x258>)
34016612:	f7eb fcf3 	bl	34001ffc <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
34016616:	687b      	ldr	r3, [r7, #4]
34016618:	681b      	ldr	r3, [r3, #0]
3401661a:	685b      	ldr	r3, [r3, #4]
3401661c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34016620:	687b      	ldr	r3, [r7, #4]
34016622:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34016624:	687b      	ldr	r3, [r7, #4]
34016626:	681b      	ldr	r3, [r3, #0]
34016628:	430a      	orrs	r2, r1
3401662a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
3401662c:	687b      	ldr	r3, [r7, #4]
3401662e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34016630:	f003 0304 	and.w	r3, r3, #4
34016634:	2b00      	cmp	r3, #0
34016636:	d018      	beq.n	3401666a <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
34016638:	687b      	ldr	r3, [r7, #4]
3401663a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3401663c:	2b00      	cmp	r3, #0
3401663e:	d009      	beq.n	34016654 <UART_AdvFeatureConfig+0xfc>
34016640:	687b      	ldr	r3, [r7, #4]
34016642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34016644:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34016648:	d004      	beq.n	34016654 <UART_AdvFeatureConfig+0xfc>
3401664a:	f640 41fe 	movw	r1, #3326	@ 0xcfe
3401664e:	4858      	ldr	r0, [pc, #352]	@ (340167b0 <UART_AdvFeatureConfig+0x258>)
34016650:	f7eb fcd4 	bl	34001ffc <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
34016654:	687b      	ldr	r3, [r7, #4]
34016656:	681b      	ldr	r3, [r3, #0]
34016658:	685b      	ldr	r3, [r3, #4]
3401665a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
3401665e:	687b      	ldr	r3, [r7, #4]
34016660:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
34016662:	687b      	ldr	r3, [r7, #4]
34016664:	681b      	ldr	r3, [r3, #0]
34016666:	430a      	orrs	r2, r1
34016668:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
3401666a:	687b      	ldr	r3, [r7, #4]
3401666c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3401666e:	f003 0310 	and.w	r3, r3, #16
34016672:	2b00      	cmp	r3, #0
34016674:	d018      	beq.n	340166a8 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
34016676:	687b      	ldr	r3, [r7, #4]
34016678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3401667a:	2b00      	cmp	r3, #0
3401667c:	d009      	beq.n	34016692 <UART_AdvFeatureConfig+0x13a>
3401667e:	687b      	ldr	r3, [r7, #4]
34016680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34016682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34016686:	d004      	beq.n	34016692 <UART_AdvFeatureConfig+0x13a>
34016688:	f640 5105 	movw	r1, #3333	@ 0xd05
3401668c:	4848      	ldr	r0, [pc, #288]	@ (340167b0 <UART_AdvFeatureConfig+0x258>)
3401668e:	f7eb fcb5 	bl	34001ffc <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
34016692:	687b      	ldr	r3, [r7, #4]
34016694:	681b      	ldr	r3, [r3, #0]
34016696:	689b      	ldr	r3, [r3, #8]
34016698:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
3401669c:	687b      	ldr	r3, [r7, #4]
3401669e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
340166a0:	687b      	ldr	r3, [r7, #4]
340166a2:	681b      	ldr	r3, [r3, #0]
340166a4:	430a      	orrs	r2, r1
340166a6:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
340166a8:	687b      	ldr	r3, [r7, #4]
340166aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340166ac:	f003 0320 	and.w	r3, r3, #32
340166b0:	2b00      	cmp	r3, #0
340166b2:	d018      	beq.n	340166e6 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
340166b4:	687b      	ldr	r3, [r7, #4]
340166b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
340166b8:	2b00      	cmp	r3, #0
340166ba:	d009      	beq.n	340166d0 <UART_AdvFeatureConfig+0x178>
340166bc:	687b      	ldr	r3, [r7, #4]
340166be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
340166c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
340166c4:	d004      	beq.n	340166d0 <UART_AdvFeatureConfig+0x178>
340166c6:	f640 510d 	movw	r1, #3341	@ 0xd0d
340166ca:	4839      	ldr	r0, [pc, #228]	@ (340167b0 <UART_AdvFeatureConfig+0x258>)
340166cc:	f7eb fc96 	bl	34001ffc <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
340166d0:	687b      	ldr	r3, [r7, #4]
340166d2:	681b      	ldr	r3, [r3, #0]
340166d4:	689b      	ldr	r3, [r3, #8]
340166d6:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
340166da:	687b      	ldr	r3, [r7, #4]
340166dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
340166de:	687b      	ldr	r3, [r7, #4]
340166e0:	681b      	ldr	r3, [r3, #0]
340166e2:	430a      	orrs	r2, r1
340166e4:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
340166e6:	687b      	ldr	r3, [r7, #4]
340166e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340166ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
340166ee:	2b00      	cmp	r3, #0
340166f0:	f000 80d2 	beq.w	34016898 <UART_AdvFeatureConfig+0x340>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
340166f4:	687b      	ldr	r3, [r7, #4]
340166f6:	681b      	ldr	r3, [r3, #0]
340166f8:	4a2e      	ldr	r2, [pc, #184]	@ (340167b4 <UART_AdvFeatureConfig+0x25c>)
340166fa:	4293      	cmp	r3, r2
340166fc:	f000 808b 	beq.w	34016816 <UART_AdvFeatureConfig+0x2be>
34016700:	687b      	ldr	r3, [r7, #4]
34016702:	681b      	ldr	r3, [r3, #0]
34016704:	4a2c      	ldr	r2, [pc, #176]	@ (340167b8 <UART_AdvFeatureConfig+0x260>)
34016706:	4293      	cmp	r3, r2
34016708:	f000 8085 	beq.w	34016816 <UART_AdvFeatureConfig+0x2be>
3401670c:	687b      	ldr	r3, [r7, #4]
3401670e:	681b      	ldr	r3, [r3, #0]
34016710:	4a2a      	ldr	r2, [pc, #168]	@ (340167bc <UART_AdvFeatureConfig+0x264>)
34016712:	4293      	cmp	r3, r2
34016714:	d07f      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016716:	687b      	ldr	r3, [r7, #4]
34016718:	681b      	ldr	r3, [r3, #0]
3401671a:	4a29      	ldr	r2, [pc, #164]	@ (340167c0 <UART_AdvFeatureConfig+0x268>)
3401671c:	4293      	cmp	r3, r2
3401671e:	d07a      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016720:	687b      	ldr	r3, [r7, #4]
34016722:	681b      	ldr	r3, [r3, #0]
34016724:	4a27      	ldr	r2, [pc, #156]	@ (340167c4 <UART_AdvFeatureConfig+0x26c>)
34016726:	4293      	cmp	r3, r2
34016728:	d075      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
3401672a:	687b      	ldr	r3, [r7, #4]
3401672c:	681b      	ldr	r3, [r3, #0]
3401672e:	4a26      	ldr	r2, [pc, #152]	@ (340167c8 <UART_AdvFeatureConfig+0x270>)
34016730:	4293      	cmp	r3, r2
34016732:	d070      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016734:	687b      	ldr	r3, [r7, #4]
34016736:	681b      	ldr	r3, [r3, #0]
34016738:	4a24      	ldr	r2, [pc, #144]	@ (340167cc <UART_AdvFeatureConfig+0x274>)
3401673a:	4293      	cmp	r3, r2
3401673c:	d06b      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
3401673e:	687b      	ldr	r3, [r7, #4]
34016740:	681b      	ldr	r3, [r3, #0]
34016742:	4a23      	ldr	r2, [pc, #140]	@ (340167d0 <UART_AdvFeatureConfig+0x278>)
34016744:	4293      	cmp	r3, r2
34016746:	d066      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016748:	687b      	ldr	r3, [r7, #4]
3401674a:	681b      	ldr	r3, [r3, #0]
3401674c:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
34016750:	d061      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016752:	687b      	ldr	r3, [r7, #4]
34016754:	681b      	ldr	r3, [r3, #0]
34016756:	4a1f      	ldr	r2, [pc, #124]	@ (340167d4 <UART_AdvFeatureConfig+0x27c>)
34016758:	4293      	cmp	r3, r2
3401675a:	d05c      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
3401675c:	687b      	ldr	r3, [r7, #4]
3401675e:	681b      	ldr	r3, [r3, #0]
34016760:	4a1d      	ldr	r2, [pc, #116]	@ (340167d8 <UART_AdvFeatureConfig+0x280>)
34016762:	4293      	cmp	r3, r2
34016764:	d057      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016766:	687b      	ldr	r3, [r7, #4]
34016768:	681b      	ldr	r3, [r3, #0]
3401676a:	4a1c      	ldr	r2, [pc, #112]	@ (340167dc <UART_AdvFeatureConfig+0x284>)
3401676c:	4293      	cmp	r3, r2
3401676e:	d052      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016770:	687b      	ldr	r3, [r7, #4]
34016772:	681b      	ldr	r3, [r3, #0]
34016774:	4a1a      	ldr	r2, [pc, #104]	@ (340167e0 <UART_AdvFeatureConfig+0x288>)
34016776:	4293      	cmp	r3, r2
34016778:	d04d      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
3401677a:	687b      	ldr	r3, [r7, #4]
3401677c:	681b      	ldr	r3, [r3, #0]
3401677e:	4a19      	ldr	r2, [pc, #100]	@ (340167e4 <UART_AdvFeatureConfig+0x28c>)
34016780:	4293      	cmp	r3, r2
34016782:	d048      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016784:	687b      	ldr	r3, [r7, #4]
34016786:	681b      	ldr	r3, [r3, #0]
34016788:	4a17      	ldr	r2, [pc, #92]	@ (340167e8 <UART_AdvFeatureConfig+0x290>)
3401678a:	4293      	cmp	r3, r2
3401678c:	d043      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
3401678e:	687b      	ldr	r3, [r7, #4]
34016790:	681b      	ldr	r3, [r3, #0]
34016792:	4a16      	ldr	r2, [pc, #88]	@ (340167ec <UART_AdvFeatureConfig+0x294>)
34016794:	4293      	cmp	r3, r2
34016796:	d03e      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016798:	687b      	ldr	r3, [r7, #4]
3401679a:	681b      	ldr	r3, [r3, #0]
3401679c:	4a14      	ldr	r2, [pc, #80]	@ (340167f0 <UART_AdvFeatureConfig+0x298>)
3401679e:	4293      	cmp	r3, r2
340167a0:	d039      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
340167a2:	687b      	ldr	r3, [r7, #4]
340167a4:	681b      	ldr	r3, [r3, #0]
340167a6:	4a13      	ldr	r2, [pc, #76]	@ (340167f4 <UART_AdvFeatureConfig+0x29c>)
340167a8:	4293      	cmp	r3, r2
340167aa:	d034      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
340167ac:	e024      	b.n	340167f8 <UART_AdvFeatureConfig+0x2a0>
340167ae:	bf00      	nop
340167b0:	3401eeac 	.word	0x3401eeac
340167b4:	52001000 	.word	0x52001000
340167b8:	42001000 	.word	0x42001000
340167bc:	50004400 	.word	0x50004400
340167c0:	40004400 	.word	0x40004400
340167c4:	50004800 	.word	0x50004800
340167c8:	40004800 	.word	0x40004800
340167cc:	50004c00 	.word	0x50004c00
340167d0:	40004c00 	.word	0x40004c00
340167d4:	40005000 	.word	0x40005000
340167d8:	52001400 	.word	0x52001400
340167dc:	42001400 	.word	0x42001400
340167e0:	50007800 	.word	0x50007800
340167e4:	40007800 	.word	0x40007800
340167e8:	50007c00 	.word	0x50007c00
340167ec:	40007c00 	.word	0x40007c00
340167f0:	52001800 	.word	0x52001800
340167f4:	42001800 	.word	0x42001800
340167f8:	687b      	ldr	r3, [r7, #4]
340167fa:	681b      	ldr	r3, [r3, #0]
340167fc:	4a38      	ldr	r2, [pc, #224]	@ (340168e0 <UART_AdvFeatureConfig+0x388>)
340167fe:	4293      	cmp	r3, r2
34016800:	d009      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
34016802:	687b      	ldr	r3, [r7, #4]
34016804:	681b      	ldr	r3, [r3, #0]
34016806:	4a37      	ldr	r2, [pc, #220]	@ (340168e4 <UART_AdvFeatureConfig+0x38c>)
34016808:	4293      	cmp	r3, r2
3401680a:	d004      	beq.n	34016816 <UART_AdvFeatureConfig+0x2be>
3401680c:	f640 5115 	movw	r1, #3349	@ 0xd15
34016810:	4835      	ldr	r0, [pc, #212]	@ (340168e8 <UART_AdvFeatureConfig+0x390>)
34016812:	f7eb fbf3 	bl	34001ffc <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
34016816:	687b      	ldr	r3, [r7, #4]
34016818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3401681a:	2b00      	cmp	r3, #0
3401681c:	d009      	beq.n	34016832 <UART_AdvFeatureConfig+0x2da>
3401681e:	687b      	ldr	r3, [r7, #4]
34016820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34016822:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34016826:	d004      	beq.n	34016832 <UART_AdvFeatureConfig+0x2da>
34016828:	f640 5116 	movw	r1, #3350	@ 0xd16
3401682c:	482e      	ldr	r0, [pc, #184]	@ (340168e8 <UART_AdvFeatureConfig+0x390>)
3401682e:	f7eb fbe5 	bl	34001ffc <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
34016832:	687b      	ldr	r3, [r7, #4]
34016834:	681b      	ldr	r3, [r3, #0]
34016836:	685b      	ldr	r3, [r3, #4]
34016838:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
3401683c:	687b      	ldr	r3, [r7, #4]
3401683e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
34016840:	687b      	ldr	r3, [r7, #4]
34016842:	681b      	ldr	r3, [r3, #0]
34016844:	430a      	orrs	r2, r1
34016846:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
34016848:	687b      	ldr	r3, [r7, #4]
3401684a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3401684c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34016850:	d122      	bne.n	34016898 <UART_AdvFeatureConfig+0x340>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
34016852:	687b      	ldr	r3, [r7, #4]
34016854:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34016856:	2b00      	cmp	r3, #0
34016858:	d013      	beq.n	34016882 <UART_AdvFeatureConfig+0x32a>
3401685a:	687b      	ldr	r3, [r7, #4]
3401685c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3401685e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34016862:	d00e      	beq.n	34016882 <UART_AdvFeatureConfig+0x32a>
34016864:	687b      	ldr	r3, [r7, #4]
34016866:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34016868:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
3401686c:	d009      	beq.n	34016882 <UART_AdvFeatureConfig+0x32a>
3401686e:	687b      	ldr	r3, [r7, #4]
34016870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34016872:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
34016876:	d004      	beq.n	34016882 <UART_AdvFeatureConfig+0x32a>
34016878:	f640 511b 	movw	r1, #3355	@ 0xd1b
3401687c:	481a      	ldr	r0, [pc, #104]	@ (340168e8 <UART_AdvFeatureConfig+0x390>)
3401687e:	f7eb fbbd 	bl	34001ffc <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
34016882:	687b      	ldr	r3, [r7, #4]
34016884:	681b      	ldr	r3, [r3, #0]
34016886:	685b      	ldr	r3, [r3, #4]
34016888:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
3401688c:	687b      	ldr	r3, [r7, #4]
3401688e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34016890:	687b      	ldr	r3, [r7, #4]
34016892:	681b      	ldr	r3, [r3, #0]
34016894:	430a      	orrs	r2, r1
34016896:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
34016898:	687b      	ldr	r3, [r7, #4]
3401689a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3401689c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
340168a0:	2b00      	cmp	r3, #0
340168a2:	d018      	beq.n	340168d6 <UART_AdvFeatureConfig+0x37e>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
340168a4:	687b      	ldr	r3, [r7, #4]
340168a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
340168a8:	2b00      	cmp	r3, #0
340168aa:	d009      	beq.n	340168c0 <UART_AdvFeatureConfig+0x368>
340168ac:	687b      	ldr	r3, [r7, #4]
340168ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
340168b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
340168b4:	d004      	beq.n	340168c0 <UART_AdvFeatureConfig+0x368>
340168b6:	f640 5123 	movw	r1, #3363	@ 0xd23
340168ba:	480b      	ldr	r0, [pc, #44]	@ (340168e8 <UART_AdvFeatureConfig+0x390>)
340168bc:	f7eb fb9e 	bl	34001ffc <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
340168c0:	687b      	ldr	r3, [r7, #4]
340168c2:	681b      	ldr	r3, [r3, #0]
340168c4:	685b      	ldr	r3, [r3, #4]
340168c6:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
340168ca:	687b      	ldr	r3, [r7, #4]
340168cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
340168ce:	687b      	ldr	r3, [r7, #4]
340168d0:	681b      	ldr	r3, [r3, #0]
340168d2:	430a      	orrs	r2, r1
340168d4:	605a      	str	r2, [r3, #4]
  }
}
340168d6:	bf00      	nop
340168d8:	3708      	adds	r7, #8
340168da:	46bd      	mov	sp, r7
340168dc:	bd80      	pop	{r7, pc}
340168de:	bf00      	nop
340168e0:	52001c00 	.word	0x52001c00
340168e4:	42001c00 	.word	0x42001c00
340168e8:	3401eeac 	.word	0x3401eeac

340168ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
340168ec:	b580      	push	{r7, lr}
340168ee:	b098      	sub	sp, #96	@ 0x60
340168f0:	af02      	add	r7, sp, #8
340168f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
340168f4:	687b      	ldr	r3, [r7, #4]
340168f6:	2200      	movs	r2, #0
340168f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
340168fc:	f7ed fba0 	bl	34004040 <HAL_GetTick>
34016900:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
34016902:	687b      	ldr	r3, [r7, #4]
34016904:	681b      	ldr	r3, [r3, #0]
34016906:	681b      	ldr	r3, [r3, #0]
34016908:	f003 0308 	and.w	r3, r3, #8
3401690c:	2b08      	cmp	r3, #8
3401690e:	d12f      	bne.n	34016970 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
34016910:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
34016914:	9300      	str	r3, [sp, #0]
34016916:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34016918:	2200      	movs	r2, #0
3401691a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
3401691e:	6878      	ldr	r0, [r7, #4]
34016920:	f000 f88e 	bl	34016a40 <UART_WaitOnFlagUntilTimeout>
34016924:	4603      	mov	r3, r0
34016926:	2b00      	cmp	r3, #0
34016928:	d022      	beq.n	34016970 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
3401692a:	687b      	ldr	r3, [r7, #4]
3401692c:	681b      	ldr	r3, [r3, #0]
3401692e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
34016930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
34016932:	e853 3f00 	ldrex	r3, [r3]
34016936:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
34016938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3401693a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
3401693e:	653b      	str	r3, [r7, #80]	@ 0x50
34016940:	687b      	ldr	r3, [r7, #4]
34016942:	681b      	ldr	r3, [r3, #0]
34016944:	461a      	mov	r2, r3
34016946:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34016948:	647b      	str	r3, [r7, #68]	@ 0x44
3401694a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3401694c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
3401694e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
34016950:	e841 2300 	strex	r3, r2, [r1]
34016954:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
34016956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34016958:	2b00      	cmp	r3, #0
3401695a:	d1e6      	bne.n	3401692a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
3401695c:	687b      	ldr	r3, [r7, #4]
3401695e:	2220      	movs	r2, #32
34016960:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
34016964:	687b      	ldr	r3, [r7, #4]
34016966:	2200      	movs	r2, #0
34016968:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
3401696c:	2303      	movs	r3, #3
3401696e:	e063      	b.n	34016a38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
34016970:	687b      	ldr	r3, [r7, #4]
34016972:	681b      	ldr	r3, [r3, #0]
34016974:	681b      	ldr	r3, [r3, #0]
34016976:	f003 0304 	and.w	r3, r3, #4
3401697a:	2b04      	cmp	r3, #4
3401697c:	d149      	bne.n	34016a12 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
3401697e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
34016982:	9300      	str	r3, [sp, #0]
34016984:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34016986:	2200      	movs	r2, #0
34016988:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
3401698c:	6878      	ldr	r0, [r7, #4]
3401698e:	f000 f857 	bl	34016a40 <UART_WaitOnFlagUntilTimeout>
34016992:	4603      	mov	r3, r0
34016994:	2b00      	cmp	r3, #0
34016996:	d03c      	beq.n	34016a12 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
34016998:	687b      	ldr	r3, [r7, #4]
3401699a:	681b      	ldr	r3, [r3, #0]
3401699c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3401699e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340169a0:	e853 3f00 	ldrex	r3, [r3]
340169a4:	623b      	str	r3, [r7, #32]
   return(result);
340169a6:	6a3b      	ldr	r3, [r7, #32]
340169a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
340169ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
340169ae:	687b      	ldr	r3, [r7, #4]
340169b0:	681b      	ldr	r3, [r3, #0]
340169b2:	461a      	mov	r2, r3
340169b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340169b6:	633b      	str	r3, [r7, #48]	@ 0x30
340169b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
340169ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
340169bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
340169be:	e841 2300 	strex	r3, r2, [r1]
340169c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
340169c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340169c6:	2b00      	cmp	r3, #0
340169c8:	d1e6      	bne.n	34016998 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
340169ca:	687b      	ldr	r3, [r7, #4]
340169cc:	681b      	ldr	r3, [r3, #0]
340169ce:	3308      	adds	r3, #8
340169d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
340169d2:	693b      	ldr	r3, [r7, #16]
340169d4:	e853 3f00 	ldrex	r3, [r3]
340169d8:	60fb      	str	r3, [r7, #12]
   return(result);
340169da:	68fb      	ldr	r3, [r7, #12]
340169dc:	f023 0301 	bic.w	r3, r3, #1
340169e0:	64bb      	str	r3, [r7, #72]	@ 0x48
340169e2:	687b      	ldr	r3, [r7, #4]
340169e4:	681b      	ldr	r3, [r3, #0]
340169e6:	3308      	adds	r3, #8
340169e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
340169ea:	61fa      	str	r2, [r7, #28]
340169ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
340169ee:	69b9      	ldr	r1, [r7, #24]
340169f0:	69fa      	ldr	r2, [r7, #28]
340169f2:	e841 2300 	strex	r3, r2, [r1]
340169f6:	617b      	str	r3, [r7, #20]
   return(result);
340169f8:	697b      	ldr	r3, [r7, #20]
340169fa:	2b00      	cmp	r3, #0
340169fc:	d1e5      	bne.n	340169ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
340169fe:	687b      	ldr	r3, [r7, #4]
34016a00:	2220      	movs	r2, #32
34016a02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
34016a06:	687b      	ldr	r3, [r7, #4]
34016a08:	2200      	movs	r2, #0
34016a0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
34016a0e:	2303      	movs	r3, #3
34016a10:	e012      	b.n	34016a38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
34016a12:	687b      	ldr	r3, [r7, #4]
34016a14:	2220      	movs	r2, #32
34016a16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
34016a1a:	687b      	ldr	r3, [r7, #4]
34016a1c:	2220      	movs	r2, #32
34016a1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
34016a22:	687b      	ldr	r3, [r7, #4]
34016a24:	2200      	movs	r2, #0
34016a26:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
34016a28:	687b      	ldr	r3, [r7, #4]
34016a2a:	2200      	movs	r2, #0
34016a2c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
34016a2e:	687b      	ldr	r3, [r7, #4]
34016a30:	2200      	movs	r2, #0
34016a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
34016a36:	2300      	movs	r3, #0
}
34016a38:	4618      	mov	r0, r3
34016a3a:	3758      	adds	r7, #88	@ 0x58
34016a3c:	46bd      	mov	sp, r7
34016a3e:	bd80      	pop	{r7, pc}

34016a40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
34016a40:	b580      	push	{r7, lr}
34016a42:	b084      	sub	sp, #16
34016a44:	af00      	add	r7, sp, #0
34016a46:	60f8      	str	r0, [r7, #12]
34016a48:	60b9      	str	r1, [r7, #8]
34016a4a:	603b      	str	r3, [r7, #0]
34016a4c:	4613      	mov	r3, r2
34016a4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
34016a50:	e04f      	b.n	34016af2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
34016a52:	69bb      	ldr	r3, [r7, #24]
34016a54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
34016a58:	d04b      	beq.n	34016af2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
34016a5a:	f7ed faf1 	bl	34004040 <HAL_GetTick>
34016a5e:	4602      	mov	r2, r0
34016a60:	683b      	ldr	r3, [r7, #0]
34016a62:	1ad3      	subs	r3, r2, r3
34016a64:	69ba      	ldr	r2, [r7, #24]
34016a66:	429a      	cmp	r2, r3
34016a68:	d302      	bcc.n	34016a70 <UART_WaitOnFlagUntilTimeout+0x30>
34016a6a:	69bb      	ldr	r3, [r7, #24]
34016a6c:	2b00      	cmp	r3, #0
34016a6e:	d101      	bne.n	34016a74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
34016a70:	2303      	movs	r3, #3
34016a72:	e04e      	b.n	34016b12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
34016a74:	68fb      	ldr	r3, [r7, #12]
34016a76:	681b      	ldr	r3, [r3, #0]
34016a78:	681b      	ldr	r3, [r3, #0]
34016a7a:	f003 0304 	and.w	r3, r3, #4
34016a7e:	2b00      	cmp	r3, #0
34016a80:	d037      	beq.n	34016af2 <UART_WaitOnFlagUntilTimeout+0xb2>
34016a82:	68bb      	ldr	r3, [r7, #8]
34016a84:	2b80      	cmp	r3, #128	@ 0x80
34016a86:	d034      	beq.n	34016af2 <UART_WaitOnFlagUntilTimeout+0xb2>
34016a88:	68bb      	ldr	r3, [r7, #8]
34016a8a:	2b40      	cmp	r3, #64	@ 0x40
34016a8c:	d031      	beq.n	34016af2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
34016a8e:	68fb      	ldr	r3, [r7, #12]
34016a90:	681b      	ldr	r3, [r3, #0]
34016a92:	69db      	ldr	r3, [r3, #28]
34016a94:	f003 0308 	and.w	r3, r3, #8
34016a98:	2b08      	cmp	r3, #8
34016a9a:	d110      	bne.n	34016abe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
34016a9c:	68fb      	ldr	r3, [r7, #12]
34016a9e:	681b      	ldr	r3, [r3, #0]
34016aa0:	2208      	movs	r2, #8
34016aa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
34016aa4:	68f8      	ldr	r0, [r7, #12]
34016aa6:	f000 f838 	bl	34016b1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
34016aaa:	68fb      	ldr	r3, [r7, #12]
34016aac:	2208      	movs	r2, #8
34016aae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
34016ab2:	68fb      	ldr	r3, [r7, #12]
34016ab4:	2200      	movs	r2, #0
34016ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
34016aba:	2301      	movs	r3, #1
34016abc:	e029      	b.n	34016b12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
34016abe:	68fb      	ldr	r3, [r7, #12]
34016ac0:	681b      	ldr	r3, [r3, #0]
34016ac2:	69db      	ldr	r3, [r3, #28]
34016ac4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34016ac8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34016acc:	d111      	bne.n	34016af2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
34016ace:	68fb      	ldr	r3, [r7, #12]
34016ad0:	681b      	ldr	r3, [r3, #0]
34016ad2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34016ad6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
34016ad8:	68f8      	ldr	r0, [r7, #12]
34016ada:	f000 f81e 	bl	34016b1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
34016ade:	68fb      	ldr	r3, [r7, #12]
34016ae0:	2220      	movs	r2, #32
34016ae2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
34016ae6:	68fb      	ldr	r3, [r7, #12]
34016ae8:	2200      	movs	r2, #0
34016aea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
34016aee:	2303      	movs	r3, #3
34016af0:	e00f      	b.n	34016b12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
34016af2:	68fb      	ldr	r3, [r7, #12]
34016af4:	681b      	ldr	r3, [r3, #0]
34016af6:	69da      	ldr	r2, [r3, #28]
34016af8:	68bb      	ldr	r3, [r7, #8]
34016afa:	4013      	ands	r3, r2
34016afc:	68ba      	ldr	r2, [r7, #8]
34016afe:	429a      	cmp	r2, r3
34016b00:	bf0c      	ite	eq
34016b02:	2301      	moveq	r3, #1
34016b04:	2300      	movne	r3, #0
34016b06:	b2db      	uxtb	r3, r3
34016b08:	461a      	mov	r2, r3
34016b0a:	79fb      	ldrb	r3, [r7, #7]
34016b0c:	429a      	cmp	r2, r3
34016b0e:	d0a0      	beq.n	34016a52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
34016b10:	2300      	movs	r3, #0
}
34016b12:	4618      	mov	r0, r3
34016b14:	3710      	adds	r7, #16
34016b16:	46bd      	mov	sp, r7
34016b18:	bd80      	pop	{r7, pc}

34016b1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
34016b1a:	b480      	push	{r7}
34016b1c:	b095      	sub	sp, #84	@ 0x54
34016b1e:	af00      	add	r7, sp, #0
34016b20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
34016b22:	687b      	ldr	r3, [r7, #4]
34016b24:	681b      	ldr	r3, [r3, #0]
34016b26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
34016b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34016b2a:	e853 3f00 	ldrex	r3, [r3]
34016b2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
34016b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34016b32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
34016b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
34016b38:	687b      	ldr	r3, [r7, #4]
34016b3a:	681b      	ldr	r3, [r3, #0]
34016b3c:	461a      	mov	r2, r3
34016b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34016b40:	643b      	str	r3, [r7, #64]	@ 0x40
34016b42:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
34016b44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
34016b46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
34016b48:	e841 2300 	strex	r3, r2, [r1]
34016b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
34016b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
34016b50:	2b00      	cmp	r3, #0
34016b52:	d1e6      	bne.n	34016b22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
34016b54:	687b      	ldr	r3, [r7, #4]
34016b56:	681b      	ldr	r3, [r3, #0]
34016b58:	3308      	adds	r3, #8
34016b5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
34016b5c:	6a3b      	ldr	r3, [r7, #32]
34016b5e:	e853 3f00 	ldrex	r3, [r3]
34016b62:	61fb      	str	r3, [r7, #28]
   return(result);
34016b64:	69fb      	ldr	r3, [r7, #28]
34016b66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
34016b6a:	f023 0301 	bic.w	r3, r3, #1
34016b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
34016b70:	687b      	ldr	r3, [r7, #4]
34016b72:	681b      	ldr	r3, [r3, #0]
34016b74:	3308      	adds	r3, #8
34016b76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
34016b78:	62fa      	str	r2, [r7, #44]	@ 0x2c
34016b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
34016b7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
34016b7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
34016b80:	e841 2300 	strex	r3, r2, [r1]
34016b84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
34016b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34016b88:	2b00      	cmp	r3, #0
34016b8a:	d1e3      	bne.n	34016b54 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
34016b8c:	687b      	ldr	r3, [r7, #4]
34016b8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
34016b90:	2b01      	cmp	r3, #1
34016b92:	d118      	bne.n	34016bc6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
34016b94:	687b      	ldr	r3, [r7, #4]
34016b96:	681b      	ldr	r3, [r3, #0]
34016b98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
34016b9a:	68fb      	ldr	r3, [r7, #12]
34016b9c:	e853 3f00 	ldrex	r3, [r3]
34016ba0:	60bb      	str	r3, [r7, #8]
   return(result);
34016ba2:	68bb      	ldr	r3, [r7, #8]
34016ba4:	f023 0310 	bic.w	r3, r3, #16
34016ba8:	647b      	str	r3, [r7, #68]	@ 0x44
34016baa:	687b      	ldr	r3, [r7, #4]
34016bac:	681b      	ldr	r3, [r3, #0]
34016bae:	461a      	mov	r2, r3
34016bb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34016bb2:	61bb      	str	r3, [r7, #24]
34016bb4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
34016bb6:	6979      	ldr	r1, [r7, #20]
34016bb8:	69ba      	ldr	r2, [r7, #24]
34016bba:	e841 2300 	strex	r3, r2, [r1]
34016bbe:	613b      	str	r3, [r7, #16]
   return(result);
34016bc0:	693b      	ldr	r3, [r7, #16]
34016bc2:	2b00      	cmp	r3, #0
34016bc4:	d1e6      	bne.n	34016b94 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
34016bc6:	687b      	ldr	r3, [r7, #4]
34016bc8:	2220      	movs	r2, #32
34016bca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
34016bce:	687b      	ldr	r3, [r7, #4]
34016bd0:	2200      	movs	r2, #0
34016bd2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
34016bd4:	687b      	ldr	r3, [r7, #4]
34016bd6:	2200      	movs	r2, #0
34016bd8:	675a      	str	r2, [r3, #116]	@ 0x74
}
34016bda:	bf00      	nop
34016bdc:	3754      	adds	r7, #84	@ 0x54
34016bde:	46bd      	mov	sp, r7
34016be0:	f85d 7b04 	ldr.w	r7, [sp], #4
34016be4:	4770      	bx	lr
	...

34016be8 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
34016be8:	b580      	push	{r7, lr}
34016bea:	b086      	sub	sp, #24
34016bec:	af02      	add	r7, sp, #8
34016bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
34016bf0:	2300      	movs	r3, #0
34016bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
34016bf4:	f7ed fa24 	bl	34004040 <HAL_GetTick>
34016bf8:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
34016bfa:	687b      	ldr	r3, [r7, #4]
34016bfc:	2b00      	cmp	r3, #0
34016bfe:	d102      	bne.n	34016c06 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
34016c00:	2301      	movs	r3, #1
34016c02:	73fb      	strb	r3, [r7, #15]
34016c04:	e2c8      	b.n	34017198 <HAL_XSPI_Init+0x5b0>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Check the parameters of the initialization structure */
    assert_param(IS_XSPI_MEMORY_MODE(hxspi->Init.MemoryMode));
34016c06:	687b      	ldr	r3, [r7, #4]
34016c08:	689b      	ldr	r3, [r3, #8]
34016c0a:	2b00      	cmp	r3, #0
34016c0c:	d008      	beq.n	34016c20 <HAL_XSPI_Init+0x38>
34016c0e:	687b      	ldr	r3, [r7, #4]
34016c10:	689b      	ldr	r3, [r3, #8]
34016c12:	2b40      	cmp	r3, #64	@ 0x40
34016c14:	d004      	beq.n	34016c20 <HAL_XSPI_Init+0x38>
34016c16:	f240 1161 	movw	r1, #353	@ 0x161
34016c1a:	488a      	ldr	r0, [pc, #552]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016c1c:	f7eb f9ee 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_MEMORY_TYPE(hxspi->Init.MemoryType));
34016c20:	687b      	ldr	r3, [r7, #4]
34016c22:	68db      	ldr	r3, [r3, #12]
34016c24:	2b00      	cmp	r3, #0
34016c26:	d01d      	beq.n	34016c64 <HAL_XSPI_Init+0x7c>
34016c28:	687b      	ldr	r3, [r7, #4]
34016c2a:	68db      	ldr	r3, [r3, #12]
34016c2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34016c30:	d018      	beq.n	34016c64 <HAL_XSPI_Init+0x7c>
34016c32:	687b      	ldr	r3, [r7, #4]
34016c34:	68db      	ldr	r3, [r3, #12]
34016c36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34016c3a:	d013      	beq.n	34016c64 <HAL_XSPI_Init+0x7c>
34016c3c:	687b      	ldr	r3, [r7, #4]
34016c3e:	68db      	ldr	r3, [r3, #12]
34016c40:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34016c44:	d00e      	beq.n	34016c64 <HAL_XSPI_Init+0x7c>
34016c46:	687b      	ldr	r3, [r7, #4]
34016c48:	68db      	ldr	r3, [r3, #12]
34016c4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34016c4e:	d009      	beq.n	34016c64 <HAL_XSPI_Init+0x7c>
34016c50:	687b      	ldr	r3, [r7, #4]
34016c52:	68db      	ldr	r3, [r3, #12]
34016c54:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
34016c58:	d004      	beq.n	34016c64 <HAL_XSPI_Init+0x7c>
34016c5a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
34016c5e:	4879      	ldr	r0, [pc, #484]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016c60:	f7eb f9cc 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_MEMORY_SIZE(hxspi->Init.MemorySize));
34016c64:	687b      	ldr	r3, [r7, #4]
34016c66:	691b      	ldr	r3, [r3, #16]
34016c68:	2b00      	cmp	r3, #0
34016c6a:	f000 8081 	beq.w	34016d70 <HAL_XSPI_Init+0x188>
34016c6e:	687b      	ldr	r3, [r7, #4]
34016c70:	691b      	ldr	r3, [r3, #16]
34016c72:	2b01      	cmp	r3, #1
34016c74:	d07c      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016c76:	687b      	ldr	r3, [r7, #4]
34016c78:	691b      	ldr	r3, [r3, #16]
34016c7a:	2b02      	cmp	r3, #2
34016c7c:	d078      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016c7e:	687b      	ldr	r3, [r7, #4]
34016c80:	691b      	ldr	r3, [r3, #16]
34016c82:	2b03      	cmp	r3, #3
34016c84:	d074      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016c86:	687b      	ldr	r3, [r7, #4]
34016c88:	691b      	ldr	r3, [r3, #16]
34016c8a:	2b04      	cmp	r3, #4
34016c8c:	d070      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016c8e:	687b      	ldr	r3, [r7, #4]
34016c90:	691b      	ldr	r3, [r3, #16]
34016c92:	2b05      	cmp	r3, #5
34016c94:	d06c      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016c96:	687b      	ldr	r3, [r7, #4]
34016c98:	691b      	ldr	r3, [r3, #16]
34016c9a:	2b06      	cmp	r3, #6
34016c9c:	d068      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016c9e:	687b      	ldr	r3, [r7, #4]
34016ca0:	691b      	ldr	r3, [r3, #16]
34016ca2:	2b07      	cmp	r3, #7
34016ca4:	d064      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016ca6:	687b      	ldr	r3, [r7, #4]
34016ca8:	691b      	ldr	r3, [r3, #16]
34016caa:	2b08      	cmp	r3, #8
34016cac:	d060      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cae:	687b      	ldr	r3, [r7, #4]
34016cb0:	691b      	ldr	r3, [r3, #16]
34016cb2:	2b09      	cmp	r3, #9
34016cb4:	d05c      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cb6:	687b      	ldr	r3, [r7, #4]
34016cb8:	691b      	ldr	r3, [r3, #16]
34016cba:	2b0a      	cmp	r3, #10
34016cbc:	d058      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cbe:	687b      	ldr	r3, [r7, #4]
34016cc0:	691b      	ldr	r3, [r3, #16]
34016cc2:	2b0b      	cmp	r3, #11
34016cc4:	d054      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cc6:	687b      	ldr	r3, [r7, #4]
34016cc8:	691b      	ldr	r3, [r3, #16]
34016cca:	2b0c      	cmp	r3, #12
34016ccc:	d050      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cce:	687b      	ldr	r3, [r7, #4]
34016cd0:	691b      	ldr	r3, [r3, #16]
34016cd2:	2b0d      	cmp	r3, #13
34016cd4:	d04c      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cd6:	687b      	ldr	r3, [r7, #4]
34016cd8:	691b      	ldr	r3, [r3, #16]
34016cda:	2b0e      	cmp	r3, #14
34016cdc:	d048      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cde:	687b      	ldr	r3, [r7, #4]
34016ce0:	691b      	ldr	r3, [r3, #16]
34016ce2:	2b0f      	cmp	r3, #15
34016ce4:	d044      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016ce6:	687b      	ldr	r3, [r7, #4]
34016ce8:	691b      	ldr	r3, [r3, #16]
34016cea:	2b10      	cmp	r3, #16
34016cec:	d040      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cee:	687b      	ldr	r3, [r7, #4]
34016cf0:	691b      	ldr	r3, [r3, #16]
34016cf2:	2b11      	cmp	r3, #17
34016cf4:	d03c      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cf6:	687b      	ldr	r3, [r7, #4]
34016cf8:	691b      	ldr	r3, [r3, #16]
34016cfa:	2b12      	cmp	r3, #18
34016cfc:	d038      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016cfe:	687b      	ldr	r3, [r7, #4]
34016d00:	691b      	ldr	r3, [r3, #16]
34016d02:	2b13      	cmp	r3, #19
34016d04:	d034      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d06:	687b      	ldr	r3, [r7, #4]
34016d08:	691b      	ldr	r3, [r3, #16]
34016d0a:	2b14      	cmp	r3, #20
34016d0c:	d030      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d0e:	687b      	ldr	r3, [r7, #4]
34016d10:	691b      	ldr	r3, [r3, #16]
34016d12:	2b15      	cmp	r3, #21
34016d14:	d02c      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d16:	687b      	ldr	r3, [r7, #4]
34016d18:	691b      	ldr	r3, [r3, #16]
34016d1a:	2b16      	cmp	r3, #22
34016d1c:	d028      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d1e:	687b      	ldr	r3, [r7, #4]
34016d20:	691b      	ldr	r3, [r3, #16]
34016d22:	2b17      	cmp	r3, #23
34016d24:	d024      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d26:	687b      	ldr	r3, [r7, #4]
34016d28:	691b      	ldr	r3, [r3, #16]
34016d2a:	2b18      	cmp	r3, #24
34016d2c:	d020      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d2e:	687b      	ldr	r3, [r7, #4]
34016d30:	691b      	ldr	r3, [r3, #16]
34016d32:	2b19      	cmp	r3, #25
34016d34:	d01c      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d36:	687b      	ldr	r3, [r7, #4]
34016d38:	691b      	ldr	r3, [r3, #16]
34016d3a:	2b1a      	cmp	r3, #26
34016d3c:	d018      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d3e:	687b      	ldr	r3, [r7, #4]
34016d40:	691b      	ldr	r3, [r3, #16]
34016d42:	2b1b      	cmp	r3, #27
34016d44:	d014      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d46:	687b      	ldr	r3, [r7, #4]
34016d48:	691b      	ldr	r3, [r3, #16]
34016d4a:	2b1c      	cmp	r3, #28
34016d4c:	d010      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d4e:	687b      	ldr	r3, [r7, #4]
34016d50:	691b      	ldr	r3, [r3, #16]
34016d52:	2b1d      	cmp	r3, #29
34016d54:	d00c      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d56:	687b      	ldr	r3, [r7, #4]
34016d58:	691b      	ldr	r3, [r3, #16]
34016d5a:	2b1e      	cmp	r3, #30
34016d5c:	d008      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d5e:	687b      	ldr	r3, [r7, #4]
34016d60:	691b      	ldr	r3, [r3, #16]
34016d62:	2b1f      	cmp	r3, #31
34016d64:	d004      	beq.n	34016d70 <HAL_XSPI_Init+0x188>
34016d66:	f240 1163 	movw	r1, #355	@ 0x163
34016d6a:	4836      	ldr	r0, [pc, #216]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016d6c:	f7eb f946 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_CS_HIGH_TIME_CYCLE(hxspi->Init.ChipSelectHighTimeCycle));
34016d70:	687b      	ldr	r3, [r7, #4]
34016d72:	695b      	ldr	r3, [r3, #20]
34016d74:	2b00      	cmp	r3, #0
34016d76:	d003      	beq.n	34016d80 <HAL_XSPI_Init+0x198>
34016d78:	687b      	ldr	r3, [r7, #4]
34016d7a:	695b      	ldr	r3, [r3, #20]
34016d7c:	2b40      	cmp	r3, #64	@ 0x40
34016d7e:	d904      	bls.n	34016d8a <HAL_XSPI_Init+0x1a2>
34016d80:	f44f 71b2 	mov.w	r1, #356	@ 0x164
34016d84:	482f      	ldr	r0, [pc, #188]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016d86:	f7eb f939 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_FREE_RUN_CLK(hxspi->Init.FreeRunningClock));
34016d8a:	687b      	ldr	r3, [r7, #4]
34016d8c:	699b      	ldr	r3, [r3, #24]
34016d8e:	2b00      	cmp	r3, #0
34016d90:	d008      	beq.n	34016da4 <HAL_XSPI_Init+0x1bc>
34016d92:	687b      	ldr	r3, [r7, #4]
34016d94:	699b      	ldr	r3, [r3, #24]
34016d96:	2b02      	cmp	r3, #2
34016d98:	d004      	beq.n	34016da4 <HAL_XSPI_Init+0x1bc>
34016d9a:	f240 1165 	movw	r1, #357	@ 0x165
34016d9e:	4829      	ldr	r0, [pc, #164]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016da0:	f7eb f92c 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_CLOCK_MODE(hxspi->Init.ClockMode));
34016da4:	687b      	ldr	r3, [r7, #4]
34016da6:	69db      	ldr	r3, [r3, #28]
34016da8:	2b00      	cmp	r3, #0
34016daa:	d008      	beq.n	34016dbe <HAL_XSPI_Init+0x1d6>
34016dac:	687b      	ldr	r3, [r7, #4]
34016dae:	69db      	ldr	r3, [r3, #28]
34016db0:	2b01      	cmp	r3, #1
34016db2:	d004      	beq.n	34016dbe <HAL_XSPI_Init+0x1d6>
34016db4:	f44f 71b3 	mov.w	r1, #358	@ 0x166
34016db8:	4822      	ldr	r0, [pc, #136]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016dba:	f7eb f91f 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_WRAP_SIZE(hxspi->Init.WrapSize));
34016dbe:	687b      	ldr	r3, [r7, #4]
34016dc0:	6a1b      	ldr	r3, [r3, #32]
34016dc2:	2b00      	cmp	r3, #0
34016dc4:	d018      	beq.n	34016df8 <HAL_XSPI_Init+0x210>
34016dc6:	687b      	ldr	r3, [r7, #4]
34016dc8:	6a1b      	ldr	r3, [r3, #32]
34016dca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34016dce:	d013      	beq.n	34016df8 <HAL_XSPI_Init+0x210>
34016dd0:	687b      	ldr	r3, [r7, #4]
34016dd2:	6a1b      	ldr	r3, [r3, #32]
34016dd4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34016dd8:	d00e      	beq.n	34016df8 <HAL_XSPI_Init+0x210>
34016dda:	687b      	ldr	r3, [r7, #4]
34016ddc:	6a1b      	ldr	r3, [r3, #32]
34016dde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34016de2:	d009      	beq.n	34016df8 <HAL_XSPI_Init+0x210>
34016de4:	687b      	ldr	r3, [r7, #4]
34016de6:	6a1b      	ldr	r3, [r3, #32]
34016de8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
34016dec:	d004      	beq.n	34016df8 <HAL_XSPI_Init+0x210>
34016dee:	f240 1167 	movw	r1, #359	@ 0x167
34016df2:	4814      	ldr	r0, [pc, #80]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016df4:	f7eb f902 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_CLK_PRESCALER(hxspi->Init.ClockPrescaler));
34016df8:	687b      	ldr	r3, [r7, #4]
34016dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016dfc:	2bff      	cmp	r3, #255	@ 0xff
34016dfe:	d904      	bls.n	34016e0a <HAL_XSPI_Init+0x222>
34016e00:	f44f 71b4 	mov.w	r1, #360	@ 0x168
34016e04:	480f      	ldr	r0, [pc, #60]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016e06:	f7eb f8f9 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_SAMPLE_SHIFTING(hxspi->Init.SampleShifting));
34016e0a:	687b      	ldr	r3, [r7, #4]
34016e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34016e0e:	2b00      	cmp	r3, #0
34016e10:	d009      	beq.n	34016e26 <HAL_XSPI_Init+0x23e>
34016e12:	687b      	ldr	r3, [r7, #4]
34016e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34016e16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34016e1a:	d004      	beq.n	34016e26 <HAL_XSPI_Init+0x23e>
34016e1c:	f240 1169 	movw	r1, #361	@ 0x169
34016e20:	4808      	ldr	r0, [pc, #32]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016e22:	f7eb f8eb 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_DHQC(hxspi->Init.DelayHoldQuarterCycle));
34016e26:	687b      	ldr	r3, [r7, #4]
34016e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34016e2a:	2b00      	cmp	r3, #0
34016e2c:	d00c      	beq.n	34016e48 <HAL_XSPI_Init+0x260>
34016e2e:	687b      	ldr	r3, [r7, #4]
34016e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34016e32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34016e36:	d007      	beq.n	34016e48 <HAL_XSPI_Init+0x260>
34016e38:	f44f 71b5 	mov.w	r1, #362	@ 0x16a
34016e3c:	4801      	ldr	r0, [pc, #4]	@ (34016e44 <HAL_XSPI_Init+0x25c>)
34016e3e:	f7eb f8dd 	bl	34001ffc <assert_failed>
34016e42:	e001      	b.n	34016e48 <HAL_XSPI_Init+0x260>
34016e44:	3401eee4 	.word	0x3401eee4
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
34016e48:	687b      	ldr	r3, [r7, #4]
34016e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e4c:	2b00      	cmp	r3, #0
34016e4e:	f000 8081 	beq.w	34016f54 <HAL_XSPI_Init+0x36c>
34016e52:	687b      	ldr	r3, [r7, #4]
34016e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e56:	2b01      	cmp	r3, #1
34016e58:	d07c      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016e5a:	687b      	ldr	r3, [r7, #4]
34016e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e5e:	2b02      	cmp	r3, #2
34016e60:	d078      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016e62:	687b      	ldr	r3, [r7, #4]
34016e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e66:	2b03      	cmp	r3, #3
34016e68:	d074      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016e6a:	687b      	ldr	r3, [r7, #4]
34016e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e6e:	2b04      	cmp	r3, #4
34016e70:	d070      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016e72:	687b      	ldr	r3, [r7, #4]
34016e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e76:	2b05      	cmp	r3, #5
34016e78:	d06c      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016e7a:	687b      	ldr	r3, [r7, #4]
34016e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e7e:	2b06      	cmp	r3, #6
34016e80:	d068      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016e82:	687b      	ldr	r3, [r7, #4]
34016e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e86:	2b07      	cmp	r3, #7
34016e88:	d064      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016e8a:	687b      	ldr	r3, [r7, #4]
34016e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e8e:	2b08      	cmp	r3, #8
34016e90:	d060      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016e92:	687b      	ldr	r3, [r7, #4]
34016e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e96:	2b09      	cmp	r3, #9
34016e98:	d05c      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016e9a:	687b      	ldr	r3, [r7, #4]
34016e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016e9e:	2b0a      	cmp	r3, #10
34016ea0:	d058      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016ea2:	687b      	ldr	r3, [r7, #4]
34016ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016ea6:	2b0b      	cmp	r3, #11
34016ea8:	d054      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016eaa:	687b      	ldr	r3, [r7, #4]
34016eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016eae:	2b0c      	cmp	r3, #12
34016eb0:	d050      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016eb2:	687b      	ldr	r3, [r7, #4]
34016eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016eb6:	2b0d      	cmp	r3, #13
34016eb8:	d04c      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016eba:	687b      	ldr	r3, [r7, #4]
34016ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016ebe:	2b0e      	cmp	r3, #14
34016ec0:	d048      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016ec2:	687b      	ldr	r3, [r7, #4]
34016ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016ec6:	2b0f      	cmp	r3, #15
34016ec8:	d044      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016eca:	687b      	ldr	r3, [r7, #4]
34016ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016ece:	2b10      	cmp	r3, #16
34016ed0:	d040      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016ed2:	687b      	ldr	r3, [r7, #4]
34016ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016ed6:	2b11      	cmp	r3, #17
34016ed8:	d03c      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016eda:	687b      	ldr	r3, [r7, #4]
34016edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016ede:	2b12      	cmp	r3, #18
34016ee0:	d038      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016ee2:	687b      	ldr	r3, [r7, #4]
34016ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016ee6:	2b13      	cmp	r3, #19
34016ee8:	d034      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016eea:	687b      	ldr	r3, [r7, #4]
34016eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016eee:	2b14      	cmp	r3, #20
34016ef0:	d030      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016ef2:	687b      	ldr	r3, [r7, #4]
34016ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016ef6:	2b15      	cmp	r3, #21
34016ef8:	d02c      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016efa:	687b      	ldr	r3, [r7, #4]
34016efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016efe:	2b16      	cmp	r3, #22
34016f00:	d028      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f02:	687b      	ldr	r3, [r7, #4]
34016f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016f06:	2b17      	cmp	r3, #23
34016f08:	d024      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f0a:	687b      	ldr	r3, [r7, #4]
34016f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016f0e:	2b18      	cmp	r3, #24
34016f10:	d020      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f12:	687b      	ldr	r3, [r7, #4]
34016f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016f16:	2b19      	cmp	r3, #25
34016f18:	d01c      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f1a:	687b      	ldr	r3, [r7, #4]
34016f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016f1e:	2b1a      	cmp	r3, #26
34016f20:	d018      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f22:	687b      	ldr	r3, [r7, #4]
34016f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016f26:	2b1b      	cmp	r3, #27
34016f28:	d014      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f2a:	687b      	ldr	r3, [r7, #4]
34016f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016f2e:	2b1c      	cmp	r3, #28
34016f30:	d010      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f32:	687b      	ldr	r3, [r7, #4]
34016f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016f36:	2b1d      	cmp	r3, #29
34016f38:	d00c      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f3a:	687b      	ldr	r3, [r7, #4]
34016f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016f3e:	2b1e      	cmp	r3, #30
34016f40:	d008      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f42:	687b      	ldr	r3, [r7, #4]
34016f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016f46:	2b1f      	cmp	r3, #31
34016f48:	d004      	beq.n	34016f54 <HAL_XSPI_Init+0x36c>
34016f4a:	f240 116b 	movw	r1, #363	@ 0x16b
34016f4e:	4895      	ldr	r0, [pc, #596]	@ (340171a4 <HAL_XSPI_Init+0x5bc>)
34016f50:	f7eb f854 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
34016f54:	687b      	ldr	r3, [r7, #4]
34016f56:	685b      	ldr	r3, [r3, #4]
34016f58:	2b00      	cmp	r3, #0
34016f5a:	d003      	beq.n	34016f64 <HAL_XSPI_Init+0x37c>
34016f5c:	687b      	ldr	r3, [r7, #4]
34016f5e:	685b      	ldr	r3, [r3, #4]
34016f60:	2b40      	cmp	r3, #64	@ 0x40
34016f62:	d904      	bls.n	34016f6e <HAL_XSPI_Init+0x386>
34016f64:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
34016f68:	488e      	ldr	r0, [pc, #568]	@ (340171a4 <HAL_XSPI_Init+0x5bc>)
34016f6a:	f7eb f847 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
34016f6e:	687b      	ldr	r3, [r7, #4]
34016f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34016f72:	2bff      	cmp	r3, #255	@ 0xff
34016f74:	d904      	bls.n	34016f80 <HAL_XSPI_Init+0x398>
34016f76:	f240 116d 	movw	r1, #365	@ 0x16d
34016f7a:	488a      	ldr	r0, [pc, #552]	@ (340171a4 <HAL_XSPI_Init+0x5bc>)
34016f7c:	f7eb f83e 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
34016f80:	687b      	ldr	r3, [r7, #4]
34016f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34016f84:	2b00      	cmp	r3, #0
34016f86:	d009      	beq.n	34016f9c <HAL_XSPI_Init+0x3b4>
34016f88:	687b      	ldr	r3, [r7, #4]
34016f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34016f8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34016f90:	d004      	beq.n	34016f9c <HAL_XSPI_Init+0x3b4>
34016f92:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
34016f96:	4883      	ldr	r0, [pc, #524]	@ (340171a4 <HAL_XSPI_Init+0x5bc>)
34016f98:	f7eb f830 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_EXTENDMEM(hxspi->Init.MemoryExtended));
34016f9c:	687b      	ldr	r3, [r7, #4]
34016f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34016fa0:	2b00      	cmp	r3, #0
34016fa2:	d009      	beq.n	34016fb8 <HAL_XSPI_Init+0x3d0>
34016fa4:	687b      	ldr	r3, [r7, #4]
34016fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34016fa8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34016fac:	d004      	beq.n	34016fb8 <HAL_XSPI_Init+0x3d0>
34016fae:	f240 116f 	movw	r1, #367	@ 0x16f
34016fb2:	487c      	ldr	r0, [pc, #496]	@ (340171a4 <HAL_XSPI_Init+0x5bc>)
34016fb4:	f7eb f822 	bl	34001ffc <assert_failed>
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
34016fb8:	687b      	ldr	r3, [r7, #4]
34016fba:	2200      	movs	r2, #0
34016fbc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
34016fbe:	687b      	ldr	r3, [r7, #4]
34016fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34016fc2:	2b00      	cmp	r3, #0
34016fc4:	f040 80e8 	bne.w	34017198 <HAL_XSPI_Init+0x5b0>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
34016fc8:	6878      	ldr	r0, [r7, #4]
34016fca:	f000 f8fb 	bl	340171c4 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
34016fce:	f241 3188 	movw	r1, #5000	@ 0x1388
34016fd2:	6878      	ldr	r0, [r7, #4]
34016fd4:	f000 fdc4 	bl	34017b60 <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
34016fd8:	687b      	ldr	r3, [r7, #4]
34016fda:	681b      	ldr	r3, [r3, #0]
34016fdc:	689a      	ldr	r2, [r3, #8]
34016fde:	4b72      	ldr	r3, [pc, #456]	@ (340171a8 <HAL_XSPI_Init+0x5c0>)
34016fe0:	4013      	ands	r3, r2
34016fe2:	687a      	ldr	r2, [r7, #4]
34016fe4:	68d1      	ldr	r1, [r2, #12]
34016fe6:	687a      	ldr	r2, [r7, #4]
34016fe8:	6912      	ldr	r2, [r2, #16]
34016fea:	0412      	lsls	r2, r2, #16
34016fec:	4311      	orrs	r1, r2
34016fee:	687a      	ldr	r2, [r7, #4]
34016ff0:	6952      	ldr	r2, [r2, #20]
34016ff2:	3a01      	subs	r2, #1
34016ff4:	0212      	lsls	r2, r2, #8
34016ff6:	4311      	orrs	r1, r2
34016ff8:	687a      	ldr	r2, [r7, #4]
34016ffa:	69d2      	ldr	r2, [r2, #28]
34016ffc:	4311      	orrs	r1, r2
34016ffe:	687a      	ldr	r2, [r7, #4]
34017000:	6812      	ldr	r2, [r2, #0]
34017002:	430b      	orrs	r3, r1
34017004:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
34017006:	687b      	ldr	r3, [r7, #4]
34017008:	681b      	ldr	r3, [r3, #0]
3401700a:	68db      	ldr	r3, [r3, #12]
3401700c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
34017010:	687b      	ldr	r3, [r7, #4]
34017012:	6a1a      	ldr	r2, [r3, #32]
34017014:	687b      	ldr	r3, [r7, #4]
34017016:	681b      	ldr	r3, [r3, #0]
34017018:	430a      	orrs	r2, r1
3401701a:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
3401701c:	687b      	ldr	r3, [r7, #4]
3401701e:	681b      	ldr	r3, [r3, #0]
34017020:	691b      	ldr	r3, [r3, #16]
34017022:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
34017026:	687b      	ldr	r3, [r7, #4]
34017028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3401702a:	041a      	lsls	r2, r3, #16
3401702c:	687b      	ldr	r3, [r7, #4]
3401702e:	681b      	ldr	r3, [r3, #0]
34017030:	430a      	orrs	r2, r1
34017032:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
34017034:	687b      	ldr	r3, [r7, #4]
34017036:	681b      	ldr	r3, [r3, #0]
34017038:	691b      	ldr	r3, [r3, #16]
3401703a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3401703e:	687b      	ldr	r3, [r7, #4]
34017040:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
34017042:	687b      	ldr	r3, [r7, #4]
34017044:	681b      	ldr	r3, [r3, #0]
34017046:	430a      	orrs	r2, r1
34017048:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
3401704a:	687b      	ldr	r3, [r7, #4]
3401704c:	681b      	ldr	r3, [r3, #0]
3401704e:	687a      	ldr	r2, [r7, #4]
34017050:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34017052:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
34017054:	687b      	ldr	r3, [r7, #4]
34017056:	681b      	ldr	r3, [r3, #0]
34017058:	681b      	ldr	r3, [r3, #0]
3401705a:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
3401705e:	687b      	ldr	r3, [r7, #4]
34017060:	685b      	ldr	r3, [r3, #4]
34017062:	3b01      	subs	r3, #1
34017064:	021a      	lsls	r2, r3, #8
34017066:	687b      	ldr	r3, [r7, #4]
34017068:	681b      	ldr	r3, [r3, #0]
3401706a:	430a      	orrs	r2, r1
3401706c:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3401706e:	687b      	ldr	r3, [r7, #4]
34017070:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34017072:	9300      	str	r3, [sp, #0]
34017074:	68bb      	ldr	r3, [r7, #8]
34017076:	2200      	movs	r2, #0
34017078:	2120      	movs	r1, #32
3401707a:	6878      	ldr	r0, [r7, #4]
3401707c:	f000 fd7f 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
34017080:	4603      	mov	r3, r0
34017082:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
34017084:	7bfb      	ldrb	r3, [r7, #15]
34017086:	2b00      	cmp	r3, #0
34017088:	f040 8086 	bne.w	34017198 <HAL_XSPI_Init+0x5b0>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3401708c:	687b      	ldr	r3, [r7, #4]
3401708e:	681b      	ldr	r3, [r3, #0]
34017090:	68db      	ldr	r3, [r3, #12]
34017092:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
34017096:	687b      	ldr	r3, [r7, #4]
34017098:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3401709a:	687b      	ldr	r3, [r7, #4]
3401709c:	681b      	ldr	r3, [r3, #0]
3401709e:	430a      	orrs	r2, r1
340170a0:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
340170a2:	687b      	ldr	r3, [r7, #4]
340170a4:	681b      	ldr	r3, [r3, #0]
340170a6:	4a41      	ldr	r2, [pc, #260]	@ (340171ac <HAL_XSPI_Init+0x5c4>)
340170a8:	4293      	cmp	r3, r2
340170aa:	d018      	beq.n	340170de <HAL_XSPI_Init+0x4f6>
340170ac:	687b      	ldr	r3, [r7, #4]
340170ae:	681b      	ldr	r3, [r3, #0]
340170b0:	4a3f      	ldr	r2, [pc, #252]	@ (340171b0 <HAL_XSPI_Init+0x5c8>)
340170b2:	4293      	cmp	r3, r2
340170b4:	d013      	beq.n	340170de <HAL_XSPI_Init+0x4f6>
340170b6:	687b      	ldr	r3, [r7, #4]
340170b8:	681b      	ldr	r3, [r3, #0]
340170ba:	4a3e      	ldr	r2, [pc, #248]	@ (340171b4 <HAL_XSPI_Init+0x5cc>)
340170bc:	4293      	cmp	r3, r2
340170be:	d00e      	beq.n	340170de <HAL_XSPI_Init+0x4f6>
340170c0:	687b      	ldr	r3, [r7, #4]
340170c2:	681b      	ldr	r3, [r3, #0]
340170c4:	4a3c      	ldr	r2, [pc, #240]	@ (340171b8 <HAL_XSPI_Init+0x5d0>)
340170c6:	4293      	cmp	r3, r2
340170c8:	d009      	beq.n	340170de <HAL_XSPI_Init+0x4f6>
340170ca:	687b      	ldr	r3, [r7, #4]
340170cc:	681b      	ldr	r3, [r3, #0]
340170ce:	4a3b      	ldr	r2, [pc, #236]	@ (340171bc <HAL_XSPI_Init+0x5d4>)
340170d0:	4293      	cmp	r3, r2
340170d2:	d004      	beq.n	340170de <HAL_XSPI_Init+0x4f6>
340170d4:	687b      	ldr	r3, [r7, #4]
340170d6:	681b      	ldr	r3, [r3, #0]
340170d8:	4a39      	ldr	r2, [pc, #228]	@ (340171c0 <HAL_XSPI_Init+0x5d8>)
340170da:	4293      	cmp	r3, r2
340170dc:	d10f      	bne.n	340170fe <HAL_XSPI_Init+0x516>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
340170de:	687b      	ldr	r3, [r7, #4]
340170e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340170e2:	9300      	str	r3, [sp, #0]
340170e4:	68bb      	ldr	r3, [r7, #8]
340170e6:	2200      	movs	r2, #0
340170e8:	2120      	movs	r1, #32
340170ea:	6878      	ldr	r0, [r7, #4]
340170ec:	f000 fd47 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
340170f0:	4603      	mov	r3, r0
340170f2:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
340170f4:	7bfb      	ldrb	r3, [r7, #15]
340170f6:	2b00      	cmp	r3, #0
340170f8:	d001      	beq.n	340170fe <HAL_XSPI_Init+0x516>
          {
            return status;
340170fa:	7bfb      	ldrb	r3, [r7, #15]
340170fc:	e04d      	b.n	3401719a <HAL_XSPI_Init+0x5b2>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
340170fe:	687b      	ldr	r3, [r7, #4]
34017100:	681b      	ldr	r3, [r3, #0]
34017102:	681b      	ldr	r3, [r3, #0]
34017104:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
34017108:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
3401710c:	687a      	ldr	r2, [r7, #4]
3401710e:	6891      	ldr	r1, [r2, #8]
34017110:	687a      	ldr	r2, [r7, #4]
34017112:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
34017114:	4311      	orrs	r1, r2
34017116:	687a      	ldr	r2, [r7, #4]
34017118:	6812      	ldr	r2, [r2, #0]
3401711a:	430b      	orrs	r3, r1
3401711c:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
3401711e:	687b      	ldr	r3, [r7, #4]
34017120:	681b      	ldr	r3, [r3, #0]
34017122:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34017126:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
3401712a:	687b      	ldr	r3, [r7, #4]
3401712c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3401712e:	687b      	ldr	r3, [r7, #4]
34017130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017132:	431a      	orrs	r2, r3
34017134:	687b      	ldr	r3, [r7, #4]
34017136:	681b      	ldr	r3, [r3, #0]
34017138:	430a      	orrs	r2, r1
3401713a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
3401713e:	687b      	ldr	r3, [r7, #4]
34017140:	681b      	ldr	r3, [r3, #0]
34017142:	681a      	ldr	r2, [r3, #0]
34017144:	687b      	ldr	r3, [r7, #4]
34017146:	681b      	ldr	r3, [r3, #0]
34017148:	f042 0201 	orr.w	r2, r2, #1
3401714c:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
3401714e:	687b      	ldr	r3, [r7, #4]
34017150:	699b      	ldr	r3, [r3, #24]
34017152:	2b02      	cmp	r3, #2
34017154:	d107      	bne.n	34017166 <HAL_XSPI_Init+0x57e>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
34017156:	687b      	ldr	r3, [r7, #4]
34017158:	681b      	ldr	r3, [r3, #0]
3401715a:	689a      	ldr	r2, [r3, #8]
3401715c:	687b      	ldr	r3, [r7, #4]
3401715e:	681b      	ldr	r3, [r3, #0]
34017160:	f042 0202 	orr.w	r2, r2, #2
34017164:	609a      	str	r2, [r3, #8]
        }

        if (hxspi->Init.MemoryExtended == HAL_XSPI_CSSEL_HW)
34017166:	687b      	ldr	r3, [r7, #4]
34017168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3401716a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3401716e:	d107      	bne.n	34017180 <HAL_XSPI_Init+0x598>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_EXTENDMEM);
34017170:	687b      	ldr	r3, [r7, #4]
34017172:	681b      	ldr	r3, [r3, #0]
34017174:	689a      	ldr	r2, [r3, #8]
34017176:	687b      	ldr	r3, [r7, #4]
34017178:	681b      	ldr	r3, [r3, #0]
3401717a:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
3401717e:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
34017180:	687b      	ldr	r3, [r7, #4]
34017182:	68db      	ldr	r3, [r3, #12]
34017184:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34017188:	d103      	bne.n	34017192 <HAL_XSPI_Init+0x5aa>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
3401718a:	687b      	ldr	r3, [r7, #4]
3401718c:	2201      	movs	r2, #1
3401718e:	659a      	str	r2, [r3, #88]	@ 0x58
34017190:	e002      	b.n	34017198 <HAL_XSPI_Init+0x5b0>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
34017192:	687b      	ldr	r3, [r7, #4]
34017194:	2202      	movs	r2, #2
34017196:	659a      	str	r2, [r3, #88]	@ 0x58
        }
      }
    }
  }
  return status;
34017198:	7bfb      	ldrb	r3, [r7, #15]
}
3401719a:	4618      	mov	r0, r3
3401719c:	3710      	adds	r7, #16
3401719e:	46bd      	mov	sp, r7
340171a0:	bd80      	pop	{r7, pc}
340171a2:	bf00      	nop
340171a4:	3401eee4 	.word	0x3401eee4
340171a8:	f8e0c0fc 	.word	0xf8e0c0fc
340171ac:	58025000 	.word	0x58025000
340171b0:	48025000 	.word	0x48025000
340171b4:	5802a000 	.word	0x5802a000
340171b8:	4802a000 	.word	0x4802a000
340171bc:	5802d000 	.word	0x5802d000
340171c0:	4802d000 	.word	0x4802d000

340171c4 <HAL_XSPI_MspInit>:
  * @brief  Initialize the XSPI MSP.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_MspInit(XSPI_HandleTypeDef *hxspi)
{
340171c4:	b480      	push	{r7}
340171c6:	b083      	sub	sp, #12
340171c8:	af00      	add	r7, sp, #0
340171ca:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_MspInit can be implemented in the user file
   */
}
340171cc:	bf00      	nop
340171ce:	370c      	adds	r7, #12
340171d0:	46bd      	mov	sp, r7
340171d2:	f85d 7b04 	ldr.w	r7, [sp], #4
340171d6:	4770      	bx	lr

340171d8 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd, uint32_t Timeout)
{
340171d8:	b580      	push	{r7, lr}
340171da:	b08a      	sub	sp, #40	@ 0x28
340171dc:	af02      	add	r7, sp, #8
340171de:	60f8      	str	r0, [r7, #12]
340171e0:	60b9      	str	r1, [r7, #8]
340171e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
340171e4:	f7ec ff2c 	bl	34004040 <HAL_GetTick>
340171e8:	61b8      	str	r0, [r7, #24]

  /* Check the parameters of the command structure */
  assert_param(IS_XSPI_OPERATION_TYPE(pCmd->OperationType));
340171ea:	68bb      	ldr	r3, [r7, #8]
340171ec:	681b      	ldr	r3, [r3, #0]
340171ee:	2b00      	cmp	r3, #0
340171f0:	d010      	beq.n	34017214 <HAL_XSPI_Command+0x3c>
340171f2:	68bb      	ldr	r3, [r7, #8]
340171f4:	681b      	ldr	r3, [r3, #0]
340171f6:	2b01      	cmp	r3, #1
340171f8:	d00c      	beq.n	34017214 <HAL_XSPI_Command+0x3c>
340171fa:	68bb      	ldr	r3, [r7, #8]
340171fc:	681b      	ldr	r3, [r3, #0]
340171fe:	2b02      	cmp	r3, #2
34017200:	d008      	beq.n	34017214 <HAL_XSPI_Command+0x3c>
34017202:	68bb      	ldr	r3, [r7, #8]
34017204:	681b      	ldr	r3, [r3, #0]
34017206:	2b03      	cmp	r3, #3
34017208:	d004      	beq.n	34017214 <HAL_XSPI_Command+0x3c>
3401720a:	f240 313e 	movw	r1, #830	@ 0x33e
3401720e:	4887      	ldr	r0, [pc, #540]	@ (3401742c <HAL_XSPI_Command+0x254>)
34017210:	f7ea fef4 	bl	34001ffc <assert_failed>
  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
34017214:	68fb      	ldr	r3, [r7, #12]
34017216:	689b      	ldr	r3, [r3, #8]
34017218:	2b00      	cmp	r3, #0
3401721a:	d120      	bne.n	3401725e <HAL_XSPI_Command+0x86>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
3401721c:	68bb      	ldr	r3, [r7, #8]
3401721e:	685b      	ldr	r3, [r3, #4]
34017220:	2b00      	cmp	r3, #0
34017222:	d01c      	beq.n	3401725e <HAL_XSPI_Command+0x86>
34017224:	68bb      	ldr	r3, [r7, #8]
34017226:	685b      	ldr	r3, [r3, #4]
34017228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
3401722c:	d017      	beq.n	3401725e <HAL_XSPI_Command+0x86>
3401722e:	68bb      	ldr	r3, [r7, #8]
34017230:	685b      	ldr	r3, [r3, #4]
34017232:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
34017236:	d012      	beq.n	3401725e <HAL_XSPI_Command+0x86>
34017238:	68bb      	ldr	r3, [r7, #8]
3401723a:	685b      	ldr	r3, [r3, #4]
3401723c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
34017240:	d00d      	beq.n	3401725e <HAL_XSPI_Command+0x86>
34017242:	68bb      	ldr	r3, [r7, #8]
34017244:	685b      	ldr	r3, [r3, #4]
34017246:	2b00      	cmp	r3, #0
34017248:	d009      	beq.n	3401725e <HAL_XSPI_Command+0x86>
3401724a:	68bb      	ldr	r3, [r7, #8]
3401724c:	685b      	ldr	r3, [r3, #4]
3401724e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
34017252:	d004      	beq.n	3401725e <HAL_XSPI_Command+0x86>
34017254:	f240 3141 	movw	r1, #833	@ 0x341
34017258:	4874      	ldr	r0, [pc, #464]	@ (3401742c <HAL_XSPI_Command+0x254>)
3401725a:	f7ea fecf 	bl	34001ffc <assert_failed>
  }

  assert_param(IS_XSPI_INSTRUCTION_MODE(pCmd->InstructionMode));
3401725e:	68bb      	ldr	r3, [r7, #8]
34017260:	68db      	ldr	r3, [r3, #12]
34017262:	2b00      	cmp	r3, #0
34017264:	d014      	beq.n	34017290 <HAL_XSPI_Command+0xb8>
34017266:	68bb      	ldr	r3, [r7, #8]
34017268:	68db      	ldr	r3, [r3, #12]
3401726a:	2b01      	cmp	r3, #1
3401726c:	d010      	beq.n	34017290 <HAL_XSPI_Command+0xb8>
3401726e:	68bb      	ldr	r3, [r7, #8]
34017270:	68db      	ldr	r3, [r3, #12]
34017272:	2b02      	cmp	r3, #2
34017274:	d00c      	beq.n	34017290 <HAL_XSPI_Command+0xb8>
34017276:	68bb      	ldr	r3, [r7, #8]
34017278:	68db      	ldr	r3, [r3, #12]
3401727a:	2b03      	cmp	r3, #3
3401727c:	d008      	beq.n	34017290 <HAL_XSPI_Command+0xb8>
3401727e:	68bb      	ldr	r3, [r7, #8]
34017280:	68db      	ldr	r3, [r3, #12]
34017282:	2b04      	cmp	r3, #4
34017284:	d004      	beq.n	34017290 <HAL_XSPI_Command+0xb8>
34017286:	f44f 7151 	mov.w	r1, #836	@ 0x344
3401728a:	4868      	ldr	r0, [pc, #416]	@ (3401742c <HAL_XSPI_Command+0x254>)
3401728c:	f7ea feb6 	bl	34001ffc <assert_failed>
  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
34017290:	68bb      	ldr	r3, [r7, #8]
34017292:	68db      	ldr	r3, [r3, #12]
34017294:	2b00      	cmp	r3, #0
34017296:	d021      	beq.n	340172dc <HAL_XSPI_Command+0x104>
  {
    assert_param(IS_XSPI_INSTRUCTION_WIDTH(pCmd->InstructionWidth));
34017298:	68bb      	ldr	r3, [r7, #8]
3401729a:	691b      	ldr	r3, [r3, #16]
3401729c:	2b00      	cmp	r3, #0
3401729e:	d010      	beq.n	340172c2 <HAL_XSPI_Command+0xea>
340172a0:	68bb      	ldr	r3, [r7, #8]
340172a2:	691b      	ldr	r3, [r3, #16]
340172a4:	2b10      	cmp	r3, #16
340172a6:	d00c      	beq.n	340172c2 <HAL_XSPI_Command+0xea>
340172a8:	68bb      	ldr	r3, [r7, #8]
340172aa:	691b      	ldr	r3, [r3, #16]
340172ac:	2b20      	cmp	r3, #32
340172ae:	d008      	beq.n	340172c2 <HAL_XSPI_Command+0xea>
340172b0:	68bb      	ldr	r3, [r7, #8]
340172b2:	691b      	ldr	r3, [r3, #16]
340172b4:	2b30      	cmp	r3, #48	@ 0x30
340172b6:	d004      	beq.n	340172c2 <HAL_XSPI_Command+0xea>
340172b8:	f240 3147 	movw	r1, #839	@ 0x347
340172bc:	485b      	ldr	r0, [pc, #364]	@ (3401742c <HAL_XSPI_Command+0x254>)
340172be:	f7ea fe9d 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_INSTRUCTION_DTR_MODE(pCmd->InstructionDTRMode));
340172c2:	68bb      	ldr	r3, [r7, #8]
340172c4:	695b      	ldr	r3, [r3, #20]
340172c6:	2b00      	cmp	r3, #0
340172c8:	d008      	beq.n	340172dc <HAL_XSPI_Command+0x104>
340172ca:	68bb      	ldr	r3, [r7, #8]
340172cc:	695b      	ldr	r3, [r3, #20]
340172ce:	2b08      	cmp	r3, #8
340172d0:	d004      	beq.n	340172dc <HAL_XSPI_Command+0x104>
340172d2:	f44f 7152 	mov.w	r1, #840	@ 0x348
340172d6:	4855      	ldr	r0, [pc, #340]	@ (3401742c <HAL_XSPI_Command+0x254>)
340172d8:	f7ea fe90 	bl	34001ffc <assert_failed>
  }

  assert_param(IS_XSPI_ADDRESS_MODE(pCmd->AddressMode));
340172dc:	68bb      	ldr	r3, [r7, #8]
340172de:	69db      	ldr	r3, [r3, #28]
340172e0:	2b00      	cmp	r3, #0
340172e2:	d018      	beq.n	34017316 <HAL_XSPI_Command+0x13e>
340172e4:	68bb      	ldr	r3, [r7, #8]
340172e6:	69db      	ldr	r3, [r3, #28]
340172e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340172ec:	d013      	beq.n	34017316 <HAL_XSPI_Command+0x13e>
340172ee:	68bb      	ldr	r3, [r7, #8]
340172f0:	69db      	ldr	r3, [r3, #28]
340172f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
340172f6:	d00e      	beq.n	34017316 <HAL_XSPI_Command+0x13e>
340172f8:	68bb      	ldr	r3, [r7, #8]
340172fa:	69db      	ldr	r3, [r3, #28]
340172fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34017300:	d009      	beq.n	34017316 <HAL_XSPI_Command+0x13e>
34017302:	68bb      	ldr	r3, [r7, #8]
34017304:	69db      	ldr	r3, [r3, #28]
34017306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3401730a:	d004      	beq.n	34017316 <HAL_XSPI_Command+0x13e>
3401730c:	f240 314b 	movw	r1, #843	@ 0x34b
34017310:	4846      	ldr	r0, [pc, #280]	@ (3401742c <HAL_XSPI_Command+0x254>)
34017312:	f7ea fe73 	bl	34001ffc <assert_failed>
  if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
34017316:	68bb      	ldr	r3, [r7, #8]
34017318:	69db      	ldr	r3, [r3, #28]
3401731a:	2b00      	cmp	r3, #0
3401731c:	d025      	beq.n	3401736a <HAL_XSPI_Command+0x192>
  {
    assert_param(IS_XSPI_ADDRESS_WIDTH(pCmd->AddressWidth));
3401731e:	68bb      	ldr	r3, [r7, #8]
34017320:	6a1b      	ldr	r3, [r3, #32]
34017322:	2b00      	cmp	r3, #0
34017324:	d013      	beq.n	3401734e <HAL_XSPI_Command+0x176>
34017326:	68bb      	ldr	r3, [r7, #8]
34017328:	6a1b      	ldr	r3, [r3, #32]
3401732a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3401732e:	d00e      	beq.n	3401734e <HAL_XSPI_Command+0x176>
34017330:	68bb      	ldr	r3, [r7, #8]
34017332:	6a1b      	ldr	r3, [r3, #32]
34017334:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34017338:	d009      	beq.n	3401734e <HAL_XSPI_Command+0x176>
3401733a:	68bb      	ldr	r3, [r7, #8]
3401733c:	6a1b      	ldr	r3, [r3, #32]
3401733e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34017342:	d004      	beq.n	3401734e <HAL_XSPI_Command+0x176>
34017344:	f240 314e 	movw	r1, #846	@ 0x34e
34017348:	4838      	ldr	r0, [pc, #224]	@ (3401742c <HAL_XSPI_Command+0x254>)
3401734a:	f7ea fe57 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_ADDRESS_DTR_MODE(pCmd->AddressDTRMode));
3401734e:	68bb      	ldr	r3, [r7, #8]
34017350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34017352:	2b00      	cmp	r3, #0
34017354:	d009      	beq.n	3401736a <HAL_XSPI_Command+0x192>
34017356:	68bb      	ldr	r3, [r7, #8]
34017358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401735a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
3401735e:	d004      	beq.n	3401736a <HAL_XSPI_Command+0x192>
34017360:	f240 314f 	movw	r1, #847	@ 0x34f
34017364:	4831      	ldr	r0, [pc, #196]	@ (3401742c <HAL_XSPI_Command+0x254>)
34017366:	f7ea fe49 	bl	34001ffc <assert_failed>
  }

  assert_param(IS_XSPI_ALT_BYTES_MODE(pCmd->AlternateBytesMode));
3401736a:	68bb      	ldr	r3, [r7, #8]
3401736c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401736e:	2b00      	cmp	r3, #0
34017370:	d018      	beq.n	340173a4 <HAL_XSPI_Command+0x1cc>
34017372:	68bb      	ldr	r3, [r7, #8]
34017374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017376:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3401737a:	d013      	beq.n	340173a4 <HAL_XSPI_Command+0x1cc>
3401737c:	68bb      	ldr	r3, [r7, #8]
3401737e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017380:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34017384:	d00e      	beq.n	340173a4 <HAL_XSPI_Command+0x1cc>
34017386:	68bb      	ldr	r3, [r7, #8]
34017388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401738a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3401738e:	d009      	beq.n	340173a4 <HAL_XSPI_Command+0x1cc>
34017390:	68bb      	ldr	r3, [r7, #8]
34017392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017394:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34017398:	d004      	beq.n	340173a4 <HAL_XSPI_Command+0x1cc>
3401739a:	f240 3152 	movw	r1, #850	@ 0x352
3401739e:	4823      	ldr	r0, [pc, #140]	@ (3401742c <HAL_XSPI_Command+0x254>)
340173a0:	f7ea fe2c 	bl	34001ffc <assert_failed>
  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
340173a4:	68bb      	ldr	r3, [r7, #8]
340173a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340173a8:	2b00      	cmp	r3, #0
340173aa:	d025      	beq.n	340173f8 <HAL_XSPI_Command+0x220>
  {
    assert_param(IS_XSPI_ALT_BYTES_WIDTH(pCmd->AlternateBytesWidth));
340173ac:	68bb      	ldr	r3, [r7, #8]
340173ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340173b0:	2b00      	cmp	r3, #0
340173b2:	d013      	beq.n	340173dc <HAL_XSPI_Command+0x204>
340173b4:	68bb      	ldr	r3, [r7, #8]
340173b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340173b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
340173bc:	d00e      	beq.n	340173dc <HAL_XSPI_Command+0x204>
340173be:	68bb      	ldr	r3, [r7, #8]
340173c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340173c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
340173c6:	d009      	beq.n	340173dc <HAL_XSPI_Command+0x204>
340173c8:	68bb      	ldr	r3, [r7, #8]
340173ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340173cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
340173d0:	d004      	beq.n	340173dc <HAL_XSPI_Command+0x204>
340173d2:	f240 3155 	movw	r1, #853	@ 0x355
340173d6:	4815      	ldr	r0, [pc, #84]	@ (3401742c <HAL_XSPI_Command+0x254>)
340173d8:	f7ea fe10 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
340173dc:	68bb      	ldr	r3, [r7, #8]
340173de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
340173e0:	2b00      	cmp	r3, #0
340173e2:	d009      	beq.n	340173f8 <HAL_XSPI_Command+0x220>
340173e4:	68bb      	ldr	r3, [r7, #8]
340173e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
340173e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
340173ec:	d004      	beq.n	340173f8 <HAL_XSPI_Command+0x220>
340173ee:	f240 3156 	movw	r1, #854	@ 0x356
340173f2:	480e      	ldr	r0, [pc, #56]	@ (3401742c <HAL_XSPI_Command+0x254>)
340173f4:	f7ea fe02 	bl	34001ffc <assert_failed>
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));
340173f8:	68fb      	ldr	r3, [r7, #12]
340173fa:	68db      	ldr	r3, [r3, #12]
340173fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34017400:	d116      	bne.n	34017430 <HAL_XSPI_Command+0x258>
34017402:	68bb      	ldr	r3, [r7, #8]
34017404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017406:	2b00      	cmp	r3, #0
34017408:	d009      	beq.n	3401741e <HAL_XSPI_Command+0x246>
3401740a:	68bb      	ldr	r3, [r7, #8]
3401740c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3401740e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34017412:	d004      	beq.n	3401741e <HAL_XSPI_Command+0x246>
34017414:	68bb      	ldr	r3, [r7, #8]
34017416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017418:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
3401741c:	d101      	bne.n	34017422 <HAL_XSPI_Command+0x24a>
3401741e:	2301      	movs	r3, #1
34017420:	e000      	b.n	34017424 <HAL_XSPI_Command+0x24c>
34017422:	2300      	movs	r3, #0
34017424:	f003 0301 	and.w	r3, r3, #1
34017428:	b2db      	uxtb	r3, r3
3401742a:	e024      	b.n	34017476 <HAL_XSPI_Command+0x29e>
3401742c:	3401eee4 	.word	0x3401eee4
34017430:	68bb      	ldr	r3, [r7, #8]
34017432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017434:	2b00      	cmp	r3, #0
34017436:	d018      	beq.n	3401746a <HAL_XSPI_Command+0x292>
34017438:	68bb      	ldr	r3, [r7, #8]
3401743a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3401743c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34017440:	d013      	beq.n	3401746a <HAL_XSPI_Command+0x292>
34017442:	68bb      	ldr	r3, [r7, #8]
34017444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017446:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3401744a:	d00e      	beq.n	3401746a <HAL_XSPI_Command+0x292>
3401744c:	68bb      	ldr	r3, [r7, #8]
3401744e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017450:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34017454:	d009      	beq.n	3401746a <HAL_XSPI_Command+0x292>
34017456:	68bb      	ldr	r3, [r7, #8]
34017458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3401745a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3401745e:	d004      	beq.n	3401746a <HAL_XSPI_Command+0x292>
34017460:	68bb      	ldr	r3, [r7, #8]
34017462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017464:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
34017468:	d101      	bne.n	3401746e <HAL_XSPI_Command+0x296>
3401746a:	2301      	movs	r3, #1
3401746c:	e000      	b.n	34017470 <HAL_XSPI_Command+0x298>
3401746e:	2300      	movs	r3, #0
34017470:	f003 0301 	and.w	r3, r3, #1
34017474:	b2db      	uxtb	r3, r3
34017476:	2b00      	cmp	r3, #0
34017478:	d104      	bne.n	34017484 <HAL_XSPI_Command+0x2ac>
3401747a:	f240 3159 	movw	r1, #857	@ 0x359
3401747e:	485e      	ldr	r0, [pc, #376]	@ (340175f8 <HAL_XSPI_Command+0x420>)
34017480:	f7ea fdbc 	bl	34001ffc <assert_failed>

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017484:	68bb      	ldr	r3, [r7, #8]
34017486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017488:	2b00      	cmp	r3, #0
3401748a:	d023      	beq.n	340174d4 <HAL_XSPI_Command+0x2fc>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3401748c:	68bb      	ldr	r3, [r7, #8]
3401748e:	681b      	ldr	r3, [r3, #0]
34017490:	2b00      	cmp	r3, #0
34017492:	d108      	bne.n	340174a6 <HAL_XSPI_Command+0x2ce>
    {
      assert_param(IS_XSPI_DATA_LENGTH(pCmd->DataLength));
34017494:	68bb      	ldr	r3, [r7, #8]
34017496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34017498:	2b00      	cmp	r3, #0
3401749a:	d104      	bne.n	340174a6 <HAL_XSPI_Command+0x2ce>
3401749c:	f240 315f 	movw	r1, #863	@ 0x35f
340174a0:	4855      	ldr	r0, [pc, #340]	@ (340175f8 <HAL_XSPI_Command+0x420>)
340174a2:	f7ea fdab 	bl	34001ffc <assert_failed>
    }
    assert_param(IS_XSPI_DATA_DTR_MODE(pCmd->DataDTRMode));
340174a6:	68bb      	ldr	r3, [r7, #8]
340174a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
340174aa:	2b00      	cmp	r3, #0
340174ac:	d009      	beq.n	340174c2 <HAL_XSPI_Command+0x2ea>
340174ae:	68bb      	ldr	r3, [r7, #8]
340174b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
340174b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
340174b6:	d004      	beq.n	340174c2 <HAL_XSPI_Command+0x2ea>
340174b8:	f240 3161 	movw	r1, #865	@ 0x361
340174bc:	484e      	ldr	r0, [pc, #312]	@ (340175f8 <HAL_XSPI_Command+0x420>)
340174be:	f7ea fd9d 	bl	34001ffc <assert_failed>
    assert_param(IS_XSPI_DUMMY_CYCLES(pCmd->DummyCycles));
340174c2:	68bb      	ldr	r3, [r7, #8]
340174c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340174c6:	2b1f      	cmp	r3, #31
340174c8:	d904      	bls.n	340174d4 <HAL_XSPI_Command+0x2fc>
340174ca:	f240 3162 	movw	r1, #866	@ 0x362
340174ce:	484a      	ldr	r0, [pc, #296]	@ (340175f8 <HAL_XSPI_Command+0x420>)
340174d0:	f7ea fd94 	bl	34001ffc <assert_failed>
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));
340174d4:	68bb      	ldr	r3, [r7, #8]
340174d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340174d8:	2b00      	cmp	r3, #0
340174da:	d009      	beq.n	340174f0 <HAL_XSPI_Command+0x318>
340174dc:	68bb      	ldr	r3, [r7, #8]
340174de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340174e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340174e4:	d004      	beq.n	340174f0 <HAL_XSPI_Command+0x318>
340174e6:	f240 3165 	movw	r1, #869	@ 0x365
340174ea:	4843      	ldr	r0, [pc, #268]	@ (340175f8 <HAL_XSPI_Command+0x420>)
340174ec:	f7ea fd86 	bl	34001ffc <assert_failed>

  /* Check the state of the driver */
  state = hxspi->State;
340174f0:	68fb      	ldr	r3, [r7, #12]
340174f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
340174f4:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
340174f6:	697b      	ldr	r3, [r7, #20]
340174f8:	2b02      	cmp	r3, #2
340174fa:	d104      	bne.n	34017506 <HAL_XSPI_Command+0x32e>
340174fc:	68fb      	ldr	r3, [r7, #12]
340174fe:	68db      	ldr	r3, [r3, #12]
34017500:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34017504:	d115      	bne.n	34017532 <HAL_XSPI_Command+0x35a>
34017506:	697b      	ldr	r3, [r7, #20]
34017508:	2b14      	cmp	r3, #20
3401750a:	d107      	bne.n	3401751c <HAL_XSPI_Command+0x344>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
3401750c:	68bb      	ldr	r3, [r7, #8]
3401750e:	681b      	ldr	r3, [r3, #0]
34017510:	2b02      	cmp	r3, #2
34017512:	d00e      	beq.n	34017532 <HAL_XSPI_Command+0x35a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
34017514:	68bb      	ldr	r3, [r7, #8]
34017516:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
34017518:	2b03      	cmp	r3, #3
3401751a:	d00a      	beq.n	34017532 <HAL_XSPI_Command+0x35a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
3401751c:	697b      	ldr	r3, [r7, #20]
3401751e:	2b24      	cmp	r3, #36	@ 0x24
34017520:	d15e      	bne.n	340175e0 <HAL_XSPI_Command+0x408>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
34017522:	68bb      	ldr	r3, [r7, #8]
34017524:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
34017526:	2b01      	cmp	r3, #1
34017528:	d003      	beq.n	34017532 <HAL_XSPI_Command+0x35a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
3401752a:	68bb      	ldr	r3, [r7, #8]
3401752c:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
3401752e:	2b03      	cmp	r3, #3
34017530:	d156      	bne.n	340175e0 <HAL_XSPI_Command+0x408>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
34017532:	687b      	ldr	r3, [r7, #4]
34017534:	9300      	str	r3, [sp, #0]
34017536:	69bb      	ldr	r3, [r7, #24]
34017538:	2200      	movs	r2, #0
3401753a:	2120      	movs	r1, #32
3401753c:	68f8      	ldr	r0, [r7, #12]
3401753e:	f000 fb1e 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
34017542:	4603      	mov	r3, r0
34017544:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
34017546:	7ffb      	ldrb	r3, [r7, #31]
34017548:	2b00      	cmp	r3, #0
3401754a:	d146      	bne.n	340175da <HAL_XSPI_Command+0x402>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3401754c:	68fb      	ldr	r3, [r7, #12]
3401754e:	2200      	movs	r2, #0
34017550:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
34017552:	68b9      	ldr	r1, [r7, #8]
34017554:	68f8      	ldr	r0, [r7, #12]
34017556:	f000 fb49 	bl	34017bec <XSPI_ConfigCmd>
3401755a:	4603      	mov	r3, r0
3401755c:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
3401755e:	7ffb      	ldrb	r3, [r7, #31]
34017560:	2b00      	cmp	r3, #0
34017562:	d143      	bne.n	340175ec <HAL_XSPI_Command+0x414>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
34017564:	68bb      	ldr	r3, [r7, #8]
34017566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017568:	2b00      	cmp	r3, #0
3401756a:	d10e      	bne.n	3401758a <HAL_XSPI_Command+0x3b2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3401756c:	687b      	ldr	r3, [r7, #4]
3401756e:	9300      	str	r3, [sp, #0]
34017570:	69bb      	ldr	r3, [r7, #24]
34017572:	2200      	movs	r2, #0
34017574:	2120      	movs	r1, #32
34017576:	68f8      	ldr	r0, [r7, #12]
34017578:	f000 fb01 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
3401757c:	4603      	mov	r3, r0
3401757e:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
34017580:	68fb      	ldr	r3, [r7, #12]
34017582:	681b      	ldr	r3, [r3, #0]
34017584:	2202      	movs	r2, #2
34017586:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
34017588:	e030      	b.n	340175ec <HAL_XSPI_Command+0x414>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3401758a:	68bb      	ldr	r3, [r7, #8]
3401758c:	681b      	ldr	r3, [r3, #0]
3401758e:	2b00      	cmp	r3, #0
34017590:	d103      	bne.n	3401759a <HAL_XSPI_Command+0x3c2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
34017592:	68fb      	ldr	r3, [r7, #12]
34017594:	2204      	movs	r2, #4
34017596:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
34017598:	e028      	b.n	340175ec <HAL_XSPI_Command+0x414>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
3401759a:	68bb      	ldr	r3, [r7, #8]
3401759c:	681b      	ldr	r3, [r3, #0]
3401759e:	2b01      	cmp	r3, #1
340175a0:	d10b      	bne.n	340175ba <HAL_XSPI_Command+0x3e2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
340175a2:	68fb      	ldr	r3, [r7, #12]
340175a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
340175a6:	2b24      	cmp	r3, #36	@ 0x24
340175a8:	d103      	bne.n	340175b2 <HAL_XSPI_Command+0x3da>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
340175aa:	68fb      	ldr	r3, [r7, #12]
340175ac:	2204      	movs	r2, #4
340175ae:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
340175b0:	e01c      	b.n	340175ec <HAL_XSPI_Command+0x414>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
340175b2:	68fb      	ldr	r3, [r7, #12]
340175b4:	2214      	movs	r2, #20
340175b6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
340175b8:	e018      	b.n	340175ec <HAL_XSPI_Command+0x414>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
340175ba:	68bb      	ldr	r3, [r7, #8]
340175bc:	681b      	ldr	r3, [r3, #0]
340175be:	2b02      	cmp	r3, #2
340175c0:	d114      	bne.n	340175ec <HAL_XSPI_Command+0x414>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
340175c2:	68fb      	ldr	r3, [r7, #12]
340175c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
340175c6:	2b14      	cmp	r3, #20
340175c8:	d103      	bne.n	340175d2 <HAL_XSPI_Command+0x3fa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
340175ca:	68fb      	ldr	r3, [r7, #12]
340175cc:	2204      	movs	r2, #4
340175ce:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
340175d0:	e00c      	b.n	340175ec <HAL_XSPI_Command+0x414>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
340175d2:	68fb      	ldr	r3, [r7, #12]
340175d4:	2224      	movs	r2, #36	@ 0x24
340175d6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
340175d8:	e008      	b.n	340175ec <HAL_XSPI_Command+0x414>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
340175da:	2302      	movs	r3, #2
340175dc:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
340175de:	e005      	b.n	340175ec <HAL_XSPI_Command+0x414>
    }
  }
  else
  {
    status = HAL_ERROR;
340175e0:	2301      	movs	r3, #1
340175e2:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
340175e4:	68fb      	ldr	r3, [r7, #12]
340175e6:	2210      	movs	r2, #16
340175e8:	65da      	str	r2, [r3, #92]	@ 0x5c
340175ea:	e000      	b.n	340175ee <HAL_XSPI_Command+0x416>
    if (status == HAL_OK)
340175ec:	bf00      	nop
  }

  return status;
340175ee:	7ffb      	ldrb	r3, [r7, #31]
}
340175f0:	4618      	mov	r0, r3
340175f2:	3720      	adds	r7, #32
340175f4:	46bd      	mov	sp, r7
340175f6:	bd80      	pop	{r7, pc}
340175f8:	3401eee4 	.word	0x3401eee4

340175fc <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
340175fc:	b580      	push	{r7, lr}
340175fe:	b08a      	sub	sp, #40	@ 0x28
34017600:	af02      	add	r7, sp, #8
34017602:	60f8      	str	r0, [r7, #12]
34017604:	60b9      	str	r1, [r7, #8]
34017606:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
34017608:	f7ec fd1a 	bl	34004040 <HAL_GetTick>
3401760c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3401760e:	68fb      	ldr	r3, [r7, #12]
34017610:	681b      	ldr	r3, [r3, #0]
34017612:	3350      	adds	r3, #80	@ 0x50
34017614:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
34017616:	68bb      	ldr	r3, [r7, #8]
34017618:	2b00      	cmp	r3, #0
3401761a:	d105      	bne.n	34017628 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
3401761c:	2301      	movs	r3, #1
3401761e:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
34017620:	68fb      	ldr	r3, [r7, #12]
34017622:	2208      	movs	r2, #8
34017624:	65da      	str	r2, [r3, #92]	@ 0x5c
34017626:	e057      	b.n	340176d8 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
34017628:	68fb      	ldr	r3, [r7, #12]
3401762a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3401762c:	2b04      	cmp	r3, #4
3401762e:	d14e      	bne.n	340176ce <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
34017630:	68fb      	ldr	r3, [r7, #12]
34017632:	681b      	ldr	r3, [r3, #0]
34017634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34017636:	1c5a      	adds	r2, r3, #1
34017638:	68fb      	ldr	r3, [r7, #12]
3401763a:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
3401763c:	68fb      	ldr	r3, [r7, #12]
3401763e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
34017640:	68fb      	ldr	r3, [r7, #12]
34017642:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = (uint8_t *)pData;
34017644:	68fb      	ldr	r3, [r7, #12]
34017646:	68ba      	ldr	r2, [r7, #8]
34017648:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
3401764a:	68fb      	ldr	r3, [r7, #12]
3401764c:	681b      	ldr	r3, [r3, #0]
3401764e:	681a      	ldr	r2, [r3, #0]
34017650:	68fb      	ldr	r3, [r7, #12]
34017652:	681b      	ldr	r3, [r3, #0]
34017654:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
34017658:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
3401765a:	687b      	ldr	r3, [r7, #4]
3401765c:	9300      	str	r3, [sp, #0]
3401765e:	69bb      	ldr	r3, [r7, #24]
34017660:	2201      	movs	r2, #1
34017662:	2104      	movs	r1, #4
34017664:	68f8      	ldr	r0, [r7, #12]
34017666:	f000 fa8a 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
3401766a:	4603      	mov	r3, r0
3401766c:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
3401766e:	7ffb      	ldrb	r3, [r7, #31]
34017670:	2b00      	cmp	r3, #0
34017672:	d113      	bne.n	3401769c <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
34017674:	68fb      	ldr	r3, [r7, #12]
34017676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34017678:	781a      	ldrb	r2, [r3, #0]
3401767a:	697b      	ldr	r3, [r7, #20]
3401767c:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
3401767e:	68fb      	ldr	r3, [r7, #12]
34017680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34017682:	1c5a      	adds	r2, r3, #1
34017684:	68fb      	ldr	r3, [r7, #12]
34017686:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
34017688:	68fb      	ldr	r3, [r7, #12]
3401768a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3401768c:	1e5a      	subs	r2, r3, #1
3401768e:	68fb      	ldr	r3, [r7, #12]
34017690:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
34017692:	68fb      	ldr	r3, [r7, #12]
34017694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34017696:	2b00      	cmp	r3, #0
34017698:	d1df      	bne.n	3401765a <HAL_XSPI_Transmit+0x5e>
3401769a:	e000      	b.n	3401769e <HAL_XSPI_Transmit+0xa2>
          break;
3401769c:	bf00      	nop

      if (status == HAL_OK)
3401769e:	7ffb      	ldrb	r3, [r7, #31]
340176a0:	2b00      	cmp	r3, #0
340176a2:	d119      	bne.n	340176d8 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
340176a4:	687b      	ldr	r3, [r7, #4]
340176a6:	9300      	str	r3, [sp, #0]
340176a8:	69bb      	ldr	r3, [r7, #24]
340176aa:	2201      	movs	r2, #1
340176ac:	2102      	movs	r1, #2
340176ae:	68f8      	ldr	r0, [r7, #12]
340176b0:	f000 fa65 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
340176b4:	4603      	mov	r3, r0
340176b6:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
340176b8:	7ffb      	ldrb	r3, [r7, #31]
340176ba:	2b00      	cmp	r3, #0
340176bc:	d10c      	bne.n	340176d8 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
340176be:	68fb      	ldr	r3, [r7, #12]
340176c0:	681b      	ldr	r3, [r3, #0]
340176c2:	2202      	movs	r2, #2
340176c4:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
340176c6:	68fb      	ldr	r3, [r7, #12]
340176c8:	2202      	movs	r2, #2
340176ca:	659a      	str	r2, [r3, #88]	@ 0x58
340176cc:	e004      	b.n	340176d8 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
340176ce:	2301      	movs	r3, #1
340176d0:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
340176d2:	68fb      	ldr	r3, [r7, #12]
340176d4:	2210      	movs	r2, #16
340176d6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
340176d8:	7ffb      	ldrb	r3, [r7, #31]
}
340176da:	4618      	mov	r0, r3
340176dc:	3720      	adds	r7, #32
340176de:	46bd      	mov	sp, r7
340176e0:	bd80      	pop	{r7, pc}

340176e2 <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *pData, uint32_t Timeout)
{
340176e2:	b580      	push	{r7, lr}
340176e4:	b08c      	sub	sp, #48	@ 0x30
340176e6:	af02      	add	r7, sp, #8
340176e8:	60f8      	str	r0, [r7, #12]
340176ea:	60b9      	str	r1, [r7, #8]
340176ec:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
340176ee:	f7ec fca7 	bl	34004040 <HAL_GetTick>
340176f2:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
340176f4:	68fb      	ldr	r3, [r7, #12]
340176f6:	681b      	ldr	r3, [r3, #0]
340176f8:	3350      	adds	r3, #80	@ 0x50
340176fa:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
340176fc:	68fb      	ldr	r3, [r7, #12]
340176fe:	681b      	ldr	r3, [r3, #0]
34017700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34017702:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
34017704:	68fb      	ldr	r3, [r7, #12]
34017706:	681b      	ldr	r3, [r3, #0]
34017708:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3401770c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
3401770e:	68bb      	ldr	r3, [r7, #8]
34017710:	2b00      	cmp	r3, #0
34017712:	d106      	bne.n	34017722 <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
34017714:	2301      	movs	r3, #1
34017716:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3401771a:	68fb      	ldr	r3, [r7, #12]
3401771c:	2208      	movs	r2, #8
3401771e:	65da      	str	r2, [r3, #92]	@ 0x5c
34017720:	e07c      	b.n	3401781c <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
34017722:	68fb      	ldr	r3, [r7, #12]
34017724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34017726:	2b04      	cmp	r3, #4
34017728:	d172      	bne.n	34017810 <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3401772a:	68fb      	ldr	r3, [r7, #12]
3401772c:	681b      	ldr	r3, [r3, #0]
3401772e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34017730:	1c5a      	adds	r2, r3, #1
34017732:	68fb      	ldr	r3, [r7, #12]
34017734:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
34017736:	68fb      	ldr	r3, [r7, #12]
34017738:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3401773a:	68fb      	ldr	r3, [r7, #12]
3401773c:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = pData;
3401773e:	68fb      	ldr	r3, [r7, #12]
34017740:	68ba      	ldr	r2, [r7, #8]
34017742:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
34017744:	68fb      	ldr	r3, [r7, #12]
34017746:	681b      	ldr	r3, [r3, #0]
34017748:	681b      	ldr	r3, [r3, #0]
3401774a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
3401774e:	68fb      	ldr	r3, [r7, #12]
34017750:	681b      	ldr	r3, [r3, #0]
34017752:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
34017756:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
34017758:	68fb      	ldr	r3, [r7, #12]
3401775a:	68db      	ldr	r3, [r3, #12]
3401775c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34017760:	d104      	bne.n	3401776c <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
34017762:	68fb      	ldr	r3, [r7, #12]
34017764:	681b      	ldr	r3, [r3, #0]
34017766:	69ba      	ldr	r2, [r7, #24]
34017768:	649a      	str	r2, [r3, #72]	@ 0x48
3401776a:	e011      	b.n	34017790 <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3401776c:	68fb      	ldr	r3, [r7, #12]
3401776e:	681b      	ldr	r3, [r3, #0]
34017770:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34017774:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
34017778:	2b00      	cmp	r3, #0
3401777a:	d004      	beq.n	34017786 <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3401777c:	68fb      	ldr	r3, [r7, #12]
3401777e:	681b      	ldr	r3, [r3, #0]
34017780:	69ba      	ldr	r2, [r7, #24]
34017782:	649a      	str	r2, [r3, #72]	@ 0x48
34017784:	e004      	b.n	34017790 <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
34017786:	68fb      	ldr	r3, [r7, #12]
34017788:	681b      	ldr	r3, [r3, #0]
3401778a:	697a      	ldr	r2, [r7, #20]
3401778c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
34017790:	687b      	ldr	r3, [r7, #4]
34017792:	9300      	str	r3, [sp, #0]
34017794:	6a3b      	ldr	r3, [r7, #32]
34017796:	2201      	movs	r2, #1
34017798:	2106      	movs	r1, #6
3401779a:	68f8      	ldr	r0, [r7, #12]
3401779c:	f000 f9ef 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
340177a0:	4603      	mov	r3, r0
340177a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
340177a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
340177aa:	2b00      	cmp	r3, #0
340177ac:	d114      	bne.n	340177d8 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
340177ae:	68fb      	ldr	r3, [r7, #12]
340177b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340177b2:	69fa      	ldr	r2, [r7, #28]
340177b4:	7812      	ldrb	r2, [r2, #0]
340177b6:	b2d2      	uxtb	r2, r2
340177b8:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
340177ba:	68fb      	ldr	r3, [r7, #12]
340177bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340177be:	1c5a      	adds	r2, r3, #1
340177c0:	68fb      	ldr	r3, [r7, #12]
340177c2:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
340177c4:	68fb      	ldr	r3, [r7, #12]
340177c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
340177c8:	1e5a      	subs	r2, r3, #1
340177ca:	68fb      	ldr	r3, [r7, #12]
340177cc:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
340177ce:	68fb      	ldr	r3, [r7, #12]
340177d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
340177d2:	2b00      	cmp	r3, #0
340177d4:	d1dc      	bne.n	34017790 <HAL_XSPI_Receive+0xae>
340177d6:	e000      	b.n	340177da <HAL_XSPI_Receive+0xf8>
          break;
340177d8:	bf00      	nop

      if (status == HAL_OK)
340177da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
340177de:	2b00      	cmp	r3, #0
340177e0:	d11c      	bne.n	3401781c <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
340177e2:	687b      	ldr	r3, [r7, #4]
340177e4:	9300      	str	r3, [sp, #0]
340177e6:	6a3b      	ldr	r3, [r7, #32]
340177e8:	2201      	movs	r2, #1
340177ea:	2102      	movs	r1, #2
340177ec:	68f8      	ldr	r0, [r7, #12]
340177ee:	f000 f9c6 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
340177f2:	4603      	mov	r3, r0
340177f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
340177f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
340177fc:	2b00      	cmp	r3, #0
340177fe:	d10d      	bne.n	3401781c <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
34017800:	68fb      	ldr	r3, [r7, #12]
34017802:	681b      	ldr	r3, [r3, #0]
34017804:	2202      	movs	r2, #2
34017806:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
34017808:	68fb      	ldr	r3, [r7, #12]
3401780a:	2202      	movs	r2, #2
3401780c:	659a      	str	r2, [r3, #88]	@ 0x58
3401780e:	e005      	b.n	3401781c <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
34017810:	2301      	movs	r3, #1
34017812:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
34017816:	68fb      	ldr	r3, [r7, #12]
34017818:	2210      	movs	r2, #16
3401781a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
3401781c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
34017820:	4618      	mov	r0, r3
34017822:	3728      	adds	r7, #40	@ 0x28
34017824:	46bd      	mov	sp, r7
34017826:	bd80      	pop	{r7, pc}

34017828 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, const XSPI_AutoPollingTypeDef *pCfg,
                                       uint32_t Timeout)
{
34017828:	b580      	push	{r7, lr}
3401782a:	b08c      	sub	sp, #48	@ 0x30
3401782c:	af02      	add	r7, sp, #8
3401782e:	60f8      	str	r0, [r7, #12]
34017830:	60b9      	str	r1, [r7, #8]
34017832:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
34017834:	f7ec fc04 	bl	34004040 <HAL_GetTick>
34017838:	6238      	str	r0, [r7, #32]
  uint32_t addr_reg = hxspi->Instance->AR;
3401783a:	68fb      	ldr	r3, [r7, #12]
3401783c:	681b      	ldr	r3, [r3, #0]
3401783e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34017840:	61fb      	str	r3, [r7, #28]
  uint32_t ir_reg = hxspi->Instance->IR;
34017842:	68fb      	ldr	r3, [r7, #12]
34017844:	681b      	ldr	r3, [r3, #0]
34017846:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3401784a:	61bb      	str	r3, [r7, #24]
#ifdef USE_FULL_ASSERT
  uint32_t dlr_reg = hxspi->Instance->DLR;
3401784c:	68fb      	ldr	r3, [r7, #12]
3401784e:	681b      	ldr	r3, [r3, #0]
34017850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34017852:	617b      	str	r3, [r7, #20]
#endif /* USE_FULL_ASSERT */

  /* Check the parameters of the autopolling configuration structure */
  assert_param(IS_XSPI_MATCH_MODE(pCfg->MatchMode));
34017854:	68bb      	ldr	r3, [r7, #8]
34017856:	689b      	ldr	r3, [r3, #8]
34017858:	2b00      	cmp	r3, #0
3401785a:	d009      	beq.n	34017870 <HAL_XSPI_AutoPolling+0x48>
3401785c:	68bb      	ldr	r3, [r7, #8]
3401785e:	689b      	ldr	r3, [r3, #8]
34017860:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
34017864:	d004      	beq.n	34017870 <HAL_XSPI_AutoPolling+0x48>
34017866:	f240 7134 	movw	r1, #1844	@ 0x734
3401786a:	4853      	ldr	r0, [pc, #332]	@ (340179b8 <HAL_XSPI_AutoPolling+0x190>)
3401786c:	f7ea fbc6 	bl	34001ffc <assert_failed>
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
34017870:	68bb      	ldr	r3, [r7, #8]
34017872:	68db      	ldr	r3, [r3, #12]
34017874:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
34017878:	d008      	beq.n	3401788c <HAL_XSPI_AutoPolling+0x64>
3401787a:	68bb      	ldr	r3, [r7, #8]
3401787c:	68db      	ldr	r3, [r3, #12]
3401787e:	2b00      	cmp	r3, #0
34017880:	d004      	beq.n	3401788c <HAL_XSPI_AutoPolling+0x64>
34017882:	f240 7135 	movw	r1, #1845	@ 0x735
34017886:	484c      	ldr	r0, [pc, #304]	@ (340179b8 <HAL_XSPI_AutoPolling+0x190>)
34017888:	f7ea fbb8 	bl	34001ffc <assert_failed>
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
3401788c:	68bb      	ldr	r3, [r7, #8]
3401788e:	691b      	ldr	r3, [r3, #16]
34017890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34017894:	d304      	bcc.n	340178a0 <HAL_XSPI_AutoPolling+0x78>
34017896:	f240 7136 	movw	r1, #1846	@ 0x736
3401789a:	4847      	ldr	r0, [pc, #284]	@ (340179b8 <HAL_XSPI_AutoPolling+0x190>)
3401789c:	f7ea fbae 	bl	34001ffc <assert_failed>
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));
340178a0:	697b      	ldr	r3, [r7, #20]
340178a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
340178a6:	d003      	beq.n	340178b0 <HAL_XSPI_AutoPolling+0x88>
340178a8:	697b      	ldr	r3, [r7, #20]
340178aa:	3301      	adds	r3, #1
340178ac:	2b04      	cmp	r3, #4
340178ae:	d904      	bls.n	340178ba <HAL_XSPI_AutoPolling+0x92>
340178b0:	f240 7137 	movw	r1, #1847	@ 0x737
340178b4:	4840      	ldr	r0, [pc, #256]	@ (340179b8 <HAL_XSPI_AutoPolling+0x190>)
340178b6:	f7ea fba1 	bl	34001ffc <assert_failed>

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
340178ba:	68fb      	ldr	r3, [r7, #12]
340178bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
340178be:	2b04      	cmp	r3, #4
340178c0:	d16c      	bne.n	3401799c <HAL_XSPI_AutoPolling+0x174>
340178c2:	68bb      	ldr	r3, [r7, #8]
340178c4:	68db      	ldr	r3, [r3, #12]
340178c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
340178ca:	d167      	bne.n	3401799c <HAL_XSPI_AutoPolling+0x174>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
340178cc:	687b      	ldr	r3, [r7, #4]
340178ce:	9300      	str	r3, [sp, #0]
340178d0:	6a3b      	ldr	r3, [r7, #32]
340178d2:	2200      	movs	r2, #0
340178d4:	2120      	movs	r1, #32
340178d6:	68f8      	ldr	r0, [r7, #12]
340178d8:	f000 f951 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
340178dc:	4603      	mov	r3, r0
340178de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (status == HAL_OK)
340178e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
340178e6:	2b00      	cmp	r3, #0
340178e8:	d154      	bne.n	34017994 <HAL_XSPI_AutoPolling+0x16c>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
340178ea:	68fb      	ldr	r3, [r7, #12]
340178ec:	681b      	ldr	r3, [r3, #0]
340178ee:	68ba      	ldr	r2, [r7, #8]
340178f0:	6812      	ldr	r2, [r2, #0]
340178f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
340178f6:	68fb      	ldr	r3, [r7, #12]
340178f8:	681b      	ldr	r3, [r3, #0]
340178fa:	68ba      	ldr	r2, [r7, #8]
340178fc:	6852      	ldr	r2, [r2, #4]
340178fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
34017902:	68fb      	ldr	r3, [r7, #12]
34017904:	681b      	ldr	r3, [r3, #0]
34017906:	68ba      	ldr	r2, [r7, #8]
34017908:	6912      	ldr	r2, [r2, #16]
3401790a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
3401790e:	68fb      	ldr	r3, [r7, #12]
34017910:	681b      	ldr	r3, [r3, #0]
34017912:	681b      	ldr	r3, [r3, #0]
34017914:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
34017918:	68bb      	ldr	r3, [r7, #8]
3401791a:	6899      	ldr	r1, [r3, #8]
3401791c:	68bb      	ldr	r3, [r7, #8]
3401791e:	68db      	ldr	r3, [r3, #12]
34017920:	430b      	orrs	r3, r1
34017922:	431a      	orrs	r2, r3
34017924:	68fb      	ldr	r3, [r7, #12]
34017926:	681b      	ldr	r3, [r3, #0]
34017928:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
3401792c:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3401792e:	68fb      	ldr	r3, [r7, #12]
34017930:	68db      	ldr	r3, [r3, #12]
34017932:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34017936:	d104      	bne.n	34017942 <HAL_XSPI_AutoPolling+0x11a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
34017938:	68fb      	ldr	r3, [r7, #12]
3401793a:	681b      	ldr	r3, [r3, #0]
3401793c:	69fa      	ldr	r2, [r7, #28]
3401793e:	649a      	str	r2, [r3, #72]	@ 0x48
34017940:	e011      	b.n	34017966 <HAL_XSPI_AutoPolling+0x13e>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
34017942:	68fb      	ldr	r3, [r7, #12]
34017944:	681b      	ldr	r3, [r3, #0]
34017946:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3401794a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
3401794e:	2b00      	cmp	r3, #0
34017950:	d004      	beq.n	3401795c <HAL_XSPI_AutoPolling+0x134>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
34017952:	68fb      	ldr	r3, [r7, #12]
34017954:	681b      	ldr	r3, [r3, #0]
34017956:	69fa      	ldr	r2, [r7, #28]
34017958:	649a      	str	r2, [r3, #72]	@ 0x48
3401795a:	e004      	b.n	34017966 <HAL_XSPI_AutoPolling+0x13e>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
3401795c:	68fb      	ldr	r3, [r7, #12]
3401795e:	681b      	ldr	r3, [r3, #0]
34017960:	69ba      	ldr	r2, [r7, #24]
34017962:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
34017966:	687b      	ldr	r3, [r7, #4]
34017968:	9300      	str	r3, [sp, #0]
3401796a:	6a3b      	ldr	r3, [r7, #32]
3401796c:	2201      	movs	r2, #1
3401796e:	2108      	movs	r1, #8
34017970:	68f8      	ldr	r0, [r7, #12]
34017972:	f000 f904 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
34017976:	4603      	mov	r3, r0
34017978:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      if (status == HAL_OK)
3401797c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
34017980:	2b00      	cmp	r3, #0
34017982:	d112      	bne.n	340179aa <HAL_XSPI_AutoPolling+0x182>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
34017984:	68fb      	ldr	r3, [r7, #12]
34017986:	681b      	ldr	r3, [r3, #0]
34017988:	2208      	movs	r2, #8
3401798a:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
3401798c:	68fb      	ldr	r3, [r7, #12]
3401798e:	2202      	movs	r2, #2
34017990:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
34017992:	e00a      	b.n	340179aa <HAL_XSPI_AutoPolling+0x182>
      }
    }
    else
    {
      status = HAL_BUSY;
34017994:	2302      	movs	r3, #2
34017996:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status == HAL_OK)
3401799a:	e006      	b.n	340179aa <HAL_XSPI_AutoPolling+0x182>
    }
  }
  else
  {
    status = HAL_ERROR;
3401799c:	2301      	movs	r3, #1
3401799e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
340179a2:	68fb      	ldr	r3, [r7, #12]
340179a4:	2210      	movs	r2, #16
340179a6:	65da      	str	r2, [r3, #92]	@ 0x5c
340179a8:	e000      	b.n	340179ac <HAL_XSPI_AutoPolling+0x184>
    if (status == HAL_OK)
340179aa:	bf00      	nop
  }

  return status;
340179ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
340179b0:	4618      	mov	r0, r3
340179b2:	3728      	adds	r7, #40	@ 0x28
340179b4:	46bd      	mov	sp, r7
340179b6:	bd80      	pop	{r7, pc}
340179b8:	3401eee4 	.word	0x3401eee4

340179bc <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, const XSPI_MemoryMappedTypeDef *pCfg)
{
340179bc:	b580      	push	{r7, lr}
340179be:	b086      	sub	sp, #24
340179c0:	af02      	add	r7, sp, #8
340179c2:	6078      	str	r0, [r7, #4]
340179c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
340179c6:	f7ec fb3b 	bl	34004040 <HAL_GetTick>
340179ca:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));
340179cc:	683b      	ldr	r3, [r7, #0]
340179ce:	681b      	ldr	r3, [r3, #0]
340179d0:	2b00      	cmp	r3, #0
340179d2:	d008      	beq.n	340179e6 <HAL_XSPI_MemoryMapped+0x2a>
340179d4:	683b      	ldr	r3, [r7, #0]
340179d6:	681b      	ldr	r3, [r3, #0]
340179d8:	2b08      	cmp	r3, #8
340179da:	d004      	beq.n	340179e6 <HAL_XSPI_MemoryMapped+0x2a>
340179dc:	f44f 61f9 	mov.w	r1, #1992	@ 0x7c8
340179e0:	4846      	ldr	r0, [pc, #280]	@ (34017afc <HAL_XSPI_MemoryMapped+0x140>)
340179e2:	f7ea fb0b 	bl	34001ffc <assert_failed>
  assert_param(IS_XSPI_NO_PREFETCH_DATA(pCfg->NoPrefetchData));
340179e6:	683b      	ldr	r3, [r7, #0]
340179e8:	689b      	ldr	r3, [r3, #8]
340179ea:	2b00      	cmp	r3, #0
340179ec:	d009      	beq.n	34017a02 <HAL_XSPI_MemoryMapped+0x46>
340179ee:	683b      	ldr	r3, [r7, #0]
340179f0:	689b      	ldr	r3, [r3, #8]
340179f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
340179f6:	d004      	beq.n	34017a02 <HAL_XSPI_MemoryMapped+0x46>
340179f8:	f240 71c9 	movw	r1, #1993	@ 0x7c9
340179fc:	483f      	ldr	r0, [pc, #252]	@ (34017afc <HAL_XSPI_MemoryMapped+0x140>)
340179fe:	f7ea fafd 	bl	34001ffc <assert_failed>

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
34017a02:	687b      	ldr	r3, [r7, #4]
34017a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34017a06:	2b04      	cmp	r3, #4
34017a08:	d16d      	bne.n	34017ae6 <HAL_XSPI_MemoryMapped+0x12a>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
34017a0a:	687b      	ldr	r3, [r7, #4]
34017a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34017a0e:	9300      	str	r3, [sp, #0]
34017a10:	68bb      	ldr	r3, [r7, #8]
34017a12:	2200      	movs	r2, #0
34017a14:	2120      	movs	r1, #32
34017a16:	6878      	ldr	r0, [r7, #4]
34017a18:	f000 f8b1 	bl	34017b7e <XSPI_WaitFlagStateUntilTimeout>
34017a1c:	4603      	mov	r3, r0
34017a1e:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
34017a20:	7bfb      	ldrb	r3, [r7, #15]
34017a22:	2b00      	cmp	r3, #0
34017a24:	d164      	bne.n	34017af0 <HAL_XSPI_MemoryMapped+0x134>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
34017a26:	687b      	ldr	r3, [r7, #4]
34017a28:	2288      	movs	r2, #136	@ 0x88
34017a2a:	659a      	str	r2, [r3, #88]	@ 0x58

      if (pCfg->NoPrefetchData == HAL_XSPI_AUTOMATIC_PREFETCH_DISABLE)
34017a2c:	683b      	ldr	r3, [r7, #0]
34017a2e:	689b      	ldr	r3, [r3, #8]
34017a30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34017a34:	d10b      	bne.n	34017a4e <HAL_XSPI_MemoryMapped+0x92>
      {
        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_NOPREF, pCfg->NoPrefetchData);
34017a36:	687b      	ldr	r3, [r7, #4]
34017a38:	681b      	ldr	r3, [r3, #0]
34017a3a:	681b      	ldr	r3, [r3, #0]
34017a3c:	f023 7100 	bic.w	r1, r3, #33554432	@ 0x2000000
34017a40:	683b      	ldr	r3, [r7, #0]
34017a42:	689a      	ldr	r2, [r3, #8]
34017a44:	687b      	ldr	r3, [r7, #4]
34017a46:	681b      	ldr	r3, [r3, #0]
34017a48:	430a      	orrs	r2, r1
34017a4a:	601a      	str	r2, [r3, #0]
34017a4c:	e01b      	b.n	34017a86 <HAL_XSPI_MemoryMapped+0xca>
      }

      else
      {
        assert_param(IS_XSPI_NO_PREFETCH_AXI(pCfg->NoPrefetchAXI));
34017a4e:	683b      	ldr	r3, [r7, #0]
34017a50:	68db      	ldr	r3, [r3, #12]
34017a52:	2b00      	cmp	r3, #0
34017a54:	d009      	beq.n	34017a6a <HAL_XSPI_MemoryMapped+0xae>
34017a56:	683b      	ldr	r3, [r7, #0]
34017a58:	68db      	ldr	r3, [r3, #12]
34017a5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34017a5e:	d004      	beq.n	34017a6a <HAL_XSPI_MemoryMapped+0xae>
34017a60:	f240 71dd 	movw	r1, #2013	@ 0x7dd
34017a64:	4825      	ldr	r0, [pc, #148]	@ (34017afc <HAL_XSPI_MemoryMapped+0x140>)
34017a66:	f7ea fac9 	bl	34001ffc <assert_failed>

        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_NOPREF | XSPI_CR_NOPREF_AXI),
34017a6a:	687b      	ldr	r3, [r7, #4]
34017a6c:	681b      	ldr	r3, [r3, #0]
34017a6e:	681b      	ldr	r3, [r3, #0]
34017a70:	f023 61c0 	bic.w	r1, r3, #100663296	@ 0x6000000
34017a74:	683b      	ldr	r3, [r7, #0]
34017a76:	689a      	ldr	r2, [r3, #8]
34017a78:	683b      	ldr	r3, [r7, #0]
34017a7a:	68db      	ldr	r3, [r3, #12]
34017a7c:	431a      	orrs	r2, r3
34017a7e:	687b      	ldr	r3, [r7, #4]
34017a80:	681b      	ldr	r3, [r3, #0]
34017a82:	430a      	orrs	r2, r1
34017a84:	601a      	str	r2, [r3, #0]
                   (pCfg->NoPrefetchData | pCfg->NoPrefetchAXI));
      }
      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
34017a86:	683b      	ldr	r3, [r7, #0]
34017a88:	681b      	ldr	r3, [r3, #0]
34017a8a:	2b08      	cmp	r3, #8
34017a8c:	d11b      	bne.n	34017ac6 <HAL_XSPI_MemoryMapped+0x10a>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));
34017a8e:	683b      	ldr	r3, [r7, #0]
34017a90:	685b      	ldr	r3, [r3, #4]
34017a92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34017a96:	d304      	bcc.n	34017aa2 <HAL_XSPI_MemoryMapped+0xe6>
34017a98:	f240 71e5 	movw	r1, #2021	@ 0x7e5
34017a9c:	4817      	ldr	r0, [pc, #92]	@ (34017afc <HAL_XSPI_MemoryMapped+0x140>)
34017a9e:	f7ea faad 	bl	34001ffc <assert_failed>

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
34017aa2:	687b      	ldr	r3, [r7, #4]
34017aa4:	681b      	ldr	r3, [r3, #0]
34017aa6:	683a      	ldr	r2, [r7, #0]
34017aa8:	6852      	ldr	r2, [r2, #4]
34017aaa:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
34017aae:	687b      	ldr	r3, [r7, #4]
34017ab0:	681b      	ldr	r3, [r3, #0]
34017ab2:	2210      	movs	r2, #16
34017ab4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
34017ab6:	687b      	ldr	r3, [r7, #4]
34017ab8:	681b      	ldr	r3, [r3, #0]
34017aba:	681a      	ldr	r2, [r3, #0]
34017abc:	687b      	ldr	r3, [r7, #4]
34017abe:	681b      	ldr	r3, [r3, #0]
34017ac0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
34017ac4:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
34017ac6:	687b      	ldr	r3, [r7, #4]
34017ac8:	681b      	ldr	r3, [r3, #0]
34017aca:	681b      	ldr	r3, [r3, #0]
34017acc:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
34017ad0:	f023 0308 	bic.w	r3, r3, #8
34017ad4:	683a      	ldr	r2, [r7, #0]
34017ad6:	6812      	ldr	r2, [r2, #0]
34017ad8:	431a      	orrs	r2, r3
34017ada:	687b      	ldr	r3, [r7, #4]
34017adc:	681b      	ldr	r3, [r3, #0]
34017ade:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
34017ae2:	601a      	str	r2, [r3, #0]
34017ae4:	e004      	b.n	34017af0 <HAL_XSPI_MemoryMapped+0x134>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
34017ae6:	2301      	movs	r3, #1
34017ae8:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
34017aea:	687b      	ldr	r3, [r7, #4]
34017aec:	2210      	movs	r2, #16
34017aee:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
34017af0:	7bfb      	ldrb	r3, [r7, #15]
}
34017af2:	4618      	mov	r0, r3
34017af4:	3710      	adds	r7, #16
34017af6:	46bd      	mov	sp, r7
34017af8:	bd80      	pop	{r7, pc}
34017afa:	bf00      	nop
34017afc:	3401eee4 	.word	0x3401eee4

34017b00 <HAL_XSPI_SetClockPrescaler>:
  * @param  hxspi     : XSPI handle.
  * @param  Prescaler : Clock prescaler.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_SetClockPrescaler(XSPI_HandleTypeDef *hxspi, uint32_t Prescaler)
{
34017b00:	b580      	push	{r7, lr}
34017b02:	b084      	sub	sp, #16
34017b04:	af00      	add	r7, sp, #0
34017b06:	6078      	str	r0, [r7, #4]
34017b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
34017b0a:	2300      	movs	r3, #0
34017b0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_XSPI_CLK_PRESCALER(Prescaler));
34017b0e:	683b      	ldr	r3, [r7, #0]
34017b10:	2bff      	cmp	r3, #255	@ 0xff
34017b12:	d904      	bls.n	34017b1e <HAL_XSPI_SetClockPrescaler+0x1e>
34017b14:	f640 2193 	movw	r1, #2707	@ 0xa93
34017b18:	4810      	ldr	r0, [pc, #64]	@ (34017b5c <HAL_XSPI_SetClockPrescaler+0x5c>)
34017b1a:	f7ea fa6f 	bl	34001ffc <assert_failed>

  /* Check the state */
  if ((hxspi->State & XSPI_BUSY_STATE_MASK) == 0U)
34017b1e:	687b      	ldr	r3, [r7, #4]
34017b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34017b22:	f003 0308 	and.w	r3, r3, #8
34017b26:	2b00      	cmp	r3, #0
34017b28:	d10e      	bne.n	34017b48 <HAL_XSPI_SetClockPrescaler+0x48>
  {
    /* Synchronize initialization structure with the new clock prescaler value */
    hxspi->Init.ClockPrescaler = Prescaler;
34017b2a:	687b      	ldr	r3, [r7, #4]
34017b2c:	683a      	ldr	r2, [r7, #0]
34017b2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Configure clock prescaler */
    MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
34017b30:	687b      	ldr	r3, [r7, #4]
34017b32:	681b      	ldr	r3, [r3, #0]
34017b34:	68db      	ldr	r3, [r3, #12]
34017b36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
34017b3a:	687b      	ldr	r3, [r7, #4]
34017b3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
34017b3e:	687b      	ldr	r3, [r7, #4]
34017b40:	681b      	ldr	r3, [r3, #0]
34017b42:	430a      	orrs	r2, r1
34017b44:	60da      	str	r2, [r3, #12]
34017b46:	e004      	b.n	34017b52 <HAL_XSPI_SetClockPrescaler+0x52>
               ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));
  }
  else
  {
    status = HAL_ERROR;
34017b48:	2301      	movs	r3, #1
34017b4a:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
34017b4c:	687b      	ldr	r3, [r7, #4]
34017b4e:	2210      	movs	r2, #16
34017b50:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
34017b52:	7bfb      	ldrb	r3, [r7, #15]
}
34017b54:	4618      	mov	r0, r3
34017b56:	3710      	adds	r7, #16
34017b58:	46bd      	mov	sp, r7
34017b5a:	bd80      	pop	{r7, pc}
34017b5c:	3401eee4 	.word	0x3401eee4

34017b60 <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
34017b60:	b480      	push	{r7}
34017b62:	b083      	sub	sp, #12
34017b64:	af00      	add	r7, sp, #0
34017b66:	6078      	str	r0, [r7, #4]
34017b68:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
34017b6a:	687b      	ldr	r3, [r7, #4]
34017b6c:	683a      	ldr	r2, [r7, #0]
34017b6e:	661a      	str	r2, [r3, #96]	@ 0x60
  return HAL_OK;
34017b70:	2300      	movs	r3, #0
}
34017b72:	4618      	mov	r0, r3
34017b74:	370c      	adds	r7, #12
34017b76:	46bd      	mov	sp, r7
34017b78:	f85d 7b04 	ldr.w	r7, [sp], #4
34017b7c:	4770      	bx	lr

34017b7e <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
34017b7e:	b580      	push	{r7, lr}
34017b80:	b084      	sub	sp, #16
34017b82:	af00      	add	r7, sp, #0
34017b84:	60f8      	str	r0, [r7, #12]
34017b86:	60b9      	str	r1, [r7, #8]
34017b88:	603b      	str	r3, [r7, #0]
34017b8a:	4613      	mov	r3, r2
34017b8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
34017b8e:	e019      	b.n	34017bc4 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
34017b90:	69bb      	ldr	r3, [r7, #24]
34017b92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
34017b96:	d015      	beq.n	34017bc4 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
34017b98:	f7ec fa52 	bl	34004040 <HAL_GetTick>
34017b9c:	4602      	mov	r2, r0
34017b9e:	683b      	ldr	r3, [r7, #0]
34017ba0:	1ad3      	subs	r3, r2, r3
34017ba2:	69ba      	ldr	r2, [r7, #24]
34017ba4:	429a      	cmp	r2, r3
34017ba6:	d302      	bcc.n	34017bae <XSPI_WaitFlagStateUntilTimeout+0x30>
34017ba8:	69bb      	ldr	r3, [r7, #24]
34017baa:	2b00      	cmp	r3, #0
34017bac:	d10a      	bne.n	34017bc4 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
34017bae:	68fb      	ldr	r3, [r7, #12]
34017bb0:	2202      	movs	r2, #2
34017bb2:	659a      	str	r2, [r3, #88]	@ 0x58
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
34017bb4:	68fb      	ldr	r3, [r7, #12]
34017bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
34017bb8:	f043 0201 	orr.w	r2, r3, #1
34017bbc:	68fb      	ldr	r3, [r7, #12]
34017bbe:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
34017bc0:	2303      	movs	r3, #3
34017bc2:	e00e      	b.n	34017be2 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
34017bc4:	68fb      	ldr	r3, [r7, #12]
34017bc6:	681b      	ldr	r3, [r3, #0]
34017bc8:	6a1a      	ldr	r2, [r3, #32]
34017bca:	68bb      	ldr	r3, [r7, #8]
34017bcc:	4013      	ands	r3, r2
34017bce:	2b00      	cmp	r3, #0
34017bd0:	bf14      	ite	ne
34017bd2:	2301      	movne	r3, #1
34017bd4:	2300      	moveq	r3, #0
34017bd6:	b2db      	uxtb	r3, r3
34017bd8:	461a      	mov	r2, r3
34017bda:	79fb      	ldrb	r3, [r7, #7]
34017bdc:	429a      	cmp	r2, r3
34017bde:	d1d7      	bne.n	34017b90 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
34017be0:	2300      	movs	r3, #0
}
34017be2:	4618      	mov	r0, r3
34017be4:	3710      	adds	r7, #16
34017be6:	46bd      	mov	sp, r7
34017be8:	bd80      	pop	{r7, pc}
	...

34017bec <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd)
{
34017bec:	b580      	push	{r7, lr}
34017bee:	b088      	sub	sp, #32
34017bf0:	af00      	add	r7, sp, #0
34017bf2:	6078      	str	r0, [r7, #4]
34017bf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
34017bf6:	2300      	movs	r3, #0
34017bf8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
34017bfa:	687b      	ldr	r3, [r7, #4]
34017bfc:	681b      	ldr	r3, [r3, #0]
34017bfe:	681a      	ldr	r2, [r3, #0]
34017c00:	687b      	ldr	r3, [r7, #4]
34017c02:	681b      	ldr	r3, [r3, #0]
34017c04:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
34017c08:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
34017c0a:	687b      	ldr	r3, [r7, #4]
34017c0c:	689b      	ldr	r3, [r3, #8]
34017c0e:	2b00      	cmp	r3, #0
34017c10:	d12b      	bne.n	34017c6a <XSPI_ConfigCmd+0x7e>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
34017c12:	683b      	ldr	r3, [r7, #0]
34017c14:	685b      	ldr	r3, [r3, #4]
34017c16:	2b00      	cmp	r3, #0
34017c18:	d01c      	beq.n	34017c54 <XSPI_ConfigCmd+0x68>
34017c1a:	683b      	ldr	r3, [r7, #0]
34017c1c:	685b      	ldr	r3, [r3, #4]
34017c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34017c22:	d017      	beq.n	34017c54 <XSPI_ConfigCmd+0x68>
34017c24:	683b      	ldr	r3, [r7, #0]
34017c26:	685b      	ldr	r3, [r3, #4]
34017c28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
34017c2c:	d012      	beq.n	34017c54 <XSPI_ConfigCmd+0x68>
34017c2e:	683b      	ldr	r3, [r7, #0]
34017c30:	685b      	ldr	r3, [r3, #4]
34017c32:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
34017c36:	d00d      	beq.n	34017c54 <XSPI_ConfigCmd+0x68>
34017c38:	683b      	ldr	r3, [r7, #0]
34017c3a:	685b      	ldr	r3, [r3, #4]
34017c3c:	2b00      	cmp	r3, #0
34017c3e:	d009      	beq.n	34017c54 <XSPI_ConfigCmd+0x68>
34017c40:	683b      	ldr	r3, [r7, #0]
34017c42:	685b      	ldr	r3, [r3, #4]
34017c44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
34017c48:	d004      	beq.n	34017c54 <XSPI_ConfigCmd+0x68>
34017c4a:	f640 41a4 	movw	r1, #3236	@ 0xca4
34017c4e:	4892      	ldr	r0, [pc, #584]	@ (34017e98 <XSPI_ConfigCmd+0x2ac>)
34017c50:	f7ea f9d4 	bl	34001ffc <assert_failed>
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
34017c54:	687b      	ldr	r3, [r7, #4]
34017c56:	681b      	ldr	r3, [r3, #0]
34017c58:	681b      	ldr	r3, [r3, #0]
34017c5a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
34017c5e:	683b      	ldr	r3, [r7, #0]
34017c60:	685a      	ldr	r2, [r3, #4]
34017c62:	687b      	ldr	r3, [r7, #4]
34017c64:	681b      	ldr	r3, [r3, #0]
34017c66:	430a      	orrs	r2, r1
34017c68:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
34017c6a:	683b      	ldr	r3, [r7, #0]
34017c6c:	681b      	ldr	r3, [r3, #0]
34017c6e:	2b02      	cmp	r3, #2
34017c70:	d114      	bne.n	34017c9c <XSPI_ConfigCmd+0xb0>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
34017c72:	687b      	ldr	r3, [r7, #4]
34017c74:	681b      	ldr	r3, [r3, #0]
34017c76:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
34017c7a:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
34017c7c:	687b      	ldr	r3, [r7, #4]
34017c7e:	681b      	ldr	r3, [r3, #0]
34017c80:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
34017c84:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
34017c86:	687b      	ldr	r3, [r7, #4]
34017c88:	681b      	ldr	r3, [r3, #0]
34017c8a:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
34017c8e:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
34017c90:	687b      	ldr	r3, [r7, #4]
34017c92:	681b      	ldr	r3, [r3, #0]
34017c94:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
34017c98:	60fb      	str	r3, [r7, #12]
34017c9a:	e02c      	b.n	34017cf6 <XSPI_ConfigCmd+0x10a>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
34017c9c:	683b      	ldr	r3, [r7, #0]
34017c9e:	681b      	ldr	r3, [r3, #0]
34017ca0:	2b03      	cmp	r3, #3
34017ca2:	d114      	bne.n	34017cce <XSPI_ConfigCmd+0xe2>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
34017ca4:	687b      	ldr	r3, [r7, #4]
34017ca6:	681b      	ldr	r3, [r3, #0]
34017ca8:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
34017cac:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
34017cae:	687b      	ldr	r3, [r7, #4]
34017cb0:	681b      	ldr	r3, [r3, #0]
34017cb2:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
34017cb6:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
34017cb8:	687b      	ldr	r3, [r7, #4]
34017cba:	681b      	ldr	r3, [r3, #0]
34017cbc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
34017cc0:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
34017cc2:	687b      	ldr	r3, [r7, #4]
34017cc4:	681b      	ldr	r3, [r3, #0]
34017cc6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
34017cca:	60fb      	str	r3, [r7, #12]
34017ccc:	e013      	b.n	34017cf6 <XSPI_ConfigCmd+0x10a>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
34017cce:	687b      	ldr	r3, [r7, #4]
34017cd0:	681b      	ldr	r3, [r3, #0]
34017cd2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
34017cd6:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
34017cd8:	687b      	ldr	r3, [r7, #4]
34017cda:	681b      	ldr	r3, [r3, #0]
34017cdc:	f503 7384 	add.w	r3, r3, #264	@ 0x108
34017ce0:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
34017ce2:	687b      	ldr	r3, [r7, #4]
34017ce4:	681b      	ldr	r3, [r3, #0]
34017ce6:	f503 7388 	add.w	r3, r3, #272	@ 0x110
34017cea:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
34017cec:	687b      	ldr	r3, [r7, #4]
34017cee:	681b      	ldr	r3, [r3, #0]
34017cf0:	f503 7390 	add.w	r3, r3, #288	@ 0x120
34017cf4:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = pCmd->DQSMode;
34017cf6:	683b      	ldr	r3, [r7, #0]
34017cf8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34017cfa:	69bb      	ldr	r3, [r7, #24]
34017cfc:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
34017cfe:	683b      	ldr	r3, [r7, #0]
34017d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017d02:	2b00      	cmp	r3, #0
34017d04:	d012      	beq.n	34017d2c <XSPI_ConfigCmd+0x140>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
34017d06:	683b      	ldr	r3, [r7, #0]
34017d08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34017d0a:	68fb      	ldr	r3, [r7, #12]
34017d0c:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
34017d0e:	69bb      	ldr	r3, [r7, #24]
34017d10:	681b      	ldr	r3, [r3, #0]
34017d12:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
34017d16:	683b      	ldr	r3, [r7, #0]
34017d18:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
34017d1a:	683b      	ldr	r3, [r7, #0]
34017d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34017d1e:	4319      	orrs	r1, r3
34017d20:	683b      	ldr	r3, [r7, #0]
34017d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34017d24:	430b      	orrs	r3, r1
34017d26:	431a      	orrs	r2, r3
34017d28:	69bb      	ldr	r3, [r7, #24]
34017d2a:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
34017d2c:	697b      	ldr	r3, [r7, #20]
34017d2e:	681b      	ldr	r3, [r3, #0]
34017d30:	f023 021f 	bic.w	r2, r3, #31
34017d34:	683b      	ldr	r3, [r7, #0]
34017d36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34017d38:	431a      	orrs	r2, r3
34017d3a:	697b      	ldr	r3, [r7, #20]
34017d3c:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017d3e:	683b      	ldr	r3, [r7, #0]
34017d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017d42:	2b00      	cmp	r3, #0
34017d44:	d009      	beq.n	34017d5a <XSPI_ConfigCmd+0x16e>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
34017d46:	683b      	ldr	r3, [r7, #0]
34017d48:	681b      	ldr	r3, [r3, #0]
34017d4a:	2b00      	cmp	r3, #0
34017d4c:	d105      	bne.n	34017d5a <XSPI_ConfigCmd+0x16e>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
34017d4e:	683b      	ldr	r3, [r7, #0]
34017d50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
34017d52:	687b      	ldr	r3, [r7, #4]
34017d54:	681b      	ldr	r3, [r3, #0]
34017d56:	3a01      	subs	r2, #1
34017d58:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017d5a:	683b      	ldr	r3, [r7, #0]
34017d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017d5e:	2b00      	cmp	r3, #0
34017d60:	d01e      	beq.n	34017da0 <XSPI_ConfigCmd+0x1b4>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
34017d62:	683b      	ldr	r3, [r7, #0]
34017d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34017d66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34017d6a:	d10a      	bne.n	34017d82 <XSPI_ConfigCmd+0x196>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
34017d6c:	687b      	ldr	r3, [r7, #4]
34017d6e:	681b      	ldr	r3, [r3, #0]
34017d70:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34017d74:	687b      	ldr	r3, [r7, #4]
34017d76:	681b      	ldr	r3, [r3, #0]
34017d78:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
34017d7c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
34017d80:	e00e      	b.n	34017da0 <XSPI_ConfigCmd+0x1b4>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
34017d82:	687b      	ldr	r3, [r7, #4]
34017d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34017d86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34017d8a:	d109      	bne.n	34017da0 <XSPI_ConfigCmd+0x1b4>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
34017d8c:	687b      	ldr	r3, [r7, #4]
34017d8e:	681b      	ldr	r3, [r3, #0]
34017d90:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34017d94:	687b      	ldr	r3, [r7, #4]
34017d96:	681b      	ldr	r3, [r3, #0]
34017d98:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
34017d9c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
34017da0:	683b      	ldr	r3, [r7, #0]
34017da2:	68db      	ldr	r3, [r3, #12]
34017da4:	2b00      	cmp	r3, #0
34017da6:	f000 809e 	beq.w	34017ee6 <XSPI_ConfigCmd+0x2fa>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
34017daa:	683b      	ldr	r3, [r7, #0]
34017dac:	69db      	ldr	r3, [r3, #28]
34017dae:	2b00      	cmp	r3, #0
34017db0:	d055      	beq.n	34017e5e <XSPI_ConfigCmd+0x272>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017db2:	683b      	ldr	r3, [r7, #0]
34017db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017db6:	2b00      	cmp	r3, #0
34017db8:	d01e      	beq.n	34017df8 <XSPI_ConfigCmd+0x20c>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
34017dba:	69bb      	ldr	r3, [r7, #24]
34017dbc:	681a      	ldr	r2, [r3, #0]
34017dbe:	4b37      	ldr	r3, [pc, #220]	@ (34017e9c <XSPI_ConfigCmd+0x2b0>)
34017dc0:	4013      	ands	r3, r2
34017dc2:	683a      	ldr	r2, [r7, #0]
34017dc4:	68d1      	ldr	r1, [r2, #12]
34017dc6:	683a      	ldr	r2, [r7, #0]
34017dc8:	6952      	ldr	r2, [r2, #20]
34017dca:	4311      	orrs	r1, r2
34017dcc:	683a      	ldr	r2, [r7, #0]
34017dce:	6912      	ldr	r2, [r2, #16]
34017dd0:	4311      	orrs	r1, r2
34017dd2:	683a      	ldr	r2, [r7, #0]
34017dd4:	69d2      	ldr	r2, [r2, #28]
34017dd6:	4311      	orrs	r1, r2
34017dd8:	683a      	ldr	r2, [r7, #0]
34017dda:	6a52      	ldr	r2, [r2, #36]	@ 0x24
34017ddc:	4311      	orrs	r1, r2
34017dde:	683a      	ldr	r2, [r7, #0]
34017de0:	6a12      	ldr	r2, [r2, #32]
34017de2:	4311      	orrs	r1, r2
34017de4:	683a      	ldr	r2, [r7, #0]
34017de6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34017de8:	4311      	orrs	r1, r2
34017dea:	683a      	ldr	r2, [r7, #0]
34017dec:	6c12      	ldr	r2, [r2, #64]	@ 0x40
34017dee:	430a      	orrs	r2, r1
34017df0:	431a      	orrs	r2, r3
34017df2:	69bb      	ldr	r3, [r7, #24]
34017df4:	601a      	str	r2, [r3, #0]
34017df6:	e028      	b.n	34017e4a <XSPI_ConfigCmd+0x25e>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
34017df8:	69bb      	ldr	r3, [r7, #24]
34017dfa:	681b      	ldr	r3, [r3, #0]
34017dfc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
34017e00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
34017e04:	683a      	ldr	r2, [r7, #0]
34017e06:	68d1      	ldr	r1, [r2, #12]
34017e08:	683a      	ldr	r2, [r7, #0]
34017e0a:	6952      	ldr	r2, [r2, #20]
34017e0c:	4311      	orrs	r1, r2
34017e0e:	683a      	ldr	r2, [r7, #0]
34017e10:	6912      	ldr	r2, [r2, #16]
34017e12:	4311      	orrs	r1, r2
34017e14:	683a      	ldr	r2, [r7, #0]
34017e16:	69d2      	ldr	r2, [r2, #28]
34017e18:	4311      	orrs	r1, r2
34017e1a:	683a      	ldr	r2, [r7, #0]
34017e1c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
34017e1e:	4311      	orrs	r1, r2
34017e20:	683a      	ldr	r2, [r7, #0]
34017e22:	6a12      	ldr	r2, [r2, #32]
34017e24:	430a      	orrs	r2, r1
34017e26:	431a      	orrs	r2, r3
34017e28:	69bb      	ldr	r3, [r7, #24]
34017e2a:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
34017e2c:	687b      	ldr	r3, [r7, #4]
34017e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017e30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34017e34:	d109      	bne.n	34017e4a <XSPI_ConfigCmd+0x25e>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
34017e36:	683b      	ldr	r3, [r7, #0]
34017e38:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
34017e3a:	2b08      	cmp	r3, #8
34017e3c:	d105      	bne.n	34017e4a <XSPI_ConfigCmd+0x25e>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
34017e3e:	69bb      	ldr	r3, [r7, #24]
34017e40:	681b      	ldr	r3, [r3, #0]
34017e42:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
34017e46:	69bb      	ldr	r3, [r7, #24]
34017e48:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
34017e4a:	683b      	ldr	r3, [r7, #0]
34017e4c:	689a      	ldr	r2, [r3, #8]
34017e4e:	693b      	ldr	r3, [r7, #16]
34017e50:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
34017e52:	687b      	ldr	r3, [r7, #4]
34017e54:	681b      	ldr	r3, [r3, #0]
34017e56:	683a      	ldr	r2, [r7, #0]
34017e58:	6992      	ldr	r2, [r2, #24]
34017e5a:	649a      	str	r2, [r3, #72]	@ 0x48
34017e5c:	e07d      	b.n	34017f5a <XSPI_ConfigCmd+0x36e>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017e5e:	683b      	ldr	r3, [r7, #0]
34017e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017e62:	2b00      	cmp	r3, #0
34017e64:	d01c      	beq.n	34017ea0 <XSPI_ConfigCmd+0x2b4>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
34017e66:	69bb      	ldr	r3, [r7, #24]
34017e68:	681b      	ldr	r3, [r3, #0]
34017e6a:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
34017e6e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
34017e72:	683a      	ldr	r2, [r7, #0]
34017e74:	68d1      	ldr	r1, [r2, #12]
34017e76:	683a      	ldr	r2, [r7, #0]
34017e78:	6952      	ldr	r2, [r2, #20]
34017e7a:	4311      	orrs	r1, r2
34017e7c:	683a      	ldr	r2, [r7, #0]
34017e7e:	6912      	ldr	r2, [r2, #16]
34017e80:	4311      	orrs	r1, r2
34017e82:	683a      	ldr	r2, [r7, #0]
34017e84:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34017e86:	4311      	orrs	r1, r2
34017e88:	683a      	ldr	r2, [r7, #0]
34017e8a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
34017e8c:	430a      	orrs	r2, r1
34017e8e:	431a      	orrs	r2, r3
34017e90:	69bb      	ldr	r3, [r7, #24]
34017e92:	601a      	str	r2, [r3, #0]
34017e94:	e022      	b.n	34017edc <XSPI_ConfigCmd+0x2f0>
34017e96:	bf00      	nop
34017e98:	3401eee4 	.word	0x3401eee4
34017e9c:	f0ffc0c0 	.word	0xf0ffc0c0
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
34017ea0:	69bb      	ldr	r3, [r7, #24]
34017ea2:	681b      	ldr	r3, [r3, #0]
34017ea4:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
34017ea8:	683b      	ldr	r3, [r7, #0]
34017eaa:	68d9      	ldr	r1, [r3, #12]
34017eac:	683b      	ldr	r3, [r7, #0]
34017eae:	695b      	ldr	r3, [r3, #20]
34017eb0:	4319      	orrs	r1, r3
34017eb2:	683b      	ldr	r3, [r7, #0]
34017eb4:	691b      	ldr	r3, [r3, #16]
34017eb6:	430b      	orrs	r3, r1
34017eb8:	431a      	orrs	r2, r3
34017eba:	69bb      	ldr	r3, [r7, #24]
34017ebc:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
34017ebe:	687b      	ldr	r3, [r7, #4]
34017ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017ec2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34017ec6:	d109      	bne.n	34017edc <XSPI_ConfigCmd+0x2f0>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
34017ec8:	683b      	ldr	r3, [r7, #0]
34017eca:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
34017ecc:	2b08      	cmp	r3, #8
34017ece:	d105      	bne.n	34017edc <XSPI_ConfigCmd+0x2f0>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
34017ed0:	69bb      	ldr	r3, [r7, #24]
34017ed2:	681b      	ldr	r3, [r3, #0]
34017ed4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
34017ed8:	69bb      	ldr	r3, [r7, #24]
34017eda:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
34017edc:	683b      	ldr	r3, [r7, #0]
34017ede:	689a      	ldr	r2, [r3, #8]
34017ee0:	693b      	ldr	r3, [r7, #16]
34017ee2:	601a      	str	r2, [r3, #0]
34017ee4:	e039      	b.n	34017f5a <XSPI_ConfigCmd+0x36e>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
34017ee6:	683b      	ldr	r3, [r7, #0]
34017ee8:	69db      	ldr	r3, [r3, #28]
34017eea:	2b00      	cmp	r3, #0
34017eec:	d030      	beq.n	34017f50 <XSPI_ConfigCmd+0x364>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017eee:	683b      	ldr	r3, [r7, #0]
34017ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017ef2:	2b00      	cmp	r3, #0
34017ef4:	d017      	beq.n	34017f26 <XSPI_ConfigCmd+0x33a>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
34017ef6:	69bb      	ldr	r3, [r7, #24]
34017ef8:	681b      	ldr	r3, [r3, #0]
34017efa:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
34017efe:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
34017f02:	683a      	ldr	r2, [r7, #0]
34017f04:	69d1      	ldr	r1, [r2, #28]
34017f06:	683a      	ldr	r2, [r7, #0]
34017f08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
34017f0a:	4311      	orrs	r1, r2
34017f0c:	683a      	ldr	r2, [r7, #0]
34017f0e:	6a12      	ldr	r2, [r2, #32]
34017f10:	4311      	orrs	r1, r2
34017f12:	683a      	ldr	r2, [r7, #0]
34017f14:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34017f16:	4311      	orrs	r1, r2
34017f18:	683a      	ldr	r2, [r7, #0]
34017f1a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
34017f1c:	430a      	orrs	r2, r1
34017f1e:	431a      	orrs	r2, r3
34017f20:	69bb      	ldr	r3, [r7, #24]
34017f22:	601a      	str	r2, [r3, #0]
34017f24:	e00e      	b.n	34017f44 <XSPI_ConfigCmd+0x358>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
34017f26:	69bb      	ldr	r3, [r7, #24]
34017f28:	681b      	ldr	r3, [r3, #0]
34017f2a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
34017f2e:	683b      	ldr	r3, [r7, #0]
34017f30:	69d9      	ldr	r1, [r3, #28]
34017f32:	683b      	ldr	r3, [r7, #0]
34017f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34017f36:	4319      	orrs	r1, r3
34017f38:	683b      	ldr	r3, [r7, #0]
34017f3a:	6a1b      	ldr	r3, [r3, #32]
34017f3c:	430b      	orrs	r3, r1
34017f3e:	431a      	orrs	r2, r3
34017f40:	69bb      	ldr	r3, [r7, #24]
34017f42:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
34017f44:	687b      	ldr	r3, [r7, #4]
34017f46:	681b      	ldr	r3, [r3, #0]
34017f48:	683a      	ldr	r2, [r7, #0]
34017f4a:	6992      	ldr	r2, [r2, #24]
34017f4c:	649a      	str	r2, [r3, #72]	@ 0x48
34017f4e:	e004      	b.n	34017f5a <XSPI_ConfigCmd+0x36e>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
34017f50:	2301      	movs	r3, #1
34017f52:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
34017f54:	687b      	ldr	r3, [r7, #4]
34017f56:	2208      	movs	r2, #8
34017f58:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
34017f5a:	7ffb      	ldrb	r3, [r7, #31]
}
34017f5c:	4618      	mov	r0, r3
34017f5e:	3720      	adds	r7, #32
34017f60:	46bd      	mov	sp, r7
34017f62:	bd80      	pop	{r7, pc}

34017f64 <CMW_CAMERA_GetDCMIPPHandle>:
static void CMW_CAMERA_PwrDown(void);
static int32_t CMW_CAMERA_SetPipe(DCMIPP_HandleTypeDef *hdcmipp, uint32_t pipe, CMW_DCMIPP_Conf_t *p_conf, uint32_t *pitch);
static int CMW_CAMERA_Probe_Sensor(CMW_Sensor_Init_t *initValues, CMW_Sensor_Name_t *sensorName);

DCMIPP_HandleTypeDef* CMW_CAMERA_GetDCMIPPHandle(void)
{
34017f64:	b480      	push	{r7}
34017f66:	af00      	add	r7, sp, #0
    return &hcamera_dcmipp;
34017f68:	4b02      	ldr	r3, [pc, #8]	@ (34017f74 <CMW_CAMERA_GetDCMIPPHandle+0x10>)
}
34017f6a:	4618      	mov	r0, r3
34017f6c:	46bd      	mov	sp, r7
34017f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
34017f72:	4770      	bx	lr
34017f74:	34020e64 	.word	0x34020e64

34017f78 <CMW_CAMERA_PIPE_VsyncEventCallback>:
 * @brief  Vsync Event callback on pipe
 * @param  Pipe  Pipe receiving the callback
 * @retval None
 */
__weak int CMW_CAMERA_PIPE_VsyncEventCallback(uint32_t pipe)
{
34017f78:	b480      	push	{r7}
34017f7a:	b083      	sub	sp, #12
34017f7c:	af00      	add	r7, sp, #0
34017f7e:	6078      	str	r0, [r7, #4]
  UNUSED(pipe);

  return HAL_OK;
34017f80:	2300      	movs	r3, #0
}
34017f82:	4618      	mov	r0, r3
34017f84:	370c      	adds	r7, #12
34017f86:	46bd      	mov	sp, r7
34017f88:	f85d 7b04 	ldr.w	r7, [sp], #4
34017f8c:	4770      	bx	lr

34017f8e <CMW_CAMERA_PIPE_FrameEventCallback>:
 * @brief  Frame Event callback on pipe
 * @param  Pipe  Pipe receiving the callback
 * @retval None
 */
__weak int CMW_CAMERA_PIPE_FrameEventCallback(uint32_t pipe)
{
34017f8e:	b480      	push	{r7}
34017f90:	b083      	sub	sp, #12
34017f92:	af00      	add	r7, sp, #0
34017f94:	6078      	str	r0, [r7, #4]
  UNUSED(pipe);

  return HAL_OK;
34017f96:	2300      	movs	r3, #0
}
34017f98:	4618      	mov	r0, r3
34017f9a:	370c      	adds	r7, #12
34017f9c:	46bd      	mov	sp, r7
34017f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
34017fa2:	4770      	bx	lr

34017fa4 <HAL_DCMIPP_PIPE_VsyncEventCallback>:
 * @param  hdcmipp DCMIPP device handle
 *         Pipe    Pipe receiving the callback
 * @retval None
 */
void HAL_DCMIPP_PIPE_VsyncEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
34017fa4:	b580      	push	{r7, lr}
34017fa6:	b082      	sub	sp, #8
34017fa8:	af00      	add	r7, sp, #0
34017faa:	6078      	str	r0, [r7, #4]
34017fac:	6039      	str	r1, [r7, #0]
  UNUSED(hdcmipp);
  if(Camera_Drv.VsyncEventCallback != NULL)
34017fae:	4b08      	ldr	r3, [pc, #32]	@ (34017fd0 <HAL_DCMIPP_PIPE_VsyncEventCallback+0x2c>)
34017fb0:	691b      	ldr	r3, [r3, #16]
34017fb2:	2b00      	cmp	r3, #0
34017fb4:	d004      	beq.n	34017fc0 <HAL_DCMIPP_PIPE_VsyncEventCallback+0x1c>
  {
      Camera_Drv.VsyncEventCallback(&camera_bsp, Pipe);
34017fb6:	4b06      	ldr	r3, [pc, #24]	@ (34017fd0 <HAL_DCMIPP_PIPE_VsyncEventCallback+0x2c>)
34017fb8:	691b      	ldr	r3, [r3, #16]
34017fba:	6839      	ldr	r1, [r7, #0]
34017fbc:	4805      	ldr	r0, [pc, #20]	@ (34017fd4 <HAL_DCMIPP_PIPE_VsyncEventCallback+0x30>)
34017fbe:	4798      	blx	r3
  }
  CMW_CAMERA_PIPE_VsyncEventCallback(Pipe);
34017fc0:	6838      	ldr	r0, [r7, #0]
34017fc2:	f7ff ffd9 	bl	34017f78 <CMW_CAMERA_PIPE_VsyncEventCallback>
}
34017fc6:	bf00      	nop
34017fc8:	3708      	adds	r7, #8
34017fca:	46bd      	mov	sp, r7
34017fcc:	bd80      	pop	{r7, pc}
34017fce:	bf00      	nop
34017fd0:	34020e70 	.word	0x34020e70
34017fd4:	34020ed8 	.word	0x34020ed8

34017fd8 <HAL_DCMIPP_PIPE_FrameEventCallback>:
 * @param  hdcmipp DCMIPP device handle
 *         Pipe    Pipe receiving the callback
 * @retval None
 */
void HAL_DCMIPP_PIPE_FrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
34017fd8:	b580      	push	{r7, lr}
34017fda:	b082      	sub	sp, #8
34017fdc:	af00      	add	r7, sp, #0
34017fde:	6078      	str	r0, [r7, #4]
34017fe0:	6039      	str	r1, [r7, #0]
  UNUSED(hdcmipp);
  if(Camera_Drv.FrameEventCallback != NULL)
34017fe2:	4b08      	ldr	r3, [pc, #32]	@ (34018004 <HAL_DCMIPP_PIPE_FrameEventCallback+0x2c>)
34017fe4:	695b      	ldr	r3, [r3, #20]
34017fe6:	2b00      	cmp	r3, #0
34017fe8:	d004      	beq.n	34017ff4 <HAL_DCMIPP_PIPE_FrameEventCallback+0x1c>
  {
      Camera_Drv.FrameEventCallback(&camera_bsp, Pipe);
34017fea:	4b06      	ldr	r3, [pc, #24]	@ (34018004 <HAL_DCMIPP_PIPE_FrameEventCallback+0x2c>)
34017fec:	695b      	ldr	r3, [r3, #20]
34017fee:	6839      	ldr	r1, [r7, #0]
34017ff0:	4805      	ldr	r0, [pc, #20]	@ (34018008 <HAL_DCMIPP_PIPE_FrameEventCallback+0x30>)
34017ff2:	4798      	blx	r3
  }
  CMW_CAMERA_PIPE_FrameEventCallback(Pipe);
34017ff4:	6838      	ldr	r0, [r7, #0]
34017ff6:	f7ff ffca 	bl	34017f8e <CMW_CAMERA_PIPE_FrameEventCallback>
}
34017ffa:	bf00      	nop
34017ffc:	3708      	adds	r7, #8
34017ffe:	46bd      	mov	sp, r7
34018000:	bd80      	pop	{r7, pc}
34018002:	bf00      	nop
34018004:	34020e70 	.word	0x34020e70
34018008:	34020ed8 	.word	0x34020ed8

3401800c <DMA2D_IRQHandler>:
                                   ctx->layers[0].size.height);
  assert(ret == HAL_OK);
}

void DMA2D_IRQHandler(void)
{
3401800c:	b580      	push	{r7, lr}
3401800e:	af00      	add	r7, sp, #0
  HAL_DMA2D_IRQHandler(dma2d_current);
34018010:	4b03      	ldr	r3, [pc, #12]	@ (34018020 <DMA2D_IRQHandler+0x14>)
34018012:	681b      	ldr	r3, [r3, #0]
34018014:	4618      	mov	r0, r3
34018016:	f7ed fcca 	bl	340059ae <HAL_DMA2D_IRQHandler>
}
3401801a:	bf00      	nop
3401801c:	bd80      	pop	{r7, pc}
3401801e:	bf00      	nop
34018020:	3402101c 	.word	0x3402101c

34018024 <spi_transfert_data_deinit>:
  ctx->len = w * h * 2;
  LCD_CS_LOW();
}

static void spi_transfert_data_deinit(struct scrl_spi_ctx *ctx)
{
34018024:	b480      	push	{r7}
34018026:	b083      	sub	sp, #12
34018028:	af00      	add	r7, sp, #0
3401802a:	6078      	str	r0, [r7, #4]
  LCD_CS_HIGH();
3401802c:	4b04      	ldr	r3, [pc, #16]	@ (34018040 <spi_transfert_data_deinit+0x1c>)
3401802e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34018032:	619a      	str	r2, [r3, #24]
}
34018034:	bf00      	nop
34018036:	370c      	adds	r7, #12
34018038:	46bd      	mov	sp, r7
3401803a:	f85d 7b04 	ldr.w	r7, [sp], #4
3401803e:	4770      	bx	lr
34018040:	56020c00 	.word	0x56020c00

34018044 <spi_transfert_data_chunck_start>:

static void spi_transfert_data_chunck_start(struct scrl_spi_ctx *ctx)
{
34018044:	b580      	push	{r7, lr}
34018046:	b084      	sub	sp, #16
34018048:	af00      	add	r7, sp, #0
3401804a:	6078      	str	r0, [r7, #4]
  uint16_t size = MIN(ctx->len, 63 * 1024);
3401804c:	687b      	ldr	r3, [r7, #4]
3401804e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34018052:	f5b3 4f7c 	cmp.w	r3, #64512	@ 0xfc00
34018056:	bfa8      	it	ge
34018058:	f44f 437c 	movge.w	r3, #64512	@ 0xfc00
3401805c:	81fb      	strh	r3, [r7, #14]
  int ret;

  ret = HAL_SPI_Transmit_DMA(&hspi, ctx->data, size);
3401805e:	687b      	ldr	r3, [r7, #4]
34018060:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34018064:	89fa      	ldrh	r2, [r7, #14]
34018066:	4619      	mov	r1, r3
34018068:	4810      	ldr	r0, [pc, #64]	@ (340180ac <spi_transfert_data_chunck_start+0x68>)
3401806a:	f7fd f893 	bl	34015194 <HAL_SPI_Transmit_DMA>
3401806e:	4603      	mov	r3, r0
34018070:	60bb      	str	r3, [r7, #8]
  assert(ret == HAL_OK);
34018072:	68bb      	ldr	r3, [r7, #8]
34018074:	2b00      	cmp	r3, #0
34018076:	d005      	beq.n	34018084 <spi_transfert_data_chunck_start+0x40>
34018078:	4b0d      	ldr	r3, [pc, #52]	@ (340180b0 <spi_transfert_data_chunck_start+0x6c>)
3401807a:	4a0e      	ldr	r2, [pc, #56]	@ (340180b4 <spi_transfert_data_chunck_start+0x70>)
3401807c:	219e      	movs	r1, #158	@ 0x9e
3401807e:	480e      	ldr	r0, [pc, #56]	@ (340180b8 <spi_transfert_data_chunck_start+0x74>)
34018080:	f003 faba 	bl	3401b5f8 <__assert_func>

  ctx->len -= size;
34018084:	687b      	ldr	r3, [r7, #4]
34018086:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3401808a:	89fb      	ldrh	r3, [r7, #14]
3401808c:	1ad2      	subs	r2, r2, r3
3401808e:	687b      	ldr	r3, [r7, #4]
34018090:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  ctx->data += size;
34018094:	687b      	ldr	r3, [r7, #4]
34018096:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3401809a:	89fb      	ldrh	r3, [r7, #14]
3401809c:	441a      	add	r2, r3
3401809e:	687b      	ldr	r3, [r7, #4]
340180a0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
340180a4:	bf00      	nop
340180a6:	3710      	adds	r7, #16
340180a8:	46bd      	mov	sp, r7
340180aa:	bd80      	pop	{r7, pc}
340180ac:	340210d8 	.word	0x340210d8
340180b0:	3401ef90 	.word	0x3401ef90
340180b4:	3401fe04 	.word	0x3401fe04
340180b8:	3401efa0 	.word	0x3401efa0

340180bc <HAL_SPI_TxCpltCallback>:
  ret = xSemaphoreGive(ctx->dma_sem);
  assert(ret == pdTRUE);
}
#else
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
340180bc:	b580      	push	{r7, lr}
340180be:	b084      	sub	sp, #16
340180c0:	af00      	add	r7, sp, #0
340180c2:	6078      	str	r0, [r7, #4]
  struct scrl_spi_ctx *ctx = &scrl_ctx;
340180c4:	4b0a      	ldr	r3, [pc, #40]	@ (340180f0 <HAL_SPI_TxCpltCallback+0x34>)
340180c6:	60fb      	str	r3, [r7, #12]

  if (ctx->len) {
340180c8:	68fb      	ldr	r3, [r7, #12]
340180ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
340180ce:	2b00      	cmp	r3, #0
340180d0:	d003      	beq.n	340180da <HAL_SPI_TxCpltCallback+0x1e>
    spi_transfert_data_chunck_start(ctx);
340180d2:	68f8      	ldr	r0, [r7, #12]
340180d4:	f7ff ffb6 	bl	34018044 <spi_transfert_data_chunck_start>
  } else {
    spi_transfert_data_deinit(ctx);
    ctx->is_screen_ready_to_update = 1;
  }
}
340180d8:	e006      	b.n	340180e8 <HAL_SPI_TxCpltCallback+0x2c>
    spi_transfert_data_deinit(ctx);
340180da:	68f8      	ldr	r0, [r7, #12]
340180dc:	f7ff ffa2 	bl	34018024 <spi_transfert_data_deinit>
    ctx->is_screen_ready_to_update = 1;
340180e0:	68fb      	ldr	r3, [r7, #12]
340180e2:	2201      	movs	r2, #1
340180e4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
}
340180e8:	bf00      	nop
340180ea:	3710      	adds	r7, #16
340180ec:	46bd      	mov	sp, r7
340180ee:	bd80      	pop	{r7, pc}
340180f0:	34021020 	.word	0x34021020

340180f4 <HAL_SPI_ErrorCallback>:
#endif

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
340180f4:	b580      	push	{r7, lr}
340180f6:	b082      	sub	sp, #8
340180f8:	af00      	add	r7, sp, #0
340180fa:	6078      	str	r0, [r7, #4]
  assert(0);
340180fc:	4b03      	ldr	r3, [pc, #12]	@ (3401810c <HAL_SPI_ErrorCallback+0x18>)
340180fe:	4a04      	ldr	r2, [pc, #16]	@ (34018110 <HAL_SPI_ErrorCallback+0x1c>)
34018100:	f44f 7123 	mov.w	r1, #652	@ 0x28c
34018104:	4803      	ldr	r0, [pc, #12]	@ (34018114 <HAL_SPI_ErrorCallback+0x20>)
34018106:	f003 fa77 	bl	3401b5f8 <__assert_func>
3401810a:	bf00      	nop
3401810c:	3401f028 	.word	0x3401f028
34018110:	3401fe24 	.word	0x3401fe24
34018114:	3401efa0 	.word	0x3401efa0

34018118 <SPI5_IRQHandler>:
}

void SPI5_IRQHandler(void)
{
34018118:	b580      	push	{r7, lr}
3401811a:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
3401811c:	4802      	ldr	r0, [pc, #8]	@ (34018128 <SPI5_IRQHandler+0x10>)
3401811e:	f7fd fa17 	bl	34015550 <HAL_SPI_IRQHandler>
}
34018122:	bf00      	nop
34018124:	bd80      	pop	{r7, pc}
34018126:	bf00      	nop
34018128:	340210d8 	.word	0x340210d8

3401812c <HPDMA1_Channel12_IRQHandler>:

void HPDMA1_Channel12_IRQHandler(void)
{
3401812c:	b580      	push	{r7, lr}
3401812e:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma);
34018130:	4802      	ldr	r0, [pc, #8]	@ (3401813c <HPDMA1_Channel12_IRQHandler+0x10>)
34018132:	f7ed faa2 	bl	3400567a <HAL_DMA_IRQHandler>
}
34018136:	bf00      	nop
34018138:	bd80      	pop	{r7, pc}
3401813a:	bf00      	nop
3401813c:	34021168 	.word	0x34021168

34018140 <LL_Streng_len>:
  {
    return conf->addr_base.p + conf->offset_limit;
  }

  static inline uint32_t LL_Streng_len(const LL_Streng_TensorInitTypeDef *conf)
  {
34018140:	b480      	push	{r7}
34018142:	b083      	sub	sp, #12
34018144:	af00      	add	r7, sp, #0
34018146:	6078      	str	r0, [r7, #4]
    return conf->offset_end - conf->offset_start;
34018148:	687b      	ldr	r3, [r7, #4]
3401814a:	68da      	ldr	r2, [r3, #12]
3401814c:	687b      	ldr	r3, [r7, #4]
3401814e:	689b      	ldr	r3, [r3, #8]
34018150:	1ad3      	subs	r3, r2, r3
  }
34018152:	4618      	mov	r0, r3
34018154:	370c      	adds	r7, #12
34018156:	46bd      	mov	sp, r7
34018158:	f85d 7b04 	ldr.w	r7, [sp], #4
3401815c:	4770      	bx	lr
	...

34018160 <ll_aton_static_checks>:
 *  Used to exit from LL_Streng_Wait() in case epoch locks
 * @{
 */

static inline void ll_aton_static_checks(void)
{
34018160:	b580      	push	{r7, lr}
34018162:	b082      	sub	sp, #8
34018164:	af02      	add	r7, sp, #8
  static char done = 0;

  if (done != 0)
34018166:	4b27      	ldr	r3, [pc, #156]	@ (34018204 <ll_aton_static_checks+0xa4>)
34018168:	781b      	ldrb	r3, [r3, #0]
3401816a:	2b00      	cmp	r3, #0
3401816c:	d146      	bne.n	340181fc <ll_aton_static_checks+0x9c>
    return;
  done = 1;
3401816e:	4b25      	ldr	r3, [pc, #148]	@ (34018204 <ll_aton_static_checks+0xa4>)
34018170:	2201      	movs	r2, #1
34018172:	701a      	strb	r2, [r3, #0]
  LL_ATON_ASSERT(ATONN_CONST_SRCPORT(S, J, U, I, P) == __atonn_getSrcPortID(S, J, U, I, P))
#define ASSERT_ATONN_DSTPORT(S, J, U, I, P)                                                                            \
  LL_ATON_ASSERT(ATONN_CONST_DSTPORT(S, J, U, I, P) == __atonn_getDstPortID(S, J, U, I, P))

#if ATON_STRENG_NUM > 1
  ASSERT_ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0);
34018174:	2300      	movs	r3, #0
34018176:	9300      	str	r3, [sp, #0]
34018178:	2301      	movs	r3, #1
3401817a:	2200      	movs	r2, #0
3401817c:	2100      	movs	r1, #0
3401817e:	2000      	movs	r0, #0
34018180:	f001 fa56 	bl	34019630 <__atonn_getSrcPortID>
34018184:	4603      	mov	r3, r0
34018186:	2b01      	cmp	r3, #1
34018188:	d005      	beq.n	34018196 <ll_aton_static_checks+0x36>
3401818a:	4b1f      	ldr	r3, [pc, #124]	@ (34018208 <ll_aton_static_checks+0xa8>)
3401818c:	4a1f      	ldr	r2, [pc, #124]	@ (3401820c <ll_aton_static_checks+0xac>)
3401818e:	214c      	movs	r1, #76	@ 0x4c
34018190:	481f      	ldr	r0, [pc, #124]	@ (34018210 <ll_aton_static_checks+0xb0>)
34018192:	f003 fa31 	bl	3401b5f8 <__assert_func>
  ASSERT_ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0);
34018196:	2300      	movs	r3, #0
34018198:	9300      	str	r3, [sp, #0]
3401819a:	2301      	movs	r3, #1
3401819c:	2200      	movs	r2, #0
3401819e:	2100      	movs	r1, #0
340181a0:	2000      	movs	r0, #0
340181a2:	f001 fb35 	bl	34019810 <__atonn_getDstPortID>
340181a6:	4603      	mov	r3, r0
340181a8:	2b0c      	cmp	r3, #12
340181aa:	d005      	beq.n	340181b8 <ll_aton_static_checks+0x58>
340181ac:	4b19      	ldr	r3, [pc, #100]	@ (34018214 <ll_aton_static_checks+0xb4>)
340181ae:	4a17      	ldr	r2, [pc, #92]	@ (3401820c <ll_aton_static_checks+0xac>)
340181b0:	214d      	movs	r1, #77	@ 0x4d
340181b2:	4817      	ldr	r0, [pc, #92]	@ (34018210 <ll_aton_static_checks+0xb0>)
340181b4:	f003 fa20 	bl	3401b5f8 <__assert_func>
#endif
#if ATON_STRENG_NUM > 2
  ASSERT_ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0);
340181b8:	2300      	movs	r3, #0
340181ba:	9300      	str	r3, [sp, #0]
340181bc:	2302      	movs	r3, #2
340181be:	2200      	movs	r2, #0
340181c0:	2100      	movs	r1, #0
340181c2:	2000      	movs	r0, #0
340181c4:	f001 fa34 	bl	34019630 <__atonn_getSrcPortID>
340181c8:	4603      	mov	r3, r0
340181ca:	2b02      	cmp	r3, #2
340181cc:	d005      	beq.n	340181da <ll_aton_static_checks+0x7a>
340181ce:	4b12      	ldr	r3, [pc, #72]	@ (34018218 <ll_aton_static_checks+0xb8>)
340181d0:	4a0e      	ldr	r2, [pc, #56]	@ (3401820c <ll_aton_static_checks+0xac>)
340181d2:	2150      	movs	r1, #80	@ 0x50
340181d4:	480e      	ldr	r0, [pc, #56]	@ (34018210 <ll_aton_static_checks+0xb0>)
340181d6:	f003 fa0f 	bl	3401b5f8 <__assert_func>
  ASSERT_ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0);
340181da:	2300      	movs	r3, #0
340181dc:	9300      	str	r3, [sp, #0]
340181de:	2302      	movs	r3, #2
340181e0:	2200      	movs	r2, #0
340181e2:	2100      	movs	r1, #0
340181e4:	2000      	movs	r0, #0
340181e6:	f001 fb13 	bl	34019810 <__atonn_getDstPortID>
340181ea:	4603      	mov	r3, r0
340181ec:	2b10      	cmp	r3, #16
340181ee:	d006      	beq.n	340181fe <ll_aton_static_checks+0x9e>
340181f0:	4b0a      	ldr	r3, [pc, #40]	@ (3401821c <ll_aton_static_checks+0xbc>)
340181f2:	4a06      	ldr	r2, [pc, #24]	@ (3401820c <ll_aton_static_checks+0xac>)
340181f4:	2151      	movs	r1, #81	@ 0x51
340181f6:	4806      	ldr	r0, [pc, #24]	@ (34018210 <ll_aton_static_checks+0xb0>)
340181f8:	f003 f9fe 	bl	3401b5f8 <__assert_func>
    return;
340181fc:	bf00      	nop

#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_EC_TRACE)

#undef ASSERT_ATONN_SRCPORT
#undef ASSERT_ATONN_DSTPORT
}
340181fe:	46bd      	mov	sp, r7
34018200:	bd80      	pop	{r7, pc}
34018202:	bf00      	nop
34018204:	340211f0 	.word	0x340211f0
34018208:	3401f038 	.word	0x3401f038
3401820c:	3401fe4c 	.word	0x3401fe4c
34018210:	3401f074 	.word	0x3401f074
34018214:	3401f104 	.word	0x3401f104
34018218:	3401f150 	.word	0x3401f150
3401821c:	3401f18c 	.word	0x3401f18c

34018220 <LL_ATON_Init>:
/**
 * @brief  ATON global initialization. Initializes clocks and bus interfaces. Must be called before anything else
 * @retval Always zero
 */
int LL_ATON_Init(void)
{
34018220:	b590      	push	{r4, r7, lr}
34018222:	b08b      	sub	sp, #44	@ 0x2c
34018224:	af08      	add	r7, sp, #32
  uint32_t t;
  int i;

  ll_aton_static_checks();
34018226:	f7ff ff9b 	bl	34018160 <ll_aton_static_checks>

  /* Clear pipeline */
  t = ATON_CLKCTRL_CTRL_GET(0);
3401822a:	4b97      	ldr	r3, [pc, #604]	@ (34018488 <LL_ATON_Init+0x268>)
3401822c:	681b      	ldr	r3, [r3, #0]
3401822e:	607b      	str	r3, [r7, #4]
  t = ATON_CLKCTRL_CTRL_SET_CLR(t, 1);
34018230:	687b      	ldr	r3, [r7, #4]
34018232:	f043 0302 	orr.w	r3, r3, #2
34018236:	607b      	str	r3, [r7, #4]
  ATON_CLKCTRL_CTRL_SET(0, t);
34018238:	4a93      	ldr	r2, [pc, #588]	@ (34018488 <LL_ATON_Init+0x268>)
3401823a:	687b      	ldr	r3, [r7, #4]
3401823c:	6013      	str	r3, [r2, #0]

  /* Enable all ATON clocks */
  ATON_CLKCTRL_CTRL_SET(0, 1);
3401823e:	4b92      	ldr	r3, [pc, #584]	@ (34018488 <LL_ATON_Init+0x268>)
34018240:	2201      	movs	r2, #1
34018242:	601a      	str	r2, [r3, #0]
  ATON_CLKCTRL_AGATES0_SET(0, 0xffffffff);
34018244:	4b91      	ldr	r3, [pc, #580]	@ (3401848c <LL_ATON_Init+0x26c>)
34018246:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
3401824a:	601a      	str	r2, [r3, #0]
  ATON_CLKCTRL_AGATES1_SET(0, 0xffffffff);
3401824c:	4b90      	ldr	r3, [pc, #576]	@ (34018490 <LL_ATON_Init+0x270>)
3401824e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
34018252:	601a      	str	r2, [r3, #0]

#if (LL_ATON_ENABLE_CLOCK_GATING == 1)
#if (LL_ATON_PLATFORM == LL_ATON_PLAT_EC_TRACE)
  ATON_CLKCTRL_BGATES_SET(0, (1 << ATON_EPOCHCTRL_CLKB_CLK(0)));
#else
  ATON_CLKCTRL_BGATES_SET(0, 0x0);
34018254:	4b8f      	ldr	r3, [pc, #572]	@ (34018494 <LL_ATON_Init+0x274>)
34018256:	2200      	movs	r2, #0
34018258:	601a      	str	r2, [r3, #0]
#ifdef ATON_CLKCTRL_BGATES1_OFFSET
  ATON_CLKCTRL_BGATES1_SET(0, 0xffffffff);
#endif

  /* Check that RTL and ATON.h match. Only check first unit */
  ASSERT_UNITS_VERS_W_MSG(STRENG, t);
3401825a:	4b8f      	ldr	r3, [pc, #572]	@ (34018498 <LL_ATON_Init+0x278>)
3401825c:	681b      	ldr	r3, [r3, #0]
3401825e:	607b      	str	r3, [r7, #4]
34018260:	687b      	ldr	r3, [r7, #4]
34018262:	2b00      	cmp	r3, #0
34018264:	d0f9      	beq.n	3401825a <LL_ATON_Init+0x3a>
34018266:	687b      	ldr	r3, [r7, #4]
34018268:	b2db      	uxtb	r3, r3
3401826a:	2b01      	cmp	r3, #1
3401826c:	d10a      	bne.n	34018284 <LL_ATON_Init+0x64>
3401826e:	687b      	ldr	r3, [r7, #4]
34018270:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018274:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
34018278:	d104      	bne.n	34018284 <LL_ATON_Init+0x64>
3401827a:	687b      	ldr	r3, [r7, #4]
3401827c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018280:	2b00      	cmp	r3, #0
34018282:	d02f      	beq.n	340182e4 <LL_ATON_Init+0xc4>
34018284:	f004 fbf6 	bl	3401ca74 <__errno>
34018288:	4603      	mov	r3, r0
3401828a:	681b      	ldr	r3, [r3, #0]
3401828c:	2b00      	cmp	r3, #0
3401828e:	d008      	beq.n	340182a2 <LL_ATON_Init+0x82>
34018290:	f004 fbf0 	bl	3401ca74 <__errno>
34018294:	4603      	mov	r3, r0
34018296:	681b      	ldr	r3, [r3, #0]
34018298:	4618      	mov	r0, r3
3401829a:	f004 fb85 	bl	3401c9a8 <strerror>
3401829e:	4603      	mov	r3, r0
340182a0:	e000      	b.n	340182a4 <LL_ATON_Init+0x84>
340182a2:	4b7e      	ldr	r3, [pc, #504]	@ (3401849c <LL_ATON_Init+0x27c>)
340182a4:	687a      	ldr	r2, [r7, #4]
340182a6:	b2d2      	uxtb	r2, r2
340182a8:	6879      	ldr	r1, [r7, #4]
340182aa:	0b09      	lsrs	r1, r1, #12
340182ac:	f001 010f 	and.w	r1, r1, #15
340182b0:	6878      	ldr	r0, [r7, #4]
340182b2:	0a00      	lsrs	r0, r0, #8
340182b4:	f000 000f 	and.w	r0, r0, #15
340182b8:	2400      	movs	r4, #0
340182ba:	9406      	str	r4, [sp, #24]
340182bc:	2405      	movs	r4, #5
340182be:	9405      	str	r4, [sp, #20]
340182c0:	2401      	movs	r4, #1
340182c2:	9404      	str	r4, [sp, #16]
340182c4:	9003      	str	r0, [sp, #12]
340182c6:	9102      	str	r1, [sp, #8]
340182c8:	9201      	str	r2, [sp, #4]
340182ca:	4a75      	ldr	r2, [pc, #468]	@ (340184a0 <LL_ATON_Init+0x280>)
340182cc:	9200      	str	r2, [sp, #0]
340182ce:	22c7      	movs	r2, #199	@ 0xc7
340182d0:	4974      	ldr	r1, [pc, #464]	@ (340184a4 <LL_ATON_Init+0x284>)
340182d2:	4875      	ldr	r0, [pc, #468]	@ (340184a8 <LL_ATON_Init+0x288>)
340182d4:	f004 f832 	bl	3401c33c <iprintf>
340182d8:	4b74      	ldr	r3, [pc, #464]	@ (340184ac <LL_ATON_Init+0x28c>)
340182da:	4a75      	ldr	r2, [pc, #468]	@ (340184b0 <LL_ATON_Init+0x290>)
340182dc:	21c7      	movs	r1, #199	@ 0xc7
340182de:	4871      	ldr	r0, [pc, #452]	@ (340184a4 <LL_ATON_Init+0x284>)
340182e0:	f003 f98a 	bl	3401b5f8 <__assert_func>

#ifdef ATON_CONVACC_NUM
  ASSERT_UNITS_VERS_W_MSG(CONVACC, t);
340182e4:	4b73      	ldr	r3, [pc, #460]	@ (340184b4 <LL_ATON_Init+0x294>)
340182e6:	681b      	ldr	r3, [r3, #0]
340182e8:	607b      	str	r3, [r7, #4]
340182ea:	687b      	ldr	r3, [r7, #4]
340182ec:	2b00      	cmp	r3, #0
340182ee:	d0f9      	beq.n	340182e4 <LL_ATON_Init+0xc4>
340182f0:	687b      	ldr	r3, [r7, #4]
340182f2:	b2db      	uxtb	r3, r3
340182f4:	2b17      	cmp	r3, #23
340182f6:	d10b      	bne.n	34018310 <LL_ATON_Init+0xf0>
340182f8:	687b      	ldr	r3, [r7, #4]
340182fa:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
340182fe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
34018302:	d105      	bne.n	34018310 <LL_ATON_Init+0xf0>
34018304:	687b      	ldr	r3, [r7, #4]
34018306:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
3401830a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3401830e:	d02f      	beq.n	34018370 <LL_ATON_Init+0x150>
34018310:	f004 fbb0 	bl	3401ca74 <__errno>
34018314:	4603      	mov	r3, r0
34018316:	681b      	ldr	r3, [r3, #0]
34018318:	2b00      	cmp	r3, #0
3401831a:	d008      	beq.n	3401832e <LL_ATON_Init+0x10e>
3401831c:	f004 fbaa 	bl	3401ca74 <__errno>
34018320:	4603      	mov	r3, r0
34018322:	681b      	ldr	r3, [r3, #0]
34018324:	4618      	mov	r0, r3
34018326:	f004 fb3f 	bl	3401c9a8 <strerror>
3401832a:	4603      	mov	r3, r0
3401832c:	e000      	b.n	34018330 <LL_ATON_Init+0x110>
3401832e:	4b5b      	ldr	r3, [pc, #364]	@ (3401849c <LL_ATON_Init+0x27c>)
34018330:	687a      	ldr	r2, [r7, #4]
34018332:	b2d2      	uxtb	r2, r2
34018334:	6879      	ldr	r1, [r7, #4]
34018336:	0b09      	lsrs	r1, r1, #12
34018338:	f001 010f 	and.w	r1, r1, #15
3401833c:	6878      	ldr	r0, [r7, #4]
3401833e:	0a00      	lsrs	r0, r0, #8
34018340:	f000 000f 	and.w	r0, r0, #15
34018344:	2401      	movs	r4, #1
34018346:	9406      	str	r4, [sp, #24]
34018348:	2405      	movs	r4, #5
3401834a:	9405      	str	r4, [sp, #20]
3401834c:	2417      	movs	r4, #23
3401834e:	9404      	str	r4, [sp, #16]
34018350:	9003      	str	r0, [sp, #12]
34018352:	9102      	str	r1, [sp, #8]
34018354:	9201      	str	r2, [sp, #4]
34018356:	4a58      	ldr	r2, [pc, #352]	@ (340184b8 <LL_ATON_Init+0x298>)
34018358:	9200      	str	r2, [sp, #0]
3401835a:	22ca      	movs	r2, #202	@ 0xca
3401835c:	4951      	ldr	r1, [pc, #324]	@ (340184a4 <LL_ATON_Init+0x284>)
3401835e:	4852      	ldr	r0, [pc, #328]	@ (340184a8 <LL_ATON_Init+0x288>)
34018360:	f003 ffec 	bl	3401c33c <iprintf>
34018364:	4b51      	ldr	r3, [pc, #324]	@ (340184ac <LL_ATON_Init+0x28c>)
34018366:	4a52      	ldr	r2, [pc, #328]	@ (340184b0 <LL_ATON_Init+0x290>)
34018368:	21ca      	movs	r1, #202	@ 0xca
3401836a:	484e      	ldr	r0, [pc, #312]	@ (340184a4 <LL_ATON_Init+0x284>)
3401836c:	f003 f944 	bl	3401b5f8 <__assert_func>
#endif

#ifdef ATON_POOL_NUM
  ASSERT_UNITS_VERS_W_MSG(POOL, t);
34018370:	4b52      	ldr	r3, [pc, #328]	@ (340184bc <LL_ATON_Init+0x29c>)
34018372:	681b      	ldr	r3, [r3, #0]
34018374:	607b      	str	r3, [r7, #4]
34018376:	687b      	ldr	r3, [r7, #4]
34018378:	2b00      	cmp	r3, #0
3401837a:	d0f9      	beq.n	34018370 <LL_ATON_Init+0x150>
3401837c:	687b      	ldr	r3, [r7, #4]
3401837e:	b2db      	uxtb	r3, r3
34018380:	2b1c      	cmp	r3, #28
34018382:	d10b      	bne.n	3401839c <LL_ATON_Init+0x17c>
34018384:	687b      	ldr	r3, [r7, #4]
34018386:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
3401838a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3401838e:	d105      	bne.n	3401839c <LL_ATON_Init+0x17c>
34018390:	687b      	ldr	r3, [r7, #4]
34018392:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018396:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3401839a:	d02f      	beq.n	340183fc <LL_ATON_Init+0x1dc>
3401839c:	f004 fb6a 	bl	3401ca74 <__errno>
340183a0:	4603      	mov	r3, r0
340183a2:	681b      	ldr	r3, [r3, #0]
340183a4:	2b00      	cmp	r3, #0
340183a6:	d008      	beq.n	340183ba <LL_ATON_Init+0x19a>
340183a8:	f004 fb64 	bl	3401ca74 <__errno>
340183ac:	4603      	mov	r3, r0
340183ae:	681b      	ldr	r3, [r3, #0]
340183b0:	4618      	mov	r0, r3
340183b2:	f004 faf9 	bl	3401c9a8 <strerror>
340183b6:	4603      	mov	r3, r0
340183b8:	e000      	b.n	340183bc <LL_ATON_Init+0x19c>
340183ba:	4b38      	ldr	r3, [pc, #224]	@ (3401849c <LL_ATON_Init+0x27c>)
340183bc:	687a      	ldr	r2, [r7, #4]
340183be:	b2d2      	uxtb	r2, r2
340183c0:	6879      	ldr	r1, [r7, #4]
340183c2:	0b09      	lsrs	r1, r1, #12
340183c4:	f001 010f 	and.w	r1, r1, #15
340183c8:	6878      	ldr	r0, [r7, #4]
340183ca:	0a00      	lsrs	r0, r0, #8
340183cc:	f000 000f 	and.w	r0, r0, #15
340183d0:	2401      	movs	r4, #1
340183d2:	9406      	str	r4, [sp, #24]
340183d4:	2401      	movs	r4, #1
340183d6:	9405      	str	r4, [sp, #20]
340183d8:	241c      	movs	r4, #28
340183da:	9404      	str	r4, [sp, #16]
340183dc:	9003      	str	r0, [sp, #12]
340183de:	9102      	str	r1, [sp, #8]
340183e0:	9201      	str	r2, [sp, #4]
340183e2:	4a37      	ldr	r2, [pc, #220]	@ (340184c0 <LL_ATON_Init+0x2a0>)
340183e4:	9200      	str	r2, [sp, #0]
340183e6:	22ce      	movs	r2, #206	@ 0xce
340183e8:	492e      	ldr	r1, [pc, #184]	@ (340184a4 <LL_ATON_Init+0x284>)
340183ea:	482f      	ldr	r0, [pc, #188]	@ (340184a8 <LL_ATON_Init+0x288>)
340183ec:	f003 ffa6 	bl	3401c33c <iprintf>
340183f0:	4b2e      	ldr	r3, [pc, #184]	@ (340184ac <LL_ATON_Init+0x28c>)
340183f2:	4a2f      	ldr	r2, [pc, #188]	@ (340184b0 <LL_ATON_Init+0x290>)
340183f4:	21ce      	movs	r1, #206	@ 0xce
340183f6:	482b      	ldr	r0, [pc, #172]	@ (340184a4 <LL_ATON_Init+0x284>)
340183f8:	f003 f8fe 	bl	3401b5f8 <__assert_func>
#endif

#ifdef ATON_ARITH_NUM
  ASSERT_UNITS_VERS_W_MSG(ARITH, t);
340183fc:	4b31      	ldr	r3, [pc, #196]	@ (340184c4 <LL_ATON_Init+0x2a4>)
340183fe:	681b      	ldr	r3, [r3, #0]
34018400:	607b      	str	r3, [r7, #4]
34018402:	687b      	ldr	r3, [r7, #4]
34018404:	2b00      	cmp	r3, #0
34018406:	d0f9      	beq.n	340183fc <LL_ATON_Init+0x1dc>
34018408:	687b      	ldr	r3, [r7, #4]
3401840a:	b2db      	uxtb	r3, r3
3401840c:	2b1a      	cmp	r3, #26
3401840e:	d10a      	bne.n	34018426 <LL_ATON_Init+0x206>
34018410:	687b      	ldr	r3, [r7, #4]
34018412:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3401841a:	d104      	bne.n	34018426 <LL_ATON_Init+0x206>
3401841c:	687b      	ldr	r3, [r7, #4]
3401841e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018422:	2b00      	cmp	r3, #0
34018424:	d052      	beq.n	340184cc <LL_ATON_Init+0x2ac>
34018426:	f004 fb25 	bl	3401ca74 <__errno>
3401842a:	4603      	mov	r3, r0
3401842c:	681b      	ldr	r3, [r3, #0]
3401842e:	2b00      	cmp	r3, #0
34018430:	d008      	beq.n	34018444 <LL_ATON_Init+0x224>
34018432:	f004 fb1f 	bl	3401ca74 <__errno>
34018436:	4603      	mov	r3, r0
34018438:	681b      	ldr	r3, [r3, #0]
3401843a:	4618      	mov	r0, r3
3401843c:	f004 fab4 	bl	3401c9a8 <strerror>
34018440:	4603      	mov	r3, r0
34018442:	e000      	b.n	34018446 <LL_ATON_Init+0x226>
34018444:	4b15      	ldr	r3, [pc, #84]	@ (3401849c <LL_ATON_Init+0x27c>)
34018446:	687a      	ldr	r2, [r7, #4]
34018448:	b2d2      	uxtb	r2, r2
3401844a:	6879      	ldr	r1, [r7, #4]
3401844c:	0b09      	lsrs	r1, r1, #12
3401844e:	f001 010f 	and.w	r1, r1, #15
34018452:	6878      	ldr	r0, [r7, #4]
34018454:	0a00      	lsrs	r0, r0, #8
34018456:	f000 000f 	and.w	r0, r0, #15
3401845a:	2400      	movs	r4, #0
3401845c:	9406      	str	r4, [sp, #24]
3401845e:	2401      	movs	r4, #1
34018460:	9405      	str	r4, [sp, #20]
34018462:	241a      	movs	r4, #26
34018464:	9404      	str	r4, [sp, #16]
34018466:	9003      	str	r0, [sp, #12]
34018468:	9102      	str	r1, [sp, #8]
3401846a:	9201      	str	r2, [sp, #4]
3401846c:	4a16      	ldr	r2, [pc, #88]	@ (340184c8 <LL_ATON_Init+0x2a8>)
3401846e:	9200      	str	r2, [sp, #0]
34018470:	22d2      	movs	r2, #210	@ 0xd2
34018472:	490c      	ldr	r1, [pc, #48]	@ (340184a4 <LL_ATON_Init+0x284>)
34018474:	480c      	ldr	r0, [pc, #48]	@ (340184a8 <LL_ATON_Init+0x288>)
34018476:	f003 ff61 	bl	3401c33c <iprintf>
3401847a:	4b0c      	ldr	r3, [pc, #48]	@ (340184ac <LL_ATON_Init+0x28c>)
3401847c:	4a0c      	ldr	r2, [pc, #48]	@ (340184b0 <LL_ATON_Init+0x290>)
3401847e:	21d2      	movs	r1, #210	@ 0xd2
34018480:	4808      	ldr	r0, [pc, #32]	@ (340184a4 <LL_ATON_Init+0x284>)
34018482:	f003 f8b9 	bl	3401b5f8 <__assert_func>
34018486:	bf00      	nop
34018488:	580e0000 	.word	0x580e0000
3401848c:	580e0008 	.word	0x580e0008
34018490:	580e000c 	.word	0x580e000c
34018494:	580e0010 	.word	0x580e0010
34018498:	580e5004 	.word	0x580e5004
3401849c:	3401f1d8 	.word	0x3401f1d8
340184a0:	3401f244 	.word	0x3401f244
340184a4:	3401f074 	.word	0x3401f074
340184a8:	3401f1e0 	.word	0x3401f1e0
340184ac:	3401f24c 	.word	0x3401f24c
340184b0:	3401fe3c 	.word	0x3401fe3c
340184b4:	580ef004 	.word	0x580ef004
340184b8:	3401f250 	.word	0x3401f250
340184bc:	580fb004 	.word	0x580fb004
340184c0:	3401f258 	.word	0x3401f258
340184c4:	580f7004 	.word	0x580f7004
340184c8:	3401f260 	.word	0x3401f260
#endif

#ifdef ATON_ACTIV_NUM
  ASSERT_UNITS_VERS_W_MSG(ACTIV, t);
340184cc:	4b9e      	ldr	r3, [pc, #632]	@ (34018748 <LL_ATON_Init+0x528>)
340184ce:	681b      	ldr	r3, [r3, #0]
340184d0:	607b      	str	r3, [r7, #4]
340184d2:	687b      	ldr	r3, [r7, #4]
340184d4:	2b00      	cmp	r3, #0
340184d6:	d0f9      	beq.n	340184cc <LL_ATON_Init+0x2ac>
340184d8:	687b      	ldr	r3, [r7, #4]
340184da:	b2db      	uxtb	r3, r3
340184dc:	2b1b      	cmp	r3, #27
340184de:	d10b      	bne.n	340184f8 <LL_ATON_Init+0x2d8>
340184e0:	687b      	ldr	r3, [r7, #4]
340184e2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
340184e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
340184ea:	d105      	bne.n	340184f8 <LL_ATON_Init+0x2d8>
340184ec:	687b      	ldr	r3, [r7, #4]
340184ee:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
340184f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340184f6:	d02f      	beq.n	34018558 <LL_ATON_Init+0x338>
340184f8:	f004 fabc 	bl	3401ca74 <__errno>
340184fc:	4603      	mov	r3, r0
340184fe:	681b      	ldr	r3, [r3, #0]
34018500:	2b00      	cmp	r3, #0
34018502:	d008      	beq.n	34018516 <LL_ATON_Init+0x2f6>
34018504:	f004 fab6 	bl	3401ca74 <__errno>
34018508:	4603      	mov	r3, r0
3401850a:	681b      	ldr	r3, [r3, #0]
3401850c:	4618      	mov	r0, r3
3401850e:	f004 fa4b 	bl	3401c9a8 <strerror>
34018512:	4603      	mov	r3, r0
34018514:	e000      	b.n	34018518 <LL_ATON_Init+0x2f8>
34018516:	4b8d      	ldr	r3, [pc, #564]	@ (3401874c <LL_ATON_Init+0x52c>)
34018518:	687a      	ldr	r2, [r7, #4]
3401851a:	b2d2      	uxtb	r2, r2
3401851c:	6879      	ldr	r1, [r7, #4]
3401851e:	0b09      	lsrs	r1, r1, #12
34018520:	f001 010f 	and.w	r1, r1, #15
34018524:	6878      	ldr	r0, [r7, #4]
34018526:	0a00      	lsrs	r0, r0, #8
34018528:	f000 000f 	and.w	r0, r0, #15
3401852c:	2401      	movs	r4, #1
3401852e:	9406      	str	r4, [sp, #24]
34018530:	2401      	movs	r4, #1
34018532:	9405      	str	r4, [sp, #20]
34018534:	241b      	movs	r4, #27
34018536:	9404      	str	r4, [sp, #16]
34018538:	9003      	str	r0, [sp, #12]
3401853a:	9102      	str	r1, [sp, #8]
3401853c:	9201      	str	r2, [sp, #4]
3401853e:	4a84      	ldr	r2, [pc, #528]	@ (34018750 <LL_ATON_Init+0x530>)
34018540:	9200      	str	r2, [sp, #0]
34018542:	22d6      	movs	r2, #214	@ 0xd6
34018544:	4983      	ldr	r1, [pc, #524]	@ (34018754 <LL_ATON_Init+0x534>)
34018546:	4884      	ldr	r0, [pc, #528]	@ (34018758 <LL_ATON_Init+0x538>)
34018548:	f003 fef8 	bl	3401c33c <iprintf>
3401854c:	4b83      	ldr	r3, [pc, #524]	@ (3401875c <LL_ATON_Init+0x53c>)
3401854e:	4a84      	ldr	r2, [pc, #528]	@ (34018760 <LL_ATON_Init+0x540>)
34018550:	21d6      	movs	r1, #214	@ 0xd6
34018552:	4880      	ldr	r0, [pc, #512]	@ (34018754 <LL_ATON_Init+0x534>)
34018554:	f003 f850 	bl	3401b5f8 <__assert_func>
#endif

#ifdef ATON_DECUN_NUM
  ASSERT_UNITS_VERS_W_MSG(DECUN, t);
34018558:	4b82      	ldr	r3, [pc, #520]	@ (34018764 <LL_ATON_Init+0x544>)
3401855a:	681b      	ldr	r3, [r3, #0]
3401855c:	607b      	str	r3, [r7, #4]
3401855e:	687b      	ldr	r3, [r7, #4]
34018560:	2b00      	cmp	r3, #0
34018562:	d0f9      	beq.n	34018558 <LL_ATON_Init+0x338>
34018564:	687b      	ldr	r3, [r7, #4]
34018566:	b2db      	uxtb	r3, r3
34018568:	2b19      	cmp	r3, #25
3401856a:	d10b      	bne.n	34018584 <LL_ATON_Init+0x364>
3401856c:	687b      	ldr	r3, [r7, #4]
3401856e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34018576:	d105      	bne.n	34018584 <LL_ATON_Init+0x364>
34018578:	687b      	ldr	r3, [r7, #4]
3401857a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
3401857e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
34018582:	d02f      	beq.n	340185e4 <LL_ATON_Init+0x3c4>
34018584:	f004 fa76 	bl	3401ca74 <__errno>
34018588:	4603      	mov	r3, r0
3401858a:	681b      	ldr	r3, [r3, #0]
3401858c:	2b00      	cmp	r3, #0
3401858e:	d008      	beq.n	340185a2 <LL_ATON_Init+0x382>
34018590:	f004 fa70 	bl	3401ca74 <__errno>
34018594:	4603      	mov	r3, r0
34018596:	681b      	ldr	r3, [r3, #0]
34018598:	4618      	mov	r0, r3
3401859a:	f004 fa05 	bl	3401c9a8 <strerror>
3401859e:	4603      	mov	r3, r0
340185a0:	e000      	b.n	340185a4 <LL_ATON_Init+0x384>
340185a2:	4b6a      	ldr	r3, [pc, #424]	@ (3401874c <LL_ATON_Init+0x52c>)
340185a4:	687a      	ldr	r2, [r7, #4]
340185a6:	b2d2      	uxtb	r2, r2
340185a8:	6879      	ldr	r1, [r7, #4]
340185aa:	0b09      	lsrs	r1, r1, #12
340185ac:	f001 010f 	and.w	r1, r1, #15
340185b0:	6878      	ldr	r0, [r7, #4]
340185b2:	0a00      	lsrs	r0, r0, #8
340185b4:	f000 000f 	and.w	r0, r0, #15
340185b8:	240a      	movs	r4, #10
340185ba:	9406      	str	r4, [sp, #24]
340185bc:	2401      	movs	r4, #1
340185be:	9405      	str	r4, [sp, #20]
340185c0:	2419      	movs	r4, #25
340185c2:	9404      	str	r4, [sp, #16]
340185c4:	9003      	str	r0, [sp, #12]
340185c6:	9102      	str	r1, [sp, #8]
340185c8:	9201      	str	r2, [sp, #4]
340185ca:	4a67      	ldr	r2, [pc, #412]	@ (34018768 <LL_ATON_Init+0x548>)
340185cc:	9200      	str	r2, [sp, #0]
340185ce:	22da      	movs	r2, #218	@ 0xda
340185d0:	4960      	ldr	r1, [pc, #384]	@ (34018754 <LL_ATON_Init+0x534>)
340185d2:	4861      	ldr	r0, [pc, #388]	@ (34018758 <LL_ATON_Init+0x538>)
340185d4:	f003 feb2 	bl	3401c33c <iprintf>
340185d8:	4b60      	ldr	r3, [pc, #384]	@ (3401875c <LL_ATON_Init+0x53c>)
340185da:	4a61      	ldr	r2, [pc, #388]	@ (34018760 <LL_ATON_Init+0x540>)
340185dc:	21da      	movs	r1, #218	@ 0xda
340185de:	485d      	ldr	r0, [pc, #372]	@ (34018754 <LL_ATON_Init+0x534>)
340185e0:	f003 f80a 	bl	3401b5f8 <__assert_func>
#endif

#ifdef ATON_EPOCHCTRL_VERSION_TYPE_DT
  ASSERT_UNITS_VERS_W_MSG(EPOCHCTRL, t);
340185e4:	4b61      	ldr	r3, [pc, #388]	@ (3401876c <LL_ATON_Init+0x54c>)
340185e6:	681b      	ldr	r3, [r3, #0]
340185e8:	607b      	str	r3, [r7, #4]
340185ea:	687b      	ldr	r3, [r7, #4]
340185ec:	2b00      	cmp	r3, #0
340185ee:	d0f9      	beq.n	340185e4 <LL_ATON_Init+0x3c4>
340185f0:	687b      	ldr	r3, [r7, #4]
340185f2:	b2db      	uxtb	r3, r3
340185f4:	2b21      	cmp	r3, #33	@ 0x21
340185f6:	d10b      	bne.n	34018610 <LL_ATON_Init+0x3f0>
340185f8:	687b      	ldr	r3, [r7, #4]
340185fa:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
340185fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34018602:	d105      	bne.n	34018610 <LL_ATON_Init+0x3f0>
34018604:	687b      	ldr	r3, [r7, #4]
34018606:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
3401860a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3401860e:	d02f      	beq.n	34018670 <LL_ATON_Init+0x450>
34018610:	f004 fa30 	bl	3401ca74 <__errno>
34018614:	4603      	mov	r3, r0
34018616:	681b      	ldr	r3, [r3, #0]
34018618:	2b00      	cmp	r3, #0
3401861a:	d008      	beq.n	3401862e <LL_ATON_Init+0x40e>
3401861c:	f004 fa2a 	bl	3401ca74 <__errno>
34018620:	4603      	mov	r3, r0
34018622:	681b      	ldr	r3, [r3, #0]
34018624:	4618      	mov	r0, r3
34018626:	f004 f9bf 	bl	3401c9a8 <strerror>
3401862a:	4603      	mov	r3, r0
3401862c:	e000      	b.n	34018630 <LL_ATON_Init+0x410>
3401862e:	4b47      	ldr	r3, [pc, #284]	@ (3401874c <LL_ATON_Init+0x52c>)
34018630:	687a      	ldr	r2, [r7, #4]
34018632:	b2d2      	uxtb	r2, r2
34018634:	6879      	ldr	r1, [r7, #4]
34018636:	0b09      	lsrs	r1, r1, #12
34018638:	f001 010f 	and.w	r1, r1, #15
3401863c:	6878      	ldr	r0, [r7, #4]
3401863e:	0a00      	lsrs	r0, r0, #8
34018640:	f000 000f 	and.w	r0, r0, #15
34018644:	2401      	movs	r4, #1
34018646:	9406      	str	r4, [sp, #24]
34018648:	2401      	movs	r4, #1
3401864a:	9405      	str	r4, [sp, #20]
3401864c:	2421      	movs	r4, #33	@ 0x21
3401864e:	9404      	str	r4, [sp, #16]
34018650:	9003      	str	r0, [sp, #12]
34018652:	9102      	str	r1, [sp, #8]
34018654:	9201      	str	r2, [sp, #4]
34018656:	4a46      	ldr	r2, [pc, #280]	@ (34018770 <LL_ATON_Init+0x550>)
34018658:	9200      	str	r2, [sp, #0]
3401865a:	22de      	movs	r2, #222	@ 0xde
3401865c:	493d      	ldr	r1, [pc, #244]	@ (34018754 <LL_ATON_Init+0x534>)
3401865e:	483e      	ldr	r0, [pc, #248]	@ (34018758 <LL_ATON_Init+0x538>)
34018660:	f003 fe6c 	bl	3401c33c <iprintf>
34018664:	4b3d      	ldr	r3, [pc, #244]	@ (3401875c <LL_ATON_Init+0x53c>)
34018666:	4a3e      	ldr	r2, [pc, #248]	@ (34018760 <LL_ATON_Init+0x540>)
34018668:	21de      	movs	r1, #222	@ 0xde
3401866a:	483a      	ldr	r0, [pc, #232]	@ (34018754 <LL_ATON_Init+0x534>)
3401866c:	f002 ffc4 	bl	3401b5f8 <__assert_func>
#endif

#ifdef ATON_RECBUF_VERSION_TYPE_DT
  ASSERT_UNITS_VERS_W_MSG(RECBUF, t);
34018670:	4b40      	ldr	r3, [pc, #256]	@ (34018774 <LL_ATON_Init+0x554>)
34018672:	681b      	ldr	r3, [r3, #0]
34018674:	607b      	str	r3, [r7, #4]
34018676:	687b      	ldr	r3, [r7, #4]
34018678:	2b00      	cmp	r3, #0
3401867a:	d0f9      	beq.n	34018670 <LL_ATON_Init+0x450>
3401867c:	687b      	ldr	r3, [r7, #4]
3401867e:	b2db      	uxtb	r3, r3
34018680:	2b20      	cmp	r3, #32
34018682:	d10b      	bne.n	3401869c <LL_ATON_Init+0x47c>
34018684:	687b      	ldr	r3, [r7, #4]
34018686:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
3401868a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3401868e:	d105      	bne.n	3401869c <LL_ATON_Init+0x47c>
34018690:	687b      	ldr	r3, [r7, #4]
34018692:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018696:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3401869a:	d02f      	beq.n	340186fc <LL_ATON_Init+0x4dc>
3401869c:	f004 f9ea 	bl	3401ca74 <__errno>
340186a0:	4603      	mov	r3, r0
340186a2:	681b      	ldr	r3, [r3, #0]
340186a4:	2b00      	cmp	r3, #0
340186a6:	d008      	beq.n	340186ba <LL_ATON_Init+0x49a>
340186a8:	f004 f9e4 	bl	3401ca74 <__errno>
340186ac:	4603      	mov	r3, r0
340186ae:	681b      	ldr	r3, [r3, #0]
340186b0:	4618      	mov	r0, r3
340186b2:	f004 f979 	bl	3401c9a8 <strerror>
340186b6:	4603      	mov	r3, r0
340186b8:	e000      	b.n	340186bc <LL_ATON_Init+0x49c>
340186ba:	4b24      	ldr	r3, [pc, #144]	@ (3401874c <LL_ATON_Init+0x52c>)
340186bc:	687a      	ldr	r2, [r7, #4]
340186be:	b2d2      	uxtb	r2, r2
340186c0:	6879      	ldr	r1, [r7, #4]
340186c2:	0b09      	lsrs	r1, r1, #12
340186c4:	f001 010f 	and.w	r1, r1, #15
340186c8:	6878      	ldr	r0, [r7, #4]
340186ca:	0a00      	lsrs	r0, r0, #8
340186cc:	f000 000f 	and.w	r0, r0, #15
340186d0:	2402      	movs	r4, #2
340186d2:	9406      	str	r4, [sp, #24]
340186d4:	2403      	movs	r4, #3
340186d6:	9405      	str	r4, [sp, #20]
340186d8:	2420      	movs	r4, #32
340186da:	9404      	str	r4, [sp, #16]
340186dc:	9003      	str	r0, [sp, #12]
340186de:	9102      	str	r1, [sp, #8]
340186e0:	9201      	str	r2, [sp, #4]
340186e2:	4a25      	ldr	r2, [pc, #148]	@ (34018778 <LL_ATON_Init+0x558>)
340186e4:	9200      	str	r2, [sp, #0]
340186e6:	22e2      	movs	r2, #226	@ 0xe2
340186e8:	491a      	ldr	r1, [pc, #104]	@ (34018754 <LL_ATON_Init+0x534>)
340186ea:	481b      	ldr	r0, [pc, #108]	@ (34018758 <LL_ATON_Init+0x538>)
340186ec:	f003 fe26 	bl	3401c33c <iprintf>
340186f0:	4b1a      	ldr	r3, [pc, #104]	@ (3401875c <LL_ATON_Init+0x53c>)
340186f2:	4a1b      	ldr	r2, [pc, #108]	@ (34018760 <LL_ATON_Init+0x540>)
340186f4:	21e2      	movs	r1, #226	@ 0xe2
340186f6:	4817      	ldr	r0, [pc, #92]	@ (34018754 <LL_ATON_Init+0x534>)
340186f8:	f002 ff7e 	bl	3401b5f8 <__assert_func>

#ifdef ATON_IMC_NUM
  ASSERT_UNITS_VERS_W_MSG(IMC, t);
#endif

  ASSERT_UNITS_VERS_W_MSG(CLKCTRL, t);
340186fc:	4b1f      	ldr	r3, [pc, #124]	@ (3401877c <LL_ATON_Init+0x55c>)
340186fe:	681b      	ldr	r3, [r3, #0]
34018700:	607b      	str	r3, [r7, #4]
34018702:	687b      	ldr	r3, [r7, #4]
34018704:	2b00      	cmp	r3, #0
34018706:	d0f9      	beq.n	340186fc <LL_ATON_Init+0x4dc>
34018708:	687b      	ldr	r3, [r7, #4]
3401870a:	b2db      	uxtb	r3, r3
3401870c:	2b1f      	cmp	r3, #31
3401870e:	d10b      	bne.n	34018728 <LL_ATON_Init+0x508>
34018710:	687b      	ldr	r3, [r7, #4]
34018712:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3401871a:	d105      	bne.n	34018728 <LL_ATON_Init+0x508>
3401871c:	687b      	ldr	r3, [r7, #4]
3401871e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018722:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34018726:	d04c      	beq.n	340187c2 <LL_ATON_Init+0x5a2>
34018728:	f004 f9a4 	bl	3401ca74 <__errno>
3401872c:	4603      	mov	r3, r0
3401872e:	681b      	ldr	r3, [r3, #0]
34018730:	2b00      	cmp	r3, #0
34018732:	d025      	beq.n	34018780 <LL_ATON_Init+0x560>
34018734:	f004 f99e 	bl	3401ca74 <__errno>
34018738:	4603      	mov	r3, r0
3401873a:	681b      	ldr	r3, [r3, #0]
3401873c:	4618      	mov	r0, r3
3401873e:	f004 f933 	bl	3401c9a8 <strerror>
34018742:	4603      	mov	r3, r0
34018744:	e01d      	b.n	34018782 <LL_ATON_Init+0x562>
34018746:	bf00      	nop
34018748:	580f5004 	.word	0x580f5004
3401874c:	3401f1d8 	.word	0x3401f1d8
34018750:	3401f268 	.word	0x3401f268
34018754:	3401f074 	.word	0x3401f074
34018758:	3401f1e0 	.word	0x3401f1e0
3401875c:	3401f24c 	.word	0x3401f24c
34018760:	3401fe3c 	.word	0x3401fe3c
34018764:	580f3004 	.word	0x580f3004
34018768:	3401f270 	.word	0x3401f270
3401876c:	580fe004 	.word	0x580fe004
34018770:	3401f278 	.word	0x3401f278
34018774:	580fd004 	.word	0x580fd004
34018778:	3401f284 	.word	0x3401f284
3401877c:	580e0004 	.word	0x580e0004
34018780:	4b85      	ldr	r3, [pc, #532]	@ (34018998 <LL_ATON_Init+0x778>)
34018782:	687a      	ldr	r2, [r7, #4]
34018784:	b2d2      	uxtb	r2, r2
34018786:	6879      	ldr	r1, [r7, #4]
34018788:	0b09      	lsrs	r1, r1, #12
3401878a:	f001 010f 	and.w	r1, r1, #15
3401878e:	6878      	ldr	r0, [r7, #4]
34018790:	0a00      	lsrs	r0, r0, #8
34018792:	f000 000f 	and.w	r0, r0, #15
34018796:	2402      	movs	r4, #2
34018798:	9406      	str	r4, [sp, #24]
3401879a:	2401      	movs	r4, #1
3401879c:	9405      	str	r4, [sp, #20]
3401879e:	241f      	movs	r4, #31
340187a0:	9404      	str	r4, [sp, #16]
340187a2:	9003      	str	r0, [sp, #12]
340187a4:	9102      	str	r1, [sp, #8]
340187a6:	9201      	str	r2, [sp, #4]
340187a8:	4a7c      	ldr	r2, [pc, #496]	@ (3401899c <LL_ATON_Init+0x77c>)
340187aa:	9200      	str	r2, [sp, #0]
340187ac:	22f5      	movs	r2, #245	@ 0xf5
340187ae:	497c      	ldr	r1, [pc, #496]	@ (340189a0 <LL_ATON_Init+0x780>)
340187b0:	487c      	ldr	r0, [pc, #496]	@ (340189a4 <LL_ATON_Init+0x784>)
340187b2:	f003 fdc3 	bl	3401c33c <iprintf>
340187b6:	4b7c      	ldr	r3, [pc, #496]	@ (340189a8 <LL_ATON_Init+0x788>)
340187b8:	4a7c      	ldr	r2, [pc, #496]	@ (340189ac <LL_ATON_Init+0x78c>)
340187ba:	21f5      	movs	r1, #245	@ 0xf5
340187bc:	4878      	ldr	r0, [pc, #480]	@ (340189a0 <LL_ATON_Init+0x780>)
340187be:	f002 ff1b 	bl	3401b5f8 <__assert_func>

  ASSERT_UNITS_VERS_W_MSG(INTCTRL, t);
340187c2:	4b7b      	ldr	r3, [pc, #492]	@ (340189b0 <LL_ATON_Init+0x790>)
340187c4:	681b      	ldr	r3, [r3, #0]
340187c6:	607b      	str	r3, [r7, #4]
340187c8:	687b      	ldr	r3, [r7, #4]
340187ca:	2b00      	cmp	r3, #0
340187cc:	d0f9      	beq.n	340187c2 <LL_ATON_Init+0x5a2>
340187ce:	687b      	ldr	r3, [r7, #4]
340187d0:	b2db      	uxtb	r3, r3
340187d2:	2b1e      	cmp	r3, #30
340187d4:	d10b      	bne.n	340187ee <LL_ATON_Init+0x5ce>
340187d6:	687b      	ldr	r3, [r7, #4]
340187d8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
340187dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
340187e0:	d105      	bne.n	340187ee <LL_ATON_Init+0x5ce>
340187e2:	687b      	ldr	r3, [r7, #4]
340187e4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
340187e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340187ec:	d02f      	beq.n	3401884e <LL_ATON_Init+0x62e>
340187ee:	f004 f941 	bl	3401ca74 <__errno>
340187f2:	4603      	mov	r3, r0
340187f4:	681b      	ldr	r3, [r3, #0]
340187f6:	2b00      	cmp	r3, #0
340187f8:	d008      	beq.n	3401880c <LL_ATON_Init+0x5ec>
340187fa:	f004 f93b 	bl	3401ca74 <__errno>
340187fe:	4603      	mov	r3, r0
34018800:	681b      	ldr	r3, [r3, #0]
34018802:	4618      	mov	r0, r3
34018804:	f004 f8d0 	bl	3401c9a8 <strerror>
34018808:	4603      	mov	r3, r0
3401880a:	e000      	b.n	3401880e <LL_ATON_Init+0x5ee>
3401880c:	4b62      	ldr	r3, [pc, #392]	@ (34018998 <LL_ATON_Init+0x778>)
3401880e:	687a      	ldr	r2, [r7, #4]
34018810:	b2d2      	uxtb	r2, r2
34018812:	6879      	ldr	r1, [r7, #4]
34018814:	0b09      	lsrs	r1, r1, #12
34018816:	f001 010f 	and.w	r1, r1, #15
3401881a:	6878      	ldr	r0, [r7, #4]
3401881c:	0a00      	lsrs	r0, r0, #8
3401881e:	f000 000f 	and.w	r0, r0, #15
34018822:	2401      	movs	r4, #1
34018824:	9406      	str	r4, [sp, #24]
34018826:	2401      	movs	r4, #1
34018828:	9405      	str	r4, [sp, #20]
3401882a:	241e      	movs	r4, #30
3401882c:	9404      	str	r4, [sp, #16]
3401882e:	9003      	str	r0, [sp, #12]
34018830:	9102      	str	r1, [sp, #8]
34018832:	9201      	str	r2, [sp, #4]
34018834:	4a5f      	ldr	r2, [pc, #380]	@ (340189b4 <LL_ATON_Init+0x794>)
34018836:	9200      	str	r2, [sp, #0]
34018838:	22f7      	movs	r2, #247	@ 0xf7
3401883a:	4959      	ldr	r1, [pc, #356]	@ (340189a0 <LL_ATON_Init+0x780>)
3401883c:	4859      	ldr	r0, [pc, #356]	@ (340189a4 <LL_ATON_Init+0x784>)
3401883e:	f003 fd7d 	bl	3401c33c <iprintf>
34018842:	4b59      	ldr	r3, [pc, #356]	@ (340189a8 <LL_ATON_Init+0x788>)
34018844:	4a59      	ldr	r2, [pc, #356]	@ (340189ac <LL_ATON_Init+0x78c>)
34018846:	21f7      	movs	r1, #247	@ 0xf7
34018848:	4855      	ldr	r0, [pc, #340]	@ (340189a0 <LL_ATON_Init+0x780>)
3401884a:	f002 fed5 	bl	3401b5f8 <__assert_func>

  ASSERT_UNITS_VERS_W_MSG(STRSWITCH, t);
3401884e:	4b5a      	ldr	r3, [pc, #360]	@ (340189b8 <LL_ATON_Init+0x798>)
34018850:	681b      	ldr	r3, [r3, #0]
34018852:	607b      	str	r3, [r7, #4]
34018854:	687b      	ldr	r3, [r7, #4]
34018856:	2b00      	cmp	r3, #0
34018858:	d0f9      	beq.n	3401884e <LL_ATON_Init+0x62e>
3401885a:	687b      	ldr	r3, [r7, #4]
3401885c:	b2db      	uxtb	r3, r3
3401885e:	2b00      	cmp	r3, #0
34018860:	d10b      	bne.n	3401887a <LL_ATON_Init+0x65a>
34018862:	687b      	ldr	r3, [r7, #4]
34018864:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3401886c:	d105      	bne.n	3401887a <LL_ATON_Init+0x65a>
3401886e:	687b      	ldr	r3, [r7, #4]
34018870:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018874:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
34018878:	d02f      	beq.n	340188da <LL_ATON_Init+0x6ba>
3401887a:	f004 f8fb 	bl	3401ca74 <__errno>
3401887e:	4603      	mov	r3, r0
34018880:	681b      	ldr	r3, [r3, #0]
34018882:	2b00      	cmp	r3, #0
34018884:	d008      	beq.n	34018898 <LL_ATON_Init+0x678>
34018886:	f004 f8f5 	bl	3401ca74 <__errno>
3401888a:	4603      	mov	r3, r0
3401888c:	681b      	ldr	r3, [r3, #0]
3401888e:	4618      	mov	r0, r3
34018890:	f004 f88a 	bl	3401c9a8 <strerror>
34018894:	4603      	mov	r3, r0
34018896:	e000      	b.n	3401889a <LL_ATON_Init+0x67a>
34018898:	4b3f      	ldr	r3, [pc, #252]	@ (34018998 <LL_ATON_Init+0x778>)
3401889a:	687a      	ldr	r2, [r7, #4]
3401889c:	b2d2      	uxtb	r2, r2
3401889e:	6879      	ldr	r1, [r7, #4]
340188a0:	0b09      	lsrs	r1, r1, #12
340188a2:	f001 010f 	and.w	r1, r1, #15
340188a6:	6878      	ldr	r0, [r7, #4]
340188a8:	0a00      	lsrs	r0, r0, #8
340188aa:	f000 000f 	and.w	r0, r0, #15
340188ae:	2406      	movs	r4, #6
340188b0:	9406      	str	r4, [sp, #24]
340188b2:	2401      	movs	r4, #1
340188b4:	9405      	str	r4, [sp, #20]
340188b6:	2400      	movs	r4, #0
340188b8:	9404      	str	r4, [sp, #16]
340188ba:	9003      	str	r0, [sp, #12]
340188bc:	9102      	str	r1, [sp, #8]
340188be:	9201      	str	r2, [sp, #4]
340188c0:	4a3e      	ldr	r2, [pc, #248]	@ (340189bc <LL_ATON_Init+0x79c>)
340188c2:	9200      	str	r2, [sp, #0]
340188c4:	22f9      	movs	r2, #249	@ 0xf9
340188c6:	4936      	ldr	r1, [pc, #216]	@ (340189a0 <LL_ATON_Init+0x780>)
340188c8:	4836      	ldr	r0, [pc, #216]	@ (340189a4 <LL_ATON_Init+0x784>)
340188ca:	f003 fd37 	bl	3401c33c <iprintf>
340188ce:	4b36      	ldr	r3, [pc, #216]	@ (340189a8 <LL_ATON_Init+0x788>)
340188d0:	4a36      	ldr	r2, [pc, #216]	@ (340189ac <LL_ATON_Init+0x78c>)
340188d2:	21f9      	movs	r1, #249	@ 0xf9
340188d4:	4832      	ldr	r0, [pc, #200]	@ (340189a0 <LL_ATON_Init+0x780>)
340188d6:	f002 fe8f 	bl	3401b5f8 <__assert_func>

  ASSERT_UNITS_VERS_W_MSG(BUSIF, t);
340188da:	4b39      	ldr	r3, [pc, #228]	@ (340189c0 <LL_ATON_Init+0x7a0>)
340188dc:	681b      	ldr	r3, [r3, #0]
340188de:	607b      	str	r3, [r7, #4]
340188e0:	687b      	ldr	r3, [r7, #4]
340188e2:	2b00      	cmp	r3, #0
340188e4:	d0f9      	beq.n	340188da <LL_ATON_Init+0x6ba>
340188e6:	687b      	ldr	r3, [r7, #4]
340188e8:	b2db      	uxtb	r3, r3
340188ea:	2b1d      	cmp	r3, #29
340188ec:	d10a      	bne.n	34018904 <LL_ATON_Init+0x6e4>
340188ee:	687b      	ldr	r3, [r7, #4]
340188f0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
340188f4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
340188f8:	d104      	bne.n	34018904 <LL_ATON_Init+0x6e4>
340188fa:	687b      	ldr	r3, [r7, #4]
340188fc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018900:	2b00      	cmp	r3, #0
34018902:	d02f      	beq.n	34018964 <LL_ATON_Init+0x744>
34018904:	f004 f8b6 	bl	3401ca74 <__errno>
34018908:	4603      	mov	r3, r0
3401890a:	681b      	ldr	r3, [r3, #0]
3401890c:	2b00      	cmp	r3, #0
3401890e:	d008      	beq.n	34018922 <LL_ATON_Init+0x702>
34018910:	f004 f8b0 	bl	3401ca74 <__errno>
34018914:	4603      	mov	r3, r0
34018916:	681b      	ldr	r3, [r3, #0]
34018918:	4618      	mov	r0, r3
3401891a:	f004 f845 	bl	3401c9a8 <strerror>
3401891e:	4603      	mov	r3, r0
34018920:	e000      	b.n	34018924 <LL_ATON_Init+0x704>
34018922:	4b1d      	ldr	r3, [pc, #116]	@ (34018998 <LL_ATON_Init+0x778>)
34018924:	687a      	ldr	r2, [r7, #4]
34018926:	b2d2      	uxtb	r2, r2
34018928:	6879      	ldr	r1, [r7, #4]
3401892a:	0b09      	lsrs	r1, r1, #12
3401892c:	f001 010f 	and.w	r1, r1, #15
34018930:	6878      	ldr	r0, [r7, #4]
34018932:	0a00      	lsrs	r0, r0, #8
34018934:	f000 000f 	and.w	r0, r0, #15
34018938:	2400      	movs	r4, #0
3401893a:	9406      	str	r4, [sp, #24]
3401893c:	2405      	movs	r4, #5
3401893e:	9405      	str	r4, [sp, #20]
34018940:	241d      	movs	r4, #29
34018942:	9404      	str	r4, [sp, #16]
34018944:	9003      	str	r0, [sp, #12]
34018946:	9102      	str	r1, [sp, #8]
34018948:	9201      	str	r2, [sp, #4]
3401894a:	4a1e      	ldr	r2, [pc, #120]	@ (340189c4 <LL_ATON_Init+0x7a4>)
3401894c:	9200      	str	r2, [sp, #0]
3401894e:	22fb      	movs	r2, #251	@ 0xfb
34018950:	4913      	ldr	r1, [pc, #76]	@ (340189a0 <LL_ATON_Init+0x780>)
34018952:	4814      	ldr	r0, [pc, #80]	@ (340189a4 <LL_ATON_Init+0x784>)
34018954:	f003 fcf2 	bl	3401c33c <iprintf>
34018958:	4b13      	ldr	r3, [pc, #76]	@ (340189a8 <LL_ATON_Init+0x788>)
3401895a:	4a14      	ldr	r2, [pc, #80]	@ (340189ac <LL_ATON_Init+0x78c>)
3401895c:	21fb      	movs	r1, #251	@ 0xfb
3401895e:	4810      	ldr	r0, [pc, #64]	@ (340189a0 <LL_ATON_Init+0x780>)
34018960:	f002 fe4a 	bl	3401b5f8 <__assert_func>

  /* Enable Bus Interfaces */
  for (i = 0; i < ATON_BUSIF_NUM; i++)
34018964:	2300      	movs	r3, #0
34018966:	603b      	str	r3, [r7, #0]
34018968:	e00a      	b.n	34018980 <LL_ATON_Init+0x760>
  {
    ATON_BUSIF_CTRL_SET(i, 1);
3401896a:	683b      	ldr	r3, [r7, #0]
3401896c:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018970:	33e2      	adds	r3, #226	@ 0xe2
34018972:	031b      	lsls	r3, r3, #12
34018974:	461a      	mov	r2, r3
34018976:	2301      	movs	r3, #1
34018978:	6013      	str	r3, [r2, #0]
  for (i = 0; i < ATON_BUSIF_NUM; i++)
3401897a:	683b      	ldr	r3, [r7, #0]
3401897c:	3301      	adds	r3, #1
3401897e:	603b      	str	r3, [r7, #0]
34018980:	683b      	ldr	r3, [r7, #0]
34018982:	2b01      	cmp	r3, #1
34018984:	ddf1      	ble.n	3401896a <LL_ATON_Init+0x74a>
  }

  /* Enable Interrupt Controller */
  ATON_INTCTRL_CTRL_SET(0, 1);
34018986:	4b10      	ldr	r3, [pc, #64]	@ (340189c8 <LL_ATON_Init+0x7a8>)
34018988:	2201      	movs	r2, #1
3401898a:	601a      	str	r2, [r3, #0]

  return 0;
3401898c:	2300      	movs	r3, #0
}
3401898e:	4618      	mov	r0, r3
34018990:	370c      	adds	r7, #12
34018992:	46bd      	mov	sp, r7
34018994:	bd90      	pop	{r4, r7, pc}
34018996:	bf00      	nop
34018998:	3401f1d8 	.word	0x3401f1d8
3401899c:	3401f28c 	.word	0x3401f28c
340189a0:	3401f074 	.word	0x3401f074
340189a4:	3401f1e0 	.word	0x3401f1e0
340189a8:	3401f24c 	.word	0x3401f24c
340189ac:	3401fe3c 	.word	0x3401fe3c
340189b0:	580e1004 	.word	0x580e1004
340189b4:	3401f294 	.word	0x3401f294
340189b8:	580e4004 	.word	0x580e4004
340189bc:	3401f29c 	.word	0x3401f29c
340189c0:	580e2004 	.word	0x580e2004
340189c4:	3401f2a8 	.word	0x3401f2a8
340189c8:	580e1000 	.word	0x580e1000

340189cc <LL_ATON_DeInit>:
/**
 * @brief  ATON global de-initialization. Must be called at the very end
 * @retval Always zero
 */
int LL_ATON_DeInit(void)
{
340189cc:	b480      	push	{r7}
340189ce:	b083      	sub	sp, #12
340189d0:	af00      	add	r7, sp, #0
  int i;

  /* Disable Interrupt Controller */
  ATON_INTCTRL_CTRL_SET(0, 0);
340189d2:	4b13      	ldr	r3, [pc, #76]	@ (34018a20 <LL_ATON_DeInit+0x54>)
340189d4:	2200      	movs	r2, #0
340189d6:	601a      	str	r2, [r3, #0]

  /* Disable Bus Interfaces */
  for (i = 0; i < ATON_BUSIF_NUM; i++)
340189d8:	2300      	movs	r3, #0
340189da:	607b      	str	r3, [r7, #4]
340189dc:	e00a      	b.n	340189f4 <LL_ATON_DeInit+0x28>
  {
    ATON_BUSIF_CTRL_SET(i, 0);
340189de:	687b      	ldr	r3, [r7, #4]
340189e0:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
340189e4:	33e2      	adds	r3, #226	@ 0xe2
340189e6:	031b      	lsls	r3, r3, #12
340189e8:	461a      	mov	r2, r3
340189ea:	2300      	movs	r3, #0
340189ec:	6013      	str	r3, [r2, #0]
  for (i = 0; i < ATON_BUSIF_NUM; i++)
340189ee:	687b      	ldr	r3, [r7, #4]
340189f0:	3301      	adds	r3, #1
340189f2:	607b      	str	r3, [r7, #4]
340189f4:	687b      	ldr	r3, [r7, #4]
340189f6:	2b01      	cmp	r3, #1
340189f8:	ddf1      	ble.n	340189de <LL_ATON_DeInit+0x12>
  }

  /* Disable all ATON clocks */
  ATON_CLKCTRL_AGATES0_SET(0, 0);
340189fa:	4b0a      	ldr	r3, [pc, #40]	@ (34018a24 <LL_ATON_DeInit+0x58>)
340189fc:	2200      	movs	r2, #0
340189fe:	601a      	str	r2, [r3, #0]
  ATON_CLKCTRL_AGATES1_SET(0, 0);
34018a00:	4b09      	ldr	r3, [pc, #36]	@ (34018a28 <LL_ATON_DeInit+0x5c>)
34018a02:	2200      	movs	r2, #0
34018a04:	601a      	str	r2, [r3, #0]
  ATON_CLKCTRL_BGATES_SET(0, 0);
34018a06:	4b09      	ldr	r3, [pc, #36]	@ (34018a2c <LL_ATON_DeInit+0x60>)
34018a08:	2200      	movs	r2, #0
34018a0a:	601a      	str	r2, [r3, #0]
#ifdef ATON_CLKCTRL_BGATES1_OFFSET
  ATON_CLKCTRL_BGATES1_SET(0, 0);
#endif
  ATON_CLKCTRL_CTRL_SET(0, 0);
34018a0c:	4b08      	ldr	r3, [pc, #32]	@ (34018a30 <LL_ATON_DeInit+0x64>)
34018a0e:	2200      	movs	r2, #0
34018a10:	601a      	str	r2, [r3, #0]

  return 0;
34018a12:	2300      	movs	r3, #0
}
34018a14:	4618      	mov	r0, r3
34018a16:	370c      	adds	r7, #12
34018a18:	46bd      	mov	sp, r7
34018a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34018a1e:	4770      	bx	lr
34018a20:	580e1000 	.word	0x580e1000
34018a24:	580e0008 	.word	0x580e0008
34018a28:	580e000c 	.word	0x580e000c
34018a2c:	580e0010 	.word	0x580e0010
34018a30:	580e0000 	.word	0x580e0000

34018a34 <LL_ATON_EnableUnits_Init>:
 * @param  n Lenght of the initialization array
 * @retval Error code
 * @todo   Add boundary checks
 */
int LL_ATON_EnableUnits_Init(const LL_ATON_EnableUnits_InitTypeDef *LL_ATON_EnableUnits_InitStruct, int n)
{
34018a34:	b480      	push	{r7}
34018a36:	b08d      	sub	sp, #52	@ 0x34
34018a38:	af00      	add	r7, sp, #0
34018a3a:	6078      	str	r0, [r7, #4]
34018a3c:	6039      	str	r1, [r7, #0]
  int i;
  enum AccelUnitsType unitType;
  uint32_t unitId;

  for (i = 0; i < n; i++)
34018a3e:	2300      	movs	r3, #0
34018a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
34018a42:	e0a8      	b.n	34018b96 <LL_ATON_EnableUnits_Init+0x162>
  {
    unitType = LL_ATON_EnableUnits_InitStruct[i].unit.unit_type;
34018a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34018a46:	009b      	lsls	r3, r3, #2
34018a48:	687a      	ldr	r2, [r7, #4]
34018a4a:	4413      	add	r3, r2
34018a4c:	781b      	ldrb	r3, [r3, #0]
34018a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    unitId = LL_ATON_EnableUnits_InitStruct[i].unit.unit_num;
34018a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34018a54:	009b      	lsls	r3, r3, #2
34018a56:	687a      	ldr	r2, [r7, #4]
34018a58:	4413      	add	r3, r2
34018a5a:	885b      	ldrh	r3, [r3, #2]
34018a5c:	627b      	str	r3, [r7, #36]	@ 0x24

    switch (unitType)
34018a5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
34018a62:	2b08      	cmp	r3, #8
34018a64:	f200 8093 	bhi.w	34018b8e <LL_ATON_EnableUnits_Init+0x15a>
34018a68:	a201      	add	r2, pc, #4	@ (adr r2, 34018a70 <LL_ATON_EnableUnits_Init+0x3c>)
34018a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34018a6e:	bf00      	nop
34018a70:	34018a95 	.word	0x34018a95
34018a74:	34018b8f 	.word	0x34018b8f
34018a78:	34018abd 	.word	0x34018abd
34018a7c:	34018ad9 	.word	0x34018ad9
34018a80:	34018b01 	.word	0x34018b01
34018a84:	34018b29 	.word	0x34018b29
34018a88:	34018b51 	.word	0x34018b51
34018a8c:	34018b8f 	.word	0x34018b8f
34018a90:	34018b79 	.word	0x34018b79
    {
    case STRENG:
      ATON_ENABLE(STRENG, unitId);
34018a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018a96:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018a9a:	33e5      	adds	r3, #229	@ 0xe5
34018a9c:	031b      	lsls	r3, r3, #12
34018a9e:	681b      	ldr	r3, [r3, #0]
34018aa0:	60fb      	str	r3, [r7, #12]
34018aa2:	68fb      	ldr	r3, [r7, #12]
34018aa4:	f043 0301 	orr.w	r3, r3, #1
34018aa8:	60fb      	str	r3, [r7, #12]
34018aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018aac:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018ab0:	33e5      	adds	r3, #229	@ 0xe5
34018ab2:	031b      	lsls	r3, r3, #12
34018ab4:	461a      	mov	r2, r3
34018ab6:	68fb      	ldr	r3, [r7, #12]
34018ab8:	6013      	str	r3, [r2, #0]
      break;
34018aba:	e069      	b.n	34018b90 <LL_ATON_EnableUnits_Init+0x15c>
#ifdef ATON_CONVACC_NUM
    case CONVACC:
#if 0
      ATON_ENABLE(CONVACC, unitId);
#else
      ATON_CONVACC_CTRL_SET(unitId, ATON_CONVACC_CTRL_SET_EN(Conv_ctrl_bits[unitId], 1));
34018abc:	4a3c      	ldr	r2, [pc, #240]	@ (34018bb0 <LL_ATON_EnableUnits_Init+0x17c>)
34018abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018ac0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
34018ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018ac6:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018aca:	33ef      	adds	r3, #239	@ 0xef
34018acc:	031b      	lsls	r3, r3, #12
34018ace:	4619      	mov	r1, r3
34018ad0:	f042 0301 	orr.w	r3, r2, #1
34018ad4:	600b      	str	r3, [r1, #0]
#endif
      break;
34018ad6:	e05b      	b.n	34018b90 <LL_ATON_EnableUnits_Init+0x15c>
#endif

#ifdef ATON_DECUN_NUM
    case DECUN:
      ATON_ENABLE(DECUN, unitId);
34018ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018ada:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018ade:	33f3      	adds	r3, #243	@ 0xf3
34018ae0:	031b      	lsls	r3, r3, #12
34018ae2:	681b      	ldr	r3, [r3, #0]
34018ae4:	613b      	str	r3, [r7, #16]
34018ae6:	693b      	ldr	r3, [r7, #16]
34018ae8:	f043 0301 	orr.w	r3, r3, #1
34018aec:	613b      	str	r3, [r7, #16]
34018aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018af0:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018af4:	33f3      	adds	r3, #243	@ 0xf3
34018af6:	031b      	lsls	r3, r3, #12
34018af8:	461a      	mov	r2, r3
34018afa:	693b      	ldr	r3, [r7, #16]
34018afc:	6013      	str	r3, [r2, #0]
      break;
34018afe:	e047      	b.n	34018b90 <LL_ATON_EnableUnits_Init+0x15c>
#endif

#ifdef ATON_ACTIV_NUM
    case ACTIV:
      ATON_ENABLE(ACTIV, unitId);
34018b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018b02:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b06:	33f5      	adds	r3, #245	@ 0xf5
34018b08:	031b      	lsls	r3, r3, #12
34018b0a:	681b      	ldr	r3, [r3, #0]
34018b0c:	617b      	str	r3, [r7, #20]
34018b0e:	697b      	ldr	r3, [r7, #20]
34018b10:	f043 0301 	orr.w	r3, r3, #1
34018b14:	617b      	str	r3, [r7, #20]
34018b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018b18:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b1c:	33f5      	adds	r3, #245	@ 0xf5
34018b1e:	031b      	lsls	r3, r3, #12
34018b20:	461a      	mov	r2, r3
34018b22:	697b      	ldr	r3, [r7, #20]
34018b24:	6013      	str	r3, [r2, #0]
      break;
34018b26:	e033      	b.n	34018b90 <LL_ATON_EnableUnits_Init+0x15c>
#endif

#ifdef ATON_ARITH_NUM
    case ARITH:
      ATON_ENABLE(ARITH, unitId);
34018b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018b2a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b2e:	33f7      	adds	r3, #247	@ 0xf7
34018b30:	031b      	lsls	r3, r3, #12
34018b32:	681b      	ldr	r3, [r3, #0]
34018b34:	61bb      	str	r3, [r7, #24]
34018b36:	69bb      	ldr	r3, [r7, #24]
34018b38:	f043 0301 	orr.w	r3, r3, #1
34018b3c:	61bb      	str	r3, [r7, #24]
34018b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018b40:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b44:	33f7      	adds	r3, #247	@ 0xf7
34018b46:	031b      	lsls	r3, r3, #12
34018b48:	461a      	mov	r2, r3
34018b4a:	69bb      	ldr	r3, [r7, #24]
34018b4c:	6013      	str	r3, [r2, #0]
      break;
34018b4e:	e01f      	b.n	34018b90 <LL_ATON_EnableUnits_Init+0x15c>
#ifdef ATON_POOL_NUM
    case POOL:
#ifdef POOL_RC14
      ATON_POOL_CTRL_SET(unitId, ATON_POOL_CTRL_SET_EN(ATON_POOL_CTRL_GET(unitId), 1));
#else  // !POOL_RC14
      ATON_ENABLE(POOL, unitId);
34018b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018b52:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b56:	33fb      	adds	r3, #251	@ 0xfb
34018b58:	031b      	lsls	r3, r3, #12
34018b5a:	681b      	ldr	r3, [r3, #0]
34018b5c:	61fb      	str	r3, [r7, #28]
34018b5e:	69fb      	ldr	r3, [r7, #28]
34018b60:	f043 0301 	orr.w	r3, r3, #1
34018b64:	61fb      	str	r3, [r7, #28]
34018b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018b68:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b6c:	33fb      	adds	r3, #251	@ 0xfb
34018b6e:	031b      	lsls	r3, r3, #12
34018b70:	461a      	mov	r2, r3
34018b72:	69fb      	ldr	r3, [r7, #28]
34018b74:	6013      	str	r3, [r2, #0]
#endif // !POOL_RC14
      break;
34018b76:	e00b      	b.n	34018b90 <LL_ATON_EnableUnits_Init+0x15c>
#endif
#ifdef ATON_RECBUF_NUM
    case RECBUF:
      ATON_ENABLE(RECBUF, unitId);
34018b78:	4b0e      	ldr	r3, [pc, #56]	@ (34018bb4 <LL_ATON_EnableUnits_Init+0x180>)
34018b7a:	681b      	ldr	r3, [r3, #0]
34018b7c:	623b      	str	r3, [r7, #32]
34018b7e:	6a3b      	ldr	r3, [r7, #32]
34018b80:	f043 0301 	orr.w	r3, r3, #1
34018b84:	623b      	str	r3, [r7, #32]
34018b86:	4a0b      	ldr	r2, [pc, #44]	@ (34018bb4 <LL_ATON_EnableUnits_Init+0x180>)
34018b88:	6a3b      	ldr	r3, [r7, #32]
34018b8a:	6013      	str	r3, [r2, #0]
      break;
34018b8c:	e000      	b.n	34018b90 <LL_ATON_EnableUnits_Init+0x15c>
#endif

    default:
      break;
34018b8e:	bf00      	nop
  for (i = 0; i < n; i++)
34018b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34018b92:	3301      	adds	r3, #1
34018b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
34018b96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
34018b98:	683b      	ldr	r3, [r7, #0]
34018b9a:	429a      	cmp	r2, r3
34018b9c:	f6ff af52 	blt.w	34018a44 <LL_ATON_EnableUnits_Init+0x10>
    }
  }

  return 0;
34018ba0:	2300      	movs	r3, #0
}
34018ba2:	4618      	mov	r0, r3
34018ba4:	3734      	adds	r7, #52	@ 0x34
34018ba6:	46bd      	mov	sp, r7
34018ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
34018bac:	4770      	bx	lr
34018bae:	bf00      	nop
34018bb0:	340211e0 	.word	0x340211e0
34018bb4:	580fd000 	.word	0x580fd000

34018bb8 <LL_ATON_DisableUnits_Init>:
 * @param  LL_ATON_DisableUnits_InitTypeDef Array of units to disable
 * @param  n Length of the initialization array
 * @retval Error code
 */
int LL_ATON_DisableUnits_Init(const LL_ATON_DisableUnits_InitTypeDef *LL_ATON_DisableUnits_InitStruct, int n)
{
34018bb8:	b580      	push	{r7, lr}
34018bba:	b086      	sub	sp, #24
34018bbc:	af00      	add	r7, sp, #0
34018bbe:	6078      	str	r0, [r7, #4]
34018bc0:	6039      	str	r1, [r7, #0]
  int i;
  enum AccelUnitsType unitType;
  uint32_t unitId;
  uint32_t t;

  for (i = 0; i < n; i++)
34018bc2:	2300      	movs	r3, #0
34018bc4:	617b      	str	r3, [r7, #20]
34018bc6:	e1b1      	b.n	34018f2c <LL_ATON_DisableUnits_Init+0x374>
  {
    unitType = LL_ATON_DisableUnits_InitStruct[i].unit.unit_type;
34018bc8:	697b      	ldr	r3, [r7, #20]
34018bca:	009b      	lsls	r3, r3, #2
34018bcc:	687a      	ldr	r2, [r7, #4]
34018bce:	4413      	add	r3, r2
34018bd0:	781b      	ldrb	r3, [r3, #0]
34018bd2:	74fb      	strb	r3, [r7, #19]
    unitId = LL_ATON_DisableUnits_InitStruct[i].unit.unit_num;
34018bd4:	697b      	ldr	r3, [r7, #20]
34018bd6:	009b      	lsls	r3, r3, #2
34018bd8:	687a      	ldr	r2, [r7, #4]
34018bda:	4413      	add	r3, r2
34018bdc:	885b      	ldrh	r3, [r3, #2]
34018bde:	60fb      	str	r3, [r7, #12]

    switch (unitType)
34018be0:	7cfb      	ldrb	r3, [r7, #19]
34018be2:	2b08      	cmp	r3, #8
34018be4:	f200 819c 	bhi.w	34018f20 <LL_ATON_DisableUnits_Init+0x368>
34018be8:	a201      	add	r2, pc, #4	@ (adr r2, 34018bf0 <LL_ATON_DisableUnits_Init+0x38>)
34018bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34018bee:	bf00      	nop
34018bf0:	34018c15 	.word	0x34018c15
34018bf4:	34018f21 	.word	0x34018f21
34018bf8:	34018c85 	.word	0x34018c85
34018bfc:	34018cf9 	.word	0x34018cf9
34018c00:	34018d6d 	.word	0x34018d6d
34018c04:	34018de1 	.word	0x34018de1
34018c08:	34018e59 	.word	0x34018e59
34018c0c:	34018f21 	.word	0x34018f21
34018c10:	34018ed1 	.word	0x34018ed1
    {
#ifdef ATON_STRENG_NUM
    case STRENG:
      ATON_DISABLE_CLR_CONFCLR(STRENG, unitId);
34018c14:	2300      	movs	r3, #0
34018c16:	60bb      	str	r3, [r7, #8]
34018c18:	68bb      	ldr	r3, [r7, #8]
34018c1a:	f023 0301 	bic.w	r3, r3, #1
34018c1e:	60bb      	str	r3, [r7, #8]
34018c20:	68bb      	ldr	r3, [r7, #8]
34018c22:	f043 0302 	orr.w	r3, r3, #2
34018c26:	60bb      	str	r3, [r7, #8]
34018c28:	68fb      	ldr	r3, [r7, #12]
34018c2a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018c2e:	33e5      	adds	r3, #229	@ 0xe5
34018c30:	031b      	lsls	r3, r3, #12
34018c32:	461a      	mov	r2, r3
34018c34:	68bb      	ldr	r3, [r7, #8]
34018c36:	6013      	str	r3, [r2, #0]
34018c38:	68fb      	ldr	r3, [r7, #12]
34018c3a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018c3e:	33e5      	adds	r3, #229	@ 0xe5
34018c40:	031b      	lsls	r3, r3, #12
34018c42:	681b      	ldr	r3, [r3, #0]
34018c44:	f003 0302 	and.w	r3, r3, #2
34018c48:	2b00      	cmp	r3, #0
34018c4a:	d1f5      	bne.n	34018c38 <LL_ATON_DisableUnits_Init+0x80>
34018c4c:	2300      	movs	r3, #0
34018c4e:	60bb      	str	r3, [r7, #8]
34018c50:	68bb      	ldr	r3, [r7, #8]
34018c52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018c56:	60bb      	str	r3, [r7, #8]
34018c58:	68fb      	ldr	r3, [r7, #12]
34018c5a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018c5e:	33e5      	adds	r3, #229	@ 0xe5
34018c60:	031b      	lsls	r3, r3, #12
34018c62:	461a      	mov	r2, r3
34018c64:	68bb      	ldr	r3, [r7, #8]
34018c66:	6013      	str	r3, [r2, #0]
34018c68:	68fb      	ldr	r3, [r7, #12]
34018c6a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018c6e:	33e5      	adds	r3, #229	@ 0xe5
34018c70:	031b      	lsls	r3, r3, #12
34018c72:	681b      	ldr	r3, [r3, #0]
34018c74:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018c78:	2b00      	cmp	r3, #0
34018c7a:	d1f5      	bne.n	34018c68 <LL_ATON_DisableUnits_Init+0xb0>
      LL_ATON_DisableClock(ATON_STRENG_CLKB_CLK(unitId));
34018c7c:	68f8      	ldr	r0, [r7, #12]
34018c7e:	f001 fbfd 	bl	3401a47c <LL_ATON_DisableClock>
      break;
34018c82:	e150      	b.n	34018f26 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_CONVACC_NUM
    case CONVACC:
      ATON_DISABLE_CLR_CONFCLR(CONVACC, unitId);
34018c84:	2300      	movs	r3, #0
34018c86:	60bb      	str	r3, [r7, #8]
34018c88:	68bb      	ldr	r3, [r7, #8]
34018c8a:	f023 0301 	bic.w	r3, r3, #1
34018c8e:	60bb      	str	r3, [r7, #8]
34018c90:	68bb      	ldr	r3, [r7, #8]
34018c92:	f043 0302 	orr.w	r3, r3, #2
34018c96:	60bb      	str	r3, [r7, #8]
34018c98:	68fb      	ldr	r3, [r7, #12]
34018c9a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018c9e:	33ef      	adds	r3, #239	@ 0xef
34018ca0:	031b      	lsls	r3, r3, #12
34018ca2:	461a      	mov	r2, r3
34018ca4:	68bb      	ldr	r3, [r7, #8]
34018ca6:	6013      	str	r3, [r2, #0]
34018ca8:	68fb      	ldr	r3, [r7, #12]
34018caa:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018cae:	33ef      	adds	r3, #239	@ 0xef
34018cb0:	031b      	lsls	r3, r3, #12
34018cb2:	681b      	ldr	r3, [r3, #0]
34018cb4:	f003 0302 	and.w	r3, r3, #2
34018cb8:	2b00      	cmp	r3, #0
34018cba:	d1f5      	bne.n	34018ca8 <LL_ATON_DisableUnits_Init+0xf0>
34018cbc:	2300      	movs	r3, #0
34018cbe:	60bb      	str	r3, [r7, #8]
34018cc0:	68bb      	ldr	r3, [r7, #8]
34018cc2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018cc6:	60bb      	str	r3, [r7, #8]
34018cc8:	68fb      	ldr	r3, [r7, #12]
34018cca:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018cce:	33ef      	adds	r3, #239	@ 0xef
34018cd0:	031b      	lsls	r3, r3, #12
34018cd2:	461a      	mov	r2, r3
34018cd4:	68bb      	ldr	r3, [r7, #8]
34018cd6:	6013      	str	r3, [r2, #0]
34018cd8:	68fb      	ldr	r3, [r7, #12]
34018cda:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018cde:	33ef      	adds	r3, #239	@ 0xef
34018ce0:	031b      	lsls	r3, r3, #12
34018ce2:	681b      	ldr	r3, [r3, #0]
34018ce4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018ce8:	2b00      	cmp	r3, #0
34018cea:	d1f5      	bne.n	34018cd8 <LL_ATON_DisableUnits_Init+0x120>
      LL_ATON_DisableClock(ATON_CONVACC_CLKB_CLK(unitId));
34018cec:	68fb      	ldr	r3, [r7, #12]
34018cee:	330a      	adds	r3, #10
34018cf0:	4618      	mov	r0, r3
34018cf2:	f001 fbc3 	bl	3401a47c <LL_ATON_DisableClock>
      break;
34018cf6:	e116      	b.n	34018f26 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_DECUN_NUM
    case DECUN:
      ATON_DISABLE_CLR_CONFCLR(DECUN, unitId);
34018cf8:	2300      	movs	r3, #0
34018cfa:	60bb      	str	r3, [r7, #8]
34018cfc:	68bb      	ldr	r3, [r7, #8]
34018cfe:	f023 0301 	bic.w	r3, r3, #1
34018d02:	60bb      	str	r3, [r7, #8]
34018d04:	68bb      	ldr	r3, [r7, #8]
34018d06:	f043 0302 	orr.w	r3, r3, #2
34018d0a:	60bb      	str	r3, [r7, #8]
34018d0c:	68fb      	ldr	r3, [r7, #12]
34018d0e:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018d12:	33f3      	adds	r3, #243	@ 0xf3
34018d14:	031b      	lsls	r3, r3, #12
34018d16:	461a      	mov	r2, r3
34018d18:	68bb      	ldr	r3, [r7, #8]
34018d1a:	6013      	str	r3, [r2, #0]
34018d1c:	68fb      	ldr	r3, [r7, #12]
34018d1e:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018d22:	33f3      	adds	r3, #243	@ 0xf3
34018d24:	031b      	lsls	r3, r3, #12
34018d26:	681b      	ldr	r3, [r3, #0]
34018d28:	f003 0302 	and.w	r3, r3, #2
34018d2c:	2b00      	cmp	r3, #0
34018d2e:	d1f5      	bne.n	34018d1c <LL_ATON_DisableUnits_Init+0x164>
34018d30:	2300      	movs	r3, #0
34018d32:	60bb      	str	r3, [r7, #8]
34018d34:	68bb      	ldr	r3, [r7, #8]
34018d36:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018d3a:	60bb      	str	r3, [r7, #8]
34018d3c:	68fb      	ldr	r3, [r7, #12]
34018d3e:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018d42:	33f3      	adds	r3, #243	@ 0xf3
34018d44:	031b      	lsls	r3, r3, #12
34018d46:	461a      	mov	r2, r3
34018d48:	68bb      	ldr	r3, [r7, #8]
34018d4a:	6013      	str	r3, [r2, #0]
34018d4c:	68fb      	ldr	r3, [r7, #12]
34018d4e:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018d52:	33f3      	adds	r3, #243	@ 0xf3
34018d54:	031b      	lsls	r3, r3, #12
34018d56:	681b      	ldr	r3, [r3, #0]
34018d58:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018d5c:	2b00      	cmp	r3, #0
34018d5e:	d1f5      	bne.n	34018d4c <LL_ATON_DisableUnits_Init+0x194>
      LL_ATON_DisableClock(ATON_DECUN_CLKB_CLK(unitId));
34018d60:	68fb      	ldr	r3, [r7, #12]
34018d62:	330e      	adds	r3, #14
34018d64:	4618      	mov	r0, r3
34018d66:	f001 fb89 	bl	3401a47c <LL_ATON_DisableClock>
      break;
34018d6a:	e0dc      	b.n	34018f26 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_ACTIV_NUM
    case ACTIV:
      ATON_DISABLE_CLR_CONFCLR(ACTIV, unitId);
34018d6c:	4b74      	ldr	r3, [pc, #464]	@ (34018f40 <LL_ATON_DisableUnits_Init+0x388>)
34018d6e:	60bb      	str	r3, [r7, #8]
34018d70:	68bb      	ldr	r3, [r7, #8]
34018d72:	f023 0301 	bic.w	r3, r3, #1
34018d76:	60bb      	str	r3, [r7, #8]
34018d78:	68bb      	ldr	r3, [r7, #8]
34018d7a:	f043 0302 	orr.w	r3, r3, #2
34018d7e:	60bb      	str	r3, [r7, #8]
34018d80:	68fb      	ldr	r3, [r7, #12]
34018d82:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018d86:	33f5      	adds	r3, #245	@ 0xf5
34018d88:	031b      	lsls	r3, r3, #12
34018d8a:	461a      	mov	r2, r3
34018d8c:	68bb      	ldr	r3, [r7, #8]
34018d8e:	6013      	str	r3, [r2, #0]
34018d90:	68fb      	ldr	r3, [r7, #12]
34018d92:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018d96:	33f5      	adds	r3, #245	@ 0xf5
34018d98:	031b      	lsls	r3, r3, #12
34018d9a:	681b      	ldr	r3, [r3, #0]
34018d9c:	f003 0302 	and.w	r3, r3, #2
34018da0:	2b00      	cmp	r3, #0
34018da2:	d1f5      	bne.n	34018d90 <LL_ATON_DisableUnits_Init+0x1d8>
34018da4:	4b66      	ldr	r3, [pc, #408]	@ (34018f40 <LL_ATON_DisableUnits_Init+0x388>)
34018da6:	60bb      	str	r3, [r7, #8]
34018da8:	68bb      	ldr	r3, [r7, #8]
34018daa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018dae:	60bb      	str	r3, [r7, #8]
34018db0:	68fb      	ldr	r3, [r7, #12]
34018db2:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018db6:	33f5      	adds	r3, #245	@ 0xf5
34018db8:	031b      	lsls	r3, r3, #12
34018dba:	461a      	mov	r2, r3
34018dbc:	68bb      	ldr	r3, [r7, #8]
34018dbe:	6013      	str	r3, [r2, #0]
34018dc0:	68fb      	ldr	r3, [r7, #12]
34018dc2:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018dc6:	33f5      	adds	r3, #245	@ 0xf5
34018dc8:	031b      	lsls	r3, r3, #12
34018dca:	681b      	ldr	r3, [r3, #0]
34018dcc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018dd0:	2b00      	cmp	r3, #0
34018dd2:	d1f5      	bne.n	34018dc0 <LL_ATON_DisableUnits_Init+0x208>
      LL_ATON_DisableClock(ATON_ACTIV_CLKB_CLK(unitId));
34018dd4:	68fb      	ldr	r3, [r7, #12]
34018dd6:	3310      	adds	r3, #16
34018dd8:	4618      	mov	r0, r3
34018dda:	f001 fb4f 	bl	3401a47c <LL_ATON_DisableClock>
      break;
34018dde:	e0a2      	b.n	34018f26 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_ARITH_NUM
    case ARITH:
      ATON_DISABLE_CLR_CONFCLR(ARITH, unitId);
34018de0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
34018de4:	60bb      	str	r3, [r7, #8]
34018de6:	68bb      	ldr	r3, [r7, #8]
34018de8:	f023 0301 	bic.w	r3, r3, #1
34018dec:	60bb      	str	r3, [r7, #8]
34018dee:	68bb      	ldr	r3, [r7, #8]
34018df0:	f043 0302 	orr.w	r3, r3, #2
34018df4:	60bb      	str	r3, [r7, #8]
34018df6:	68fb      	ldr	r3, [r7, #12]
34018df8:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018dfc:	33f7      	adds	r3, #247	@ 0xf7
34018dfe:	031b      	lsls	r3, r3, #12
34018e00:	461a      	mov	r2, r3
34018e02:	68bb      	ldr	r3, [r7, #8]
34018e04:	6013      	str	r3, [r2, #0]
34018e06:	68fb      	ldr	r3, [r7, #12]
34018e08:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018e0c:	33f7      	adds	r3, #247	@ 0xf7
34018e0e:	031b      	lsls	r3, r3, #12
34018e10:	681b      	ldr	r3, [r3, #0]
34018e12:	f003 0302 	and.w	r3, r3, #2
34018e16:	2b00      	cmp	r3, #0
34018e18:	d1f5      	bne.n	34018e06 <LL_ATON_DisableUnits_Init+0x24e>
34018e1a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
34018e1e:	60bb      	str	r3, [r7, #8]
34018e20:	68bb      	ldr	r3, [r7, #8]
34018e22:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018e26:	60bb      	str	r3, [r7, #8]
34018e28:	68fb      	ldr	r3, [r7, #12]
34018e2a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018e2e:	33f7      	adds	r3, #247	@ 0xf7
34018e30:	031b      	lsls	r3, r3, #12
34018e32:	461a      	mov	r2, r3
34018e34:	68bb      	ldr	r3, [r7, #8]
34018e36:	6013      	str	r3, [r2, #0]
34018e38:	68fb      	ldr	r3, [r7, #12]
34018e3a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018e3e:	33f7      	adds	r3, #247	@ 0xf7
34018e40:	031b      	lsls	r3, r3, #12
34018e42:	681b      	ldr	r3, [r3, #0]
34018e44:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018e48:	2b00      	cmp	r3, #0
34018e4a:	d1f5      	bne.n	34018e38 <LL_ATON_DisableUnits_Init+0x280>
      LL_ATON_DisableClock(ATON_ARITH_CLKB_CLK(unitId));
34018e4c:	68fb      	ldr	r3, [r7, #12]
34018e4e:	3312      	adds	r3, #18
34018e50:	4618      	mov	r0, r3
34018e52:	f001 fb13 	bl	3401a47c <LL_ATON_DisableClock>
      break;
34018e56:	e066      	b.n	34018f26 <LL_ATON_DisableUnits_Init+0x36e>
#ifdef ATON_POOL_NUM
    case POOL:
#ifdef POOL_RC14
      ATON_POOL_CTRL_SET(unitId, ATON_POOL_CTRL_SET_EN(ATON_POOL_CTRL_GET(unitId), 0));
#else  // !POOL_RC14
      ATON_DISABLE_CLR_CONFCLR(POOL, unitId);
34018e58:	f44f 0384 	mov.w	r3, #4325376	@ 0x420000
34018e5c:	60bb      	str	r3, [r7, #8]
34018e5e:	68bb      	ldr	r3, [r7, #8]
34018e60:	f023 0301 	bic.w	r3, r3, #1
34018e64:	60bb      	str	r3, [r7, #8]
34018e66:	68bb      	ldr	r3, [r7, #8]
34018e68:	f043 0302 	orr.w	r3, r3, #2
34018e6c:	60bb      	str	r3, [r7, #8]
34018e6e:	68fb      	ldr	r3, [r7, #12]
34018e70:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018e74:	33fb      	adds	r3, #251	@ 0xfb
34018e76:	031b      	lsls	r3, r3, #12
34018e78:	461a      	mov	r2, r3
34018e7a:	68bb      	ldr	r3, [r7, #8]
34018e7c:	6013      	str	r3, [r2, #0]
34018e7e:	68fb      	ldr	r3, [r7, #12]
34018e80:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018e84:	33fb      	adds	r3, #251	@ 0xfb
34018e86:	031b      	lsls	r3, r3, #12
34018e88:	681b      	ldr	r3, [r3, #0]
34018e8a:	f003 0302 	and.w	r3, r3, #2
34018e8e:	2b00      	cmp	r3, #0
34018e90:	d1f5      	bne.n	34018e7e <LL_ATON_DisableUnits_Init+0x2c6>
34018e92:	f44f 0384 	mov.w	r3, #4325376	@ 0x420000
34018e96:	60bb      	str	r3, [r7, #8]
34018e98:	68bb      	ldr	r3, [r7, #8]
34018e9a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018e9e:	60bb      	str	r3, [r7, #8]
34018ea0:	68fb      	ldr	r3, [r7, #12]
34018ea2:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018ea6:	33fb      	adds	r3, #251	@ 0xfb
34018ea8:	031b      	lsls	r3, r3, #12
34018eaa:	461a      	mov	r2, r3
34018eac:	68bb      	ldr	r3, [r7, #8]
34018eae:	6013      	str	r3, [r2, #0]
34018eb0:	68fb      	ldr	r3, [r7, #12]
34018eb2:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018eb6:	33fb      	adds	r3, #251	@ 0xfb
34018eb8:	031b      	lsls	r3, r3, #12
34018eba:	681b      	ldr	r3, [r3, #0]
34018ebc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018ec0:	2b00      	cmp	r3, #0
34018ec2:	d1f5      	bne.n	34018eb0 <LL_ATON_DisableUnits_Init+0x2f8>
#endif // !POOL_RC14

      LL_ATON_DisableClock(ATON_POOL_CLKB_CLK(unitId));
34018ec4:	68fb      	ldr	r3, [r7, #12]
34018ec6:	3316      	adds	r3, #22
34018ec8:	4618      	mov	r0, r3
34018eca:	f001 fad7 	bl	3401a47c <LL_ATON_DisableClock>
      break;
34018ece:	e02a      	b.n	34018f26 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_RECBUF_NUM
    case RECBUF:
      ATON_DISABLE_CLR_CONFCLR(RECBUF, unitId);
34018ed0:	2300      	movs	r3, #0
34018ed2:	60bb      	str	r3, [r7, #8]
34018ed4:	68bb      	ldr	r3, [r7, #8]
34018ed6:	f023 0301 	bic.w	r3, r3, #1
34018eda:	60bb      	str	r3, [r7, #8]
34018edc:	68bb      	ldr	r3, [r7, #8]
34018ede:	f043 0302 	orr.w	r3, r3, #2
34018ee2:	60bb      	str	r3, [r7, #8]
34018ee4:	4a17      	ldr	r2, [pc, #92]	@ (34018f44 <LL_ATON_DisableUnits_Init+0x38c>)
34018ee6:	68bb      	ldr	r3, [r7, #8]
34018ee8:	6013      	str	r3, [r2, #0]
34018eea:	4b16      	ldr	r3, [pc, #88]	@ (34018f44 <LL_ATON_DisableUnits_Init+0x38c>)
34018eec:	681b      	ldr	r3, [r3, #0]
34018eee:	f003 0302 	and.w	r3, r3, #2
34018ef2:	2b00      	cmp	r3, #0
34018ef4:	d1f9      	bne.n	34018eea <LL_ATON_DisableUnits_Init+0x332>
34018ef6:	2300      	movs	r3, #0
34018ef8:	60bb      	str	r3, [r7, #8]
34018efa:	68bb      	ldr	r3, [r7, #8]
34018efc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018f00:	60bb      	str	r3, [r7, #8]
34018f02:	4a10      	ldr	r2, [pc, #64]	@ (34018f44 <LL_ATON_DisableUnits_Init+0x38c>)
34018f04:	68bb      	ldr	r3, [r7, #8]
34018f06:	6013      	str	r3, [r2, #0]
34018f08:	4b0e      	ldr	r3, [pc, #56]	@ (34018f44 <LL_ATON_DisableUnits_Init+0x38c>)
34018f0a:	681b      	ldr	r3, [r3, #0]
34018f0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018f10:	2b00      	cmp	r3, #0
34018f12:	d1f9      	bne.n	34018f08 <LL_ATON_DisableUnits_Init+0x350>
      LL_ATON_DisableClock(ATON_RECBUF_CLKB_CLK(unitId));
34018f14:	68fb      	ldr	r3, [r7, #12]
34018f16:	3318      	adds	r3, #24
34018f18:	4618      	mov	r0, r3
34018f1a:	f001 faaf 	bl	3401a47c <LL_ATON_DisableClock>
      break;
34018f1e:	e002      	b.n	34018f26 <LL_ATON_DisableUnits_Init+0x36e>
#endif

    default:
      return LL_ATON_INVALID_PARAM;
34018f20:	f06f 0301 	mvn.w	r3, #1
34018f24:	e008      	b.n	34018f38 <LL_ATON_DisableUnits_Init+0x380>
  for (i = 0; i < n; i++)
34018f26:	697b      	ldr	r3, [r7, #20]
34018f28:	3301      	adds	r3, #1
34018f2a:	617b      	str	r3, [r7, #20]
34018f2c:	697a      	ldr	r2, [r7, #20]
34018f2e:	683b      	ldr	r3, [r7, #0]
34018f30:	429a      	cmp	r2, r3
34018f32:	f6ff ae49 	blt.w	34018bc8 <LL_ATON_DisableUnits_Init+0x10>
    }
  }

  return LL_ATON_OK;
34018f36:	2300      	movs	r3, #0
}
34018f38:	4618      	mov	r0, r3
34018f3a:	3718      	adds	r7, #24
34018f3c:	46bd      	mov	sp, r7
34018f3e:	bd80      	pop	{r7, pc}
34018f40:	00881080 	.word	0x00881080
34018f44:	580fd000 	.word	0x580fd000

34018f48 <LL_Streng_TensorInit>:
 * @param  conf Pointer to structure(s) describing initialization parameters
 * @param  n Number of elements in initialization structure array
 * @retval error code. E.g.: Invalid ID, invalid parameters, not idle,..
 */
int LL_Streng_TensorInit(int id, const LL_Streng_TensorInitTypeDef *conf, int n)
{
34018f48:	b580      	push	{r7, lr}
34018f4a:	b096      	sub	sp, #88	@ 0x58
34018f4c:	af00      	add	r7, sp, #0
34018f4e:	60f8      	str	r0, [r7, #12]
34018f50:	60b9      	str	r1, [r7, #8]
34018f52:	607a      	str	r2, [r7, #4]
  uint32_t t;

  /* deferred register values */
  uint32_t t_streng_strd = ATON_STRENG_STRD_DT;
34018f54:	2300      	movs	r3, #0
34018f56:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t t_streng_cid_cache = ATON_STRENG_CID_CACHE_DT;
34018f58:	2300      	movs	r3, #0
34018f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t t_streng_event = ATON_STRENG_EVENT_DT;
34018f5c:	2300      	movs	r3, #0
34018f5e:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (id >= ATON_STRENG_NUM)
34018f60:	68fb      	ldr	r3, [r7, #12]
34018f62:	2b09      	cmp	r3, #9
34018f64:	dd02      	ble.n	34018f6c <LL_Streng_TensorInit+0x24>
    return LL_ATON_INVALID_ID;
34018f66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34018f6a:	e342      	b.n	340195f2 <LL_Streng_TensorInit+0x6aa>

  LL_ATON_EnableClock(ATON_STRENG_CLKB_CLK(id));
34018f6c:	68fb      	ldr	r3, [r7, #12]
34018f6e:	4618      	mov	r0, r3
34018f70:	f001 fa56 	bl	3401a420 <LL_ATON_EnableClock>

#define _LL_min(x, y) ((x) > (y) ? (y) : (x))

  if (n != 1)
34018f74:	687b      	ldr	r3, [r7, #4]
34018f76:	2b01      	cmp	r3, #1
34018f78:	d002      	beq.n	34018f80 <LL_Streng_TensorInit+0x38>
    return -1;
34018f7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34018f7e:	e338      	b.n	340195f2 <LL_Streng_TensorInit+0x6aa>
    // if (conf->dir == 0 && (conf->nbits_in > conf->nbits_out)) return -1;
#ifndef ATON_IMC_NUM
  if (conf->nbits_in > 24 || conf->nbits_out > 24)
34018f80:	68bb      	ldr	r3, [r7, #8]
34018f82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
34018f86:	2b18      	cmp	r3, #24
34018f88:	d804      	bhi.n	34018f94 <LL_Streng_TensorInit+0x4c>
34018f8a:	68bb      	ldr	r3, [r7, #8]
34018f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
34018f90:	2b18      	cmp	r3, #24
34018f92:	d902      	bls.n	34018f9a <LL_Streng_TensorInit+0x52>
    return -1;
34018f94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34018f98:	e32b      	b.n	340195f2 <LL_Streng_TensorInit+0x6aa>
#endif

  t = ATON_STRENG_CTRL_DT;
34018f9a:	2300      	movs	r3, #0
34018f9c:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_DIR(t, (conf->dir != 0));
34018f9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018fa0:	f023 0208 	bic.w	r2, r3, #8
34018fa4:	68bb      	ldr	r3, [r7, #8]
34018fa6:	781b      	ldrb	r3, [r3, #0]
34018fa8:	00db      	lsls	r3, r3, #3
34018faa:	f003 0308 	and.w	r3, r3, #8
34018fae:	4313      	orrs	r3, r2
34018fb0:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_RAW(t, (conf->raw != 0));
34018fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018fb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
34018fb8:	68bb      	ldr	r3, [r7, #8]
34018fba:	781b      	ldrb	r3, [r3, #0]
34018fbc:	01db      	lsls	r3, r3, #7
34018fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34018fc2:	4313      	orrs	r3, r2
34018fc4:	657b      	str	r3, [r7, #84]	@ 0x54
#ifdef ATON_STRENG_CTRL_SET_RAW_OUT
  t = ATON_STRENG_CTRL_SET_RAW_OUT(t, conf->raw_out);
34018fc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018fc8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34018fcc:	68bb      	ldr	r3, [r7, #8]
34018fce:	781b      	ldrb	r3, [r3, #0]
34018fd0:	f3c3 0380 	ubfx	r3, r3, #2, #1
34018fd4:	b2db      	uxtb	r3, r3
34018fd6:	025b      	lsls	r3, r3, #9
34018fd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34018fdc:	4313      	orrs	r3, r2
34018fde:	657b      	str	r3, [r7, #84]	@ 0x54
#else
  /* Hardware feature not supported */
  LL_ATON_ASSERT(conf->raw_out == 0);
#endif
  t = ATON_STRENG_CTRL_SET_NOBLK(t, (conf->noblk != 0));
34018fe0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018fe2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
34018fe6:	68bb      	ldr	r3, [r7, #8]
34018fe8:	781b      	ldrb	r3, [r3, #0]
34018fea:	01db      	lsls	r3, r3, #7
34018fec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34018ff0:	4313      	orrs	r3, r2
34018ff2:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_NOINC(t, (conf->noinc == 1));
34018ff4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018ff6:	f023 0210 	bic.w	r2, r3, #16
34018ffa:	68bb      	ldr	r3, [r7, #8]
34018ffc:	781b      	ldrb	r3, [r3, #0]
34018ffe:	085b      	lsrs	r3, r3, #1
34019000:	b2db      	uxtb	r3, r3
34019002:	f003 0310 	and.w	r3, r3, #16
34019006:	4313      	orrs	r3, r2
34019008:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_SINGLE(t, conf->frame_tot_cnt == 1);
3401900a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401900c:	f023 0304 	bic.w	r3, r3, #4
34019010:	68ba      	ldr	r2, [r7, #8]
34019012:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34019014:	2a01      	cmp	r2, #1
34019016:	d101      	bne.n	3401901c <LL_Streng_TensorInit+0xd4>
34019018:	2204      	movs	r2, #4
3401901a:	e000      	b.n	3401901e <LL_Streng_TensorInit+0xd6>
3401901c:	2200      	movs	r2, #0
3401901e:	4313      	orrs	r3, r2
34019020:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_CONT(t, conf->continuous == 1);
34019022:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019024:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
34019028:	68bb      	ldr	r3, [r7, #8]
3401902a:	781b      	ldrb	r3, [r3, #0]
3401902c:	011b      	lsls	r3, r3, #4
3401902e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34019032:	4313      	orrs	r3, r2
34019034:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_LSBMODE(t, conf->align_right == 1);
34019036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019038:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
3401903c:	68bb      	ldr	r3, [r7, #8]
3401903e:	781b      	ldrb	r3, [r3, #0]
34019040:	021b      	lsls	r3, r3, #8
34019042:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34019046:	4313      	orrs	r3, r2
34019048:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_SIGNEXT(t, conf->align_right == 1 && conf->nbits_unsigned == 0);
3401904a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401904c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
34019050:	68bb      	ldr	r3, [r7, #8]
34019052:	781b      	ldrb	r3, [r3, #0]
34019054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34019058:	b2db      	uxtb	r3, r3
3401905a:	2b00      	cmp	r3, #0
3401905c:	d008      	beq.n	34019070 <LL_Streng_TensorInit+0x128>
3401905e:	68bb      	ldr	r3, [r7, #8]
34019060:	785b      	ldrb	r3, [r3, #1]
34019062:	f003 0302 	and.w	r3, r3, #2
34019066:	b2db      	uxtb	r3, r3
34019068:	2b00      	cmp	r3, #0
3401906a:	d101      	bne.n	34019070 <LL_Streng_TensorInit+0x128>
3401906c:	2301      	movs	r3, #1
3401906e:	e000      	b.n	34019072 <LL_Streng_TensorInit+0x12a>
34019070:	2300      	movs	r3, #0
34019072:	03db      	lsls	r3, r3, #15
34019074:	b29b      	uxth	r3, r3
34019076:	4313      	orrs	r3, r2
34019078:	657b      	str	r3, [r7, #84]	@ 0x54

  int ch_bits[3] = {0, 0, 0};
3401907a:	2300      	movs	r3, #0
3401907c:	62fb      	str	r3, [r7, #44]	@ 0x2c
3401907e:	2300      	movs	r3, #0
34019080:	633b      	str	r3, [r7, #48]	@ 0x30
34019082:	2300      	movs	r3, #0
34019084:	637b      	str	r3, [r7, #52]	@ 0x34
  int in_bits[3];
  int out_bits[3];
  int nbits_out = conf->nbits_out;
34019086:	68bb      	ldr	r3, [r7, #8]
34019088:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
3401908c:	647b      	str	r3, [r7, #68]	@ 0x44
  int nbits_in = conf->nbits_in;
3401908e:	68bb      	ldr	r3, [r7, #8]
34019090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
34019094:	643b      	str	r3, [r7, #64]	@ 0x40
  // case 2: stream->bus  --> in_bits >= out_bits -> use lanes but valid for in_bits=8,16,24 for other bit length out is
  // right shifted by (8,16,24) - out_bits
  //                      |
  // case 3:              --> in_bits < out_bits -> use FRONT_GAP

  int io_case = ((conf->dir != 0) << 1);
34019096:	68bb      	ldr	r3, [r7, #8]
34019098:	781b      	ldrb	r3, [r3, #0]
3401909a:	005b      	lsls	r3, r3, #1
3401909c:	f003 0302 	and.w	r3, r3, #2
340190a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_case += (conf->dir == 0 ? (conf->nbits_in <= conf->nbits_out) : (conf->nbits_in < conf->nbits_out));
340190a2:	68bb      	ldr	r3, [r7, #8]
340190a4:	781b      	ldrb	r3, [r3, #0]
340190a6:	f003 0301 	and.w	r3, r3, #1
340190aa:	b2db      	uxtb	r3, r3
340190ac:	2b00      	cmp	r3, #0
340190ae:	d10c      	bne.n	340190ca <LL_Streng_TensorInit+0x182>
340190b0:	68bb      	ldr	r3, [r7, #8]
340190b2:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
340190b6:	68bb      	ldr	r3, [r7, #8]
340190b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
340190bc:	429a      	cmp	r2, r3
340190be:	bf94      	ite	ls
340190c0:	2301      	movls	r3, #1
340190c2:	2300      	movhi	r3, #0
340190c4:	b2db      	uxtb	r3, r3
340190c6:	461a      	mov	r2, r3
340190c8:	e00b      	b.n	340190e2 <LL_Streng_TensorInit+0x19a>
340190ca:	68bb      	ldr	r3, [r7, #8]
340190cc:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
340190d0:	68bb      	ldr	r3, [r7, #8]
340190d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
340190d6:	429a      	cmp	r2, r3
340190d8:	bf34      	ite	cc
340190da:	2301      	movcc	r3, #1
340190dc:	2300      	movcs	r3, #0
340190de:	b2db      	uxtb	r3, r3
340190e0:	461a      	mov	r2, r3
340190e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
340190e4:	4413      	add	r3, r2
340190e6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  switch (io_case)
340190e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
340190ea:	2b03      	cmp	r3, #3
340190ec:	f200 80c8 	bhi.w	34019280 <LL_Streng_TensorInit+0x338>
340190f0:	a201      	add	r2, pc, #4	@ (adr r2, 340190f8 <LL_Streng_TensorInit+0x1b0>)
340190f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
340190f6:	bf00      	nop
340190f8:	34019109 	.word	0x34019109
340190fc:	34019149 	.word	0x34019149
34019100:	34019205 	.word	0x34019205
34019104:	340191c5 	.word	0x340191c5
  {
  case 0: // in_bits > out_bits && bus->stream
          // must use FRONT_GAP
  {
    if (conf->mem_lsb)
34019108:	68bb      	ldr	r3, [r7, #8]
3401910a:	781b      	ldrb	r3, [r3, #0]
3401910c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
34019110:	b2db      	uxtb	r3, r3
34019112:	2b00      	cmp	r3, #0
34019114:	d00b      	beq.n	3401912e <LL_Streng_TensorInit+0x1e6>
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_in - nbits_out));
34019116:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34019118:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
3401911c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
3401911e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34019120:	1acb      	subs	r3, r1, r3
34019122:	041b      	lsls	r3, r3, #16
34019124:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
34019128:	4313      	orrs	r3, r2
3401912a:	653b      	str	r3, [r7, #80]	@ 0x50
3401912c:	e00a      	b.n	34019144 <LL_Streng_TensorInit+0x1fc>
    else
      t_streng_strd = ATON_STRENG_STRD_SET_BGAP(t_streng_strd, (nbits_in - nbits_out));
3401912e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34019130:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34019134:	6c39      	ldr	r1, [r7, #64]	@ 0x40
34019136:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34019138:	1acb      	subs	r3, r1, r3
3401913a:	061b      	lsls	r3, r3, #24
3401913c:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
34019140:	4313      	orrs	r3, r2
34019142:	653b      	str	r3, [r7, #80]	@ 0x50
    nbits_in = nbits_out;
34019144:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34019146:	643b      	str	r3, [r7, #64]	@ 0x40
  }
  // intentional fall through
  case 1: // in_bits <= out_bits && bus->stream
    in_bits[0] = _LL_min(8, nbits_in);
34019148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
3401914a:	2b08      	cmp	r3, #8
3401914c:	bfa8      	it	ge
3401914e:	2308      	movge	r3, #8
34019150:	623b      	str	r3, [r7, #32]
    in_bits[1] = nbits_in > 8 ? _LL_min(8, nbits_in - 8) : 0;
34019152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34019154:	2b08      	cmp	r3, #8
34019156:	dd05      	ble.n	34019164 <LL_Streng_TensorInit+0x21c>
34019158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
3401915a:	2b10      	cmp	r3, #16
3401915c:	bfa8      	it	ge
3401915e:	2310      	movge	r3, #16
34019160:	3b08      	subs	r3, #8
34019162:	e000      	b.n	34019166 <LL_Streng_TensorInit+0x21e>
34019164:	2300      	movs	r3, #0
34019166:	627b      	str	r3, [r7, #36]	@ 0x24
    in_bits[2] = nbits_in > 16 ? _LL_min(8, nbits_in - 16) : 0;
34019168:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
3401916a:	2b10      	cmp	r3, #16
3401916c:	dd05      	ble.n	3401917a <LL_Streng_TensorInit+0x232>
3401916e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34019170:	2b18      	cmp	r3, #24
34019172:	bfa8      	it	ge
34019174:	2318      	movge	r3, #24
34019176:	3b10      	subs	r3, #16
34019178:	e000      	b.n	3401917c <LL_Streng_TensorInit+0x234>
3401917a:	2300      	movs	r3, #0
3401917c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (conf->align_right)
3401917e:	68bb      	ldr	r3, [r7, #8]
34019180:	781b      	ldrb	r3, [r3, #0]
34019182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34019186:	b2db      	uxtb	r3, r3
34019188:	2b00      	cmp	r3, #0
3401918a:	d006      	beq.n	3401919a <LL_Streng_TensorInit+0x252>
    {
      ch_bits[0] = in_bits[0];
3401918c:	6a3b      	ldr	r3, [r7, #32]
3401918e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ch_bits[1] = in_bits[1];
34019190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34019192:	633b      	str	r3, [r7, #48]	@ 0x30
      ch_bits[2] = in_bits[2];
34019194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34019196:	637b      	str	r3, [r7, #52]	@ 0x34
        ch_bits[0] = in_bits[1];
      } // N.B. the DMA stuffs the bits to the left of the channel
      else
        ch_bits[0] = in_bits[0];
    }
    break;
34019198:	e072      	b.n	34019280 <LL_Streng_TensorInit+0x338>
      if (nbits_out > 16)
3401919a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
3401919c:	2b10      	cmp	r3, #16
3401919e:	dd06      	ble.n	340191ae <LL_Streng_TensorInit+0x266>
        ch_bits[2] = in_bits[0];
340191a0:	6a3b      	ldr	r3, [r7, #32]
340191a2:	637b      	str	r3, [r7, #52]	@ 0x34
        ch_bits[1] = in_bits[1];
340191a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340191a6:	633b      	str	r3, [r7, #48]	@ 0x30
        ch_bits[0] = in_bits[2];
340191a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340191aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
340191ac:	e068      	b.n	34019280 <LL_Streng_TensorInit+0x338>
      else if (nbits_out > 8)
340191ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
340191b0:	2b08      	cmp	r3, #8
340191b2:	dd04      	ble.n	340191be <LL_Streng_TensorInit+0x276>
        ch_bits[1] = in_bits[0];
340191b4:	6a3b      	ldr	r3, [r7, #32]
340191b6:	633b      	str	r3, [r7, #48]	@ 0x30
        ch_bits[0] = in_bits[1];
340191b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340191ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
340191bc:	e060      	b.n	34019280 <LL_Streng_TensorInit+0x338>
        ch_bits[0] = in_bits[0];
340191be:	6a3b      	ldr	r3, [r7, #32]
340191c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
340191c2:	e05d      	b.n	34019280 <LL_Streng_TensorInit+0x338>
  case 3: // in_bits < out_bits && stream->bus
  {
    if (conf->mem_lsb)
340191c4:	68bb      	ldr	r3, [r7, #8]
340191c6:	781b      	ldrb	r3, [r3, #0]
340191c8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
340191cc:	b2db      	uxtb	r3, r3
340191ce:	2b00      	cmp	r3, #0
340191d0:	d00b      	beq.n	340191ea <LL_Streng_TensorInit+0x2a2>
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_out - nbits_in));
340191d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
340191d4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
340191d8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
340191da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
340191dc:	1acb      	subs	r3, r1, r3
340191de:	041b      	lsls	r3, r3, #16
340191e0:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
340191e4:	4313      	orrs	r3, r2
340191e6:	653b      	str	r3, [r7, #80]	@ 0x50
340191e8:	e00a      	b.n	34019200 <LL_Streng_TensorInit+0x2b8>
    else
      t_streng_strd = ATON_STRENG_STRD_SET_BGAP(t_streng_strd, (nbits_out - nbits_in));
340191ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
340191ec:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
340191f0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
340191f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
340191f4:	1acb      	subs	r3, r1, r3
340191f6:	061b      	lsls	r3, r3, #24
340191f8:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
340191fc:	4313      	orrs	r3, r2
340191fe:	653b      	str	r3, [r7, #80]	@ 0x50
    nbits_out = nbits_in;
34019200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34019202:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  // intentional fall through
  case 2: // in_bits >= out_bits && stream->bus
    out_bits[0] = _LL_min(8, nbits_out);
34019204:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34019206:	2b08      	cmp	r3, #8
34019208:	bfa8      	it	ge
3401920a:	2308      	movge	r3, #8
3401920c:	617b      	str	r3, [r7, #20]
    out_bits[1] = nbits_out > 8 ? _LL_min(8, nbits_out - 8) : 0;
3401920e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34019210:	2b08      	cmp	r3, #8
34019212:	dd05      	ble.n	34019220 <LL_Streng_TensorInit+0x2d8>
34019214:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34019216:	2b10      	cmp	r3, #16
34019218:	bfa8      	it	ge
3401921a:	2310      	movge	r3, #16
3401921c:	3b08      	subs	r3, #8
3401921e:	e000      	b.n	34019222 <LL_Streng_TensorInit+0x2da>
34019220:	2300      	movs	r3, #0
34019222:	61bb      	str	r3, [r7, #24]
    out_bits[2] = nbits_out > 16 ? _LL_min(8, nbits_out - 16) : 0;
34019224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34019226:	2b10      	cmp	r3, #16
34019228:	dd05      	ble.n	34019236 <LL_Streng_TensorInit+0x2ee>
3401922a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
3401922c:	2b18      	cmp	r3, #24
3401922e:	bfa8      	it	ge
34019230:	2318      	movge	r3, #24
34019232:	3b10      	subs	r3, #16
34019234:	e000      	b.n	34019238 <LL_Streng_TensorInit+0x2f0>
34019236:	2300      	movs	r3, #0
34019238:	61fb      	str	r3, [r7, #28]
    if (conf->align_right)
3401923a:	68bb      	ldr	r3, [r7, #8]
3401923c:	781b      	ldrb	r3, [r3, #0]
3401923e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34019242:	b2db      	uxtb	r3, r3
34019244:	2b00      	cmp	r3, #0
34019246:	d006      	beq.n	34019256 <LL_Streng_TensorInit+0x30e>
    {
      ch_bits[0] = out_bits[0];
34019248:	697b      	ldr	r3, [r7, #20]
3401924a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ch_bits[1] = out_bits[1];
3401924c:	69bb      	ldr	r3, [r7, #24]
3401924e:	633b      	str	r3, [r7, #48]	@ 0x30
      ch_bits[2] = out_bits[2];
34019250:	69fb      	ldr	r3, [r7, #28]
34019252:	637b      	str	r3, [r7, #52]	@ 0x34
        ch_bits[0] = out_bits[1];
      } // N.B. the DMA stuffs the bits to the left of the channel
      else
        ch_bits[0] = out_bits[0];
    }
    break;
34019254:	e013      	b.n	3401927e <LL_Streng_TensorInit+0x336>
      if (nbits_in > 16)
34019256:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34019258:	2b10      	cmp	r3, #16
3401925a:	dd06      	ble.n	3401926a <LL_Streng_TensorInit+0x322>
        ch_bits[2] = out_bits[0];
3401925c:	697b      	ldr	r3, [r7, #20]
3401925e:	637b      	str	r3, [r7, #52]	@ 0x34
        ch_bits[1] = out_bits[1];
34019260:	69bb      	ldr	r3, [r7, #24]
34019262:	633b      	str	r3, [r7, #48]	@ 0x30
        ch_bits[0] = out_bits[2];
34019264:	69fb      	ldr	r3, [r7, #28]
34019266:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34019268:	e009      	b.n	3401927e <LL_Streng_TensorInit+0x336>
      else if (nbits_in > 8)
3401926a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
3401926c:	2b08      	cmp	r3, #8
3401926e:	dd04      	ble.n	3401927a <LL_Streng_TensorInit+0x332>
        ch_bits[1] = out_bits[0];
34019270:	697b      	ldr	r3, [r7, #20]
34019272:	633b      	str	r3, [r7, #48]	@ 0x30
        ch_bits[0] = out_bits[1];
34019274:	69bb      	ldr	r3, [r7, #24]
34019276:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34019278:	e001      	b.n	3401927e <LL_Streng_TensorInit+0x336>
        ch_bits[0] = out_bits[0];
3401927a:	697b      	ldr	r3, [r7, #20]
3401927c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
3401927e:	bf00      	nop
  }

/* Take care of N64 single size register. TODO: double check this  */
#ifdef ATON_STRENG_CTRL_SET_SIZE1
  t = ATON_STRENG_CTRL_SET_SIZE0(t, ch_bits[0]);
34019280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019282:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
34019286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019288:	041b      	lsls	r3, r3, #16
3401928a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
3401928e:	4313      	orrs	r3, r2
34019290:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_SIZE1(t, ch_bits[1]);
34019292:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019294:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
34019298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
3401929a:	051b      	lsls	r3, r3, #20
3401929c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
340192a0:	4313      	orrs	r3, r2
340192a2:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_SIZE2(t, ch_bits[2]);
340192a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340192a6:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
340192aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
340192ac:	061b      	lsls	r3, r3, #24
340192ae:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
340192b2:	4313      	orrs	r3, r2
340192b4:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_CTRL_SET_SIZE0(t, conf->nbits_out);
  else
    t = ATON_STRENG_CTRL_SET_SIZE0(t, conf->nbits_in);
#endif

  ATON_STRENG_CTRL_SET(id, t);
340192b6:	68fb      	ldr	r3, [r7, #12]
340192b8:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
340192bc:	33e5      	adds	r3, #229	@ 0xe5
340192be:	031b      	lsls	r3, r3, #12
340192c0:	461a      	mov	r2, r3
340192c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340192c4:	6013      	str	r3, [r2, #0]

  // ATON_STRENG_ADDR_SET(id, conf->addr_start.i);
  ATON_REG_WRITE_RELOC(((volatile uint32_t *)(uintptr_t)ATON_STRENG_ADDR_ADDR(id)), conf->addr_base.i,
340192c6:	68bb      	ldr	r3, [r7, #8]
340192c8:	6859      	ldr	r1, [r3, #4]
340192ca:	68bb      	ldr	r3, [r7, #8]
340192cc:	689a      	ldr	r2, [r3, #8]
340192ce:	68fb      	ldr	r3, [r7, #12]
340192d0:	0318      	lsls	r0, r3, #12
340192d2:	4b2a      	ldr	r3, [pc, #168]	@ (3401937c <LL_Streng_TensorInit+0x434>)
340192d4:	4403      	add	r3, r0
340192d6:	4618      	mov	r0, r3
340192d8:	188b      	adds	r3, r1, r2
340192da:	6003      	str	r3, [r0, #0]
                       conf->offset_start);

  if (conf->raw)
340192dc:	68bb      	ldr	r3, [r7, #8]
340192de:	781b      	ldrb	r3, [r3, #0]
340192e0:	f003 0302 	and.w	r3, r3, #2
340192e4:	b2db      	uxtb	r3, r3
340192e6:	2b00      	cmp	r3, #0
340192e8:	d025      	beq.n	34019336 <LL_Streng_TensorInit+0x3ee>
  {
    if (conf->frame_count)
340192ea:	68bb      	ldr	r3, [r7, #8]
340192ec:	695b      	ldr	r3, [r3, #20]
340192ee:	2b00      	cmp	r3, #0
340192f0:	d003      	beq.n	340192fa <LL_Streng_TensorInit+0x3b2>
      t = conf->frame_count;
340192f2:	68bb      	ldr	r3, [r7, #8]
340192f4:	695b      	ldr	r3, [r3, #20]
340192f6:	657b      	str	r3, [r7, #84]	@ 0x54
340192f8:	e015      	b.n	34019326 <LL_Streng_TensorInit+0x3de>
    else
    {
      // N.B. end - start must contain padding if nbits_in is not power of two
      t = (LL_Streng_len(conf) * 8) / (conf->dir == 0 ? conf->nbits_in : conf->nbits_out);
340192fa:	68b8      	ldr	r0, [r7, #8]
340192fc:	f7fe ff20 	bl	34018140 <LL_Streng_len>
34019300:	4603      	mov	r3, r0
34019302:	00db      	lsls	r3, r3, #3
34019304:	68ba      	ldr	r2, [r7, #8]
34019306:	7812      	ldrb	r2, [r2, #0]
34019308:	f3c2 0200 	ubfx	r2, r2, #0, #1
3401930c:	b2d2      	uxtb	r2, r2
3401930e:	2a00      	cmp	r2, #0
34019310:	d003      	beq.n	3401931a <LL_Streng_TensorInit+0x3d2>
34019312:	68ba      	ldr	r2, [r7, #8]
34019314:	f892 203d 	ldrb.w	r2, [r2, #61]	@ 0x3d
34019318:	e002      	b.n	34019320 <LL_Streng_TensorInit+0x3d8>
3401931a:	68ba      	ldr	r2, [r7, #8]
3401931c:	f892 203c 	ldrb.w	r2, [r2, #60]	@ 0x3c
34019320:	fbb3 f3f2 	udiv	r3, r3, r2
34019324:	657b      	str	r3, [r7, #84]	@ 0x54
    }
    ATON_STRENG_FSIZE_SET(id, t);
34019326:	68fb      	ldr	r3, [r7, #12]
34019328:	031a      	lsls	r2, r3, #12
3401932a:	4b15      	ldr	r3, [pc, #84]	@ (34019380 <LL_Streng_TensorInit+0x438>)
3401932c:	4413      	add	r3, r2
3401932e:	461a      	mov	r2, r3
34019330:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019332:	6013      	str	r3, [r2, #0]
34019334:	e053      	b.n	340193de <LL_Streng_TensorInit+0x496>
  }
  else
  {
    t = ATON_STRENG_FSIZE_DT;
34019336:	2300      	movs	r3, #0
34019338:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_FSIZE_SET_WIDTH(t, conf->fwidth);
3401933a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401933c:	0c1b      	lsrs	r3, r3, #16
3401933e:	041b      	lsls	r3, r3, #16
34019340:	68ba      	ldr	r2, [r7, #8]
34019342:	6992      	ldr	r2, [r2, #24]
34019344:	b292      	uxth	r2, r2
34019346:	4313      	orrs	r3, r2
34019348:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_FSIZE_SET_HEIGHT(t, conf->fheight);
3401934a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401934c:	b29a      	uxth	r2, r3
3401934e:	68bb      	ldr	r3, [r7, #8]
34019350:	69db      	ldr	r3, [r3, #28]
34019352:	041b      	lsls	r3, r3, #16
34019354:	4313      	orrs	r3, r2
34019356:	657b      	str	r3, [r7, #84]	@ 0x54
    ATON_STRENG_FSIZE_SET(id, t);
34019358:	68fb      	ldr	r3, [r7, #12]
3401935a:	031a      	lsls	r2, r3, #12
3401935c:	4b08      	ldr	r3, [pc, #32]	@ (34019380 <LL_Streng_TensorInit+0x438>)
3401935e:	4413      	add	r3, r2
34019360:	461a      	mov	r2, r3
34019362:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019364:	6013      	str	r3, [r2, #0]

    uint32_t line_offset = conf->line_offset == 0 ? conf->fwidth * conf->batch_offset : conf->line_offset;
34019366:	68bb      	ldr	r3, [r7, #8]
34019368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401936a:	2b00      	cmp	r3, #0
3401936c:	d10a      	bne.n	34019384 <LL_Streng_TensorInit+0x43c>
3401936e:	68bb      	ldr	r3, [r7, #8]
34019370:	699b      	ldr	r3, [r3, #24]
34019372:	68ba      	ldr	r2, [r7, #8]
34019374:	6a52      	ldr	r2, [r2, #36]	@ 0x24
34019376:	fb02 f303 	mul.w	r3, r2, r3
3401937a:	e005      	b.n	34019388 <LL_Streng_TensorInit+0x440>
3401937c:	580e5008 	.word	0x580e5008
34019380:	580e500c 	.word	0x580e500c
34019384:	68bb      	ldr	r3, [r7, #8]
34019386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34019388:	63bb      	str	r3, [r7, #56]	@ 0x38
    // if line_offset is left=0 then it's computed from the standard geometry of lines and batch
    t_streng_strd = ATON_STRENG_STRD_SET_LOFF(t_streng_strd, line_offset);
3401938a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3401938c:	0c1b      	lsrs	r3, r3, #16
3401938e:	041b      	lsls	r3, r3, #16
34019390:	6bba      	ldr	r2, [r7, #56]	@ 0x38
34019392:	b292      	uxth	r2, r2
34019394:	4313      	orrs	r3, r2
34019396:	653b      	str	r3, [r7, #80]	@ 0x50

#if defined(ATON_STRENG_CID_CACHE_SET_LOFF_MSB)
    t = t_streng_cid_cache;
34019398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
3401939a:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_CID_CACHE_SET_LOFF_MSB(t, (line_offset >> ATON_STRENG_STRD_LOFF_W));
3401939c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401939e:	b29a      	uxth	r2, r3
340193a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
340193a2:	0c1b      	lsrs	r3, r3, #16
340193a4:	041b      	lsls	r3, r3, #16
340193a6:	4313      	orrs	r3, r2
340193a8:	657b      	str	r3, [r7, #84]	@ 0x54
    t_streng_cid_cache = t;
340193aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340193ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

    t = ATON_STRENG_DEPTH_DT;
340193ae:	2300      	movs	r3, #0
340193b0:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_DEPTH_SET_SIZE(t, conf->batch_depth);
340193b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340193b4:	0c1b      	lsrs	r3, r3, #16
340193b6:	041b      	lsls	r3, r3, #16
340193b8:	68ba      	ldr	r2, [r7, #8]
340193ba:	6a12      	ldr	r2, [r2, #32]
340193bc:	b292      	uxth	r2, r2
340193be:	4313      	orrs	r3, r2
340193c0:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_DEPTH_SET_OFFSET(t, conf->batch_offset);
340193c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340193c4:	b29a      	uxth	r2, r3
340193c6:	68bb      	ldr	r3, [r7, #8]
340193c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340193ca:	041b      	lsls	r3, r3, #16
340193cc:	4313      	orrs	r3, r2
340193ce:	657b      	str	r3, [r7, #84]	@ 0x54
    ATON_STRENG_DEPTH_SET(id, t);
340193d0:	68fb      	ldr	r3, [r7, #12]
340193d2:	031a      	lsls	r2, r3, #12
340193d4:	4b89      	ldr	r3, [pc, #548]	@ (340195fc <LL_Streng_TensorInit+0x6b4>)
340193d6:	4413      	add	r3, r2
340193d8:	461a      	mov	r2, r3
340193da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340193dc:	6013      	str	r3, [r2, #0]
  }

  ATON_STRENG_FRPTOFF_SET(id, conf->loop_offset);
340193de:	68fb      	ldr	r3, [r7, #12]
340193e0:	031a      	lsls	r2, r3, #12
340193e2:	4b87      	ldr	r3, [pc, #540]	@ (34019600 <LL_Streng_TensorInit+0x6b8>)
340193e4:	4413      	add	r3, r2
340193e6:	461a      	mov	r2, r3
340193e8:	68bb      	ldr	r3, [r7, #8]
340193ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340193ec:	6013      	str	r3, [r2, #0]
  ATON_STRENG_FRAME_RPT_SET(id, conf->frame_loop_cnt);
340193ee:	68fb      	ldr	r3, [r7, #12]
340193f0:	031a      	lsls	r2, r3, #12
340193f2:	4b84      	ldr	r3, [pc, #528]	@ (34019604 <LL_Streng_TensorInit+0x6bc>)
340193f4:	4413      	add	r3, r2
340193f6:	461a      	mov	r2, r3
340193f8:	68bb      	ldr	r3, [r7, #8]
340193fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
340193fc:	6013      	str	r3, [r2, #0]
  ATON_STRENG_FOFFSET_SET(id, conf->frame_offset);
340193fe:	68fb      	ldr	r3, [r7, #12]
34019400:	031a      	lsls	r2, r3, #12
34019402:	4b81      	ldr	r3, [pc, #516]	@ (34019608 <LL_Streng_TensorInit+0x6c0>)
34019404:	4413      	add	r3, r2
34019406:	461a      	mov	r2, r3
34019408:	68bb      	ldr	r3, [r7, #8]
3401940a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3401940c:	6013      	str	r3, [r2, #0]

  t = ATON_STRENG_LIMITEN_DT; // all other fields set to zero
3401940e:	2302      	movs	r3, #2
34019410:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_LIMITEN_SET_FRAMELIMIT(t, 1);
34019412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019414:	f043 0304 	orr.w	r3, r3, #4
34019418:	657b      	str	r3, [r7, #84]	@ 0x54
#if defined(ATON_STRENG_LIMITEN_SET_DOFF_MSB)
  t = ATON_STRENG_LIMITEN_SET_DOFF_MSB(t, conf->batch_offset >> ATON_STRENG_DEPTH_OFFSET_W);
3401941a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401941c:	b29a      	uxth	r2, r3
3401941e:	68bb      	ldr	r3, [r7, #8]
34019420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34019422:	0c1b      	lsrs	r3, r3, #16
34019424:	041b      	lsls	r3, r3, #16
34019426:	4313      	orrs	r3, r2
34019428:	657b      	str	r3, [r7, #84]	@ 0x54
#endif
  ATON_STRENG_LIMITEN_SET(id, t);
3401942a:	68fb      	ldr	r3, [r7, #12]
3401942c:	031a      	lsls	r2, r3, #12
3401942e:	4b77      	ldr	r3, [pc, #476]	@ (3401960c <LL_Streng_TensorInit+0x6c4>)
34019430:	4413      	add	r3, r2
34019432:	461a      	mov	r2, r3
34019434:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019436:	6013      	str	r3, [r2, #0]

  if (/*(conf->dir == 0) && */ (conf->offset_limit != 0x0))
34019438:	68bb      	ldr	r3, [r7, #8]
3401943a:	691b      	ldr	r3, [r3, #16]
3401943c:	2b00      	cmp	r3, #0
3401943e:	d01a      	beq.n	34019476 <LL_Streng_TensorInit+0x52e>
  {
    t = ATON_STRENG_LIMITEN_SET_ADDRLIMIT(t, 1);
34019440:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019442:	f043 0301 	orr.w	r3, r3, #1
34019446:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_LIMITEN_SET_STOPPREFTC(t, 1);
34019448:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401944a:	f043 0302 	orr.w	r3, r3, #2
3401944e:	657b      	str	r3, [r7, #84]	@ 0x54
    ATON_STRENG_LIMITEN_SET(id, t);
34019450:	68fb      	ldr	r3, [r7, #12]
34019452:	031a      	lsls	r2, r3, #12
34019454:	4b6d      	ldr	r3, [pc, #436]	@ (3401960c <LL_Streng_TensorInit+0x6c4>)
34019456:	4413      	add	r3, r2
34019458:	461a      	mov	r2, r3
3401945a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401945c:	6013      	str	r3, [r2, #0]
    // NOTE: limiter is to be set to last accessible byte address
    // ATON_STRENG_LIMITADDR_SET(id, (conf->addr_limit.i - 1));
    ATON_REG_WRITE_RELOC(((volatile uint32_t *)(uintptr_t)ATON_STRENG_LIMITADDR_ADDR(id)), conf->addr_base.i,
3401945e:	68bb      	ldr	r3, [r7, #8]
34019460:	685a      	ldr	r2, [r3, #4]
34019462:	68bb      	ldr	r3, [r7, #8]
34019464:	691b      	ldr	r3, [r3, #16]
34019466:	441a      	add	r2, r3
34019468:	68fb      	ldr	r3, [r7, #12]
3401946a:	0319      	lsls	r1, r3, #12
3401946c:	4b68      	ldr	r3, [pc, #416]	@ (34019610 <LL_Streng_TensorInit+0x6c8>)
3401946e:	440b      	add	r3, r1
34019470:	4619      	mov	r1, r3
34019472:	1e53      	subs	r3, r2, #1
34019474:	600b      	str	r3, [r1, #0]
                         conf->offset_limit - 1);
  }

  ATON_STRENG_LIMIT_SET(id, conf->frame_tot_cnt);
34019476:	68fb      	ldr	r3, [r7, #12]
34019478:	031a      	lsls	r2, r3, #12
3401947a:	4b66      	ldr	r3, [pc, #408]	@ (34019614 <LL_Streng_TensorInit+0x6cc>)
3401947c:	4413      	add	r3, r2
3401947e:	461a      	mov	r2, r3
34019480:	68bb      	ldr	r3, [r7, #8]
34019482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34019484:	6013      	str	r3, [r2, #0]
  // LL_ATON_PRINTF("frame_tot_cnt=%d\n", conf->frame_tot_cnt);

#if defined(ATON_STRENG_CID_CACHE_SET_CID)
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_CID(t_streng_cid_cache, conf->bus_cid);
34019486:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34019488:	f023 0307 	bic.w	r3, r3, #7
3401948c:	68ba      	ldr	r2, [r7, #8]
3401948e:	7852      	ldrb	r2, [r2, #1]
34019490:	f3c2 0282 	ubfx	r2, r2, #2, #3
34019494:	b2d2      	uxtb	r2, r2
34019496:	4313      	orrs	r3, r2
34019498:	64fb      	str	r3, [r7, #76]	@ 0x4c
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_CACHEABLE(t_streng_cid_cache, conf->cacheable);
3401949a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
3401949c:	f023 0208 	bic.w	r2, r3, #8
340194a0:	68bb      	ldr	r3, [r7, #8]
340194a2:	785b      	ldrb	r3, [r3, #1]
340194a4:	f3c3 1340 	ubfx	r3, r3, #5, #1
340194a8:	b2db      	uxtb	r3, r3
340194aa:	00db      	lsls	r3, r3, #3
340194ac:	f003 0308 	and.w	r3, r3, #8
340194b0:	4313      	orrs	r3, r2
340194b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_ALLOC(t_streng_cid_cache, conf->cache_allocate);
340194b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340194b6:	f023 0210 	bic.w	r2, r3, #16
340194ba:	68bb      	ldr	r3, [r7, #8]
340194bc:	785b      	ldrb	r3, [r3, #1]
340194be:	f3c3 1380 	ubfx	r3, r3, #6, #1
340194c2:	b2db      	uxtb	r3, r3
340194c4:	011b      	lsls	r3, r3, #4
340194c6:	f003 0310 	and.w	r3, r3, #16
340194ca:	4313      	orrs	r3, r2
340194cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_PFETCH(t_streng_cid_cache, conf->bus_pfetch);
340194ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340194d0:	f023 0220 	bic.w	r2, r3, #32
340194d4:	68bb      	ldr	r3, [r7, #8]
340194d6:	785b      	ldrb	r3, [r3, #1]
340194d8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
340194dc:	b2db      	uxtb	r3, r3
340194de:	015b      	lsls	r3, r3, #5
340194e0:	f003 0320 	and.w	r3, r3, #32
340194e4:	4313      	orrs	r3, r2
340194e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_LINESIZE(t_streng_cid_cache, conf->cache_linesize);
340194e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340194ea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
340194ee:	68bb      	ldr	r3, [r7, #8]
340194f0:	789b      	ldrb	r3, [r3, #2]
340194f2:	f3c3 0301 	ubfx	r3, r3, #0, #2
340194f6:	b2db      	uxtb	r3, r3
340194f8:	019b      	lsls	r3, r3, #6
340194fa:	b2db      	uxtb	r3, r3
340194fc:	4313      	orrs	r3, r2
340194fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

  /* Enable event interrupts */
  if (conf->dir == 1)
34019500:	68bb      	ldr	r3, [r7, #8]
34019502:	781b      	ldrb	r3, [r3, #0]
34019504:	f003 0301 	and.w	r3, r3, #1
34019508:	b2db      	uxtb	r3, r3
3401950a:	2b00      	cmp	r3, #0
3401950c:	d005      	beq.n	3401951a <LL_Streng_TensorInit+0x5d2>
  {
#if LL_ATON_EN_EVENT_IRQ
    t_streng_event = 0;
3401950e:	2300      	movs	r3, #0
34019510:	64bb      	str	r3, [r7, #72]	@ 0x48
    t_streng_event = ATON_STRENG_EVENT_SET_EN_OFLOW_FRM(t_streng_event, 1); // enable frame overflow interrupt
34019512:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34019514:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
34019518:	64bb      	str	r3, [r7, #72]	@ 0x48
#endif // LL_ATON_EN_EVENT_IRQ
  }

  /* Enable illegal configuration interrupts */
#if LL_ATON_EN_ERROR_IRQ
  t = t_streng_event;
3401951a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
3401951c:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_EVENT_SET_EN_ILLCFG(t, 1); // Enable Illegal Configuration interrupt
3401951e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019520:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
34019524:	657b      	str	r3, [r7, #84]	@ 0x54
  // t = ATON_STRENG_EVENT_SET_EN_FMTMM(t, 1); // Enable Format Mismatch interrupt (intentionally not enabled)
  t_streng_event = t;
34019526:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019528:	64bb      	str	r3, [r7, #72]	@ 0x48
#endif // LL_ATON_EN_ERROR_IRQ

  if ((conf->dir == 0) && conf->sync_with_other)
3401952a:	68bb      	ldr	r3, [r7, #8]
3401952c:	781b      	ldrb	r3, [r3, #0]
3401952e:	f003 0301 	and.w	r3, r3, #1
34019532:	b2db      	uxtb	r3, r3
34019534:	2b00      	cmp	r3, #0
34019536:	d118      	bne.n	3401956a <LL_Streng_TensorInit+0x622>
34019538:	68bb      	ldr	r3, [r7, #8]
3401953a:	785b      	ldrb	r3, [r3, #1]
3401953c:	f003 0301 	and.w	r3, r3, #1
34019540:	b2db      	uxtb	r3, r3
34019542:	2b00      	cmp	r3, #0
34019544:	d011      	beq.n	3401956a <LL_Streng_TensorInit+0x622>
  {
    t = t_streng_event;
34019546:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34019548:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_EVENT_SET_FRMTRG_EN(t, 1);               // Enable synchronizations of frames with other dma
3401954a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401954c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
34019550:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_EVENT_SET_FRMTRG_SRC(t, conf->sync_dma); // Enable synchronizations of frames with other dma
34019552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019554:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
34019558:	68bb      	ldr	r3, [r7, #8]
3401955a:	78db      	ldrb	r3, [r3, #3]
3401955c:	061b      	lsls	r3, r3, #24
3401955e:	f003 53f8 	and.w	r3, r3, #520093696	@ 0x1f000000
34019562:	4313      	orrs	r3, r2
34019564:	657b      	str	r3, [r7, #84]	@ 0x54
    t_streng_event = t;
34019566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019568:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

#if 1
  t = ATON_STRENG_POS_DT;
3401956a:	4b2b      	ldr	r3, [pc, #172]	@ (34019618 <LL_Streng_TensorInit+0x6d0>)
3401956c:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_POS_SET_GAPCYCLES(t, 0); // set interline gap cycle to 0, as it should be safe to do so
3401956e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019570:	b29b      	uxth	r3, r3
34019572:	657b      	str	r3, [r7, #84]	@ 0x54
  ATON_STRENG_POS_SET(id, t);
34019574:	68fb      	ldr	r3, [r7, #12]
34019576:	031a      	lsls	r2, r3, #12
34019578:	4b28      	ldr	r3, [pc, #160]	@ (3401961c <LL_Streng_TensorInit+0x6d4>)
3401957a:	4413      	add	r3, r2
3401957c:	461a      	mov	r2, r3
3401957e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019580:	6013      	str	r3, [r2, #0]
#endif

  /* deferred register setting */
  ATON_STRENG_STRD_SET(id, t_streng_strd);
34019582:	68fb      	ldr	r3, [r7, #12]
34019584:	031a      	lsls	r2, r3, #12
34019586:	4b26      	ldr	r3, [pc, #152]	@ (34019620 <LL_Streng_TensorInit+0x6d8>)
34019588:	4413      	add	r3, r2
3401958a:	461a      	mov	r2, r3
3401958c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3401958e:	6013      	str	r3, [r2, #0]
  ATON_STRENG_CID_CACHE_SET(id, t_streng_cid_cache);
34019590:	68fb      	ldr	r3, [r7, #12]
34019592:	031a      	lsls	r2, r3, #12
34019594:	4b23      	ldr	r3, [pc, #140]	@ (34019624 <LL_Streng_TensorInit+0x6dc>)
34019596:	4413      	add	r3, r2
34019598:	461a      	mov	r2, r3
3401959a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
3401959c:	6013      	str	r3, [r2, #0]
  ATON_STRENG_EVENT_SET(id, t_streng_event);
3401959e:	68fb      	ldr	r3, [r7, #12]
340195a0:	031a      	lsls	r2, r3, #12
340195a2:	4b21      	ldr	r3, [pc, #132]	@ (34019628 <LL_Streng_TensorInit+0x6e0>)
340195a4:	4413      	add	r3, r2
340195a6:	461a      	mov	r2, r3
340195a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
340195aa:	6013      	str	r3, [r2, #0]

  /* Ciphering settings */
#if (ATON_STRENG_VERSION_ENCR_DT == 1)
  t = ATON_STRENG_ENCR_MSB_DT;
340195ac:	2300      	movs	r3, #0
340195ae:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_ENCR_MSB_SET_EN(t, conf->cipher_en);
340195b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340195b2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
340195b6:	68bb      	ldr	r3, [r7, #8]
340195b8:	789b      	ldrb	r3, [r3, #2]
340195ba:	f3c3 0380 	ubfx	r3, r3, #2, #1
340195be:	b2db      	uxtb	r3, r3
340195c0:	031b      	lsls	r3, r3, #12
340195c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
340195c6:	4313      	orrs	r3, r2
340195c8:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_ENCR_MSB_SET_KEY_SEL(t, conf->key_sel);
340195ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340195cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
340195d0:	68bb      	ldr	r3, [r7, #8]
340195d2:	789b      	ldrb	r3, [r3, #2]
340195d4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
340195d8:	b2db      	uxtb	r3, r3
340195da:	039b      	lsls	r3, r3, #14
340195dc:	b29b      	uxth	r3, r3
340195de:	4313      	orrs	r3, r2
340195e0:	657b      	str	r3, [r7, #84]	@ 0x54
  ATON_STRENG_ENCR_MSB_SET(id, t);
340195e2:	68fb      	ldr	r3, [r7, #12]
340195e4:	031a      	lsls	r2, r3, #12
340195e6:	4b11      	ldr	r3, [pc, #68]	@ (3401962c <LL_Streng_TensorInit+0x6e4>)
340195e8:	4413      	add	r3, r2
340195ea:	461a      	mov	r2, r3
340195ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340195ee:	6013      	str	r3, [r2, #0]
#endif

  return 0;
340195f0:	2300      	movs	r3, #0
}
340195f2:	4618      	mov	r0, r3
340195f4:	3758      	adds	r7, #88	@ 0x58
340195f6:	46bd      	mov	sp, r7
340195f8:	bd80      	pop	{r7, pc}
340195fa:	bf00      	nop
340195fc:	580e5010 	.word	0x580e5010
34019600:	580e5020 	.word	0x580e5020
34019604:	580e501c 	.word	0x580e501c
34019608:	580e5018 	.word	0x580e5018
3401960c:	580e5030 	.word	0x580e5030
34019610:	580e5038 	.word	0x580e5038
34019614:	580e5034 	.word	0x580e5034
34019618:	00080024 	.word	0x00080024
3401961c:	580e5024 	.word	0x580e5024
34019620:	580e5014 	.word	0x580e5014
34019624:	580e5048 	.word	0x580e5048
34019628:	580e5028 	.word	0x580e5028
3401962c:	580e5044 	.word	0x580e5044

34019630 <__atonn_getSrcPortID>:
}
#endif

unsigned __atonn_getSrcPortID(enum SwitchUnitsType sut, unsigned char su_num, enum AccelUnitsType aut,
                              unsigned char au_num, unsigned char port)
{
34019630:	b590      	push	{r4, r7, lr}
34019632:	b083      	sub	sp, #12
34019634:	af00      	add	r7, sp, #0
34019636:	4604      	mov	r4, r0
34019638:	4608      	mov	r0, r1
3401963a:	4611      	mov	r1, r2
3401963c:	461a      	mov	r2, r3
3401963e:	4623      	mov	r3, r4
34019640:	71fb      	strb	r3, [r7, #7]
34019642:	4603      	mov	r3, r0
34019644:	71bb      	strb	r3, [r7, #6]
34019646:	460b      	mov	r3, r1
34019648:	717b      	strb	r3, [r7, #5]
3401964a:	4613      	mov	r3, r2
3401964c:	713b      	strb	r3, [r7, #4]
  // FIXME
  LL_ATON_ASSERT(su_num == 0);
3401964e:	79bb      	ldrb	r3, [r7, #6]
34019650:	2b00      	cmp	r3, #0
34019652:	d006      	beq.n	34019662 <__atonn_getSrcPortID+0x32>
34019654:	4b66      	ldr	r3, [pc, #408]	@ (340197f0 <__atonn_getSrcPortID+0x1c0>)
34019656:	4a67      	ldr	r2, [pc, #412]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
34019658:	f240 313e 	movw	r1, #830	@ 0x33e
3401965c:	4866      	ldr	r0, [pc, #408]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
3401965e:	f001 ffcb 	bl	3401b5f8 <__assert_func>
  switch (sut)
34019662:	79fb      	ldrb	r3, [r7, #7]
34019664:	2b02      	cmp	r3, #2
34019666:	f000 80b6 	beq.w	340197d6 <__atonn_getSrcPortID+0x1a6>
3401966a:	2b02      	cmp	r3, #2
3401966c:	f300 80ba 	bgt.w	340197e4 <__atonn_getSrcPortID+0x1b4>
34019670:	2b00      	cmp	r3, #0
34019672:	d003      	beq.n	3401967c <__atonn_getSrcPortID+0x4c>
34019674:	2b01      	cmp	r3, #1
34019676:	f000 80a7 	beq.w	340197c8 <__atonn_getSrcPortID+0x198>
3401967a:	e0b3      	b.n	340197e4 <__atonn_getSrcPortID+0x1b4>
  {
  case STRSWITCH:
    switch (aut)
3401967c:	797b      	ldrb	r3, [r7, #5]
3401967e:	2b06      	cmp	r3, #6
34019680:	f200 809b 	bhi.w	340197ba <__atonn_getSrcPortID+0x18a>
34019684:	a201      	add	r2, pc, #4	@ (adr r2, 3401968c <__atonn_getSrcPortID+0x5c>)
34019686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3401968a:	bf00      	nop
3401968c:	340196a9 	.word	0x340196a9
34019690:	340197bb 	.word	0x340197bb
34019694:	340196d5 	.word	0x340196d5
34019698:	34019703 	.word	0x34019703
3401969c:	34019731 	.word	0x34019731
340196a0:	3401975f 	.word	0x3401975f
340196a4:	3401978d 	.word	0x3401978d
    {
#if defined(ATON_STRENG_NUM)
    case STRENG:
      LL_ATON_ASSERT(port == 0);
340196a8:	7e3b      	ldrb	r3, [r7, #24]
340196aa:	2b00      	cmp	r3, #0
340196ac:	d006      	beq.n	340196bc <__atonn_getSrcPortID+0x8c>
340196ae:	4b53      	ldr	r3, [pc, #332]	@ (340197fc <__atonn_getSrcPortID+0x1cc>)
340196b0:	4a50      	ldr	r2, [pc, #320]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
340196b2:	f240 3146 	movw	r1, #838	@ 0x346
340196b6:	4850      	ldr	r0, [pc, #320]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
340196b8:	f001 ff9e 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_STRENG_NUM);
340196bc:	793b      	ldrb	r3, [r7, #4]
340196be:	2b09      	cmp	r3, #9
340196c0:	d906      	bls.n	340196d0 <__atonn_getSrcPortID+0xa0>
340196c2:	4b4f      	ldr	r3, [pc, #316]	@ (34019800 <__atonn_getSrcPortID+0x1d0>)
340196c4:	4a4b      	ldr	r2, [pc, #300]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
340196c6:	f240 3147 	movw	r1, #839	@ 0x347
340196ca:	484b      	ldr	r0, [pc, #300]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
340196cc:	f001 ff94 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, STRENG, 0, 0) + au_num;
340196d0:	793b      	ldrb	r3, [r7, #4]
340196d2:	e088      	b.n	340197e6 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_CONVACC_NUM)
    case CONVACC:
      LL_ATON_ASSERT(port == 0);
340196d4:	7e3b      	ldrb	r3, [r7, #24]
340196d6:	2b00      	cmp	r3, #0
340196d8:	d006      	beq.n	340196e8 <__atonn_getSrcPortID+0xb8>
340196da:	4b48      	ldr	r3, [pc, #288]	@ (340197fc <__atonn_getSrcPortID+0x1cc>)
340196dc:	4a45      	ldr	r2, [pc, #276]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
340196de:	f240 314d 	movw	r1, #845	@ 0x34d
340196e2:	4845      	ldr	r0, [pc, #276]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
340196e4:	f001 ff88 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_CONVACC_NUM);
340196e8:	793b      	ldrb	r3, [r7, #4]
340196ea:	2b03      	cmp	r3, #3
340196ec:	d906      	bls.n	340196fc <__atonn_getSrcPortID+0xcc>
340196ee:	4b45      	ldr	r3, [pc, #276]	@ (34019804 <__atonn_getSrcPortID+0x1d4>)
340196f0:	4a40      	ldr	r2, [pc, #256]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
340196f2:	f240 314e 	movw	r1, #846	@ 0x34e
340196f6:	4840      	ldr	r0, [pc, #256]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
340196f8:	f001 ff7e 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0) + au_num;
340196fc:	793b      	ldrb	r3, [r7, #4]
340196fe:	330a      	adds	r3, #10
34019700:	e071      	b.n	340197e6 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_DECUN_NUM)
    case DECUN:
      LL_ATON_ASSERT(port == 0);
34019702:	7e3b      	ldrb	r3, [r7, #24]
34019704:	2b00      	cmp	r3, #0
34019706:	d006      	beq.n	34019716 <__atonn_getSrcPortID+0xe6>
34019708:	4b3c      	ldr	r3, [pc, #240]	@ (340197fc <__atonn_getSrcPortID+0x1cc>)
3401970a:	4a3a      	ldr	r2, [pc, #232]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
3401970c:	f44f 7155 	mov.w	r1, #852	@ 0x354
34019710:	4839      	ldr	r0, [pc, #228]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
34019712:	f001 ff71 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_DECUN_NUM);
34019716:	793b      	ldrb	r3, [r7, #4]
34019718:	2b01      	cmp	r3, #1
3401971a:	d906      	bls.n	3401972a <__atonn_getSrcPortID+0xfa>
3401971c:	4b3a      	ldr	r3, [pc, #232]	@ (34019808 <__atonn_getSrcPortID+0x1d8>)
3401971e:	4a35      	ldr	r2, [pc, #212]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
34019720:	f240 3155 	movw	r1, #853	@ 0x355
34019724:	4834      	ldr	r0, [pc, #208]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
34019726:	f001 ff67 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, DECUN, 0, 0) + au_num;
3401972a:	793b      	ldrb	r3, [r7, #4]
3401972c:	330e      	adds	r3, #14
3401972e:	e05a      	b.n	340197e6 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_ACTIV_NUM)
    case ACTIV:
      LL_ATON_ASSERT(port == 0);
34019730:	7e3b      	ldrb	r3, [r7, #24]
34019732:	2b00      	cmp	r3, #0
34019734:	d006      	beq.n	34019744 <__atonn_getSrcPortID+0x114>
34019736:	4b31      	ldr	r3, [pc, #196]	@ (340197fc <__atonn_getSrcPortID+0x1cc>)
34019738:	4a2e      	ldr	r2, [pc, #184]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
3401973a:	f240 315b 	movw	r1, #859	@ 0x35b
3401973e:	482e      	ldr	r0, [pc, #184]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
34019740:	f001 ff5a 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_ACTIV_NUM);
34019744:	793b      	ldrb	r3, [r7, #4]
34019746:	2b01      	cmp	r3, #1
34019748:	d906      	bls.n	34019758 <__atonn_getSrcPortID+0x128>
3401974a:	4b2f      	ldr	r3, [pc, #188]	@ (34019808 <__atonn_getSrcPortID+0x1d8>)
3401974c:	4a29      	ldr	r2, [pc, #164]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
3401974e:	f44f 7157 	mov.w	r1, #860	@ 0x35c
34019752:	4829      	ldr	r0, [pc, #164]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
34019754:	f001 ff50 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0) + au_num;
34019758:	793b      	ldrb	r3, [r7, #4]
3401975a:	3310      	adds	r3, #16
3401975c:	e043      	b.n	340197e6 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_ARITH_NUM)
    case ARITH:
      LL_ATON_ASSERT(port == 0);
3401975e:	7e3b      	ldrb	r3, [r7, #24]
34019760:	2b00      	cmp	r3, #0
34019762:	d006      	beq.n	34019772 <__atonn_getSrcPortID+0x142>
34019764:	4b25      	ldr	r3, [pc, #148]	@ (340197fc <__atonn_getSrcPortID+0x1cc>)
34019766:	4a23      	ldr	r2, [pc, #140]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
34019768:	f240 3162 	movw	r1, #866	@ 0x362
3401976c:	4822      	ldr	r0, [pc, #136]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
3401976e:	f001 ff43 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_ARITH_NUM);
34019772:	793b      	ldrb	r3, [r7, #4]
34019774:	2b03      	cmp	r3, #3
34019776:	d906      	bls.n	34019786 <__atonn_getSrcPortID+0x156>
34019778:	4b22      	ldr	r3, [pc, #136]	@ (34019804 <__atonn_getSrcPortID+0x1d4>)
3401977a:	4a1e      	ldr	r2, [pc, #120]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
3401977c:	f240 3163 	movw	r1, #867	@ 0x363
34019780:	481d      	ldr	r0, [pc, #116]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
34019782:	f001 ff39 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, ARITH, 0, 0) + au_num;
34019786:	793b      	ldrb	r3, [r7, #4]
34019788:	3312      	adds	r3, #18
3401978a:	e02c      	b.n	340197e6 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_POOL_NUM)
    case POOL:
      LL_ATON_ASSERT(port == 0);
3401978c:	7e3b      	ldrb	r3, [r7, #24]
3401978e:	2b00      	cmp	r3, #0
34019790:	d006      	beq.n	340197a0 <__atonn_getSrcPortID+0x170>
34019792:	4b1a      	ldr	r3, [pc, #104]	@ (340197fc <__atonn_getSrcPortID+0x1cc>)
34019794:	4a17      	ldr	r2, [pc, #92]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
34019796:	f240 3169 	movw	r1, #873	@ 0x369
3401979a:	4817      	ldr	r0, [pc, #92]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
3401979c:	f001 ff2c 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_POOL_NUM);
340197a0:	793b      	ldrb	r3, [r7, #4]
340197a2:	2b01      	cmp	r3, #1
340197a4:	d906      	bls.n	340197b4 <__atonn_getSrcPortID+0x184>
340197a6:	4b18      	ldr	r3, [pc, #96]	@ (34019808 <__atonn_getSrcPortID+0x1d8>)
340197a8:	4a12      	ldr	r2, [pc, #72]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
340197aa:	f240 316a 	movw	r1, #874	@ 0x36a
340197ae:	4812      	ldr	r0, [pc, #72]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
340197b0:	f001 ff22 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, POOL, 0, 0) + au_num;
340197b4:	793b      	ldrb	r3, [r7, #4]
340197b6:	3316      	adds	r3, #22
340197b8:	e015      	b.n	340197e6 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
    default:
      LL_ATON_ASSERT(0);
340197ba:	4b14      	ldr	r3, [pc, #80]	@ (3401980c <__atonn_getSrcPortID+0x1dc>)
340197bc:	4a0d      	ldr	r2, [pc, #52]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
340197be:	f240 316f 	movw	r1, #879	@ 0x36f
340197c2:	480d      	ldr	r0, [pc, #52]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
340197c4:	f001 ff18 	bl	3401b5f8 <__assert_func>
      break;
    }
    break;
  case STRSWITCH64:
    // TODO
    LL_ATON_ASSERT(0);
340197c8:	4b10      	ldr	r3, [pc, #64]	@ (3401980c <__atonn_getSrcPortID+0x1dc>)
340197ca:	4a0a      	ldr	r2, [pc, #40]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
340197cc:	f240 3175 	movw	r1, #885	@ 0x375
340197d0:	4809      	ldr	r0, [pc, #36]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
340197d2:	f001 ff11 	bl	3401b5f8 <__assert_func>
    break;
  case STRSWITCH_VC:
    // TODO
    LL_ATON_ASSERT(0);
340197d6:	4b0d      	ldr	r3, [pc, #52]	@ (3401980c <__atonn_getSrcPortID+0x1dc>)
340197d8:	4a06      	ldr	r2, [pc, #24]	@ (340197f4 <__atonn_getSrcPortID+0x1c4>)
340197da:	f240 3179 	movw	r1, #889	@ 0x379
340197de:	4806      	ldr	r0, [pc, #24]	@ (340197f8 <__atonn_getSrcPortID+0x1c8>)
340197e0:	f001 ff0a 	bl	3401b5f8 <__assert_func>
    break;
  }
  return 0;
340197e4:	2300      	movs	r3, #0
}
340197e6:	4618      	mov	r0, r3
340197e8:	370c      	adds	r7, #12
340197ea:	46bd      	mov	sp, r7
340197ec:	bd90      	pop	{r4, r7, pc}
340197ee:	bf00      	nop
340197f0:	3401f2c8 	.word	0x3401f2c8
340197f4:	3401fe64 	.word	0x3401fe64
340197f8:	3401f074 	.word	0x3401f074
340197fc:	3401f2d4 	.word	0x3401f2d4
34019800:	3401f2e0 	.word	0x3401f2e0
34019804:	3401f2ec 	.word	0x3401f2ec
34019808:	3401f2f8 	.word	0x3401f2f8
3401980c:	3401f24c 	.word	0x3401f24c

34019810 <__atonn_getDstPortID>:

unsigned __atonn_getDstPortID(enum SwitchUnitsType sut, unsigned char su_num, enum AccelUnitsType aut,
                              unsigned char au_num, unsigned char port)
{
34019810:	b590      	push	{r4, r7, lr}
34019812:	b083      	sub	sp, #12
34019814:	af00      	add	r7, sp, #0
34019816:	4604      	mov	r4, r0
34019818:	4608      	mov	r0, r1
3401981a:	4611      	mov	r1, r2
3401981c:	461a      	mov	r2, r3
3401981e:	4623      	mov	r3, r4
34019820:	71fb      	strb	r3, [r7, #7]
34019822:	4603      	mov	r3, r0
34019824:	71bb      	strb	r3, [r7, #6]
34019826:	460b      	mov	r3, r1
34019828:	717b      	strb	r3, [r7, #5]
3401982a:	4613      	mov	r3, r2
3401982c:	713b      	strb	r3, [r7, #4]
  // FIXME
  LL_ATON_ASSERT(su_num == 0);
3401982e:	79bb      	ldrb	r3, [r7, #6]
34019830:	2b00      	cmp	r3, #0
34019832:	d006      	beq.n	34019842 <__atonn_getDstPortID+0x32>
34019834:	4b6f      	ldr	r3, [pc, #444]	@ (340199f4 <__atonn_getDstPortID+0x1e4>)
34019836:	4a70      	ldr	r2, [pc, #448]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
34019838:	f240 3183 	movw	r1, #899	@ 0x383
3401983c:	486f      	ldr	r0, [pc, #444]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
3401983e:	f001 fedb 	bl	3401b5f8 <__assert_func>
  switch (sut)
34019842:	79fb      	ldrb	r3, [r7, #7]
34019844:	2b02      	cmp	r3, #2
34019846:	f000 80c8 	beq.w	340199da <__atonn_getDstPortID+0x1ca>
3401984a:	2b02      	cmp	r3, #2
3401984c:	f300 80cc 	bgt.w	340199e8 <__atonn_getDstPortID+0x1d8>
34019850:	2b00      	cmp	r3, #0
34019852:	d003      	beq.n	3401985c <__atonn_getDstPortID+0x4c>
34019854:	2b01      	cmp	r3, #1
34019856:	f000 80b9 	beq.w	340199cc <__atonn_getDstPortID+0x1bc>
3401985a:	e0c5      	b.n	340199e8 <__atonn_getDstPortID+0x1d8>
  {
  case STRSWITCH:
    switch (aut)
3401985c:	797b      	ldrb	r3, [r7, #5]
3401985e:	2b06      	cmp	r3, #6
34019860:	f200 80ad 	bhi.w	340199be <__atonn_getDstPortID+0x1ae>
34019864:	a201      	add	r2, pc, #4	@ (adr r2, 3401986c <__atonn_getDstPortID+0x5c>)
34019866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3401986a:	bf00      	nop
3401986c:	34019889 	.word	0x34019889
34019870:	340199bf 	.word	0x340199bf
34019874:	340198b9 	.word	0x340198b9
34019878:	340198f3 	.word	0x340198f3
3401987c:	34019929 	.word	0x34019929
34019880:	34019959 	.word	0x34019959
34019884:	3401998f 	.word	0x3401998f
    {
#if defined(ATON_STRENG_NUM)
    case STRENG:
      LL_ATON_ASSERT(port == 0);
34019888:	7e3b      	ldrb	r3, [r7, #24]
3401988a:	2b00      	cmp	r3, #0
3401988c:	d006      	beq.n	3401989c <__atonn_getDstPortID+0x8c>
3401988e:	4b5c      	ldr	r3, [pc, #368]	@ (34019a00 <__atonn_getDstPortID+0x1f0>)
34019890:	4a59      	ldr	r2, [pc, #356]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
34019892:	f240 318b 	movw	r1, #907	@ 0x38b
34019896:	4859      	ldr	r0, [pc, #356]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
34019898:	f001 feae 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_STRENG_NUM);
3401989c:	793b      	ldrb	r3, [r7, #4]
3401989e:	2b09      	cmp	r3, #9
340198a0:	d906      	bls.n	340198b0 <__atonn_getDstPortID+0xa0>
340198a2:	4b58      	ldr	r3, [pc, #352]	@ (34019a04 <__atonn_getDstPortID+0x1f4>)
340198a4:	4a54      	ldr	r2, [pc, #336]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
340198a6:	f44f 7163 	mov.w	r1, #908	@ 0x38c
340198aa:	4854      	ldr	r0, [pc, #336]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
340198ac:	f001 fea4 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, STRENG, 0, 0) + (0x4 * au_num);
340198b0:	793b      	ldrb	r3, [r7, #4]
340198b2:	009b      	lsls	r3, r3, #2
340198b4:	3308      	adds	r3, #8
340198b6:	e098      	b.n	340199ea <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_CONVACC_NUM)
    case CONVACC:
      LL_ATON_ASSERT(port < 3);
340198b8:	7e3b      	ldrb	r3, [r7, #24]
340198ba:	2b02      	cmp	r3, #2
340198bc:	d906      	bls.n	340198cc <__atonn_getDstPortID+0xbc>
340198be:	4b52      	ldr	r3, [pc, #328]	@ (34019a08 <__atonn_getDstPortID+0x1f8>)
340198c0:	4a4d      	ldr	r2, [pc, #308]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
340198c2:	f240 3192 	movw	r1, #914	@ 0x392
340198c6:	484d      	ldr	r0, [pc, #308]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
340198c8:	f001 fe96 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_CONVACC_NUM);
340198cc:	793b      	ldrb	r3, [r7, #4]
340198ce:	2b03      	cmp	r3, #3
340198d0:	d906      	bls.n	340198e0 <__atonn_getDstPortID+0xd0>
340198d2:	4b4e      	ldr	r3, [pc, #312]	@ (34019a0c <__atonn_getDstPortID+0x1fc>)
340198d4:	4a48      	ldr	r2, [pc, #288]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
340198d6:	f240 3193 	movw	r1, #915	@ 0x393
340198da:	4848      	ldr	r0, [pc, #288]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
340198dc:	f001 fe8c 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0) + (0x4 * (3 * au_num + port));
340198e0:	793a      	ldrb	r2, [r7, #4]
340198e2:	4613      	mov	r3, r2
340198e4:	005b      	lsls	r3, r3, #1
340198e6:	441a      	add	r2, r3
340198e8:	7e3b      	ldrb	r3, [r7, #24]
340198ea:	4413      	add	r3, r2
340198ec:	009b      	lsls	r3, r3, #2
340198ee:	3330      	adds	r3, #48	@ 0x30
340198f0:	e07b      	b.n	340199ea <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_DECUN_NUM)
    case DECUN:
      LL_ATON_ASSERT(port < 2);
340198f2:	7e3b      	ldrb	r3, [r7, #24]
340198f4:	2b01      	cmp	r3, #1
340198f6:	d906      	bls.n	34019906 <__atonn_getDstPortID+0xf6>
340198f8:	4b45      	ldr	r3, [pc, #276]	@ (34019a10 <__atonn_getDstPortID+0x200>)
340198fa:	4a3f      	ldr	r2, [pc, #252]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
340198fc:	f240 3199 	movw	r1, #921	@ 0x399
34019900:	483e      	ldr	r0, [pc, #248]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
34019902:	f001 fe79 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_DECUN_NUM);
34019906:	793b      	ldrb	r3, [r7, #4]
34019908:	2b01      	cmp	r3, #1
3401990a:	d906      	bls.n	3401991a <__atonn_getDstPortID+0x10a>
3401990c:	4b41      	ldr	r3, [pc, #260]	@ (34019a14 <__atonn_getDstPortID+0x204>)
3401990e:	4a3a      	ldr	r2, [pc, #232]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
34019910:	f240 319a 	movw	r1, #922	@ 0x39a
34019914:	4839      	ldr	r0, [pc, #228]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
34019916:	f001 fe6f 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, DECUN, 0, 0) + (0x4 * (2 * au_num + port));
3401991a:	793b      	ldrb	r3, [r7, #4]
3401991c:	005a      	lsls	r2, r3, #1
3401991e:	7e3b      	ldrb	r3, [r7, #24]
34019920:	4413      	add	r3, r2
34019922:	009b      	lsls	r3, r3, #2
34019924:	3360      	adds	r3, #96	@ 0x60
34019926:	e060      	b.n	340199ea <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_ACTIV_NUM)
    case ACTIV:
      LL_ATON_ASSERT(port == 0);
34019928:	7e3b      	ldrb	r3, [r7, #24]
3401992a:	2b00      	cmp	r3, #0
3401992c:	d006      	beq.n	3401993c <__atonn_getDstPortID+0x12c>
3401992e:	4b34      	ldr	r3, [pc, #208]	@ (34019a00 <__atonn_getDstPortID+0x1f0>)
34019930:	4a31      	ldr	r2, [pc, #196]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
34019932:	f44f 7168 	mov.w	r1, #928	@ 0x3a0
34019936:	4831      	ldr	r0, [pc, #196]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
34019938:	f001 fe5e 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_ACTIV_NUM);
3401993c:	793b      	ldrb	r3, [r7, #4]
3401993e:	2b01      	cmp	r3, #1
34019940:	d906      	bls.n	34019950 <__atonn_getDstPortID+0x140>
34019942:	4b34      	ldr	r3, [pc, #208]	@ (34019a14 <__atonn_getDstPortID+0x204>)
34019944:	4a2c      	ldr	r2, [pc, #176]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
34019946:	f240 31a1 	movw	r1, #929	@ 0x3a1
3401994a:	482c      	ldr	r0, [pc, #176]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
3401994c:	f001 fe54 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0) + (0x4 * au_num);
34019950:	793b      	ldrb	r3, [r7, #4]
34019952:	009b      	lsls	r3, r3, #2
34019954:	3370      	adds	r3, #112	@ 0x70
34019956:	e048      	b.n	340199ea <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_ARITH_NUM)
    case ARITH:
      LL_ATON_ASSERT(port < 2);
34019958:	7e3b      	ldrb	r3, [r7, #24]
3401995a:	2b01      	cmp	r3, #1
3401995c:	d906      	bls.n	3401996c <__atonn_getDstPortID+0x15c>
3401995e:	4b2c      	ldr	r3, [pc, #176]	@ (34019a10 <__atonn_getDstPortID+0x200>)
34019960:	4a25      	ldr	r2, [pc, #148]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
34019962:	f240 31a7 	movw	r1, #935	@ 0x3a7
34019966:	4825      	ldr	r0, [pc, #148]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
34019968:	f001 fe46 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_ARITH_NUM);
3401996c:	793b      	ldrb	r3, [r7, #4]
3401996e:	2b03      	cmp	r3, #3
34019970:	d906      	bls.n	34019980 <__atonn_getDstPortID+0x170>
34019972:	4b26      	ldr	r3, [pc, #152]	@ (34019a0c <__atonn_getDstPortID+0x1fc>)
34019974:	4a20      	ldr	r2, [pc, #128]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
34019976:	f44f 716a 	mov.w	r1, #936	@ 0x3a8
3401997a:	4820      	ldr	r0, [pc, #128]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
3401997c:	f001 fe3c 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, ARITH, 0, 0) + (0x4 * (2 * au_num + port));
34019980:	793b      	ldrb	r3, [r7, #4]
34019982:	005a      	lsls	r2, r3, #1
34019984:	7e3b      	ldrb	r3, [r7, #24]
34019986:	4413      	add	r3, r2
34019988:	009b      	lsls	r3, r3, #2
3401998a:	3378      	adds	r3, #120	@ 0x78
3401998c:	e02d      	b.n	340199ea <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_POOL_NUM)
    case POOL:
      LL_ATON_ASSERT(port == 0);
3401998e:	7e3b      	ldrb	r3, [r7, #24]
34019990:	2b00      	cmp	r3, #0
34019992:	d006      	beq.n	340199a2 <__atonn_getDstPortID+0x192>
34019994:	4b1a      	ldr	r3, [pc, #104]	@ (34019a00 <__atonn_getDstPortID+0x1f0>)
34019996:	4a18      	ldr	r2, [pc, #96]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
34019998:	f240 31ae 	movw	r1, #942	@ 0x3ae
3401999c:	4817      	ldr	r0, [pc, #92]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
3401999e:	f001 fe2b 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_POOL_NUM);
340199a2:	793b      	ldrb	r3, [r7, #4]
340199a4:	2b01      	cmp	r3, #1
340199a6:	d906      	bls.n	340199b6 <__atonn_getDstPortID+0x1a6>
340199a8:	4b1a      	ldr	r3, [pc, #104]	@ (34019a14 <__atonn_getDstPortID+0x204>)
340199aa:	4a13      	ldr	r2, [pc, #76]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
340199ac:	f240 31af 	movw	r1, #943	@ 0x3af
340199b0:	4812      	ldr	r0, [pc, #72]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
340199b2:	f001 fe21 	bl	3401b5f8 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, POOL, 0, 0) + (0x4 * au_num);
340199b6:	793b      	ldrb	r3, [r7, #4]
340199b8:	009b      	lsls	r3, r3, #2
340199ba:	3398      	adds	r3, #152	@ 0x98
340199bc:	e015      	b.n	340199ea <__atonn_getDstPortID+0x1da>
      break;
#endif
    default:
      LL_ATON_ASSERT(0);
340199be:	4b16      	ldr	r3, [pc, #88]	@ (34019a18 <__atonn_getDstPortID+0x208>)
340199c0:	4a0d      	ldr	r2, [pc, #52]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
340199c2:	f44f 716d 	mov.w	r1, #948	@ 0x3b4
340199c6:	480d      	ldr	r0, [pc, #52]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
340199c8:	f001 fe16 	bl	3401b5f8 <__assert_func>
      break;
    }
    break;
  case STRSWITCH64:
    // TODO
    LL_ATON_ASSERT(0);
340199cc:	4b12      	ldr	r3, [pc, #72]	@ (34019a18 <__atonn_getDstPortID+0x208>)
340199ce:	4a0a      	ldr	r2, [pc, #40]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
340199d0:	f240 31ba 	movw	r1, #954	@ 0x3ba
340199d4:	4809      	ldr	r0, [pc, #36]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
340199d6:	f001 fe0f 	bl	3401b5f8 <__assert_func>
    break;
  case STRSWITCH_VC:
    // TODO
    LL_ATON_ASSERT(0);
340199da:	4b0f      	ldr	r3, [pc, #60]	@ (34019a18 <__atonn_getDstPortID+0x208>)
340199dc:	4a06      	ldr	r2, [pc, #24]	@ (340199f8 <__atonn_getDstPortID+0x1e8>)
340199de:	f240 31be 	movw	r1, #958	@ 0x3be
340199e2:	4806      	ldr	r0, [pc, #24]	@ (340199fc <__atonn_getDstPortID+0x1ec>)
340199e4:	f001 fe08 	bl	3401b5f8 <__assert_func>
    break;
  }
  return 0;
340199e8:	2300      	movs	r3, #0
}
340199ea:	4618      	mov	r0, r3
340199ec:	370c      	adds	r7, #12
340199ee:	46bd      	mov	sp, r7
340199f0:	bd90      	pop	{r4, r7, pc}
340199f2:	bf00      	nop
340199f4:	3401f2c8 	.word	0x3401f2c8
340199f8:	3401fe7c 	.word	0x3401fe7c
340199fc:	3401f074 	.word	0x3401f074
34019a00:	3401f2d4 	.word	0x3401f2d4
34019a04:	3401f2e0 	.word	0x3401f2e0
34019a08:	3401f304 	.word	0x3401f304
34019a0c:	3401f2ec 	.word	0x3401f2ec
34019a10:	3401f310 	.word	0x3401f310
34019a14:	3401f2f8 	.word	0x3401f2f8
34019a18:	3401f24c 	.word	0x3401f24c

34019a1c <LL_Switch_Init_NoReset>:
 * @param  LL_Switch_InitStruct Pointer to structure(s) describing ports to be connected
 * @param  n Number of entries in configuration array
 * @retval Error code
 */
int LL_Switch_Init_NoReset(const LL_Switch_InitTypeDef *LL_Switch_InitStruct, int n)
{
34019a1c:	b480      	push	{r7}
34019a1e:	b08f      	sub	sp, #60	@ 0x3c
34019a20:	af00      	add	r7, sp, #0
34019a22:	6078      	str	r0, [r7, #4]
34019a24:	6039      	str	r1, [r7, #0]
  int i;
  volatile uint32_t *reg;
  uint32_t t;
  unsigned int en_shift[ATON_SWITCH_CONTEXT_NUM] = {ATON_STRSWITCH_DST_EN0_LSB, ATON_STRSWITCH_DST_EN1_LSB};
34019a26:	2300      	movs	r3, #0
34019a28:	627b      	str	r3, [r7, #36]	@ 0x24
34019a2a:	2310      	movs	r3, #16
34019a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  unsigned int link_shift[ATON_SWITCH_CONTEXT_NUM] = {ATON_STRSWITCH_DST_LINK0_LSB, ATON_STRSWITCH_DST_LINK1_LSB};
34019a2e:	4a4e      	ldr	r2, [pc, #312]	@ (34019b68 <LL_Switch_Init_NoReset+0x14c>)
34019a30:	f107 031c 	add.w	r3, r7, #28
34019a34:	e892 0003 	ldmia.w	r2, {r0, r1}
34019a38:	e883 0003 	stmia.w	r3, {r0, r1}
  unsigned int fnr_shift[ATON_SWITCH_CONTEXT_NUM] = {ATON_STRSWITCH_DST_FNR0_LSB, ATON_STRSWITCH_DST_FNR1_LSB};
34019a3c:	4a4b      	ldr	r2, [pc, #300]	@ (34019b6c <LL_Switch_Init_NoReset+0x150>)
34019a3e:	f107 0314 	add.w	r3, r7, #20
34019a42:	e892 0003 	ldmia.w	r2, {r0, r1}
34019a46:	e883 0003 	stmia.w	r3, {r0, r1}
  unsigned int fnr_mask[ATON_SWITCH_CONTEXT_NUM] = {ATON_STRSWITCH_DST_FNR0_MASK, ATON_STRSWITCH_DST_FNR1_MASK};
34019a4a:	4a49      	ldr	r2, [pc, #292]	@ (34019b70 <LL_Switch_Init_NoReset+0x154>)
34019a4c:	f107 030c 	add.w	r3, r7, #12
34019a50:	e892 0003 	ldmia.w	r2, {r0, r1}
34019a54:	e883 0003 	stmia.w	r3, {r0, r1}

  /* Enable Switch */
  t = ATON_STRSWITCH_CTRL_DT;
34019a58:	2300      	movs	r3, #0
34019a5a:	633b      	str	r3, [r7, #48]	@ 0x30
  t = ATON_STRSWITCH_CTRL_SET_EN(t, 1);
34019a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34019a5e:	f043 0301 	orr.w	r3, r3, #1
34019a62:	633b      	str	r3, [r7, #48]	@ 0x30
  ATON_STRSWITCH_CTRL_SET(0, t);
34019a64:	4a43      	ldr	r2, [pc, #268]	@ (34019b74 <LL_Switch_Init_NoReset+0x158>)
34019a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34019a68:	6013      	str	r3, [r2, #0]

  for (i = 0; i < n; i++)
34019a6a:	2300      	movs	r3, #0
34019a6c:	637b      	str	r3, [r7, #52]	@ 0x34
34019a6e:	e06f      	b.n	34019b50 <LL_Switch_Init_NoReset+0x134>
  {
    /* Compute target destination configuration register */
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
34019a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019a72:	011b      	lsls	r3, r3, #4
34019a74:	687a      	ldr	r2, [r7, #4]
34019a76:	4413      	add	r3, r2
34019a78:	689b      	ldr	r3, [r3, #8]
34019a7a:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
34019a7e:	f503 2364 	add.w	r3, r3, #933888	@ 0xe4000
34019a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = 0;
34019a84:	2300      	movs	r3, #0
34019a86:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Enable Context and create link */
#if ATON_SWITCH_CONTEXT_NUM == 2
    t |= ((LL_Switch_InitStruct[i].context0 != 0) << en_shift[0]);
34019a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019a8a:	011b      	lsls	r3, r3, #4
34019a8c:	687a      	ldr	r2, [r7, #4]
34019a8e:	4413      	add	r3, r2
34019a90:	7b9b      	ldrb	r3, [r3, #14]
34019a92:	f003 0301 	and.w	r3, r3, #1
34019a96:	b2db      	uxtb	r3, r3
34019a98:	2b00      	cmp	r3, #0
34019a9a:	bf14      	ite	ne
34019a9c:	2301      	movne	r3, #1
34019a9e:	2300      	moveq	r3, #0
34019aa0:	b2db      	uxtb	r3, r3
34019aa2:	461a      	mov	r2, r3
34019aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34019aa6:	fa02 f303 	lsl.w	r3, r2, r3
34019aaa:	461a      	mov	r2, r3
34019aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34019aae:	4313      	orrs	r3, r2
34019ab0:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= (ATONN_SRCPORT_ID(LL_Switch_InitStruct[i].source0) << link_shift[0]);
34019ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019ab4:	011b      	lsls	r3, r3, #4
34019ab6:	687a      	ldr	r2, [r7, #4]
34019ab8:	4413      	add	r3, r2
34019aba:	681a      	ldr	r2, [r3, #0]
34019abc:	69fb      	ldr	r3, [r7, #28]
34019abe:	fa02 f303 	lsl.w	r3, r2, r3
34019ac2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34019ac4:	4313      	orrs	r3, r2
34019ac6:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= ((LL_Switch_InitStruct[i].frames0 << fnr_shift[0]) & fnr_mask[0]);
34019ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019aca:	011b      	lsls	r3, r3, #4
34019acc:	687a      	ldr	r2, [r7, #4]
34019ace:	4413      	add	r3, r2
34019ad0:	7b1b      	ldrb	r3, [r3, #12]
34019ad2:	461a      	mov	r2, r3
34019ad4:	697b      	ldr	r3, [r7, #20]
34019ad6:	fa02 f303 	lsl.w	r3, r2, r3
34019ada:	461a      	mov	r2, r3
34019adc:	68fb      	ldr	r3, [r7, #12]
34019ade:	4013      	ands	r3, r2
34019ae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34019ae2:	4313      	orrs	r3, r2
34019ae4:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= ((LL_Switch_InitStruct[i].context1 != 0) << en_shift[1]);
34019ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019ae8:	011b      	lsls	r3, r3, #4
34019aea:	687a      	ldr	r2, [r7, #4]
34019aec:	4413      	add	r3, r2
34019aee:	7b9b      	ldrb	r3, [r3, #14]
34019af0:	f003 0302 	and.w	r3, r3, #2
34019af4:	b2db      	uxtb	r3, r3
34019af6:	2b00      	cmp	r3, #0
34019af8:	bf14      	ite	ne
34019afa:	2301      	movne	r3, #1
34019afc:	2300      	moveq	r3, #0
34019afe:	b2db      	uxtb	r3, r3
34019b00:	461a      	mov	r2, r3
34019b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34019b04:	fa02 f303 	lsl.w	r3, r2, r3
34019b08:	461a      	mov	r2, r3
34019b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34019b0c:	4313      	orrs	r3, r2
34019b0e:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= (ATONN_SRCPORT_ID(LL_Switch_InitStruct[i].source1) << link_shift[1]);
34019b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019b12:	011b      	lsls	r3, r3, #4
34019b14:	687a      	ldr	r2, [r7, #4]
34019b16:	4413      	add	r3, r2
34019b18:	685a      	ldr	r2, [r3, #4]
34019b1a:	6a3b      	ldr	r3, [r7, #32]
34019b1c:	fa02 f303 	lsl.w	r3, r2, r3
34019b20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34019b22:	4313      	orrs	r3, r2
34019b24:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= ((LL_Switch_InitStruct[i].frames1 << fnr_shift[1]) & fnr_mask[1]);
34019b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019b28:	011b      	lsls	r3, r3, #4
34019b2a:	687a      	ldr	r2, [r7, #4]
34019b2c:	4413      	add	r3, r2
34019b2e:	7b5b      	ldrb	r3, [r3, #13]
34019b30:	461a      	mov	r2, r3
34019b32:	69bb      	ldr	r3, [r7, #24]
34019b34:	fa02 f303 	lsl.w	r3, r2, r3
34019b38:	461a      	mov	r2, r3
34019b3a:	693b      	ldr	r3, [r7, #16]
34019b3c:	4013      	ands	r3, r2
34019b3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34019b40:	4313      	orrs	r3, r2
34019b42:	633b      	str	r3, [r7, #48]	@ 0x30
      t |= (ATONN_SRCPORT_ID(LL_Switch_InitStruct[i].source[c]) << link_shift[c]);
      t |= ((LL_Switch_InitStruct[i].frames[c] << fnr_shift[c]) & fnr_mask[c]);
    }
#endif

    ATON_REG_WRITE(reg, t);
34019b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019b46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34019b48:	601a      	str	r2, [r3, #0]
  for (i = 0; i < n; i++)
34019b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019b4c:	3301      	adds	r3, #1
34019b4e:	637b      	str	r3, [r7, #52]	@ 0x34
34019b50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
34019b52:	683b      	ldr	r3, [r7, #0]
34019b54:	429a      	cmp	r2, r3
34019b56:	db8b      	blt.n	34019a70 <LL_Switch_Init_NoReset+0x54>
  }

  return 0;
34019b58:	2300      	movs	r3, #0
}
34019b5a:	4618      	mov	r0, r3
34019b5c:	373c      	adds	r7, #60	@ 0x3c
34019b5e:	46bd      	mov	sp, r7
34019b60:	f85d 7b04 	ldr.w	r7, [sp], #4
34019b64:	4770      	bx	lr
34019b66:	bf00      	nop
34019b68:	3401f31c 	.word	0x3401f31c
34019b6c:	3401f324 	.word	0x3401f324
34019b70:	3401f32c 	.word	0x3401f32c
34019b74:	580e4000 	.word	0x580e4000

34019b78 <LL_Switch_Init>:
 * @param  LL_Switch_InitStruct Pointer to structure(s) describing ports to be connected
 * @param  n Number of entries in configuration array
 * @retval Error code
 */
int LL_Switch_Init(const LL_Switch_InitTypeDef *LL_Switch_InitStruct, int n)
{
34019b78:	b580      	push	{r7, lr}
34019b7a:	b084      	sub	sp, #16
34019b7c:	af00      	add	r7, sp, #0
34019b7e:	6078      	str	r0, [r7, #4]
34019b80:	6039      	str	r1, [r7, #0]
#if (LL_ATON_PLATFORM == LL_ATON_PLAT_EC_TRACE)
  ll_aton_static_checks();
#endif

  /* Clear Configuration */
  ATON_DISABLE_CLR_CONFCLR(STRSWITCH, 0);
34019b82:	2300      	movs	r3, #0
34019b84:	60fb      	str	r3, [r7, #12]
34019b86:	68fb      	ldr	r3, [r7, #12]
34019b88:	f023 0301 	bic.w	r3, r3, #1
34019b8c:	60fb      	str	r3, [r7, #12]
34019b8e:	68fb      	ldr	r3, [r7, #12]
34019b90:	f043 0302 	orr.w	r3, r3, #2
34019b94:	60fb      	str	r3, [r7, #12]
34019b96:	4a10      	ldr	r2, [pc, #64]	@ (34019bd8 <LL_Switch_Init+0x60>)
34019b98:	68fb      	ldr	r3, [r7, #12]
34019b9a:	6013      	str	r3, [r2, #0]
34019b9c:	4b0e      	ldr	r3, [pc, #56]	@ (34019bd8 <LL_Switch_Init+0x60>)
34019b9e:	681b      	ldr	r3, [r3, #0]
34019ba0:	f003 0302 	and.w	r3, r3, #2
34019ba4:	2b00      	cmp	r3, #0
34019ba6:	d1f9      	bne.n	34019b9c <LL_Switch_Init+0x24>
34019ba8:	2300      	movs	r3, #0
34019baa:	60fb      	str	r3, [r7, #12]
34019bac:	68fb      	ldr	r3, [r7, #12]
34019bae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34019bb2:	60fb      	str	r3, [r7, #12]
34019bb4:	4a08      	ldr	r2, [pc, #32]	@ (34019bd8 <LL_Switch_Init+0x60>)
34019bb6:	68fb      	ldr	r3, [r7, #12]
34019bb8:	6013      	str	r3, [r2, #0]
34019bba:	4b07      	ldr	r3, [pc, #28]	@ (34019bd8 <LL_Switch_Init+0x60>)
34019bbc:	681b      	ldr	r3, [r3, #0]
34019bbe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34019bc2:	2b00      	cmp	r3, #0
34019bc4:	d1f9      	bne.n	34019bba <LL_Switch_Init+0x42>

  return LL_Switch_Init_NoReset(LL_Switch_InitStruct, n);
34019bc6:	6839      	ldr	r1, [r7, #0]
34019bc8:	6878      	ldr	r0, [r7, #4]
34019bca:	f7ff ff27 	bl	34019a1c <LL_Switch_Init_NoReset>
34019bce:	4603      	mov	r3, r0
}
34019bd0:	4618      	mov	r0, r3
34019bd2:	3710      	adds	r7, #16
34019bd4:	46bd      	mov	sp, r7
34019bd6:	bd80      	pop	{r7, pc}
34019bd8:	580e4000 	.word	0x580e4000

34019bdc <LL_Switch_Deinit>:
 * @param  LL_Switch_InitStruct Pointer to structure(s) describing ports to be disconnected
 * @param  n Number of entries in configuration array
 * @retval Error code
 */
int LL_Switch_Deinit(const LL_Switch_InitTypeDef *LL_Switch_InitStruct, int n)
{
34019bdc:	b480      	push	{r7}
34019bde:	b085      	sub	sp, #20
34019be0:	af00      	add	r7, sp, #0
34019be2:	6078      	str	r0, [r7, #4]
34019be4:	6039      	str	r1, [r7, #0]
  int i;
  volatile uint32_t *reg;

  for (i = 0; i < n; i++)
34019be6:	2300      	movs	r3, #0
34019be8:	60fb      	str	r3, [r7, #12]
34019bea:	e00f      	b.n	34019c0c <LL_Switch_Deinit+0x30>
  {
    /* Compute target destination configuration register */
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
34019bec:	68fb      	ldr	r3, [r7, #12]
34019bee:	011b      	lsls	r3, r3, #4
34019bf0:	687a      	ldr	r2, [r7, #4]
34019bf2:	4413      	add	r3, r2
34019bf4:	689b      	ldr	r3, [r3, #8]
34019bf6:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
34019bfa:	f503 2364 	add.w	r3, r3, #933888	@ 0xe4000
34019bfe:	60bb      	str	r3, [r7, #8]

    /* Disable contexts */
    ATON_REG_WRITE(reg, 0);
34019c00:	68bb      	ldr	r3, [r7, #8]
34019c02:	2200      	movs	r2, #0
34019c04:	601a      	str	r2, [r3, #0]
  for (i = 0; i < n; i++)
34019c06:	68fb      	ldr	r3, [r7, #12]
34019c08:	3301      	adds	r3, #1
34019c0a:	60fb      	str	r3, [r7, #12]
34019c0c:	68fa      	ldr	r2, [r7, #12]
34019c0e:	683b      	ldr	r3, [r7, #0]
34019c10:	429a      	cmp	r2, r3
34019c12:	dbeb      	blt.n	34019bec <LL_Switch_Deinit+0x10>
  }

  return 0;
34019c14:	2300      	movs	r3, #0
}
34019c16:	4618      	mov	r0, r3
34019c18:	3714      	adds	r7, #20
34019c1a:	46bd      	mov	sp, r7
34019c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34019c20:	4770      	bx	lr
	...

34019c24 <LL_Convacc_Init>:
 * @param  id Convolutional Accelerator identifier [0, ATON_CONVACC_NUM-1]
 * @param  Convacc_InitStruct Structure describing initialization parameters
 * @retval Error code E.g.: Invalid ID, invalid parameters, not idle,..
 */
int LL_Convacc_Init(int id, const LL_Convacc_InitTypeDef *conf)
{
34019c24:	b580      	push	{r7, lr}
34019c26:	b08c      	sub	sp, #48	@ 0x30
34019c28:	af00      	add	r7, sp, #0
34019c2a:	6078      	str	r0, [r7, #4]
34019c2c:	6039      	str	r1, [r7, #0]
  uint32_t t;

  if (id >= ATON_CONVACC_NUM)
34019c2e:	687b      	ldr	r3, [r7, #4]
34019c30:	2b03      	cmp	r3, #3
34019c32:	dd02      	ble.n	34019c3a <LL_Convacc_Init+0x16>
    return LL_ATON_INVALID_ID;
34019c34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34019c38:	e3a8      	b.n	3401a38c <LL_Convacc_Init+0x768>

  LL_ATON_EnableClock(ATON_CONVACC_CLKB_CLK(id));
34019c3a:	687b      	ldr	r3, [r7, #4]
34019c3c:	330a      	adds	r3, #10
34019c3e:	4618      	mov	r0, r3
34019c40:	f000 fbee 	bl	3401a420 <LL_ATON_EnableClock>

  t = ATON_CONVACC_CTRL_DT;
34019c44:	2300      	movs	r3, #0
34019c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_NOSUM(t, (conf->accumulate == 0));
34019c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c4a:	f023 0304 	bic.w	r3, r3, #4
34019c4e:	683a      	ldr	r2, [r7, #0]
34019c50:	7852      	ldrb	r2, [r2, #1]
34019c52:	f3c2 1280 	ubfx	r2, r2, #6, #1
34019c56:	b2d2      	uxtb	r2, r2
34019c58:	2a00      	cmp	r2, #0
34019c5a:	d001      	beq.n	34019c60 <LL_Convacc_Init+0x3c>
34019c5c:	2200      	movs	r2, #0
34019c5e:	e000      	b.n	34019c62 <LL_Convacc_Init+0x3e>
34019c60:	2204      	movs	r2, #4
34019c62:	4313      	orrs	r3, r2
34019c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_NO1SUM(t, (conf->accumulate_first == 0));
34019c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c68:	f023 0310 	bic.w	r3, r3, #16
34019c6c:	683a      	ldr	r2, [r7, #0]
34019c6e:	7852      	ldrb	r2, [r2, #1]
34019c70:	f3c2 12c0 	ubfx	r2, r2, #7, #1
34019c74:	b2d2      	uxtb	r2, r2
34019c76:	2a00      	cmp	r2, #0
34019c78:	d001      	beq.n	34019c7e <LL_Convacc_Init+0x5a>
34019c7a:	2200      	movs	r2, #0
34019c7c:	e000      	b.n	34019c80 <LL_Convacc_Init+0x5c>
34019c7e:	2210      	movs	r2, #16
34019c80:	4313      	orrs	r3, r2
34019c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_GEN1SUM(t, (conf->accumulate_gen_first != 0));
34019c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c86:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
34019c8a:	683b      	ldr	r3, [r7, #0]
34019c8c:	789b      	ldrb	r3, [r3, #2]
34019c8e:	029b      	lsls	r3, r3, #10
34019c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34019c94:	4313      	orrs	r3, r2
34019c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_AFILTMODE(t, conf->afilt_mode);
34019c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c9a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
34019c9e:	683b      	ldr	r3, [r7, #0]
34019ca0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
34019ca4:	021b      	lsls	r3, r3, #8
34019ca6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
34019caa:	4313      	orrs	r3, r2
34019cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_SIMD(t, (conf->simd));
34019cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019cb0:	f023 0260 	bic.w	r2, r3, #96	@ 0x60
34019cb4:	683b      	ldr	r3, [r7, #0]
34019cb6:	785b      	ldrb	r3, [r3, #1]
34019cb8:	f3c3 1301 	ubfx	r3, r3, #4, #2
34019cbc:	b2db      	uxtb	r3, r3
34019cbe:	015b      	lsls	r3, r3, #5
34019cc0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
34019cc4:	4313      	orrs	r3, r2
34019cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_KT1(t, (conf->kt1_mode != 0));
34019cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019cca:	f023 0208 	bic.w	r2, r3, #8
34019cce:	683b      	ldr	r3, [r7, #0]
34019cd0:	789b      	ldrb	r3, [r3, #2]
34019cd2:	f003 0308 	and.w	r3, r3, #8
34019cd6:	4313      	orrs	r3, r2
34019cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_KSETEN(t, conf->kseten);
34019cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019cdc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
34019ce0:	683b      	ldr	r3, [r7, #0]
34019ce2:	78db      	ldrb	r3, [r3, #3]
34019ce4:	f3c3 0301 	ubfx	r3, r3, #0, #2
34019ce8:	b2db      	uxtb	r3, r3
34019cea:	059b      	lsls	r3, r3, #22
34019cec:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
34019cf0:	4313      	orrs	r3, r2
34019cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_FUNSIGNED(t, conf->f_unsigned);
34019cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019cf6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
34019cfa:	683b      	ldr	r3, [r7, #0]
34019cfc:	789b      	ldrb	r3, [r3, #2]
34019cfe:	f3c3 1380 	ubfx	r3, r3, #6, #1
34019d02:	b2db      	uxtb	r3, r3
34019d04:	051b      	lsls	r3, r3, #20
34019d06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34019d0a:	4313      	orrs	r3, r2
34019d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_KUNSIGNED(t, conf->k_unsigned);
34019d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d10:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
34019d14:	683b      	ldr	r3, [r7, #0]
34019d16:	789b      	ldrb	r3, [r3, #2]
34019d18:	f3c3 13c0 	ubfx	r3, r3, #7, #1
34019d1c:	b2db      	uxtb	r3, r3
34019d1e:	055b      	lsls	r3, r3, #21
34019d20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34019d24:	4313      	orrs	r3, r2
34019d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_CTRL_SET_FSTAT)
  t = ATON_CONVACC_CTRL_SET_FSTAT(t, (conf->fstat != 0));
34019d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d2a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34019d2e:	683b      	ldr	r3, [r7, #0]
34019d30:	789b      	ldrb	r3, [r3, #2]
34019d32:	05db      	lsls	r3, r3, #23
34019d34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34019d38:	4313      	orrs	r3, r2
34019d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

#if defined(ATON_CONVACC_CTRL_GET_DEEPMODE)
  t = ATON_CONVACC_CTRL_SET_DEEPMODE(t, (conf->deepmode != 0));
34019d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d3e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
34019d42:	683b      	ldr	r3, [r7, #0]
34019d44:	789b      	ldrb	r3, [r3, #2]
34019d46:	061b      	lsls	r3, r3, #24
34019d48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
34019d4c:	4313      	orrs	r3, r2
34019d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_CTRL_SET_FSTAT)
  // deepmode and feature stats are incompatible
  if ((conf->fstat != 0) && (conf->deepmode != 0))
34019d50:	683b      	ldr	r3, [r7, #0]
34019d52:	789b      	ldrb	r3, [r3, #2]
34019d54:	f003 0302 	and.w	r3, r3, #2
34019d58:	b2db      	uxtb	r3, r3
34019d5a:	2b00      	cmp	r3, #0
34019d5c:	d009      	beq.n	34019d72 <LL_Convacc_Init+0x14e>
34019d5e:	683b      	ldr	r3, [r7, #0]
34019d60:	789b      	ldrb	r3, [r3, #2]
34019d62:	f003 0310 	and.w	r3, r3, #16
34019d66:	b2db      	uxtb	r3, r3
34019d68:	2b00      	cmp	r3, #0
34019d6a:	d002      	beq.n	34019d72 <LL_Convacc_Init+0x14e>
  {
    return LL_ATON_INVALID_PARAM;
34019d6c:	f06f 0301 	mvn.w	r3, #1
34019d70:	e30c      	b.n	3401a38c <LL_Convacc_Init+0x768>
  }
#endif
#endif

#if defined(ATON_CONVACC_CTRL_GET_DSS2MODE)
  t = ATON_CONVACC_CTRL_SET_DSS2MODE(t, (conf->dss2mode != 0));
34019d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d74:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
34019d78:	683b      	ldr	r3, [r7, #0]
34019d7a:	789b      	ldrb	r3, [r3, #2]
34019d7c:	061b      	lsls	r3, r3, #24
34019d7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
34019d82:	4313      	orrs	r3, r2
34019d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_CTRL_SET_FSTAT)
  // deepmode and feature stats are incompatible
  if ((conf->fstat != 0) && (conf->dss2mode != 0))
34019d86:	683b      	ldr	r3, [r7, #0]
34019d88:	789b      	ldrb	r3, [r3, #2]
34019d8a:	f003 0302 	and.w	r3, r3, #2
34019d8e:	b2db      	uxtb	r3, r3
34019d90:	2b00      	cmp	r3, #0
34019d92:	d009      	beq.n	34019da8 <LL_Convacc_Init+0x184>
34019d94:	683b      	ldr	r3, [r7, #0]
34019d96:	789b      	ldrb	r3, [r3, #2]
34019d98:	f003 0320 	and.w	r3, r3, #32
34019d9c:	b2db      	uxtb	r3, r3
34019d9e:	2b00      	cmp	r3, #0
34019da0:	d002      	beq.n	34019da8 <LL_Convacc_Init+0x184>
  {
    return LL_ATON_INVALID_PARAM;
34019da2:	f06f 0301 	mvn.w	r3, #1
34019da6:	e2f1      	b.n	3401a38c <LL_Convacc_Init+0x768>
#endif
#endif

#if defined(ATON_CONVACC_CTRL_SET_DSS2MODE) && defined(ATON_CONVACC_CTRL_SET_DEEPMODE)
  // deepmode and dss2mode stats are incompatible
  if ((conf->dss2mode != 0) && (conf->deepmode != 0))
34019da8:	683b      	ldr	r3, [r7, #0]
34019daa:	789b      	ldrb	r3, [r3, #2]
34019dac:	f003 0320 	and.w	r3, r3, #32
34019db0:	b2db      	uxtb	r3, r3
34019db2:	2b00      	cmp	r3, #0
34019db4:	d009      	beq.n	34019dca <LL_Convacc_Init+0x1a6>
34019db6:	683b      	ldr	r3, [r7, #0]
34019db8:	789b      	ldrb	r3, [r3, #2]
34019dba:	f003 0310 	and.w	r3, r3, #16
34019dbe:	b2db      	uxtb	r3, r3
34019dc0:	2b00      	cmp	r3, #0
34019dc2:	d002      	beq.n	34019dca <LL_Convacc_Init+0x1a6>
  {
    return LL_ATON_INVALID_PARAM;
34019dc4:	f06f 0301 	mvn.w	r3, #1
34019dc8:	e2e0      	b.n	3401a38c <LL_Convacc_Init+0x768>
  }
#endif

  ATON_CONVACC_CTRL_SET(id, t);
34019dca:	687b      	ldr	r3, [r7, #4]
34019dcc:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34019dd0:	33ef      	adds	r3, #239	@ 0xef
34019dd2:	031b      	lsls	r3, r3, #12
34019dd4:	461a      	mov	r2, r3
34019dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019dd8:	6013      	str	r3, [r2, #0]
  Conv_ctrl_bits[id] = t;
34019dda:	49ac      	ldr	r1, [pc, #688]	@ (3401a08c <LL_Convacc_Init+0x468>)
34019ddc:	687b      	ldr	r3, [r7, #4]
34019dde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
34019de0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  if (conf->afilt_mode != AFILT_MODE_NONE)
34019de4:	683b      	ldr	r3, [r7, #0]
34019de6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
34019dea:	2b00      	cmp	r3, #0
34019dec:	d025      	beq.n	34019e3a <LL_Convacc_Init+0x216>
  {
    t = ATON_CONVACC_AFILT_DT;
34019dee:	2301      	movs	r3, #1
34019df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_AFILT_SET_TOT(t, conf->afilt_tot);
34019df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019df4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
34019df8:	683a      	ldr	r2, [r7, #0]
34019dfa:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
34019dfe:	4313      	orrs	r3, r2
34019e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_AFILT_SET_FIRST(t, conf->afilt_first);
34019e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019e04:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
34019e08:	683b      	ldr	r3, [r7, #0]
34019e0a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
34019e0e:	021b      	lsls	r3, r3, #8
34019e10:	b29b      	uxth	r3, r3
34019e12:	4313      	orrs	r3, r2
34019e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_AFILT_SET_LAST(t, conf->afilt_last);
34019e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019e18:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
34019e1c:	683b      	ldr	r3, [r7, #0]
34019e1e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
34019e22:	041b      	lsls	r3, r3, #16
34019e24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
34019e28:	4313      	orrs	r3, r2
34019e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ATON_CONVACC_AFILT_SET(id, t);
34019e2c:	687b      	ldr	r3, [r7, #4]
34019e2e:	031a      	lsls	r2, r3, #12
34019e30:	4b97      	ldr	r3, [pc, #604]	@ (3401a090 <LL_Convacc_Init+0x46c>)
34019e32:	4413      	add	r3, r2
34019e34:	461a      	mov	r2, r3
34019e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019e38:	6013      	str	r3, [r2, #0]
  }

  if (conf->kfilt_tot > 0)
34019e3a:	683b      	ldr	r3, [r7, #0]
34019e3c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
34019e40:	2b00      	cmp	r3, #0
34019e42:	d025      	beq.n	34019e90 <LL_Convacc_Init+0x26c>
  {
    t = ATON_CONVACC_KFILT_DT;
34019e44:	2301      	movs	r3, #1
34019e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_KFILT_SET_TOT(t, conf->kfilt_tot);
34019e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019e4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
34019e4e:	683a      	ldr	r2, [r7, #0]
34019e50:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
34019e54:	4313      	orrs	r3, r2
34019e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_KFILT_SET_FIRST(t, conf->kfilt_first);
34019e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019e5a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
34019e5e:	683b      	ldr	r3, [r7, #0]
34019e60:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
34019e64:	021b      	lsls	r3, r3, #8
34019e66:	b29b      	uxth	r3, r3
34019e68:	4313      	orrs	r3, r2
34019e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_KFILT_SET_LAST(t, conf->kfilt_last);
34019e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019e6e:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
34019e72:	683b      	ldr	r3, [r7, #0]
34019e74:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
34019e78:	041b      	lsls	r3, r3, #16
34019e7a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
34019e7e:	4313      	orrs	r3, r2
34019e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ATON_CONVACC_KFILT_SET(id, t);
34019e82:	687b      	ldr	r3, [r7, #4]
34019e84:	031a      	lsls	r2, r3, #12
34019e86:	4b83      	ldr	r3, [pc, #524]	@ (3401a094 <LL_Convacc_Init+0x470>)
34019e88:	4413      	add	r3, r2
34019e8a:	461a      	mov	r2, r3
34019e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019e8e:	6013      	str	r3, [r2, #0]
  }

  t = ATON_CONVACC_DFORMAT_DT;
34019e90:	4b81      	ldr	r3, [pc, #516]	@ (3401a098 <LL_Convacc_Init+0x474>)
34019e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FROUND(t, conf->rounding_f);
34019e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019e96:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
34019e9a:	683b      	ldr	r3, [r7, #0]
34019e9c:	781b      	ldrb	r3, [r3, #0]
34019e9e:	f3c3 0300 	ubfx	r3, r3, #0, #1
34019ea2:	b2db      	uxtb	r3, r3
34019ea4:	079b      	lsls	r3, r3, #30
34019ea6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34019eaa:	4313      	orrs	r3, r2
34019eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FSAT(t, conf->saturation_f);
34019eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019eb0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
34019eb4:	683b      	ldr	r3, [r7, #0]
34019eb6:	781b      	ldrb	r3, [r3, #0]
34019eb8:	f3c3 0340 	ubfx	r3, r3, #1, #1
34019ebc:	b2db      	uxtb	r3, r3
34019ebe:	07db      	lsls	r3, r3, #31
34019ec0:	4313      	orrs	r3, r2
34019ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FRNDMODE(t, conf->round_mode_f);
34019ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019ec6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
34019eca:	683b      	ldr	r3, [r7, #0]
34019ecc:	781b      	ldrb	r3, [r3, #0]
34019ece:	f3c3 0381 	ubfx	r3, r3, #2, #2
34019ed2:	b2db      	uxtb	r3, r3
34019ed4:	019b      	lsls	r3, r3, #6
34019ed6:	b2db      	uxtb	r3, r3
34019ed8:	4313      	orrs	r3, r2
34019eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FBYTES(t, conf->inbytes_f);
34019edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019ede:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
34019ee2:	683b      	ldr	r3, [r7, #0]
34019ee4:	781b      	ldrb	r3, [r3, #0]
34019ee6:	f3c3 1301 	ubfx	r3, r3, #4, #2
34019eea:	b2db      	uxtb	r3, r3
34019eec:	059b      	lsls	r3, r3, #22
34019eee:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
34019ef2:	4313      	orrs	r3, r2
34019ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FSHIFT(t, ATON_SHIFT(conf->shift_f));
34019ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019ef8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34019efc:	683b      	ldr	r3, [r7, #0]
34019efe:	791b      	ldrb	r3, [r3, #4]
34019f00:	3310      	adds	r3, #16
34019f02:	061b      	lsls	r3, r3, #24
34019f04:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
34019f08:	4313      	orrs	r3, r2
34019f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  t = ATON_CONVACC_DFORMAT_SET_ROUND(t, conf->rounding_o);
34019f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f0e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
34019f12:	683b      	ldr	r3, [r7, #0]
34019f14:	781b      	ldrb	r3, [r3, #0]
34019f16:	f3c3 1380 	ubfx	r3, r3, #6, #1
34019f1a:	b2db      	uxtb	r3, r3
34019f1c:	041b      	lsls	r3, r3, #16
34019f1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34019f22:	4313      	orrs	r3, r2
34019f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_SAT(t, conf->saturation_o);
34019f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f28:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
34019f2c:	683b      	ldr	r3, [r7, #0]
34019f2e:	781b      	ldrb	r3, [r3, #0]
34019f30:	f3c3 13c0 	ubfx	r3, r3, #7, #1
34019f34:	b2db      	uxtb	r3, r3
34019f36:	045b      	lsls	r3, r3, #17
34019f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34019f3c:	4313      	orrs	r3, r2
34019f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_ORNDMODE(t, (conf->relu_mode_o << 1) | conf->round_mode_o);
34019f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f42:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
34019f46:	683b      	ldr	r3, [r7, #0]
34019f48:	785b      	ldrb	r3, [r3, #1]
34019f4a:	f3c3 0340 	ubfx	r3, r3, #1, #1
34019f4e:	b2db      	uxtb	r3, r3
34019f50:	005b      	lsls	r3, r3, #1
34019f52:	6839      	ldr	r1, [r7, #0]
34019f54:	7849      	ldrb	r1, [r1, #1]
34019f56:	f3c1 0100 	ubfx	r1, r1, #0, #1
34019f5a:	b2c9      	uxtb	r1, r1
34019f5c:	430b      	orrs	r3, r1
34019f5e:	039b      	lsls	r3, r3, #14
34019f60:	b29b      	uxth	r3, r3
34019f62:	4313      	orrs	r3, r2
34019f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_OBYTES(t, conf->outbytes_o);
34019f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f68:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
34019f6c:	683b      	ldr	r3, [r7, #0]
34019f6e:	785b      	ldrb	r3, [r3, #1]
34019f70:	f3c3 0381 	ubfx	r3, r3, #2, #2
34019f74:	b2db      	uxtb	r3, r3
34019f76:	051b      	lsls	r3, r3, #20
34019f78:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
34019f7c:	4313      	orrs	r3, r2
34019f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_OUTSHIFT(t, conf->shift_o); // shift right only
34019f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f82:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
34019f86:	683b      	ldr	r3, [r7, #0]
34019f88:	799b      	ldrb	r3, [r3, #6]
34019f8a:	021b      	lsls	r3, r3, #8
34019f8c:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
34019f90:	4313      	orrs	r3, r2
34019f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_RAW(t, conf->raw_o);
34019f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f96:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
34019f9a:	683b      	ldr	r3, [r7, #0]
34019f9c:	789b      	ldrb	r3, [r3, #2]
34019f9e:	f3c3 0380 	ubfx	r3, r3, #2, #1
34019fa2:	b2db      	uxtb	r3, r3
34019fa4:	049b      	lsls	r3, r3, #18
34019fa6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34019faa:	4313      	orrs	r3, r2
34019fac:	62fb      	str	r3, [r7, #44]	@ 0x2c

  t = ATON_CONVACC_DFORMAT_SET_INSHIFT(t, conf->shift_a); // accumulator shift left really (macro name is misleading)
34019fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019fb0:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
34019fb4:	683b      	ldr	r3, [r7, #0]
34019fb6:	795b      	ldrb	r3, [r3, #5]
34019fb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34019fbc:	4313      	orrs	r3, r2
34019fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_DFORMAT_SET(id, t);
34019fc0:	687b      	ldr	r3, [r7, #4]
34019fc2:	031a      	lsls	r2, r3, #12
34019fc4:	4b35      	ldr	r3, [pc, #212]	@ (3401a09c <LL_Convacc_Init+0x478>)
34019fc6:	4413      	add	r3, r2
34019fc8:	461a      	mov	r2, r3
34019fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019fcc:	6013      	str	r3, [r2, #0]

  t = ATON_CONVACC_FFORMAT_DT;
34019fce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34019fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_FFORMAT_SET_WIDTH(t, conf->fWidth * conf->batchDepth);
34019fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019fd6:	0c1b      	lsrs	r3, r3, #16
34019fd8:	041b      	lsls	r3, r3, #16
34019fda:	683a      	ldr	r2, [r7, #0]
34019fdc:	6892      	ldr	r2, [r2, #8]
34019fde:	6839      	ldr	r1, [r7, #0]
34019fe0:	8a89      	ldrh	r1, [r1, #20]
34019fe2:	fb01 f202 	mul.w	r2, r1, r2
34019fe6:	b292      	uxth	r2, r2
34019fe8:	4313      	orrs	r3, r2
34019fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_FFORMAT_SET_HEIGHT(t, conf->fHeight);
34019fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019fee:	b29a      	uxth	r2, r3
34019ff0:	683b      	ldr	r3, [r7, #0]
34019ff2:	68db      	ldr	r3, [r3, #12]
34019ff4:	041b      	lsls	r3, r3, #16
34019ff6:	4313      	orrs	r3, r2
34019ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_FFORMAT_SET(id, t);
34019ffa:	687b      	ldr	r3, [r7, #4]
34019ffc:	031a      	lsls	r2, r3, #12
34019ffe:	4b28      	ldr	r3, [pc, #160]	@ (3401a0a0 <LL_Convacc_Init+0x47c>)
3401a000:	4413      	add	r3, r2
3401a002:	461a      	mov	r2, r3
3401a004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a006:	6013      	str	r3, [r2, #0]

  t = ATON_CONVACC_KFORMAT_DT;
3401a008:	4b26      	ldr	r3, [pc, #152]	@ (3401a0a4 <LL_Convacc_Init+0x480>)
3401a00a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_KFORMAT_SET_WIDTH(t, conf->kernelWidth);
3401a00c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a00e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
3401a012:	683a      	ldr	r2, [r7, #0]
3401a014:	7c12      	ldrb	r2, [r2, #16]
3401a016:	4313      	orrs	r3, r2
3401a018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_KFORMAT_SET_HEIGHT(t, conf->kernelHeight);
3401a01a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a01c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
3401a020:	683b      	ldr	r3, [r7, #0]
3401a022:	7c5b      	ldrb	r3, [r3, #17]
3401a024:	021b      	lsls	r3, r3, #8
3401a026:	b29b      	uxth	r3, r3
3401a028:	4313      	orrs	r3, r2
3401a02a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_KFORMAT_SET_BTCDEPTH(t, conf->batchDepth);
3401a02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a02e:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
3401a032:	683b      	ldr	r3, [r7, #0]
3401a034:	8a9b      	ldrh	r3, [r3, #20]
3401a036:	041b      	lsls	r3, r3, #16
3401a038:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
3401a03c:	4313      	orrs	r3, r2
3401a03e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_KFORMAT_SET_NR(t, conf->nKernels);
3401a040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a042:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
3401a046:	683b      	ldr	r3, [r7, #0]
3401a048:	7c9b      	ldrb	r3, [r3, #18]
3401a04a:	061b      	lsls	r3, r3, #24
3401a04c:	4313      	orrs	r3, r2
3401a04e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_KFORMAT_SET(id, t);
3401a050:	687b      	ldr	r3, [r7, #4]
3401a052:	031a      	lsls	r2, r3, #12
3401a054:	4b14      	ldr	r3, [pc, #80]	@ (3401a0a8 <LL_Convacc_Init+0x484>)
3401a056:	4413      	add	r3, r2
3401a058:	461a      	mov	r2, r3
3401a05a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a05c:	6013      	str	r3, [r2, #0]

//   LL_ATON_PRINTF("depth=%d k_w=%d k_h=%d\n",conf->batchDepth,conf->kernelWidth,conf->kernelHeight);
//   LL_ATON_PRINTF("pad_t=%d pad_b=%d pad_l=%d pad_r=%d\n",conf->top_padding,conf->bot_padding,conf->left_padding,conf->right_padding);

  int p_top = (conf->top_padding < conf->kernelHeight ? conf->top_padding : conf->kernelHeight - 1);
3401a05e:	683b      	ldr	r3, [r7, #0]
3401a060:	8b9b      	ldrh	r3, [r3, #28]
3401a062:	683a      	ldr	r2, [r7, #0]
3401a064:	7c52      	ldrb	r2, [r2, #17]
3401a066:	4293      	cmp	r3, r2
3401a068:	d202      	bcs.n	3401a070 <LL_Convacc_Init+0x44c>
3401a06a:	683b      	ldr	r3, [r7, #0]
3401a06c:	8b9b      	ldrh	r3, [r3, #28]
3401a06e:	e002      	b.n	3401a076 <LL_Convacc_Init+0x452>
3401a070:	683b      	ldr	r3, [r7, #0]
3401a072:	7c5b      	ldrb	r3, [r3, #17]
3401a074:	3b01      	subs	r3, #1
3401a076:	62bb      	str	r3, [r7, #40]	@ 0x28
  int p_bot = (conf->bot_padding < conf->kernelHeight ? conf->bot_padding : conf->kernelHeight - 1);
3401a078:	683b      	ldr	r3, [r7, #0]
3401a07a:	8bdb      	ldrh	r3, [r3, #30]
3401a07c:	683a      	ldr	r2, [r7, #0]
3401a07e:	7c52      	ldrb	r2, [r2, #17]
3401a080:	4293      	cmp	r3, r2
3401a082:	d213      	bcs.n	3401a0ac <LL_Convacc_Init+0x488>
3401a084:	683b      	ldr	r3, [r7, #0]
3401a086:	8bdb      	ldrh	r3, [r3, #30]
3401a088:	e013      	b.n	3401a0b2 <LL_Convacc_Init+0x48e>
3401a08a:	bf00      	nop
3401a08c:	340211e0 	.word	0x340211e0
3401a090:	580ef024 	.word	0x580ef024
3401a094:	580ef020 	.word	0x580ef020
3401a098:	10b00808 	.word	0x10b00808
3401a09c:	580ef010 	.word	0x580ef010
3401a0a0:	580ef014 	.word	0x580ef014
3401a0a4:	01010303 	.word	0x01010303
3401a0a8:	580ef008 	.word	0x580ef008
3401a0ac:	683b      	ldr	r3, [r7, #0]
3401a0ae:	7c5b      	ldrb	r3, [r3, #17]
3401a0b0:	3b01      	subs	r3, #1
3401a0b2:	627b      	str	r3, [r7, #36]	@ 0x24
  int p_left = (conf->left_padding < conf->kernelWidth ? conf->left_padding : conf->kernelWidth - 1);
3401a0b4:	683b      	ldr	r3, [r7, #0]
3401a0b6:	8b1b      	ldrh	r3, [r3, #24]
3401a0b8:	683a      	ldr	r2, [r7, #0]
3401a0ba:	7c12      	ldrb	r2, [r2, #16]
3401a0bc:	4293      	cmp	r3, r2
3401a0be:	d202      	bcs.n	3401a0c6 <LL_Convacc_Init+0x4a2>
3401a0c0:	683b      	ldr	r3, [r7, #0]
3401a0c2:	8b1b      	ldrh	r3, [r3, #24]
3401a0c4:	e002      	b.n	3401a0cc <LL_Convacc_Init+0x4a8>
3401a0c6:	683b      	ldr	r3, [r7, #0]
3401a0c8:	7c1b      	ldrb	r3, [r3, #16]
3401a0ca:	3b01      	subs	r3, #1
3401a0cc:	623b      	str	r3, [r7, #32]
  int p_right = (conf->right_padding < conf->kernelWidth ? conf->right_padding : conf->kernelWidth - 1);
3401a0ce:	683b      	ldr	r3, [r7, #0]
3401a0d0:	8b5b      	ldrh	r3, [r3, #26]
3401a0d2:	683a      	ldr	r2, [r7, #0]
3401a0d4:	7c12      	ldrb	r2, [r2, #16]
3401a0d6:	4293      	cmp	r3, r2
3401a0d8:	d202      	bcs.n	3401a0e0 <LL_Convacc_Init+0x4bc>
3401a0da:	683b      	ldr	r3, [r7, #0]
3401a0dc:	8b5b      	ldrh	r3, [r3, #26]
3401a0de:	e002      	b.n	3401a0e6 <LL_Convacc_Init+0x4c2>
3401a0e0:	683b      	ldr	r3, [r7, #0]
3401a0e2:	7c1b      	ldrb	r3, [r3, #16]
3401a0e4:	3b01      	subs	r3, #1
3401a0e6:	61fb      	str	r3, [r7, #28]

  p_top = (p_top <= 2 ? p_top : 2);
3401a0e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3401a0ea:	2b02      	cmp	r3, #2
3401a0ec:	bfa8      	it	ge
3401a0ee:	2302      	movge	r3, #2
3401a0f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_bot = (p_bot <= 2 ? p_bot : 2);
3401a0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401a0f4:	2b02      	cmp	r3, #2
3401a0f6:	bfa8      	it	ge
3401a0f8:	2302      	movge	r3, #2
3401a0fa:	627b      	str	r3, [r7, #36]	@ 0x24
  p_left = (p_left <= 2 ? p_left : 2);
3401a0fc:	6a3b      	ldr	r3, [r7, #32]
3401a0fe:	2b02      	cmp	r3, #2
3401a100:	bfa8      	it	ge
3401a102:	2302      	movge	r3, #2
3401a104:	623b      	str	r3, [r7, #32]
  p_right = (p_right <= 2 ? p_right : 2);
3401a106:	69fb      	ldr	r3, [r7, #28]
3401a108:	2b02      	cmp	r3, #2
3401a10a:	bfa8      	it	ge
3401a10c:	2302      	movge	r3, #2
3401a10e:	61fb      	str	r3, [r7, #28]
  // LL_ATON_PRINTF("p_t=%d p_b=%d p_l=%d p_r=%d\n",p_top,p_bot,p_left,p_right);

#if defined(ATON_CONVACC_CTRL_GET_DEEPMODE)
  // no pad mode available in 1x1 deepmode
  // will accomodate padding only with zframe below
  if (conf->deepmode != 0)
3401a110:	683b      	ldr	r3, [r7, #0]
3401a112:	789b      	ldrb	r3, [r3, #2]
3401a114:	f003 0310 	and.w	r3, r3, #16
3401a118:	b2db      	uxtb	r3, r3
3401a11a:	2b00      	cmp	r3, #0
3401a11c:	d007      	beq.n	3401a12e <LL_Convacc_Init+0x50a>
    p_top = p_bot = p_left = p_right = 0;
3401a11e:	2300      	movs	r3, #0
3401a120:	61fb      	str	r3, [r7, #28]
3401a122:	69fb      	ldr	r3, [r7, #28]
3401a124:	623b      	str	r3, [r7, #32]
3401a126:	6a3b      	ldr	r3, [r7, #32]
3401a128:	627b      	str	r3, [r7, #36]	@ 0x24
3401a12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401a12c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
#if defined(ATON_CONVACC_CTRL_GET_DSS2MODE)
  // no pad mode available in dss2mode
  // will accomodate padding only with zframe below
  if (conf->dss2mode != 0)
3401a12e:	683b      	ldr	r3, [r7, #0]
3401a130:	789b      	ldrb	r3, [r3, #2]
3401a132:	f003 0320 	and.w	r3, r3, #32
3401a136:	b2db      	uxtb	r3, r3
3401a138:	2b00      	cmp	r3, #0
3401a13a:	d007      	beq.n	3401a14c <LL_Convacc_Init+0x528>
    p_top = p_bot = p_left = p_right = 0;
3401a13c:	2300      	movs	r3, #0
3401a13e:	61fb      	str	r3, [r7, #28]
3401a140:	69fb      	ldr	r3, [r7, #28]
3401a142:	623b      	str	r3, [r7, #32]
3401a144:	6a3b      	ldr	r3, [r7, #32]
3401a146:	627b      	str	r3, [r7, #36]	@ 0x24
3401a148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401a14a:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
#if defined(ATON_CONVACC_ZFBIAS_SET)
  // no pad mode available if zfbias is set
  // will accomodate padding only with zframe below
  if (conf->zfbias != 0)
3401a14c:	683b      	ldr	r3, [r7, #0]
3401a14e:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
3401a152:	2b00      	cmp	r3, #0
3401a154:	d007      	beq.n	3401a166 <LL_Convacc_Init+0x542>
    p_top = p_bot = p_left = p_right = 0;
3401a156:	2300      	movs	r3, #0
3401a158:	61fb      	str	r3, [r7, #28]
3401a15a:	69fb      	ldr	r3, [r7, #28]
3401a15c:	623b      	str	r3, [r7, #32]
3401a15e:	6a3b      	ldr	r3, [r7, #32]
3401a160:	627b      	str	r3, [r7, #36]	@ 0x24
3401a162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401a164:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif

  int z_top = (conf->top_padding - p_top);
3401a166:	683b      	ldr	r3, [r7, #0]
3401a168:	8b9b      	ldrh	r3, [r3, #28]
3401a16a:	461a      	mov	r2, r3
3401a16c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3401a16e:	1ad3      	subs	r3, r2, r3
3401a170:	61bb      	str	r3, [r7, #24]
  int z_bot = (conf->bot_padding - p_bot);
3401a172:	683b      	ldr	r3, [r7, #0]
3401a174:	8bdb      	ldrh	r3, [r3, #30]
3401a176:	461a      	mov	r2, r3
3401a178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401a17a:	1ad3      	subs	r3, r2, r3
3401a17c:	617b      	str	r3, [r7, #20]
  int z_left = (conf->left_padding - p_left);
3401a17e:	683b      	ldr	r3, [r7, #0]
3401a180:	8b1b      	ldrh	r3, [r3, #24]
3401a182:	461a      	mov	r2, r3
3401a184:	6a3b      	ldr	r3, [r7, #32]
3401a186:	1ad3      	subs	r3, r2, r3
3401a188:	613b      	str	r3, [r7, #16]
  int z_right = (conf->right_padding - p_right);
3401a18a:	683b      	ldr	r3, [r7, #0]
3401a18c:	8b5b      	ldrh	r3, [r3, #26]
3401a18e:	461a      	mov	r2, r3
3401a190:	69fb      	ldr	r3, [r7, #28]
3401a192:	1ad3      	subs	r3, r2, r3
3401a194:	60fb      	str	r3, [r7, #12]
  // LL_ATON_PRINTF("z_t=%d z_b=%d z_l=%d z_r=%d\n",z_top,z_bot,z_left*conf->batchDepth,z_right*conf->batchDepth);

  t = ATON_CONVACC_ZFRAME_DT;
3401a196:	2300      	movs	r3, #0
3401a198:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_ZFRAME_SET_TOP(t, z_top);
3401a19a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a19c:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
3401a1a0:	69bb      	ldr	r3, [r7, #24]
3401a1a2:	041b      	lsls	r3, r3, #16
3401a1a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
3401a1a8:	4313      	orrs	r3, r2
3401a1aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_ZFRAME_SET_BOTTOM(t, z_bot);
3401a1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a1ae:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
3401a1b2:	697b      	ldr	r3, [r7, #20]
3401a1b4:	061b      	lsls	r3, r3, #24
3401a1b6:	4313      	orrs	r3, r2
3401a1b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_ZFRAME_SET_LEFT(t, z_left * conf->batchDepth);
3401a1ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a1bc:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
3401a1c0:	683b      	ldr	r3, [r7, #0]
3401a1c2:	8a9b      	ldrh	r3, [r3, #20]
3401a1c4:	4619      	mov	r1, r3
3401a1c6:	693b      	ldr	r3, [r7, #16]
3401a1c8:	fb01 f303 	mul.w	r3, r1, r3
3401a1cc:	b2db      	uxtb	r3, r3
3401a1ce:	4313      	orrs	r3, r2
3401a1d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_ZFRAME_SET_RIGHT(t, z_right * conf->batchDepth);
3401a1d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a1d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
3401a1d8:	683b      	ldr	r3, [r7, #0]
3401a1da:	8a9b      	ldrh	r3, [r3, #20]
3401a1dc:	4619      	mov	r1, r3
3401a1de:	68fb      	ldr	r3, [r7, #12]
3401a1e0:	fb01 f303 	mul.w	r3, r1, r3
3401a1e4:	021b      	lsls	r3, r3, #8
3401a1e6:	b29b      	uxth	r3, r3
3401a1e8:	4313      	orrs	r3, r2
3401a1ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_ZFRAME_SET(id, t);
3401a1ec:	687b      	ldr	r3, [r7, #4]
3401a1ee:	031a      	lsls	r2, r3, #12
3401a1f0:	4b68      	ldr	r3, [pc, #416]	@ (3401a394 <LL_Convacc_Init+0x770>)
3401a1f2:	4413      	add	r3, r2
3401a1f4:	461a      	mov	r2, r3
3401a1f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a1f8:	6013      	str	r3, [r2, #0]

  t = ATON_CONVACC_SAMPLE_DT;
3401a1fa:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
3401a1fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_TPAD(t, p_top);
3401a200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a202:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
3401a206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3401a208:	011b      	lsls	r3, r3, #4
3401a20a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
3401a20e:	4313      	orrs	r3, r2
3401a210:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_BPAD(t, p_bot);
3401a212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a214:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
3401a218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401a21a:	019b      	lsls	r3, r3, #6
3401a21c:	b2db      	uxtb	r3, r3
3401a21e:	4313      	orrs	r3, r2
3401a220:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_LPAD(t, p_left);
3401a222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a224:	f023 0203 	bic.w	r2, r3, #3
3401a228:	6a3b      	ldr	r3, [r7, #32]
3401a22a:	f003 0303 	and.w	r3, r3, #3
3401a22e:	4313      	orrs	r3, r2
3401a230:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_RPAD(t, p_right);
3401a232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a234:	f023 020c 	bic.w	r2, r3, #12
3401a238:	69fb      	ldr	r3, [r7, #28]
3401a23a:	009b      	lsls	r3, r3, #2
3401a23c:	f003 030c 	and.w	r3, r3, #12
3401a240:	4313      	orrs	r3, r2
3401a242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_HSTRD(t, conf->hstride);
3401a244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a246:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
3401a24a:	683b      	ldr	r3, [r7, #0]
3401a24c:	7d9b      	ldrb	r3, [r3, #22]
3401a24e:	021b      	lsls	r3, r3, #8
3401a250:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
3401a254:	4313      	orrs	r3, r2
3401a256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_VSTRD(t, conf->vstride);
3401a258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a25a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
3401a25e:	683b      	ldr	r3, [r7, #0]
3401a260:	7ddb      	ldrb	r3, [r3, #23]
3401a262:	031b      	lsls	r3, r3, #12
3401a264:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
3401a268:	4313      	orrs	r3, r2
3401a26a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_SAMPLE_SET_FSTATCNT)
  if (conf->fstat != 0)
3401a26c:	683b      	ldr	r3, [r7, #0]
3401a26e:	789b      	ldrb	r3, [r3, #2]
3401a270:	f003 0302 	and.w	r3, r3, #2
3401a274:	b2db      	uxtb	r3, r3
3401a276:	2b00      	cmp	r3, #0
3401a278:	d006      	beq.n	3401a288 <LL_Convacc_Init+0x664>
    t = ATON_CONVACC_SAMPLE_SET_FSTATCNT(t, conf->fstatcnt);
3401a27a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a27c:	b29a      	uxth	r2, r3
3401a27e:	683b      	ldr	r3, [r7, #0]
3401a280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
3401a282:	041b      	lsls	r3, r3, #16
3401a284:	4313      	orrs	r3, r2
3401a286:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif
  ATON_CONVACC_SAMPLE_SET(id, t);
3401a288:	687b      	ldr	r3, [r7, #4]
3401a28a:	031a      	lsls	r2, r3, #12
3401a28c:	4b42      	ldr	r3, [pc, #264]	@ (3401a398 <LL_Convacc_Init+0x774>)
3401a28e:	4413      	add	r3, r2
3401a290:	461a      	mov	r2, r3
3401a292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a294:	6013      	str	r3, [r2, #0]

  // LL_ATON_PRINTF("crop_t=%d crop_b=%d crop_l=%d crop_r=%d\n",z_top,z_bot,z_left,z_right);
  t = ATON_CONVACC_FHCROP_DT;
3401a296:	4b41      	ldr	r3, [pc, #260]	@ (3401a39c <LL_Convacc_Init+0x778>)
3401a298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->left_crop > 0)
3401a29a:	683b      	ldr	r3, [r7, #0]
3401a29c:	8c1b      	ldrh	r3, [r3, #32]
3401a29e:	2b00      	cmp	r3, #0
3401a2a0:	d00c      	beq.n	3401a2bc <LL_Convacc_Init+0x698>
    t = ATON_CONVACC_FHCROP_SET_LEFT(t, conf->left_crop * conf->batchDepth);
3401a2a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a2a4:	0c1b      	lsrs	r3, r3, #16
3401a2a6:	041b      	lsls	r3, r3, #16
3401a2a8:	683a      	ldr	r2, [r7, #0]
3401a2aa:	8c12      	ldrh	r2, [r2, #32]
3401a2ac:	4611      	mov	r1, r2
3401a2ae:	683a      	ldr	r2, [r7, #0]
3401a2b0:	8a92      	ldrh	r2, [r2, #20]
3401a2b2:	fb01 f202 	mul.w	r2, r1, r2
3401a2b6:	b292      	uxth	r2, r2
3401a2b8:	4313      	orrs	r3, r2
3401a2ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->right_crop > 0)
3401a2bc:	683b      	ldr	r3, [r7, #0]
3401a2be:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
3401a2c0:	2b00      	cmp	r3, #0
3401a2c2:	d00f      	beq.n	3401a2e4 <LL_Convacc_Init+0x6c0>
    t = ATON_CONVACC_FHCROP_SET_RIGHT(t, conf->right_crop * conf->batchDepth + (conf->batchDepth - 1));
3401a2c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a2c6:	b29a      	uxth	r2, r3
3401a2c8:	683b      	ldr	r3, [r7, #0]
3401a2ca:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
3401a2cc:	4619      	mov	r1, r3
3401a2ce:	683b      	ldr	r3, [r7, #0]
3401a2d0:	8a9b      	ldrh	r3, [r3, #20]
3401a2d2:	fb03 f101 	mul.w	r1, r3, r1
3401a2d6:	683b      	ldr	r3, [r7, #0]
3401a2d8:	8a9b      	ldrh	r3, [r3, #20]
3401a2da:	3b01      	subs	r3, #1
3401a2dc:	440b      	add	r3, r1
3401a2de:	041b      	lsls	r3, r3, #16
3401a2e0:	4313      	orrs	r3, r2
3401a2e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_FHCROP_SET(id, t);
3401a2e4:	687b      	ldr	r3, [r7, #4]
3401a2e6:	031a      	lsls	r2, r3, #12
3401a2e8:	4b2d      	ldr	r3, [pc, #180]	@ (3401a3a0 <LL_Convacc_Init+0x77c>)
3401a2ea:	4413      	add	r3, r2
3401a2ec:	461a      	mov	r2, r3
3401a2ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a2f0:	6013      	str	r3, [r2, #0]

  t = ATON_CONVACC_FVCROP_DT;
3401a2f2:	4b2a      	ldr	r3, [pc, #168]	@ (3401a39c <LL_Convacc_Init+0x778>)
3401a2f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->top_crop > 0)
3401a2f6:	683b      	ldr	r3, [r7, #0]
3401a2f8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
3401a2fa:	2b00      	cmp	r3, #0
3401a2fc:	d006      	beq.n	3401a30c <LL_Convacc_Init+0x6e8>
    t = ATON_CONVACC_FVCROP_SET_TOP(t, conf->top_crop);
3401a2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a300:	0c1b      	lsrs	r3, r3, #16
3401a302:	041b      	lsls	r3, r3, #16
3401a304:	683a      	ldr	r2, [r7, #0]
3401a306:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
3401a308:	4313      	orrs	r3, r2
3401a30a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->bot_crop > 0)
3401a30c:	683b      	ldr	r3, [r7, #0]
3401a30e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
3401a310:	2b00      	cmp	r3, #0
3401a312:	d006      	beq.n	3401a322 <LL_Convacc_Init+0x6fe>
    t = ATON_CONVACC_FVCROP_SET_BOTTOM(t, conf->bot_crop);
3401a314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a316:	b29a      	uxth	r2, r3
3401a318:	683b      	ldr	r3, [r7, #0]
3401a31a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
3401a31c:	041b      	lsls	r3, r3, #16
3401a31e:	4313      	orrs	r3, r2
3401a320:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_FVCROP_SET(id, t);
3401a322:	687b      	ldr	r3, [r7, #4]
3401a324:	031a      	lsls	r2, r3, #12
3401a326:	4b1f      	ldr	r3, [pc, #124]	@ (3401a3a4 <LL_Convacc_Init+0x780>)
3401a328:	4413      	add	r3, r2
3401a32a:	461a      	mov	r2, r3
3401a32c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a32e:	6013      	str	r3, [r2, #0]
  // LL_ATON_PRINTF("c_t=%d c_b=%d c_l=%d c_r=%d\n",conf->top_crop,conf->bot_crop,conf->left_crop  *
  // conf->batchDepth,conf->right_crop  * conf->batchDepth + (conf->batchDepth - 1));

#if defined(ATON_CONVACC_FSUB_SET)
  if (conf->fsub != 0)
3401a330:	683b      	ldr	r3, [r7, #0]
3401a332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3401a334:	2b00      	cmp	r3, #0
3401a336:	d011      	beq.n	3401a35c <LL_Convacc_Init+0x738>
  {
    t = ATON_CONVACC_FSUB_DT;
3401a338:	2300      	movs	r3, #0
3401a33a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_FSUB_SET_FSUB(t, conf->fsub);
3401a33c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a33e:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
3401a342:	683b      	ldr	r3, [r7, #0]
3401a344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3401a346:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
3401a34a:	4313      	orrs	r3, r2
3401a34c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ATON_CONVACC_FSUB_SET(id, t);
3401a34e:	687b      	ldr	r3, [r7, #4]
3401a350:	031a      	lsls	r2, r3, #12
3401a352:	4b15      	ldr	r3, [pc, #84]	@ (3401a3a8 <LL_Convacc_Init+0x784>)
3401a354:	4413      	add	r3, r2
3401a356:	461a      	mov	r2, r3
3401a358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a35a:	6013      	str	r3, [r2, #0]
  }
#endif
#if defined(ATON_CONVACC_ZFBIAS_SET)
  t = ATON_CONVACC_ZFBIAS_DT;
3401a35c:	2300      	movs	r3, #0
3401a35e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->zfbias != 0)
3401a360:	683b      	ldr	r3, [r7, #0]
3401a362:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
3401a366:	2b00      	cmp	r3, #0
3401a368:	d008      	beq.n	3401a37c <LL_Convacc_Init+0x758>
  {
    t = ATON_CONVACC_ZFBIAS_SET_ZFBIAS(t, conf->zfbias);
3401a36a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a36c:	0c1b      	lsrs	r3, r3, #16
3401a36e:	041b      	lsls	r3, r3, #16
3401a370:	683a      	ldr	r2, [r7, #0]
3401a372:	f9b2 2038 	ldrsh.w	r2, [r2, #56]	@ 0x38
3401a376:	b292      	uxth	r2, r2
3401a378:	4313      	orrs	r3, r2
3401a37a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_ZFBIAS_SET_ZFLEFTMSB)
  t = ATON_CONVACC_ZFBIAS_SET_ZFLEFTMSB(t, (z_left * conf->batchDepth) >> ATON_CONVACC_ZFRAME_LEFT_W);
  t = ATON_CONVACC_ZFBIAS_SET_ZFRIGHTMSB(t, (z_right * conf->batchDepth) >> ATON_CONVACC_ZFRAME_RIGHT_W);
#endif

  ATON_CONVACC_ZFBIAS_SET(id, t);
3401a37c:	687b      	ldr	r3, [r7, #4]
3401a37e:	031a      	lsls	r2, r3, #12
3401a380:	4b0a      	ldr	r3, [pc, #40]	@ (3401a3ac <LL_Convacc_Init+0x788>)
3401a382:	4413      	add	r3, r2
3401a384:	461a      	mov	r2, r3
3401a386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a388:	6013      	str	r3, [r2, #0]
#endif

  return 0;
3401a38a:	2300      	movs	r3, #0
}
3401a38c:	4618      	mov	r0, r3
3401a38e:	3730      	adds	r7, #48	@ 0x30
3401a390:	46bd      	mov	sp, r7
3401a392:	bd80      	pop	{r7, pc}
3401a394:	580ef028 	.word	0x580ef028
3401a398:	580ef00c 	.word	0x580ef00c
3401a39c:	ffff0000 	.word	0xffff0000
3401a3a0:	580ef018 	.word	0x580ef018
3401a3a4:	580ef01c 	.word	0x580ef01c
3401a3a8:	580ef030 	.word	0x580ef030
3401a3ac:	580ef034 	.word	0x580ef034

3401a3b0 <LL_EpochCtrl_Init>:
 * @param  id Epoch Controller identifier [0..ATON_EPOCHCTRL_NUM-1]
 * @param  conf Structure describing Epoch Controller initialization parameters
 * @retval Error code
 */
int LL_EpochCtrl_Init(int id, const LL_EpochCtrl_InitTypeDef *conf)
{
3401a3b0:	b580      	push	{r7, lr}
3401a3b2:	b084      	sub	sp, #16
3401a3b4:	af00      	add	r7, sp, #0
3401a3b6:	6078      	str	r0, [r7, #4]
3401a3b8:	6039      	str	r1, [r7, #0]
  uint32_t t;

  if (id >= ATON_EPOCHCTRL_NUM)
3401a3ba:	687b      	ldr	r3, [r7, #4]
3401a3bc:	2b00      	cmp	r3, #0
3401a3be:	dd02      	ble.n	3401a3c6 <LL_EpochCtrl_Init+0x16>
    return LL_ATON_INVALID_ID;
3401a3c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3401a3c4:	e024      	b.n	3401a410 <LL_EpochCtrl_Init+0x60>

  LL_ATON_EnableClock(ATON_EPOCHCTRL_CLKB_CLK(id));
3401a3c6:	687b      	ldr	r3, [r7, #4]
3401a3c8:	3319      	adds	r3, #25
3401a3ca:	4618      	mov	r0, r3
3401a3cc:	f000 f828 	bl	3401a420 <LL_ATON_EnableClock>

  /* Configure CTRL register */
  t = ATON_EPOCHCTRL_CTRL_DT;
3401a3d0:	2300      	movs	r3, #0
3401a3d2:	60fb      	str	r3, [r7, #12]
  t = ATON_EPOCHCTRL_CTRL_SET_SM(t, conf->stepmode);
3401a3d4:	68fb      	ldr	r3, [r7, #12]
3401a3d6:	f023 0208 	bic.w	r2, r3, #8
3401a3da:	683b      	ldr	r3, [r7, #0]
3401a3dc:	791b      	ldrb	r3, [r3, #4]
3401a3de:	f3c3 0300 	ubfx	r3, r3, #0, #1
3401a3e2:	b2db      	uxtb	r3, r3
3401a3e4:	00db      	lsls	r3, r3, #3
3401a3e6:	f003 0308 	and.w	r3, r3, #8
3401a3ea:	4313      	orrs	r3, r2
3401a3ec:	60fb      	str	r3, [r7, #12]
  ATON_EPOCHCTRL_CTRL_SET(id, t);
3401a3ee:	4a0a      	ldr	r2, [pc, #40]	@ (3401a418 <LL_EpochCtrl_Init+0x68>)
3401a3f0:	68fb      	ldr	r3, [r7, #12]
3401a3f2:	6013      	str	r3, [r2, #0]

  /* Check address is 8 byte aligned */
  if (conf->blobaddr & 0x7)
3401a3f4:	683b      	ldr	r3, [r7, #0]
3401a3f6:	681b      	ldr	r3, [r3, #0]
3401a3f8:	f003 0307 	and.w	r3, r3, #7
3401a3fc:	2b00      	cmp	r3, #0
3401a3fe:	d002      	beq.n	3401a406 <LL_EpochCtrl_Init+0x56>
    return LL_ATON_INVALID_PARAM;
3401a400:	f06f 0301 	mvn.w	r3, #1
3401a404:	e004      	b.n	3401a410 <LL_EpochCtrl_Init+0x60>

  ATON_EPOCHCTRL_ADDR_SET(id, conf->blobaddr);
3401a406:	4a05      	ldr	r2, [pc, #20]	@ (3401a41c <LL_EpochCtrl_Init+0x6c>)
3401a408:	683b      	ldr	r3, [r7, #0]
3401a40a:	681b      	ldr	r3, [r3, #0]
3401a40c:	6013      	str	r3, [r2, #0]

  return LL_ATON_OK;
3401a40e:	2300      	movs	r3, #0
}
3401a410:	4618      	mov	r0, r3
3401a412:	3710      	adds	r7, #16
3401a414:	46bd      	mov	sp, r7
3401a416:	bd80      	pop	{r7, pc}
3401a418:	580fe000 	.word	0x580fe000
3401a41c:	580fe008 	.word	0x580fe008

3401a420 <LL_ATON_EnableClock>:
  return bloblines * 4;
}
#endif // ATON_EPOCHCTRL_NUM

void LL_ATON_EnableClock(unsigned int clock)
{
3401a420:	b490      	push	{r4, r7}
3401a422:	b084      	sub	sp, #16
3401a424:	af00      	add	r7, sp, #0
3401a426:	6078      	str	r0, [r7, #4]
#if (LL_ATON_ENABLE_CLOCK_GATING == 1)
  ATON_REG_WRITE_FIELD_RANGE(CLKCTRL, 0, BGATES, clock, 1, 1);
3401a428:	4b13      	ldr	r3, [pc, #76]	@ (3401a478 <LL_ATON_EnableClock+0x58>)
3401a42a:	681b      	ldr	r3, [r3, #0]
3401a42c:	60fb      	str	r3, [r7, #12]
3401a42e:	f04f 0201 	mov.w	r2, #1
3401a432:	f04f 0300 	mov.w	r3, #0
3401a436:	6879      	ldr	r1, [r7, #4]
3401a438:	ea52 130d 	orrs.w	r3, r2, sp, lsl #4
3401a43c:	4613      	mov	r3, r2
3401a43e:	43da      	mvns	r2, r3
3401a440:	68fb      	ldr	r3, [r7, #12]
3401a442:	ea02 0103 	and.w	r1, r2, r3
3401a446:	2201      	movs	r2, #1
3401a448:	687b      	ldr	r3, [r7, #4]
3401a44a:	fa02 f303 	lsl.w	r3, r2, r3
3401a44e:	461c      	mov	r4, r3
3401a450:	f04f 0201 	mov.w	r2, #1
3401a454:	f04f 0300 	mov.w	r3, #0
3401a458:	6878      	ldr	r0, [r7, #4]
3401a45a:	ea52 030d 	orrs.w	r3, r2, sp
3401a45e:	4613      	mov	r3, r2
3401a460:	4023      	ands	r3, r4
3401a462:	430b      	orrs	r3, r1
3401a464:	60fb      	str	r3, [r7, #12]
3401a466:	4a04      	ldr	r2, [pc, #16]	@ (3401a478 <LL_ATON_EnableClock+0x58>)
3401a468:	68fb      	ldr	r3, [r7, #12]
3401a46a:	6013      	str	r3, [r2, #0]
#endif
}
3401a46c:	bf00      	nop
3401a46e:	3710      	adds	r7, #16
3401a470:	46bd      	mov	sp, r7
3401a472:	bc90      	pop	{r4, r7}
3401a474:	4770      	bx	lr
3401a476:	bf00      	nop
3401a478:	580e0010 	.word	0x580e0010

3401a47c <LL_ATON_DisableClock>:

void LL_ATON_DisableClock(unsigned int clock)
{
3401a47c:	b480      	push	{r7}
3401a47e:	b085      	sub	sp, #20
3401a480:	af00      	add	r7, sp, #0
3401a482:	6078      	str	r0, [r7, #4]
#if (LL_ATON_ENABLE_CLOCK_GATING == 1)
  ATON_REG_WRITE_FIELD_RANGE(CLKCTRL, 0, BGATES, clock, 1, 0);
3401a484:	4b0b      	ldr	r3, [pc, #44]	@ (3401a4b4 <LL_ATON_DisableClock+0x38>)
3401a486:	681b      	ldr	r3, [r3, #0]
3401a488:	60fb      	str	r3, [r7, #12]
3401a48a:	f04f 0201 	mov.w	r2, #1
3401a48e:	f04f 0300 	mov.w	r3, #0
3401a492:	6879      	ldr	r1, [r7, #4]
3401a494:	ea52 130d 	orrs.w	r3, r2, sp, lsl #4
3401a498:	4613      	mov	r3, r2
3401a49a:	43db      	mvns	r3, r3
3401a49c:	68fa      	ldr	r2, [r7, #12]
3401a49e:	4013      	ands	r3, r2
3401a4a0:	60fb      	str	r3, [r7, #12]
3401a4a2:	4a04      	ldr	r2, [pc, #16]	@ (3401a4b4 <LL_ATON_DisableClock+0x38>)
3401a4a4:	68fb      	ldr	r3, [r7, #12]
3401a4a6:	6013      	str	r3, [r2, #0]
#endif
}
3401a4a8:	bf00      	nop
3401a4aa:	3714      	adds	r7, #20
3401a4ac:	46bd      	mov	sp, r7
3401a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a4b2:	4770      	bx	lr
3401a4b4:	580e0010 	.word	0x580e0010

3401a4b8 <LL_ATON_RT_Main>:
 *                         and the network interface, or macros
 *                         `LL_ATON_DECLARE_NAMED_NN_INTERFACE()` & `LL_ATON_DECLARE_NAMED_NN_INSTANCE()` to
 *                         create/instantiate the objects separately.
 */
void LL_ATON_RT_Main(NN_Instance_TypeDef *network_instance)
{
3401a4b8:	b580      	push	{r7, lr}
3401a4ba:	b084      	sub	sp, #16
3401a4bc:	af00      	add	r7, sp, #0
3401a4be:	6078      	str	r0, [r7, #4]

  /*** Start of user initialization code ***/

  /*** End of user initialization code ***/

  LL_ATON_ASSERT(network_instance != NULL);
3401a4c0:	687b      	ldr	r3, [r7, #4]
3401a4c2:	2b00      	cmp	r3, #0
3401a4c4:	d105      	bne.n	3401a4d2 <LL_ATON_RT_Main+0x1a>
3401a4c6:	4b16      	ldr	r3, [pc, #88]	@ (3401a520 <LL_ATON_RT_Main+0x68>)
3401a4c8:	4a16      	ldr	r2, [pc, #88]	@ (3401a524 <LL_ATON_RT_Main+0x6c>)
3401a4ca:	213c      	movs	r1, #60	@ 0x3c
3401a4cc:	4816      	ldr	r0, [pc, #88]	@ (3401a528 <LL_ATON_RT_Main+0x70>)
3401a4ce:	f001 f893 	bl	3401b5f8 <__assert_func>
  LL_ATON_ASSERT(network_instance->network != NULL);
3401a4d2:	687b      	ldr	r3, [r7, #4]
3401a4d4:	681b      	ldr	r3, [r3, #0]
3401a4d6:	2b00      	cmp	r3, #0
3401a4d8:	d105      	bne.n	3401a4e6 <LL_ATON_RT_Main+0x2e>
3401a4da:	4b14      	ldr	r3, [pc, #80]	@ (3401a52c <LL_ATON_RT_Main+0x74>)
3401a4dc:	4a11      	ldr	r2, [pc, #68]	@ (3401a524 <LL_ATON_RT_Main+0x6c>)
3401a4de:	213d      	movs	r1, #61	@ 0x3d
3401a4e0:	4811      	ldr	r0, [pc, #68]	@ (3401a528 <LL_ATON_RT_Main+0x70>)
3401a4e2:	f001 f889 	bl	3401b5f8 <__assert_func>
  LL_ATON_RT_RuntimeInit();                  // Initialize runtime
3401a4e6:	f000 fd13 	bl	3401af10 <LL_ATON_RT_RuntimeInit>
  LL_ATON_RT_Init_Network(network_instance); // Initialize passed network instance object
3401a4ea:	6878      	ldr	r0, [r7, #4]
3401a4ec:	f000 fc98 	bl	3401ae20 <LL_ATON_RT_Init_Network>
  size_t epochCount = 0;
3401a4f0:	2300      	movs	r3, #0
3401a4f2:	60fb      	str	r3, [r7, #12]
  do
  {
    /* Execute first/next step of Cube.AI/ATON runtime */
    ll_aton_rt_ret = LL_ATON_RT_RunEpochBlock(network_instance);
3401a4f4:	6878      	ldr	r0, [r7, #4]
3401a4f6:	f000 fd83 	bl	3401b000 <LL_ATON_RT_RunEpochBlock>
3401a4fa:	4603      	mov	r3, r0
3401a4fc:	72fb      	strb	r3, [r7, #11]
    /*** Start of user event handling code ***/

    /*** End of user event handling code ***/

    /* Wait for next event */
    if (ll_aton_rt_ret == LL_ATON_RT_WFE)
3401a4fe:	7afb      	ldrb	r3, [r7, #11]
3401a500:	2b01      	cmp	r3, #1
3401a502:	d100      	bne.n	3401a506 <LL_ATON_RT_Main+0x4e>
    { /*** subject to change to fit also user code requirements ***/
      LL_ATON_OSAL_WFE();
3401a504:	bf20      	wfe
    }
//    printf("Epoch: %5d, Return: %d\n\r", epochCount, ll_aton_rt_ret);
//    epochCount++;
  } while (ll_aton_rt_ret != LL_ATON_RT_DONE); /*** subject to change to fit also user code requirements ***/
3401a506:	7afb      	ldrb	r3, [r7, #11]
3401a508:	2b02      	cmp	r3, #2
3401a50a:	d1f3      	bne.n	3401a4f4 <LL_ATON_RT_Main+0x3c>

  LL_ATON_RT_DeInit_Network(network_instance); // De-initialize the network instance object
3401a50c:	6878      	ldr	r0, [r7, #4]
3401a50e:	f000 fcc1 	bl	3401ae94 <LL_ATON_RT_DeInit_Network>
  LL_ATON_RT_RuntimeDeInit();                  // De-initialize runtime
3401a512:	f000 fd59 	bl	3401afc8 <LL_ATON_RT_RuntimeDeInit>

  /*** Start of user de-initialization code ***/

  /*** End of user de-initialization code ***/
}
3401a516:	bf00      	nop
3401a518:	3710      	adds	r7, #16
3401a51a:	46bd      	mov	sp, r7
3401a51c:	bd80      	pop	{r7, pc}
3401a51e:	bf00      	nop
3401a520:	3401f36c 	.word	0x3401f36c
3401a524:	3401fe94 	.word	0x3401fe94
3401a528:	3401f38c 	.word	0x3401f38c
3401a52c:	3401f424 	.word	0x3401f424

3401a530 <__NVIC_EnableIRQ>:
{
3401a530:	b480      	push	{r7}
3401a532:	b083      	sub	sp, #12
3401a534:	af00      	add	r7, sp, #0
3401a536:	4603      	mov	r3, r0
3401a538:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
3401a53a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3401a53e:	2b00      	cmp	r3, #0
3401a540:	db0b      	blt.n	3401a55a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3401a542:	88fb      	ldrh	r3, [r7, #6]
3401a544:	f003 021f 	and.w	r2, r3, #31
3401a548:	4907      	ldr	r1, [pc, #28]	@ (3401a568 <__NVIC_EnableIRQ+0x38>)
3401a54a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3401a54e:	095b      	lsrs	r3, r3, #5
3401a550:	2001      	movs	r0, #1
3401a552:	fa00 f202 	lsl.w	r2, r0, r2
3401a556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
3401a55a:	bf00      	nop
3401a55c:	370c      	adds	r7, #12
3401a55e:	46bd      	mov	sp, r7
3401a560:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a564:	4770      	bx	lr
3401a566:	bf00      	nop
3401a568:	e000e100 	.word	0xe000e100

3401a56c <__NVIC_DisableIRQ>:
{
3401a56c:	b480      	push	{r7}
3401a56e:	b083      	sub	sp, #12
3401a570:	af00      	add	r7, sp, #0
3401a572:	4603      	mov	r3, r0
3401a574:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
3401a576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3401a57a:	2b00      	cmp	r3, #0
3401a57c:	db12      	blt.n	3401a5a4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3401a57e:	88fb      	ldrh	r3, [r7, #6]
3401a580:	f003 021f 	and.w	r2, r3, #31
3401a584:	490a      	ldr	r1, [pc, #40]	@ (3401a5b0 <__NVIC_DisableIRQ+0x44>)
3401a586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3401a58a:	095b      	lsrs	r3, r3, #5
3401a58c:	2001      	movs	r0, #1
3401a58e:	fa00 f202 	lsl.w	r2, r0, r2
3401a592:	3320      	adds	r3, #32
3401a594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
3401a598:	f3bf 8f4f 	dsb	sy
}
3401a59c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3401a59e:	f3bf 8f6f 	isb	sy
}
3401a5a2:	bf00      	nop
}
3401a5a4:	bf00      	nop
3401a5a6:	370c      	adds	r7, #12
3401a5a8:	46bd      	mov	sp, r7
3401a5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a5ae:	4770      	bx	lr
3401a5b0:	e000e100 	.word	0xe000e100

3401a5b4 <EpochBlock_IsLastEpochBlock>:
  /**
   * @}
   */

  static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb)
  {
3401a5b4:	b480      	push	{r7}
3401a5b6:	b083      	sub	sp, #12
3401a5b8:	af00      	add	r7, sp, #0
3401a5ba:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_last_eb) != 0);
3401a5bc:	687b      	ldr	r3, [r7, #4]
3401a5be:	8a1b      	ldrh	r3, [r3, #16]
3401a5c0:	f003 0308 	and.w	r3, r3, #8
3401a5c4:	2b00      	cmp	r3, #0
3401a5c6:	bf14      	ite	ne
3401a5c8:	2301      	movne	r3, #1
3401a5ca:	2300      	moveq	r3, #0
3401a5cc:	b2db      	uxtb	r3, r3
  }
3401a5ce:	4618      	mov	r0, r3
3401a5d0:	370c      	adds	r7, #12
3401a5d2:	46bd      	mov	sp, r7
3401a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a5d8:	4770      	bx	lr

3401a5da <EpochBlock_IsEpochStart>:

  static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb)
  {
3401a5da:	b480      	push	{r7}
3401a5dc:	b083      	sub	sp, #12
3401a5de:	af00      	add	r7, sp, #0
3401a5e0:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_epoch_start) != 0);
3401a5e2:	687b      	ldr	r3, [r7, #4]
3401a5e4:	8a1b      	ldrh	r3, [r3, #16]
3401a5e6:	f003 0301 	and.w	r3, r3, #1
3401a5ea:	2b00      	cmp	r3, #0
3401a5ec:	bf14      	ite	ne
3401a5ee:	2301      	movne	r3, #1
3401a5f0:	2300      	moveq	r3, #0
3401a5f2:	b2db      	uxtb	r3, r3
  }
3401a5f4:	4618      	mov	r0, r3
3401a5f6:	370c      	adds	r7, #12
3401a5f8:	46bd      	mov	sp, r7
3401a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a5fe:	4770      	bx	lr

3401a600 <EpochBlock_IsEpochBlob>:
  {
    return ((eb->flags & EpochBlock_Flags_epoch_end) != 0);
  }

  static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb)
  {
3401a600:	b480      	push	{r7}
3401a602:	b083      	sub	sp, #12
3401a604:	af00      	add	r7, sp, #0
3401a606:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_blob) != 0);
3401a608:	687b      	ldr	r3, [r7, #4]
3401a60a:	8a1b      	ldrh	r3, [r3, #16]
3401a60c:	f003 0304 	and.w	r3, r3, #4
3401a610:	2b00      	cmp	r3, #0
3401a612:	bf14      	ite	ne
3401a614:	2301      	movne	r3, #1
3401a616:	2300      	moveq	r3, #0
3401a618:	b2db      	uxtb	r3, r3
  }
3401a61a:	4618      	mov	r0, r3
3401a61c:	370c      	adds	r7, #12
3401a61e:	46bd      	mov	sp, r7
3401a620:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a624:	4770      	bx	lr

3401a626 <EpochBlock_IsEpochPureHW>:
  {
    return ((eb->flags & EpochBlock_Flags_pure_sw) != 0);
  }

  static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb)
  {
3401a626:	b480      	push	{r7}
3401a628:	b083      	sub	sp, #12
3401a62a:	af00      	add	r7, sp, #0
3401a62c:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_pure_hw) != 0);
3401a62e:	687b      	ldr	r3, [r7, #4]
3401a630:	8a1b      	ldrh	r3, [r3, #16]
3401a632:	f003 0310 	and.w	r3, r3, #16
3401a636:	2b00      	cmp	r3, #0
3401a638:	bf14      	ite	ne
3401a63a:	2301      	movne	r3, #1
3401a63c:	2300      	moveq	r3, #0
3401a63e:	b2db      	uxtb	r3, r3
  }
3401a640:	4618      	mov	r0, r3
3401a642:	370c      	adds	r7, #12
3401a644:	46bd      	mov	sp, r7
3401a646:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a64a:	4770      	bx	lr

3401a64c <EpochBlock_IsEpochHybrid>:

  static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb)
  {
3401a64c:	b480      	push	{r7}
3401a64e:	b083      	sub	sp, #12
3401a650:	af00      	add	r7, sp, #0
3401a652:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_hybrid) != 0);
3401a654:	687b      	ldr	r3, [r7, #4]
3401a656:	8a1b      	ldrh	r3, [r3, #16]
3401a658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3401a65c:	2b00      	cmp	r3, #0
3401a65e:	bf14      	ite	ne
3401a660:	2301      	movne	r3, #1
3401a662:	2300      	moveq	r3, #0
3401a664:	b2db      	uxtb	r3, r3
  }
3401a666:	4618      	mov	r0, r3
3401a668:	370c      	adds	r7, #12
3401a66a:	46bd      	mov	sp, r7
3401a66c:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a670:	4770      	bx	lr

3401a672 <EpochBlock_IsEpochInternal>:

  static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb)
  {
3401a672:	b480      	push	{r7}
3401a674:	b083      	sub	sp, #12
3401a676:	af00      	add	r7, sp, #0
3401a678:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_internal) != 0);
3401a67a:	687b      	ldr	r3, [r7, #4]
3401a67c:	8a1b      	ldrh	r3, [r3, #16]
3401a67e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3401a682:	2b00      	cmp	r3, #0
3401a684:	bf14      	ite	ne
3401a686:	2301      	movne	r3, #1
3401a688:	2300      	moveq	r3, #0
3401a68a:	b2db      	uxtb	r3, r3
  }
3401a68c:	4618      	mov	r0, r3
3401a68e:	370c      	adds	r7, #12
3401a690:	46bd      	mov	sp, r7
3401a692:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a696:	4770      	bx	lr

3401a698 <EpochBlock_EpochControllerUnit>:

  static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
  {
3401a698:	b580      	push	{r7, lr}
3401a69a:	b082      	sub	sp, #8
3401a69c:	af00      	add	r7, sp, #0
3401a69e:	6078      	str	r0, [r7, #4]
    LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
3401a6a0:	6878      	ldr	r0, [r7, #4]
3401a6a2:	f7ff ffad 	bl	3401a600 <EpochBlock_IsEpochBlob>
3401a6a6:	4603      	mov	r3, r0
3401a6a8:	2b00      	cmp	r3, #0
3401a6aa:	d106      	bne.n	3401a6ba <EpochBlock_EpochControllerUnit+0x22>
3401a6ac:	4b06      	ldr	r3, [pc, #24]	@ (3401a6c8 <EpochBlock_EpochControllerUnit+0x30>)
3401a6ae:	4a07      	ldr	r2, [pc, #28]	@ (3401a6cc <EpochBlock_EpochControllerUnit+0x34>)
3401a6b0:	f240 212f 	movw	r1, #559	@ 0x22f
3401a6b4:	4806      	ldr	r0, [pc, #24]	@ (3401a6d0 <EpochBlock_EpochControllerUnit+0x38>)
3401a6b6:	f000 ff9f 	bl	3401b5f8 <__assert_func>
    return eb->wait_mask;
3401a6ba:	687b      	ldr	r3, [r7, #4]
3401a6bc:	68db      	ldr	r3, [r3, #12]
  }
3401a6be:	4618      	mov	r0, r3
3401a6c0:	3708      	adds	r7, #8
3401a6c2:	46bd      	mov	sp, r7
3401a6c4:	bd80      	pop	{r7, pc}
3401a6c6:	bf00      	nop
3401a6c8:	3401f450 	.word	0x3401f450
3401a6cc:	3401ffb4 	.word	0x3401ffb4
3401a6d0:	3401f46c 	.word	0x3401f46c

3401a6d4 <EpochBlock_EpochBlobAddr>:

  static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb)
  {
3401a6d4:	b580      	push	{r7, lr}
3401a6d6:	b082      	sub	sp, #8
3401a6d8:	af00      	add	r7, sp, #0
3401a6da:	6078      	str	r0, [r7, #4]
    LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
3401a6dc:	6878      	ldr	r0, [r7, #4]
3401a6de:	f7ff ff8f 	bl	3401a600 <EpochBlock_IsEpochBlob>
3401a6e2:	4603      	mov	r3, r0
3401a6e4:	2b00      	cmp	r3, #0
3401a6e6:	d106      	bne.n	3401a6f6 <EpochBlock_EpochBlobAddr+0x22>
3401a6e8:	4b06      	ldr	r3, [pc, #24]	@ (3401a704 <EpochBlock_EpochBlobAddr+0x30>)
3401a6ea:	4a07      	ldr	r2, [pc, #28]	@ (3401a708 <EpochBlock_EpochBlobAddr+0x34>)
3401a6ec:	f240 2135 	movw	r1, #565	@ 0x235
3401a6f0:	4806      	ldr	r0, [pc, #24]	@ (3401a70c <EpochBlock_EpochBlobAddr+0x38>)
3401a6f2:	f000 ff81 	bl	3401b5f8 <__assert_func>
    return eb->blob_address;
3401a6f6:	687b      	ldr	r3, [r7, #4]
3401a6f8:	689b      	ldr	r3, [r3, #8]
  }
3401a6fa:	4618      	mov	r0, r3
3401a6fc:	3708      	adds	r7, #8
3401a6fe:	46bd      	mov	sp, r7
3401a700:	bd80      	pop	{r7, pc}
3401a702:	bf00      	nop
3401a704:	3401f450 	.word	0x3401f450
3401a708:	3401ffd4 	.word	0x3401ffd4
3401a70c:	3401f46c 	.word	0x3401f46c

3401a710 <__ll_set_aton_owner>:
  typedef EpochBlock_ItemTypeDef LL_ATON_RT_EpochBlockItem_t;

  /*** Helper Functions ***/

  static inline void __ll_set_aton_owner(NN_Instance_TypeDef *new_owner)
  {
3401a710:	b580      	push	{r7, lr}
3401a712:	b082      	sub	sp, #8
3401a714:	af00      	add	r7, sp, #0
3401a716:	6078      	str	r0, [r7, #4]
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
    LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
3401a718:	4b12      	ldr	r3, [pc, #72]	@ (3401a764 <__ll_set_aton_owner+0x54>)
3401a71a:	681b      	ldr	r3, [r3, #0]
3401a71c:	687a      	ldr	r2, [r7, #4]
3401a71e:	429a      	cmp	r2, r3
3401a720:	d105      	bne.n	3401a72e <__ll_set_aton_owner+0x1e>
3401a722:	4b11      	ldr	r3, [pc, #68]	@ (3401a768 <__ll_set_aton_owner+0x58>)
3401a724:	4a11      	ldr	r2, [pc, #68]	@ (3401a76c <__ll_set_aton_owner+0x5c>)
3401a726:	2131      	movs	r1, #49	@ 0x31
3401a728:	4811      	ldr	r0, [pc, #68]	@ (3401a770 <__ll_set_aton_owner+0x60>)
3401a72a:	f000 ff65 	bl	3401b5f8 <__assert_func>

    LL_ATON_OSAL_LOCK_ATON();

    LL_ATON_ASSERT(__ll_current_aton_ip_owner == NULL);
3401a72e:	4b0d      	ldr	r3, [pc, #52]	@ (3401a764 <__ll_set_aton_owner+0x54>)
3401a730:	681b      	ldr	r3, [r3, #0]
3401a732:	2b00      	cmp	r3, #0
3401a734:	d005      	beq.n	3401a742 <__ll_set_aton_owner+0x32>
3401a736:	4b0f      	ldr	r3, [pc, #60]	@ (3401a774 <__ll_set_aton_owner+0x64>)
3401a738:	4a0c      	ldr	r2, [pc, #48]	@ (3401a76c <__ll_set_aton_owner+0x5c>)
3401a73a:	2135      	movs	r1, #53	@ 0x35
3401a73c:	480c      	ldr	r0, [pc, #48]	@ (3401a770 <__ll_set_aton_owner+0x60>)
3401a73e:	f000 ff5b 	bl	3401b5f8 <__assert_func>

#ifndef NDEBUG
    extern uint32_t volatile __ll_current_wait_mask;
    LL_ATON_ASSERT(__ll_current_wait_mask == 0);
3401a742:	4b0d      	ldr	r3, [pc, #52]	@ (3401a778 <__ll_set_aton_owner+0x68>)
3401a744:	681b      	ldr	r3, [r3, #0]
3401a746:	2b00      	cmp	r3, #0
3401a748:	d005      	beq.n	3401a756 <__ll_set_aton_owner+0x46>
3401a74a:	4b0c      	ldr	r3, [pc, #48]	@ (3401a77c <__ll_set_aton_owner+0x6c>)
3401a74c:	4a07      	ldr	r2, [pc, #28]	@ (3401a76c <__ll_set_aton_owner+0x5c>)
3401a74e:	2139      	movs	r1, #57	@ 0x39
3401a750:	4807      	ldr	r0, [pc, #28]	@ (3401a770 <__ll_set_aton_owner+0x60>)
3401a752:	f000 ff51 	bl	3401b5f8 <__assert_func>
#endif // NDEBUG

    __ll_current_aton_ip_owner = new_owner;
3401a756:	4a03      	ldr	r2, [pc, #12]	@ (3401a764 <__ll_set_aton_owner+0x54>)
3401a758:	687b      	ldr	r3, [r7, #4]
3401a75a:	6013      	str	r3, [r2, #0]
  }
3401a75c:	bf00      	nop
3401a75e:	3708      	adds	r7, #8
3401a760:	46bd      	mov	sp, r7
3401a762:	bd80      	pop	{r7, pc}
3401a764:	340211f4 	.word	0x340211f4
3401a768:	3401f50c 	.word	0x3401f50c
3401a76c:	3401ff84 	.word	0x3401ff84
3401a770:	3401f534 	.word	0x3401f534
3401a774:	3401f5cc 	.word	0x3401f5cc
3401a778:	340211f8 	.word	0x340211f8
3401a77c:	3401f5f8 	.word	0x3401f5f8

3401a780 <__ll_clear_aton_owner>:

  static inline void __ll_clear_aton_owner(NN_Instance_TypeDef *current_owner)
  {
3401a780:	b580      	push	{r7, lr}
3401a782:	b082      	sub	sp, #8
3401a784:	af00      	add	r7, sp, #0
3401a786:	6078      	str	r0, [r7, #4]
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
    LL_ATON_ASSERT(current_owner == __ll_current_aton_ip_owner);
3401a788:	4b0d      	ldr	r3, [pc, #52]	@ (3401a7c0 <__ll_clear_aton_owner+0x40>)
3401a78a:	681b      	ldr	r3, [r3, #0]
3401a78c:	687a      	ldr	r2, [r7, #4]
3401a78e:	429a      	cmp	r2, r3
3401a790:	d005      	beq.n	3401a79e <__ll_clear_aton_owner+0x1e>
3401a792:	4b0c      	ldr	r3, [pc, #48]	@ (3401a7c4 <__ll_clear_aton_owner+0x44>)
3401a794:	4a0c      	ldr	r2, [pc, #48]	@ (3401a7c8 <__ll_clear_aton_owner+0x48>)
3401a796:	2142      	movs	r1, #66	@ 0x42
3401a798:	480c      	ldr	r0, [pc, #48]	@ (3401a7cc <__ll_clear_aton_owner+0x4c>)
3401a79a:	f000 ff2d 	bl	3401b5f8 <__assert_func>

#ifndef NDEBUG
    extern uint32_t volatile __ll_current_wait_mask;
    LL_ATON_ASSERT(__ll_current_wait_mask == 0);
3401a79e:	4b0c      	ldr	r3, [pc, #48]	@ (3401a7d0 <__ll_clear_aton_owner+0x50>)
3401a7a0:	681b      	ldr	r3, [r3, #0]
3401a7a2:	2b00      	cmp	r3, #0
3401a7a4:	d005      	beq.n	3401a7b2 <__ll_clear_aton_owner+0x32>
3401a7a6:	4b0b      	ldr	r3, [pc, #44]	@ (3401a7d4 <__ll_clear_aton_owner+0x54>)
3401a7a8:	4a07      	ldr	r2, [pc, #28]	@ (3401a7c8 <__ll_clear_aton_owner+0x48>)
3401a7aa:	2146      	movs	r1, #70	@ 0x46
3401a7ac:	4807      	ldr	r0, [pc, #28]	@ (3401a7cc <__ll_clear_aton_owner+0x4c>)
3401a7ae:	f000 ff23 	bl	3401b5f8 <__assert_func>
#endif // NDEBUG

    __ll_current_aton_ip_owner = NULL;
3401a7b2:	4b03      	ldr	r3, [pc, #12]	@ (3401a7c0 <__ll_clear_aton_owner+0x40>)
3401a7b4:	2200      	movs	r2, #0
3401a7b6:	601a      	str	r2, [r3, #0]
    LL_ATON_OSAL_UNLOCK_ATON();
  }
3401a7b8:	bf00      	nop
3401a7ba:	3708      	adds	r7, #8
3401a7bc:	46bd      	mov	sp, r7
3401a7be:	bd80      	pop	{r7, pc}
3401a7c0:	340211f4 	.word	0x340211f4
3401a7c4:	3401f614 	.word	0x3401f614
3401a7c8:	3401fee4 	.word	0x3401fee4
3401a7cc:	3401f534 	.word	0x3401f534
3401a7d0:	340211f8 	.word	0x340211f8
3401a7d4:	3401f5f8 	.word	0x3401f5f8

3401a7d8 <__LL_ATON_RT_Start_AtoNN_Epoch>:
   *  Note: the following function may only be called at the beginning of
   *       `LL_ATON_Start_EpochBlock<n>()` functions, assuming also that at that point
   *       no streaming engine interrupts might trigger (anymore)!
   **/
  static inline void __LL_ATON_RT_Start_AtoNN_Epoch(NN_Instance_TypeDef *nn_instance)
  {
3401a7d8:	b580      	push	{r7, lr}
3401a7da:	b082      	sub	sp, #8
3401a7dc:	af00      	add	r7, sp, #0
3401a7de:	6078      	str	r0, [r7, #4]
    LL_ATON_ASSERT(nn_instance != NULL);
3401a7e0:	687b      	ldr	r3, [r7, #4]
3401a7e2:	2b00      	cmp	r3, #0
3401a7e4:	d105      	bne.n	3401a7f2 <__LL_ATON_RT_Start_AtoNN_Epoch+0x1a>
3401a7e6:	4b0a      	ldr	r3, [pc, #40]	@ (3401a810 <__LL_ATON_RT_Start_AtoNN_Epoch+0x38>)
3401a7e8:	4a0a      	ldr	r2, [pc, #40]	@ (3401a814 <__LL_ATON_RT_Start_AtoNN_Epoch+0x3c>)
3401a7ea:	2154      	movs	r1, #84	@ 0x54
3401a7ec:	480a      	ldr	r0, [pc, #40]	@ (3401a818 <__LL_ATON_RT_Start_AtoNN_Epoch+0x40>)
3401a7ee:	f000 ff03 	bl	3401b5f8 <__assert_func>
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
    LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
3401a7f2:	687b      	ldr	r3, [r7, #4]
3401a7f4:	69db      	ldr	r3, [r3, #28]
3401a7f6:	2b00      	cmp	r3, #0
3401a7f8:	d005      	beq.n	3401a806 <__LL_ATON_RT_Start_AtoNN_Epoch+0x2e>
3401a7fa:	4b08      	ldr	r3, [pc, #32]	@ (3401a81c <__LL_ATON_RT_Start_AtoNN_Epoch+0x44>)
3401a7fc:	4a05      	ldr	r2, [pc, #20]	@ (3401a814 <__LL_ATON_RT_Start_AtoNN_Epoch+0x3c>)
3401a7fe:	2156      	movs	r1, #86	@ 0x56
3401a800:	4805      	ldr	r0, [pc, #20]	@ (3401a818 <__LL_ATON_RT_Start_AtoNN_Epoch+0x40>)
3401a802:	f000 fef9 	bl	3401b5f8 <__assert_func>
                   0x0); // with the removal of parallel SW/HW epochs execution all triggered events must have been
                         // cleared at this point in time!
#endif
  }
3401a806:	bf00      	nop
3401a808:	3708      	adds	r7, #8
3401a80a:	46bd      	mov	sp, r7
3401a80c:	bd80      	pop	{r7, pc}
3401a80e:	bf00      	nop
3401a810:	3401f640 	.word	0x3401f640
3401a814:	3401ff64 	.word	0x3401ff64
3401a818:	3401f534 	.word	0x3401f534
3401a81c:	3401f65c 	.word	0x3401f65c

3401a820 <__LL_ATON_RT_SetWaitMask>:
    nn_instance->exec_state.current_epoch_block = &nn_instance->exec_state.first_epoch_block[index];
  }

  /* set wait mask(s) in interrupt controller */
  static inline void __LL_ATON_RT_SetWaitMask(uint32_t wait_mask)
  {
3401a820:	b580      	push	{r7, lr}
3401a822:	b082      	sub	sp, #8
3401a824:	af00      	add	r7, sp, #0
3401a826:	6078      	str	r0, [r7, #4]
#ifndef NDEBUG
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
    LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3401a828:	4b0a      	ldr	r3, [pc, #40]	@ (3401a854 <__LL_ATON_RT_SetWaitMask+0x34>)
3401a82a:	681b      	ldr	r3, [r3, #0]
3401a82c:	2b00      	cmp	r3, #0
3401a82e:	d105      	bne.n	3401a83c <__LL_ATON_RT_SetWaitMask+0x1c>
3401a830:	4b09      	ldr	r3, [pc, #36]	@ (3401a858 <__LL_ATON_RT_SetWaitMask+0x38>)
3401a832:	4a0a      	ldr	r2, [pc, #40]	@ (3401a85c <__LL_ATON_RT_SetWaitMask+0x3c>)
3401a834:	2175      	movs	r1, #117	@ 0x75
3401a836:	480a      	ldr	r0, [pc, #40]	@ (3401a860 <__LL_ATON_RT_SetWaitMask+0x40>)
3401a838:	f000 fede 	bl	3401b5f8 <__assert_func>

    extern uint32_t volatile __ll_current_wait_mask;
    __ll_current_wait_mask = wait_mask;
3401a83c:	4a09      	ldr	r2, [pc, #36]	@ (3401a864 <__LL_ATON_RT_SetWaitMask+0x44>)
3401a83e:	687b      	ldr	r3, [r7, #4]
3401a840:	6013      	str	r3, [r2, #0]

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
    wait_mask <<= ATON_STRENG_INT(0);
#ifndef LL_ATON_RT_USE_IRQ_OR_MASK
    /* configure interrupt controller AND mask for epoch block */
    ATON_INTCTRL_STD_INTANDMSK_SET(~wait_mask);
3401a842:	4a09      	ldr	r2, [pc, #36]	@ (3401a868 <__LL_ATON_RT_SetWaitMask+0x48>)
3401a844:	687b      	ldr	r3, [r7, #4]
3401a846:	43db      	mvns	r3, r3
3401a848:	6013      	str	r3, [r2, #0]
                                                                // (all other events & errors are enabled)
    val &= ~wait_mask;
    ATON_INTCTRL_STD_INTORMSK_SET(val);
#endif // LL_ATON_RT_USE_IRQ_OR_MASK
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  }
3401a84a:	bf00      	nop
3401a84c:	3708      	adds	r7, #8
3401a84e:	46bd      	mov	sp, r7
3401a850:	bd80      	pop	{r7, pc}
3401a852:	bf00      	nop
3401a854:	340211f4 	.word	0x340211f4
3401a858:	3401f68c 	.word	0x3401f68c
3401a85c:	3401ff98 	.word	0x3401ff98
3401a860:	3401f534 	.word	0x3401f534
3401a864:	340211f8 	.word	0x340211f8
3401a868:	580e1024 	.word	0x580e1024

3401a86c <__LL_ATON_RT_RetFromLibEpochBlockArray>:

  /* return from inserted epoch block */
  static inline void __LL_ATON_RT_RetFromLibEpochBlockArray(bool unlock, NN_Instance_TypeDef *nn_instance)
  {
3401a86c:	b580      	push	{r7, lr}
3401a86e:	b082      	sub	sp, #8
3401a870:	af00      	add	r7, sp, #0
3401a872:	4603      	mov	r3, r0
3401a874:	6039      	str	r1, [r7, #0]
3401a876:	71fb      	strb	r3, [r7, #7]
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;

    if (!unlock)
3401a878:	79fb      	ldrb	r3, [r7, #7]
3401a87a:	f083 0301 	eor.w	r3, r3, #1
3401a87e:	b2db      	uxtb	r3, r3
3401a880:	2b00      	cmp	r3, #0
3401a882:	d015      	beq.n	3401a8b0 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x44>
    {
      LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3401a884:	4b38      	ldr	r3, [pc, #224]	@ (3401a968 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xfc>)
3401a886:	681b      	ldr	r3, [r3, #0]
3401a888:	2b00      	cmp	r3, #0
3401a88a:	d105      	bne.n	3401a898 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x2c>
3401a88c:	4b37      	ldr	r3, [pc, #220]	@ (3401a96c <__LL_ATON_RT_RetFromLibEpochBlockArray+0x100>)
3401a88e:	4a38      	ldr	r2, [pc, #224]	@ (3401a970 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a890:	2191      	movs	r1, #145	@ 0x91
3401a892:	4838      	ldr	r0, [pc, #224]	@ (3401a974 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a894:	f000 feb0 	bl	3401b5f8 <__assert_func>
      LL_ATON_ASSERT(nn_instance == NULL);
3401a898:	683b      	ldr	r3, [r7, #0]
3401a89a:	2b00      	cmp	r3, #0
3401a89c:	d005      	beq.n	3401a8aa <__LL_ATON_RT_RetFromLibEpochBlockArray+0x3e>
3401a89e:	4b36      	ldr	r3, [pc, #216]	@ (3401a978 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x10c>)
3401a8a0:	4a33      	ldr	r2, [pc, #204]	@ (3401a970 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a8a2:	2192      	movs	r1, #146	@ 0x92
3401a8a4:	4833      	ldr	r0, [pc, #204]	@ (3401a974 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a8a6:	f000 fea7 	bl	3401b5f8 <__assert_func>

      nn_instance = __ll_current_aton_ip_owner;
3401a8aa:	4b2f      	ldr	r3, [pc, #188]	@ (3401a968 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xfc>)
3401a8ac:	681b      	ldr	r3, [r3, #0]
3401a8ae:	603b      	str	r3, [r7, #0]
    }

    LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3401a8b0:	4b2d      	ldr	r3, [pc, #180]	@ (3401a968 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xfc>)
3401a8b2:	681b      	ldr	r3, [r3, #0]
3401a8b4:	2b00      	cmp	r3, #0
3401a8b6:	d105      	bne.n	3401a8c4 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x58>
3401a8b8:	4b2c      	ldr	r3, [pc, #176]	@ (3401a96c <__LL_ATON_RT_RetFromLibEpochBlockArray+0x100>)
3401a8ba:	4a2d      	ldr	r2, [pc, #180]	@ (3401a970 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a8bc:	2197      	movs	r1, #151	@ 0x97
3401a8be:	482d      	ldr	r0, [pc, #180]	@ (3401a974 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a8c0:	f000 fe9a 	bl	3401b5f8 <__assert_func>
    LL_ATON_ASSERT(unlock ? EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block)
3401a8c4:	79fb      	ldrb	r3, [r7, #7]
3401a8c6:	2b00      	cmp	r3, #0
3401a8c8:	d006      	beq.n	3401a8d8 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x6c>
3401a8ca:	683b      	ldr	r3, [r7, #0]
3401a8cc:	685b      	ldr	r3, [r3, #4]
3401a8ce:	4618      	mov	r0, r3
3401a8d0:	f7ff fe70 	bl	3401a5b4 <EpochBlock_IsLastEpochBlock>
3401a8d4:	4603      	mov	r3, r0
3401a8d6:	e005      	b.n	3401a8e4 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x78>
3401a8d8:	683b      	ldr	r3, [r7, #0]
3401a8da:	685b      	ldr	r3, [r3, #4]
3401a8dc:	4618      	mov	r0, r3
3401a8de:	f7ff fec8 	bl	3401a672 <EpochBlock_IsEpochInternal>
3401a8e2:	4603      	mov	r3, r0
3401a8e4:	2b00      	cmp	r3, #0
3401a8e6:	d105      	bne.n	3401a8f4 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x88>
3401a8e8:	4b24      	ldr	r3, [pc, #144]	@ (3401a97c <__LL_ATON_RT_RetFromLibEpochBlockArray+0x110>)
3401a8ea:	4a21      	ldr	r2, [pc, #132]	@ (3401a970 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a8ec:	2198      	movs	r1, #152	@ 0x98
3401a8ee:	4821      	ldr	r0, [pc, #132]	@ (3401a974 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a8f0:	f000 fe82 	bl	3401b5f8 <__assert_func>
                          : EpochBlock_IsEpochInternal(nn_instance->exec_state.current_epoch_block));
    LL_ATON_ASSERT(EpochBlock_IsEpochHybrid(nn_instance->exec_state.saved_current_epoch_block));
3401a8f4:	683b      	ldr	r3, [r7, #0]
3401a8f6:	691b      	ldr	r3, [r3, #16]
3401a8f8:	4618      	mov	r0, r3
3401a8fa:	f7ff fea7 	bl	3401a64c <EpochBlock_IsEpochHybrid>
3401a8fe:	4603      	mov	r3, r0
3401a900:	2b00      	cmp	r3, #0
3401a902:	d105      	bne.n	3401a910 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xa4>
3401a904:	4b1e      	ldr	r3, [pc, #120]	@ (3401a980 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x114>)
3401a906:	4a1a      	ldr	r2, [pc, #104]	@ (3401a970 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a908:	219a      	movs	r1, #154	@ 0x9a
3401a90a:	481a      	ldr	r0, [pc, #104]	@ (3401a974 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a90c:	f000 fe74 	bl	3401b5f8 <__assert_func>

    /* Clear owner */
    if (unlock)
3401a910:	79fb      	ldrb	r3, [r7, #7]
3401a912:	2b00      	cmp	r3, #0
3401a914:	d004      	beq.n	3401a920 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xb4>
    {
      __ll_clear_aton_owner(__ll_current_aton_ip_owner);
3401a916:	4b14      	ldr	r3, [pc, #80]	@ (3401a968 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xfc>)
3401a918:	681b      	ldr	r3, [r3, #0]
3401a91a:	4618      	mov	r0, r3
3401a91c:	f7ff ff30 	bl	3401a780 <__ll_clear_aton_owner>
    }

    /* set old context */
    LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
3401a920:	683b      	ldr	r3, [r7, #0]
3401a922:	68db      	ldr	r3, [r3, #12]
3401a924:	2b00      	cmp	r3, #0
3401a926:	d005      	beq.n	3401a934 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xc8>
3401a928:	4b16      	ldr	r3, [pc, #88]	@ (3401a984 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x118>)
3401a92a:	4a11      	ldr	r2, [pc, #68]	@ (3401a970 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a92c:	21a3      	movs	r1, #163	@ 0xa3
3401a92e:	4811      	ldr	r0, [pc, #68]	@ (3401a974 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a930:	f000 fe62 	bl	3401b5f8 <__assert_func>
    nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.saved_current_epoch_block;
3401a934:	683b      	ldr	r3, [r7, #0]
3401a936:	691a      	ldr	r2, [r3, #16]
3401a938:	683b      	ldr	r3, [r7, #0]
3401a93a:	605a      	str	r2, [r3, #4]
    nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.saved_first_epoch_block;
3401a93c:	683b      	ldr	r3, [r7, #0]
3401a93e:	695a      	ldr	r2, [r3, #20]
3401a940:	683b      	ldr	r3, [r7, #0]
3401a942:	609a      	str	r2, [r3, #8]

#ifndef NDEBUG
    nn_instance->exec_state.nr_of_epoch_blocks = nn_instance->exec_state.saved_nr_of_epoch_blocks;
3401a944:	683b      	ldr	r3, [r7, #0]
3401a946:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3401a948:	683b      	ldr	r3, [r7, #0]
3401a94a:	625a      	str	r2, [r3, #36]	@ 0x24
#endif

    /* reset saved context */
    nn_instance->exec_state.saved_current_epoch_block = NULL;
3401a94c:	683b      	ldr	r3, [r7, #0]
3401a94e:	2200      	movs	r2, #0
3401a950:	611a      	str	r2, [r3, #16]
    nn_instance->exec_state.saved_first_epoch_block = NULL;
3401a952:	683b      	ldr	r3, [r7, #0]
3401a954:	2200      	movs	r2, #0
3401a956:	615a      	str	r2, [r3, #20]
#ifndef NDEBUG
    nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3401a958:	683b      	ldr	r3, [r7, #0]
3401a95a:	2200      	movs	r2, #0
3401a95c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
  }
3401a95e:	bf00      	nop
3401a960:	3708      	adds	r7, #8
3401a962:	46bd      	mov	sp, r7
3401a964:	bd80      	pop	{r7, pc}
3401a966:	bf00      	nop
3401a968:	340211f4 	.word	0x340211f4
3401a96c:	3401f68c 	.word	0x3401f68c
3401a970:	3401ff18 	.word	0x3401ff18
3401a974:	3401f534 	.word	0x3401f534
3401a978:	3401f6b8 	.word	0x3401f6b8
3401a97c:	3401f6d4 	.word	0x3401f6d4
3401a980:	3401f770 	.word	0x3401f770
3401a984:	3401f7bc 	.word	0x3401f7bc

3401a988 <dump_dma_state>:
#error current ATON runtime supports only up to 32 epoch controllers!
#endif // (ATON_EPOCHCTRL_NUM > 32)

#endif // `ATON_INT_NR` and `ATON_STRENG_NUM` are defined

LL_ATON_WEAK void dump_dma_state(void){};
3401a988:	b480      	push	{r7}
3401a98a:	af00      	add	r7, sp, #0
3401a98c:	bf00      	nop
3401a98e:	46bd      	mov	sp, r7
3401a990:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a994:	4770      	bx	lr

3401a996 <__LL_ATON_RT_CntEpochBlocks>:

/*** Helper Functions ***/

#ifndef NDEBUG
static uint32_t __LL_ATON_RT_CntEpochBlocks(const LL_ATON_RT_EpochBlockItem_t *list)
{
3401a996:	b580      	push	{r7, lr}
3401a998:	b084      	sub	sp, #16
3401a99a:	af00      	add	r7, sp, #0
3401a99c:	6078      	str	r0, [r7, #4]
  int i = 0;
3401a99e:	2300      	movs	r3, #0
3401a9a0:	60fb      	str	r3, [r7, #12]

  if (list != NULL)
3401a9a2:	687b      	ldr	r3, [r7, #4]
3401a9a4:	2b00      	cmp	r3, #0
3401a9a6:	d011      	beq.n	3401a9cc <__LL_ATON_RT_CntEpochBlocks+0x36>
  {
    for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
3401a9a8:	2301      	movs	r3, #1
3401a9aa:	60fb      	str	r3, [r7, #12]
3401a9ac:	e005      	b.n	3401a9ba <__LL_ATON_RT_CntEpochBlocks+0x24>
    { // Note: also terminating empty epoch block is counted
      list++;
3401a9ae:	687b      	ldr	r3, [r7, #4]
3401a9b0:	3314      	adds	r3, #20
3401a9b2:	607b      	str	r3, [r7, #4]
    for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
3401a9b4:	68fb      	ldr	r3, [r7, #12]
3401a9b6:	3301      	adds	r3, #1
3401a9b8:	60fb      	str	r3, [r7, #12]
3401a9ba:	6878      	ldr	r0, [r7, #4]
3401a9bc:	f7ff fdfa 	bl	3401a5b4 <EpochBlock_IsLastEpochBlock>
3401a9c0:	4603      	mov	r3, r0
3401a9c2:	f083 0301 	eor.w	r3, r3, #1
3401a9c6:	b2db      	uxtb	r3, r3
3401a9c8:	2b00      	cmp	r3, #0
3401a9ca:	d1f0      	bne.n	3401a9ae <__LL_ATON_RT_CntEpochBlocks+0x18>
    }
  }

  return i;
3401a9cc:	68fb      	ldr	r3, [r7, #12]
}
3401a9ce:	4618      	mov	r0, r3
3401a9d0:	3710      	adds	r7, #16
3401a9d2:	46bd      	mov	sp, r7
3401a9d4:	bd80      	pop	{r7, pc}
	...

3401a9d8 <__LL_ATON_RT_ExecStartEpochBlock>:
#endif

static inline void __LL_ATON_RT_ExecStartEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
                                                    NN_Instance_TypeDef *nn_instance)
{
3401a9d8:	b580      	push	{r7, lr}
3401a9da:	b086      	sub	sp, #24
3401a9dc:	af00      	add	r7, sp, #0
3401a9de:	6078      	str	r0, [r7, #4]
3401a9e0:	6039      	str	r1, [r7, #0]
  LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
3401a9e2:	683b      	ldr	r3, [r7, #0]
3401a9e4:	68db      	ldr	r3, [r3, #12]
3401a9e6:	2b00      	cmp	r3, #0
3401a9e8:	d005      	beq.n	3401a9f6 <__LL_ATON_RT_ExecStartEpochBlock+0x1e>
3401a9ea:	4b4a      	ldr	r3, [pc, #296]	@ (3401ab14 <__LL_ATON_RT_ExecStartEpochBlock+0x13c>)
3401a9ec:	4a4a      	ldr	r2, [pc, #296]	@ (3401ab18 <__LL_ATON_RT_ExecStartEpochBlock+0x140>)
3401a9ee:	2161      	movs	r1, #97	@ 0x61
3401a9f0:	484a      	ldr	r0, [pc, #296]	@ (3401ab1c <__LL_ATON_RT_ExecStartEpochBlock+0x144>)
3401a9f2:	f000 fe01 	bl	3401b5f8 <__assert_func>

  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401a9f6:	683b      	ldr	r3, [r7, #0]
3401a9f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401a9fa:	2b00      	cmp	r3, #0
3401a9fc:	d005      	beq.n	3401aa0a <__LL_ATON_RT_ExecStartEpochBlock+0x32>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance, eb);
3401a9fe:	683b      	ldr	r3, [r7, #0]
3401aa00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401aa02:	687a      	ldr	r2, [r7, #4]
3401aa04:	6839      	ldr	r1, [r7, #0]
3401aa06:	2000      	movs	r0, #0
3401aa08:	4798      	blx	r3

  /* Is it the first epoch block in an AtoNN epoch? */
  if (EpochBlock_IsEpochStart(eb))
3401aa0a:	6878      	ldr	r0, [r7, #4]
3401aa0c:	f7ff fde5 	bl	3401a5da <EpochBlock_IsEpochStart>
3401aa10:	4603      	mov	r3, r0
3401aa12:	2b00      	cmp	r3, #0
3401aa14:	d002      	beq.n	3401aa1c <__LL_ATON_RT_ExecStartEpochBlock+0x44>
  {
    __LL_ATON_RT_Start_AtoNN_Epoch(nn_instance);
3401aa16:	6838      	ldr	r0, [r7, #0]
3401aa18:	f7ff fede 	bl	3401a7d8 <__LL_ATON_RT_Start_AtoNN_Epoch>
  }

  /* Grab ATON IP lock in case not a pure SW or internal epoch */
  if (EpochBlock_IsEpochPureHW(eb) ||
3401aa1c:	6878      	ldr	r0, [r7, #4]
3401aa1e:	f7ff fe02 	bl	3401a626 <EpochBlock_IsEpochPureHW>
3401aa22:	4603      	mov	r3, r0
3401aa24:	2b00      	cmp	r3, #0
3401aa26:	d105      	bne.n	3401aa34 <__LL_ATON_RT_ExecStartEpochBlock+0x5c>
      EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch blob is not necessary
3401aa28:	6878      	ldr	r0, [r7, #4]
3401aa2a:	f7ff fe0f 	bl	3401a64c <EpochBlock_IsEpochHybrid>
3401aa2e:	4603      	mov	r3, r0
  if (EpochBlock_IsEpochPureHW(eb) ||
3401aa30:	2b00      	cmp	r3, #0
3401aa32:	d002      	beq.n	3401aa3a <__LL_ATON_RT_ExecStartEpochBlock+0x62>
  {
    __ll_set_aton_owner(nn_instance);
3401aa34:	6838      	ldr	r0, [r7, #0]
3401aa36:	f7ff fe6b 	bl	3401a710 <__ll_set_aton_owner>
  }

  if (!EpochBlock_IsEpochBlob(eb))
3401aa3a:	6878      	ldr	r0, [r7, #4]
3401aa3c:	f7ff fde0 	bl	3401a600 <EpochBlock_IsEpochBlob>
3401aa40:	4603      	mov	r3, r0
3401aa42:	f083 0301 	eor.w	r3, r3, #1
3401aa46:	b2db      	uxtb	r3, r3
3401aa48:	2b00      	cmp	r3, #0
3401aa4a:	d01c      	beq.n	3401aa86 <__LL_ATON_RT_ExecStartEpochBlock+0xae>
  { // standard epoch block handling based on streaming engines
    /* set wait mask(s) in interrupt controller */
    if (EpochBlock_IsEpochPureHW(eb) || EpochBlock_IsEpochInternal(eb))
3401aa4c:	6878      	ldr	r0, [r7, #4]
3401aa4e:	f7ff fdea 	bl	3401a626 <EpochBlock_IsEpochPureHW>
3401aa52:	4603      	mov	r3, r0
3401aa54:	2b00      	cmp	r3, #0
3401aa56:	d105      	bne.n	3401aa64 <__LL_ATON_RT_ExecStartEpochBlock+0x8c>
3401aa58:	6878      	ldr	r0, [r7, #4]
3401aa5a:	f7ff fe0a 	bl	3401a672 <EpochBlock_IsEpochInternal>
3401aa5e:	4603      	mov	r3, r0
3401aa60:	2b00      	cmp	r3, #0
3401aa62:	d014      	beq.n	3401aa8e <__LL_ATON_RT_ExecStartEpochBlock+0xb6>
    {
      LL_ATON_ASSERT(__ll_current_aton_ip_owner == nn_instance);
3401aa64:	4b2e      	ldr	r3, [pc, #184]	@ (3401ab20 <__LL_ATON_RT_ExecStartEpochBlock+0x148>)
3401aa66:	681b      	ldr	r3, [r3, #0]
3401aa68:	683a      	ldr	r2, [r7, #0]
3401aa6a:	429a      	cmp	r2, r3
3401aa6c:	d005      	beq.n	3401aa7a <__LL_ATON_RT_ExecStartEpochBlock+0xa2>
3401aa6e:	4b2d      	ldr	r3, [pc, #180]	@ (3401ab24 <__LL_ATON_RT_ExecStartEpochBlock+0x14c>)
3401aa70:	4a29      	ldr	r2, [pc, #164]	@ (3401ab18 <__LL_ATON_RT_ExecStartEpochBlock+0x140>)
3401aa72:	2178      	movs	r1, #120	@ 0x78
3401aa74:	4829      	ldr	r0, [pc, #164]	@ (3401ab1c <__LL_ATON_RT_ExecStartEpochBlock+0x144>)
3401aa76:	f000 fdbf 	bl	3401b5f8 <__assert_func>
      __LL_ATON_RT_SetWaitMask(eb->wait_mask);
3401aa7a:	687b      	ldr	r3, [r7, #4]
3401aa7c:	68db      	ldr	r3, [r3, #12]
3401aa7e:	4618      	mov	r0, r3
3401aa80:	f7ff fece 	bl	3401a820 <__LL_ATON_RT_SetWaitMask>
3401aa84:	e003      	b.n	3401aa8e <__LL_ATON_RT_ExecStartEpochBlock+0xb6>
  else
  { // epoch blob handling based on epoch controller
#if defined(ATON_EPOCHCTRL_NUM) &&                                                                                     \
    (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC) // Polling mode is not allowed/supported when using the epoch controller
    /* reset wait mask(s) in interrupt controller, but ignore stream engine completion event interrupts */
    __LL_ATON_RT_SetWaitMask(ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0));
3401aa86:	f240 30ff 	movw	r0, #1023	@ 0x3ff
3401aa8a:	f7ff fec9 	bl	3401a820 <__LL_ATON_RT_SetWaitMask>
#endif // ATON_PLAT_HAS_FFLUSH
    LL_ATON_ASSERT(false); // may never happen
#endif // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
  }

  if (eb->start_epoch_block != NULL)
3401aa8e:	687b      	ldr	r3, [r7, #4]
3401aa90:	681b      	ldr	r3, [r3, #0]
3401aa92:	2b00      	cmp	r3, #0
3401aa94:	d003      	beq.n	3401aa9e <__LL_ATON_RT_ExecStartEpochBlock+0xc6>
    else
    {
      eb->start_epoch_block((const void *)eb);
    }
#else
    eb->start_epoch_block((const void *)eb);
3401aa96:	687b      	ldr	r3, [r7, #4]
3401aa98:	681b      	ldr	r3, [r3, #0]
3401aa9a:	6878      	ldr	r0, [r7, #4]
3401aa9c:	4798      	blx	r3
#endif
  }

  if (EpochBlock_IsEpochBlob(eb))
3401aa9e:	6878      	ldr	r0, [r7, #4]
3401aaa0:	f7ff fdae 	bl	3401a600 <EpochBlock_IsEpochBlob>
3401aaa4:	4603      	mov	r3, r0
3401aaa6:	2b00      	cmp	r3, #0
3401aaa8:	d026      	beq.n	3401aaf8 <__LL_ATON_RT_ExecStartEpochBlock+0x120>
  {
#if defined(ATON_EPOCHCTRL_NUM)
    /* configure epoch controller */
    uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
3401aaaa:	6878      	ldr	r0, [r7, #4]
3401aaac:	f7ff fdf4 	bl	3401a698 <EpochBlock_EpochControllerUnit>
3401aab0:	6178      	str	r0, [r7, #20]
    LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3401aab2:	697b      	ldr	r3, [r7, #20]
3401aab4:	2b00      	cmp	r3, #0
3401aab6:	d005      	beq.n	3401aac4 <__LL_ATON_RT_ExecStartEpochBlock+0xec>
3401aab8:	4b1b      	ldr	r3, [pc, #108]	@ (3401ab28 <__LL_ATON_RT_ExecStartEpochBlock+0x150>)
3401aaba:	4a17      	ldr	r2, [pc, #92]	@ (3401ab18 <__LL_ATON_RT_ExecStartEpochBlock+0x140>)
3401aabc:	21a4      	movs	r1, #164	@ 0xa4
3401aabe:	4817      	ldr	r0, [pc, #92]	@ (3401ab1c <__LL_ATON_RT_ExecStartEpochBlock+0x144>)
3401aac0:	f000 fd9a 	bl	3401b5f8 <__assert_func>

    LL_EpochCtrl_InitTypeDef conf;
    conf.stepmode = 0;
3401aac4:	7b3b      	ldrb	r3, [r7, #12]
3401aac6:	f023 0301 	bic.w	r3, r3, #1
3401aaca:	733b      	strb	r3, [r7, #12]
    conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
3401aacc:	6878      	ldr	r0, [r7, #4]
3401aace:	f7ff fe01 	bl	3401a6d4 <EpochBlock_EpochBlobAddr>
3401aad2:	4603      	mov	r3, r0
3401aad4:	60bb      	str	r3, [r7, #8]

    LL_EpochCtrl_Init(ecId, &conf);
3401aad6:	697b      	ldr	r3, [r7, #20]
3401aad8:	f107 0208 	add.w	r2, r7, #8
3401aadc:	4611      	mov	r1, r2
3401aade:	4618      	mov	r0, r3
3401aae0:	f7ff fc66 	bl	3401a3b0 <LL_EpochCtrl_Init>

    /* start/enable epoch controller */
    ATON_ENABLE(EPOCHCTRL, ecId);
3401aae4:	4b11      	ldr	r3, [pc, #68]	@ (3401ab2c <__LL_ATON_RT_ExecStartEpochBlock+0x154>)
3401aae6:	681b      	ldr	r3, [r3, #0]
3401aae8:	613b      	str	r3, [r7, #16]
3401aaea:	693b      	ldr	r3, [r7, #16]
3401aaec:	f043 0301 	orr.w	r3, r3, #1
3401aaf0:	613b      	str	r3, [r7, #16]
3401aaf2:	4a0e      	ldr	r2, [pc, #56]	@ (3401ab2c <__LL_ATON_RT_ExecStartEpochBlock+0x154>)
3401aaf4:	693b      	ldr	r3, [r7, #16]
3401aaf6:	6013      	str	r3, [r2, #0]
#else  // !ATON_EPOCHCTRL_NUM
    LL_ATON_ASSERT(false); // may never happen
#endif // !ATON_EPOCHCTRL_NUM
  }

  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401aaf8:	683b      	ldr	r3, [r7, #0]
3401aafa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401aafc:	2b00      	cmp	r3, #0
3401aafe:	d005      	beq.n	3401ab0c <__LL_ATON_RT_ExecStartEpochBlock+0x134>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance, eb);
3401ab00:	683b      	ldr	r3, [r7, #0]
3401ab02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401ab04:	687a      	ldr	r2, [r7, #4]
3401ab06:	6839      	ldr	r1, [r7, #0]
3401ab08:	2001      	movs	r0, #1
3401ab0a:	4798      	blx	r3
}
3401ab0c:	bf00      	nop
3401ab0e:	3718      	adds	r7, #24
3401ab10:	46bd      	mov	sp, r7
3401ab12:	bd80      	pop	{r7, pc}
3401ab14:	3401f7bc 	.word	0x3401f7bc
3401ab18:	3401ff40 	.word	0x3401ff40
3401ab1c:	3401f7f4 	.word	0x3401f7f4
3401ab20:	340211f4 	.word	0x340211f4
3401ab24:	3401f88c 	.word	0x3401f88c
3401ab28:	3401f8b8 	.word	0x3401f8b8
3401ab2c:	580fe000 	.word	0x580fe000

3401ab30 <__LL_ATON_RT_ExecEndEpochBlock>:

static inline void __LL_ATON_RT_ExecEndEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
                                                  NN_Instance_TypeDef *nn_instance)
{
3401ab30:	b580      	push	{r7, lr}
3401ab32:	b084      	sub	sp, #16
3401ab34:	af00      	add	r7, sp, #0
3401ab36:	6078      	str	r0, [r7, #4]
3401ab38:	6039      	str	r1, [r7, #0]
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401ab3a:	683b      	ldr	r3, [r7, #0]
3401ab3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401ab3e:	2b00      	cmp	r3, #0
3401ab40:	d005      	beq.n	3401ab4e <__LL_ATON_RT_ExecEndEpochBlock+0x1e>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, eb);
3401ab42:	683b      	ldr	r3, [r7, #0]
3401ab44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401ab46:	687a      	ldr	r2, [r7, #4]
3401ab48:	6839      	ldr	r1, [r7, #0]
3401ab4a:	2002      	movs	r0, #2
3401ab4c:	4798      	blx	r3

  if (EpochBlock_IsEpochBlob(eb))
3401ab4e:	6878      	ldr	r0, [r7, #4]
3401ab50:	f7ff fd56 	bl	3401a600 <EpochBlock_IsEpochBlob>
3401ab54:	4603      	mov	r3, r0
3401ab56:	2b00      	cmp	r3, #0
3401ab58:	d033      	beq.n	3401abc2 <__LL_ATON_RT_ExecEndEpochBlock+0x92>
  {
#if defined(ATON_EPOCHCTRL_NUM)
    /* stop/disable epoch controller */
    uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
3401ab5a:	6878      	ldr	r0, [r7, #4]
3401ab5c:	f7ff fd9c 	bl	3401a698 <EpochBlock_EpochControllerUnit>
3401ab60:	60f8      	str	r0, [r7, #12]
    LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3401ab62:	68fb      	ldr	r3, [r7, #12]
3401ab64:	2b00      	cmp	r3, #0
3401ab66:	d005      	beq.n	3401ab74 <__LL_ATON_RT_ExecEndEpochBlock+0x44>
3401ab68:	4b48      	ldr	r3, [pc, #288]	@ (3401ac8c <__LL_ATON_RT_ExecEndEpochBlock+0x15c>)
3401ab6a:	4a49      	ldr	r2, [pc, #292]	@ (3401ac90 <__LL_ATON_RT_ExecEndEpochBlock+0x160>)
3401ab6c:	21c2      	movs	r1, #194	@ 0xc2
3401ab6e:	4849      	ldr	r0, [pc, #292]	@ (3401ac94 <__LL_ATON_RT_ExecEndEpochBlock+0x164>)
3401ab70:	f000 fd42 	bl	3401b5f8 <__assert_func>
    uint32_t t;
    ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
3401ab74:	2300      	movs	r3, #0
3401ab76:	60bb      	str	r3, [r7, #8]
3401ab78:	68bb      	ldr	r3, [r7, #8]
3401ab7a:	f023 0301 	bic.w	r3, r3, #1
3401ab7e:	60bb      	str	r3, [r7, #8]
3401ab80:	68bb      	ldr	r3, [r7, #8]
3401ab82:	f043 0302 	orr.w	r3, r3, #2
3401ab86:	60bb      	str	r3, [r7, #8]
3401ab88:	4a43      	ldr	r2, [pc, #268]	@ (3401ac98 <__LL_ATON_RT_ExecEndEpochBlock+0x168>)
3401ab8a:	68bb      	ldr	r3, [r7, #8]
3401ab8c:	6013      	str	r3, [r2, #0]
3401ab8e:	4b42      	ldr	r3, [pc, #264]	@ (3401ac98 <__LL_ATON_RT_ExecEndEpochBlock+0x168>)
3401ab90:	681b      	ldr	r3, [r3, #0]
3401ab92:	f003 0302 	and.w	r3, r3, #2
3401ab96:	2b00      	cmp	r3, #0
3401ab98:	d1f9      	bne.n	3401ab8e <__LL_ATON_RT_ExecEndEpochBlock+0x5e>
3401ab9a:	2300      	movs	r3, #0
3401ab9c:	60bb      	str	r3, [r7, #8]
3401ab9e:	68bb      	ldr	r3, [r7, #8]
3401aba0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
3401aba4:	60bb      	str	r3, [r7, #8]
3401aba6:	4a3c      	ldr	r2, [pc, #240]	@ (3401ac98 <__LL_ATON_RT_ExecEndEpochBlock+0x168>)
3401aba8:	68bb      	ldr	r3, [r7, #8]
3401abaa:	6013      	str	r3, [r2, #0]
3401abac:	4b3a      	ldr	r3, [pc, #232]	@ (3401ac98 <__LL_ATON_RT_ExecEndEpochBlock+0x168>)
3401abae:	681b      	ldr	r3, [r3, #0]
3401abb0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
3401abb4:	2b00      	cmp	r3, #0
3401abb6:	d1f9      	bne.n	3401abac <__LL_ATON_RT_ExecEndEpochBlock+0x7c>

    /* disable epoch controller clock */
    LL_ATON_DisableClock(ATON_EPOCHCTRL_CLKB_CLK(ecId));
3401abb8:	68fb      	ldr	r3, [r7, #12]
3401abba:	3319      	adds	r3, #25
3401abbc:	4618      	mov	r0, r3
3401abbe:	f7ff fc5d 	bl	3401a47c <LL_ATON_DisableClock>
#else  // !ATON_EPOCHCTRL_NUM
    LL_ATON_ASSERT(false); // may never happen
#endif // !ATON_EPOCHCTRL_NUM
  }

  if (eb->end_epoch_block != NULL)
3401abc2:	687b      	ldr	r3, [r7, #4]
3401abc4:	685b      	ldr	r3, [r3, #4]
3401abc6:	2b00      	cmp	r3, #0
3401abc8:	d003      	beq.n	3401abd2 <__LL_ATON_RT_ExecEndEpochBlock+0xa2>
    else
    {
      eb->end_epoch_block((const void *)eb);
    }
#else
    eb->end_epoch_block((const void *)eb);
3401abca:	687b      	ldr	r3, [r7, #4]
3401abcc:	685b      	ldr	r3, [r3, #4]
3401abce:	6878      	ldr	r0, [r7, #4]
3401abd0:	4798      	blx	r3
#endif
  }

  /* Reset wait mask */
  if (EpochBlock_IsEpochPureHW(eb) ||
3401abd2:	6878      	ldr	r0, [r7, #4]
3401abd4:	f7ff fd27 	bl	3401a626 <EpochBlock_IsEpochPureHW>
3401abd8:	4603      	mov	r3, r0
3401abda:	2b00      	cmp	r3, #0
3401abdc:	d105      	bne.n	3401abea <__LL_ATON_RT_ExecEndEpochBlock+0xba>
      EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch blob is not necessary
3401abde:	6878      	ldr	r0, [r7, #4]
3401abe0:	f7ff fd47 	bl	3401a672 <EpochBlock_IsEpochInternal>
3401abe4:	4603      	mov	r3, r0
  if (EpochBlock_IsEpochPureHW(eb) ||
3401abe6:	2b00      	cmp	r3, #0
3401abe8:	d00d      	beq.n	3401ac06 <__LL_ATON_RT_ExecEndEpochBlock+0xd6>
  {
    LL_ATON_ASSERT(nn_instance == __ll_current_aton_ip_owner);
3401abea:	4b2c      	ldr	r3, [pc, #176]	@ (3401ac9c <__LL_ATON_RT_ExecEndEpochBlock+0x16c>)
3401abec:	681b      	ldr	r3, [r3, #0]
3401abee:	683a      	ldr	r2, [r7, #0]
3401abf0:	429a      	cmp	r2, r3
3401abf2:	d005      	beq.n	3401ac00 <__LL_ATON_RT_ExecEndEpochBlock+0xd0>
3401abf4:	4b2a      	ldr	r3, [pc, #168]	@ (3401aca0 <__LL_ATON_RT_ExecEndEpochBlock+0x170>)
3401abf6:	4a26      	ldr	r2, [pc, #152]	@ (3401ac90 <__LL_ATON_RT_ExecEndEpochBlock+0x160>)
3401abf8:	21e1      	movs	r1, #225	@ 0xe1
3401abfa:	4826      	ldr	r0, [pc, #152]	@ (3401ac94 <__LL_ATON_RT_ExecEndEpochBlock+0x164>)
3401abfc:	f000 fcfc 	bl	3401b5f8 <__assert_func>
    __LL_ATON_RT_SetWaitMask(0);
3401ac00:	2000      	movs	r0, #0
3401ac02:	f7ff fe0d 	bl	3401a820 <__LL_ATON_RT_SetWaitMask>
  }

  /* Release ATON IP unlock in case it's a pure HW epoch */
  if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(eb)) &&
3401ac06:	6878      	ldr	r0, [r7, #4]
3401ac08:	f7ff fd0d 	bl	3401a626 <EpochBlock_IsEpochPureHW>
3401ac0c:	4603      	mov	r3, r0
3401ac0e:	2b00      	cmp	r3, #0
3401ac10:	d113      	bne.n	3401ac3a <__LL_ATON_RT_ExecEndEpochBlock+0x10a>
3401ac12:	6878      	ldr	r0, [r7, #4]
3401ac14:	f7ff fd1a 	bl	3401a64c <EpochBlock_IsEpochHybrid>
3401ac18:	4603      	mov	r3, r0
3401ac1a:	2b00      	cmp	r3, #0
3401ac1c:	d105      	bne.n	3401ac2a <__LL_ATON_RT_ExecEndEpochBlock+0xfa>
3401ac1e:	6878      	ldr	r0, [r7, #4]
3401ac20:	f7ff fd27 	bl	3401a672 <EpochBlock_IsEpochInternal>
3401ac24:	4603      	mov	r3, r0
3401ac26:	2b00      	cmp	r3, #0
3401ac28:	d00a      	beq.n	3401ac40 <__LL_ATON_RT_ExecEndEpochBlock+0x110>
                                       (nn_instance->exec_state.saved_current_epoch_block == NULL) &&
3401ac2a:	683b      	ldr	r3, [r7, #0]
3401ac2c:	691b      	ldr	r3, [r3, #16]
  if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(eb)) &&
3401ac2e:	2b00      	cmp	r3, #0
3401ac30:	d106      	bne.n	3401ac40 <__LL_ATON_RT_ExecEndEpochBlock+0x110>
                                       (nn_instance->exec_state.next_epoch_block ==
3401ac32:	683b      	ldr	r3, [r7, #0]
3401ac34:	68db      	ldr	r3, [r3, #12]
                                       (nn_instance->exec_state.saved_current_epoch_block == NULL) &&
3401ac36:	2b00      	cmp	r3, #0
3401ac38:	d102      	bne.n	3401ac40 <__LL_ATON_RT_ExecEndEpochBlock+0x110>
                                        NULL))) /* hybrid has finished after that last part has been executed in SW */
  {
    __ll_clear_aton_owner(nn_instance);
3401ac3a:	6838      	ldr	r0, [r7, #0]
3401ac3c:	f7ff fda0 	bl	3401a780 <__ll_clear_aton_owner>
  }
  LL_ATON_ASSERT(EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpochHybrid(eb) ||
3401ac40:	6878      	ldr	r0, [r7, #4]
3401ac42:	f7ff fd16 	bl	3401a672 <EpochBlock_IsEpochInternal>
3401ac46:	4603      	mov	r3, r0
3401ac48:	2b00      	cmp	r3, #0
3401ac4a:	d110      	bne.n	3401ac6e <__LL_ATON_RT_ExecEndEpochBlock+0x13e>
3401ac4c:	6878      	ldr	r0, [r7, #4]
3401ac4e:	f7ff fcfd 	bl	3401a64c <EpochBlock_IsEpochHybrid>
3401ac52:	4603      	mov	r3, r0
3401ac54:	2b00      	cmp	r3, #0
3401ac56:	d10a      	bne.n	3401ac6e <__LL_ATON_RT_ExecEndEpochBlock+0x13e>
3401ac58:	4b10      	ldr	r3, [pc, #64]	@ (3401ac9c <__LL_ATON_RT_ExecEndEpochBlock+0x16c>)
3401ac5a:	681b      	ldr	r3, [r3, #0]
3401ac5c:	683a      	ldr	r2, [r7, #0]
3401ac5e:	429a      	cmp	r2, r3
3401ac60:	d105      	bne.n	3401ac6e <__LL_ATON_RT_ExecEndEpochBlock+0x13e>
3401ac62:	4b10      	ldr	r3, [pc, #64]	@ (3401aca4 <__LL_ATON_RT_ExecEndEpochBlock+0x174>)
3401ac64:	4a0a      	ldr	r2, [pc, #40]	@ (3401ac90 <__LL_ATON_RT_ExecEndEpochBlock+0x160>)
3401ac66:	21ed      	movs	r1, #237	@ 0xed
3401ac68:	480a      	ldr	r0, [pc, #40]	@ (3401ac94 <__LL_ATON_RT_ExecEndEpochBlock+0x164>)
3401ac6a:	f000 fcc5 	bl	3401b5f8 <__assert_func>
                 (__ll_current_aton_ip_owner != nn_instance));

  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401ac6e:	683b      	ldr	r3, [r7, #0]
3401ac70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401ac72:	2b00      	cmp	r3, #0
3401ac74:	d005      	beq.n	3401ac82 <__LL_ATON_RT_ExecEndEpochBlock+0x152>
  {
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_END, nn_instance, eb);
3401ac76:	683b      	ldr	r3, [r7, #0]
3401ac78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401ac7a:	687a      	ldr	r2, [r7, #4]
3401ac7c:	6839      	ldr	r1, [r7, #0]
3401ac7e:	2003      	movs	r0, #3
3401ac80:	4798      	blx	r3
  }
}
3401ac82:	bf00      	nop
3401ac84:	3710      	adds	r7, #16
3401ac86:	46bd      	mov	sp, r7
3401ac88:	bd80      	pop	{r7, pc}
3401ac8a:	bf00      	nop
3401ac8c:	3401f8b8 	.word	0x3401f8b8
3401ac90:	3401fff0 	.word	0x3401fff0
3401ac94:	3401f7f4 	.word	0x3401f7f4
3401ac98:	580fe000 	.word	0x580fe000
3401ac9c:	340211f4 	.word	0x340211f4
3401aca0:	3401f8c4 	.word	0x3401f8c4
3401aca4:	3401f8f0 	.word	0x3401f8f0

3401aca8 <__LL_ATON_RT_DetermineNextEpochBlock>:

static void __LL_ATON_RT_DetermineNextEpochBlock(NN_Instance_TypeDef *nn_instance)
{
3401aca8:	b580      	push	{r7, lr}
3401acaa:	b082      	sub	sp, #8
3401acac:	af00      	add	r7, sp, #0
3401acae:	6078      	str	r0, [r7, #4]
  LL_ATON_ASSERT(nn_instance != NULL);
3401acb0:	687b      	ldr	r3, [r7, #4]
3401acb2:	2b00      	cmp	r3, #0
3401acb4:	d105      	bne.n	3401acc2 <__LL_ATON_RT_DetermineNextEpochBlock+0x1a>
3401acb6:	4b26      	ldr	r3, [pc, #152]	@ (3401ad50 <__LL_ATON_RT_DetermineNextEpochBlock+0xa8>)
3401acb8:	4a26      	ldr	r2, [pc, #152]	@ (3401ad54 <__LL_ATON_RT_DetermineNextEpochBlock+0xac>)
3401acba:	21f8      	movs	r1, #248	@ 0xf8
3401acbc:	4826      	ldr	r0, [pc, #152]	@ (3401ad58 <__LL_ATON_RT_DetermineNextEpochBlock+0xb0>)
3401acbe:	f000 fc9b 	bl	3401b5f8 <__assert_func>
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
3401acc2:	687b      	ldr	r3, [r7, #4]
3401acc4:	69db      	ldr	r3, [r3, #28]
3401acc6:	2b00      	cmp	r3, #0
3401acc8:	d005      	beq.n	3401acd6 <__LL_ATON_RT_DetermineNextEpochBlock+0x2e>
3401acca:	4b24      	ldr	r3, [pc, #144]	@ (3401ad5c <__LL_ATON_RT_DetermineNextEpochBlock+0xb4>)
3401accc:	4a21      	ldr	r2, [pc, #132]	@ (3401ad54 <__LL_ATON_RT_DetermineNextEpochBlock+0xac>)
3401acce:	21fa      	movs	r1, #250	@ 0xfa
3401acd0:	4821      	ldr	r0, [pc, #132]	@ (3401ad58 <__LL_ATON_RT_DetermineNextEpochBlock+0xb0>)
3401acd2:	f000 fc91 	bl	3401b5f8 <__assert_func>
                 0x0); // with the removal of parallel SW/HW epochs execution all triggered events must have been
                       // cleared at this point in time!
#endif                 // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

  /* Determine if there is a new inserted epoch block array */
  if ((nn_instance->exec_state.next_epoch_block != NULL))
3401acd6:	687b      	ldr	r3, [r7, #4]
3401acd8:	68db      	ldr	r3, [r3, #12]
3401acda:	2b00      	cmp	r3, #0
3401acdc:	d02a      	beq.n	3401ad34 <__LL_ATON_RT_DetermineNextEpochBlock+0x8c>
  {
    LL_ATON_ASSERT(nn_instance->exec_state.saved_current_epoch_block == NULL);
3401acde:	687b      	ldr	r3, [r7, #4]
3401ace0:	691b      	ldr	r3, [r3, #16]
3401ace2:	2b00      	cmp	r3, #0
3401ace4:	d006      	beq.n	3401acf4 <__LL_ATON_RT_DetermineNextEpochBlock+0x4c>
3401ace6:	4b1e      	ldr	r3, [pc, #120]	@ (3401ad60 <__LL_ATON_RT_DetermineNextEpochBlock+0xb8>)
3401ace8:	4a1a      	ldr	r2, [pc, #104]	@ (3401ad54 <__LL_ATON_RT_DetermineNextEpochBlock+0xac>)
3401acea:	f44f 7181 	mov.w	r1, #258	@ 0x102
3401acee:	481a      	ldr	r0, [pc, #104]	@ (3401ad58 <__LL_ATON_RT_DetermineNextEpochBlock+0xb0>)
3401acf0:	f000 fc82 	bl	3401b5f8 <__assert_func>

    /* save current context */
    nn_instance->exec_state.saved_current_epoch_block = nn_instance->exec_state.current_epoch_block;
3401acf4:	687b      	ldr	r3, [r7, #4]
3401acf6:	685a      	ldr	r2, [r3, #4]
3401acf8:	687b      	ldr	r3, [r7, #4]
3401acfa:	611a      	str	r2, [r3, #16]
    nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
3401acfc:	687b      	ldr	r3, [r7, #4]
3401acfe:	689a      	ldr	r2, [r3, #8]
3401ad00:	687b      	ldr	r3, [r7, #4]
3401ad02:	615a      	str	r2, [r3, #20]
#ifndef NDEBUG
    nn_instance->exec_state.saved_nr_of_epoch_blocks = nn_instance->exec_state.nr_of_epoch_blocks;
3401ad04:	687b      	ldr	r3, [r7, #4]
3401ad06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3401ad08:	687b      	ldr	r3, [r7, #4]
3401ad0a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif

    /* set new context */
    nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.next_epoch_block;
3401ad0c:	687b      	ldr	r3, [r7, #4]
3401ad0e:	68da      	ldr	r2, [r3, #12]
3401ad10:	687b      	ldr	r3, [r7, #4]
3401ad12:	605a      	str	r2, [r3, #4]
    nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
3401ad14:	687b      	ldr	r3, [r7, #4]
3401ad16:	68da      	ldr	r2, [r3, #12]
3401ad18:	687b      	ldr	r3, [r7, #4]
3401ad1a:	609a      	str	r2, [r3, #8]
#ifndef NDEBUG
    nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.first_epoch_block);
3401ad1c:	687b      	ldr	r3, [r7, #4]
3401ad1e:	689b      	ldr	r3, [r3, #8]
3401ad20:	4618      	mov	r0, r3
3401ad22:	f7ff fe38 	bl	3401a996 <__LL_ATON_RT_CntEpochBlocks>
3401ad26:	4602      	mov	r2, r0
3401ad28:	687b      	ldr	r3, [r7, #4]
3401ad2a:	625a      	str	r2, [r3, #36]	@ 0x24
#endif

    /* reset next epoch block */
    nn_instance->exec_state.next_epoch_block = NULL;
3401ad2c:	687b      	ldr	r3, [r7, #4]
3401ad2e:	2200      	movs	r2, #0
3401ad30:	60da      	str	r2, [r3, #12]
3401ad32:	e005      	b.n	3401ad40 <__LL_ATON_RT_DetermineNextEpochBlock+0x98>
  }
  else
  {
    nn_instance->exec_state.current_epoch_block++;
3401ad34:	687b      	ldr	r3, [r7, #4]
3401ad36:	685b      	ldr	r3, [r3, #4]
3401ad38:	f103 0214 	add.w	r2, r3, #20
3401ad3c:	687b      	ldr	r3, [r7, #4]
3401ad3e:	605a      	str	r2, [r3, #4]
  }

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  nn_instance->exec_state.current_epoch_block_started = false;
3401ad40:	687b      	ldr	r3, [r7, #4]
3401ad42:	2200      	movs	r2, #0
3401ad44:	f883 2020 	strb.w	r2, [r3, #32]
#endif
}
3401ad48:	bf00      	nop
3401ad4a:	3708      	adds	r7, #8
3401ad4c:	46bd      	mov	sp, r7
3401ad4e:	bd80      	pop	{r7, pc}
3401ad50:	3401f640 	.word	0x3401f640
3401ad54:	3401fea4 	.word	0x3401fea4
3401ad58:	3401f7f4 	.word	0x3401f7f4
3401ad5c:	3401f65c 	.word	0x3401f65c
3401ad60:	3401f960 	.word	0x3401f960

3401ad64 <__LL_ATON_RT_GetWaitMask>:

static inline uint32_t __LL_ATON_RT_GetWaitMask(const LL_ATON_RT_EpochBlockItem_t *eb)
{
3401ad64:	b580      	push	{r7, lr}
3401ad66:	b082      	sub	sp, #8
3401ad68:	af00      	add	r7, sp, #0
3401ad6a:	6078      	str	r0, [r7, #4]
  if (EpochBlock_IsEpochBlob(eb))
3401ad6c:	6878      	ldr	r0, [r7, #4]
3401ad6e:	f7ff fc47 	bl	3401a600 <EpochBlock_IsEpochBlob>
3401ad72:	4603      	mov	r3, r0
3401ad74:	2b00      	cmp	r3, #0
3401ad76:	d007      	beq.n	3401ad88 <__LL_ATON_RT_GetWaitMask+0x24>
  {
    // in case of epoch blob `wait_mask` contains unit number of epoch controller to use
    return (1 << EpochBlock_EpochControllerUnit(eb));
3401ad78:	6878      	ldr	r0, [r7, #4]
3401ad7a:	f7ff fc8d 	bl	3401a698 <EpochBlock_EpochControllerUnit>
3401ad7e:	4603      	mov	r3, r0
3401ad80:	2201      	movs	r2, #1
3401ad82:	fa02 f303 	lsl.w	r3, r2, r3
3401ad86:	e001      	b.n	3401ad8c <__LL_ATON_RT_GetWaitMask+0x28>
  }
  else
  {
    return eb->wait_mask; // in case of "normal" epoch block `wait_mask` contains bitmask of (output) stream engines to
3401ad88:	687b      	ldr	r3, [r7, #4]
3401ad8a:	68db      	ldr	r3, [r3, #12]
                          // wait for
  }
}
3401ad8c:	4618      	mov	r0, r3
3401ad8e:	3708      	adds	r7, #8
3401ad90:	46bd      	mov	sp, r7
3401ad92:	bd80      	pop	{r7, pc}

3401ad94 <__LL_ATON_RT_Init_Network>:

static inline void __LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
{
3401ad94:	b580      	push	{r7, lr}
3401ad96:	b084      	sub	sp, #16
3401ad98:	af00      	add	r7, sp, #0
3401ad9a:	6078      	str	r0, [r7, #4]
  /** Exit if `nn_instance` is equal to NULL **/
  if (nn_instance == NULL)
3401ad9c:	687b      	ldr	r3, [r7, #4]
3401ad9e:	2b00      	cmp	r3, #0
3401ada0:	d037      	beq.n	3401ae12 <__LL_ATON_RT_Init_Network+0x7e>
  {
    return;
  }

  /** Exit if `nn_instance->network` is equal to NULL **/
  if (nn_instance->network == NULL)
3401ada2:	687b      	ldr	r3, [r7, #4]
3401ada4:	681b      	ldr	r3, [r3, #0]
3401ada6:	2b00      	cmp	r3, #0
3401ada8:	d035      	beq.n	3401ae16 <__LL_ATON_RT_Init_Network+0x82>
  else
  {
    eb_list = nn_instance->network->epoch_block_items();
  }
#else
  const LL_ATON_RT_EpochBlockItem_t *eb_list = nn_instance->network->epoch_block_items();
3401adaa:	687b      	ldr	r3, [r7, #4]
3401adac:	681b      	ldr	r3, [r3, #0]
3401adae:	69db      	ldr	r3, [r3, #28]
3401adb0:	4798      	blx	r3
3401adb2:	60f8      	str	r0, [r7, #12]
#endif
  nn_instance->exec_state.current_epoch_block = eb_list;
3401adb4:	687b      	ldr	r3, [r7, #4]
3401adb6:	68fa      	ldr	r2, [r7, #12]
3401adb8:	605a      	str	r2, [r3, #4]
  nn_instance->exec_state.first_epoch_block = eb_list;
3401adba:	687b      	ldr	r3, [r7, #4]
3401adbc:	68fa      	ldr	r2, [r7, #12]
3401adbe:	609a      	str	r2, [r3, #8]
  nn_instance->exec_state.next_epoch_block = NULL;
3401adc0:	687b      	ldr	r3, [r7, #4]
3401adc2:	2200      	movs	r2, #0
3401adc4:	60da      	str	r2, [r3, #12]

  /* set saved context */
  nn_instance->exec_state.saved_current_epoch_block = NULL;
3401adc6:	687b      	ldr	r3, [r7, #4]
3401adc8:	2200      	movs	r2, #0
3401adca:	611a      	str	r2, [r3, #16]
  nn_instance->exec_state.saved_first_epoch_block = NULL;
3401adcc:	687b      	ldr	r3, [r7, #4]
3401adce:	2200      	movs	r2, #0
3401add0:	615a      	str	r2, [r3, #20]
#ifndef NDEBUG
  nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.current_epoch_block);
3401add2:	687b      	ldr	r3, [r7, #4]
3401add4:	685b      	ldr	r3, [r3, #4]
3401add6:	4618      	mov	r0, r3
3401add8:	f7ff fddd 	bl	3401a996 <__LL_ATON_RT_CntEpochBlocks>
3401addc:	4602      	mov	r2, r0
3401adde:	687b      	ldr	r3, [r7, #4]
3401ade0:	625a      	str	r2, [r3, #36]	@ 0x24
  nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3401ade2:	687b      	ldr	r3, [r7, #4]
3401ade4:	2200      	movs	r2, #0
3401ade6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif

  /* set information about running inference */
  nn_instance->exec_state.inference_started = false;
3401ade8:	687b      	ldr	r3, [r7, #4]
3401adea:	2200      	movs	r2, #0
3401adec:	761a      	strb	r2, [r3, #24]

  /* set asynchronous status variables */
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  nn_instance->exec_state.triggered_events = 0x0;
3401adee:	687b      	ldr	r3, [r7, #4]
3401adf0:	2200      	movs	r2, #0
3401adf2:	61da      	str	r2, [r3, #28]
  nn_instance->exec_state.current_epoch_block_started = false;
3401adf4:	687b      	ldr	r3, [r7, #4]
3401adf6:	2200      	movs	r2, #0
3401adf8:	f883 2020 	strb.w	r2, [r3, #32]
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

  /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_Init` and network instance **/
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401adfc:	687b      	ldr	r3, [r7, #4]
3401adfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401ae00:	2b00      	cmp	r3, #0
3401ae02:	d009      	beq.n	3401ae18 <__LL_ATON_RT_Init_Network+0x84>
  {
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_Init, nn_instance, NULL);
3401ae04:	687b      	ldr	r3, [r7, #4]
3401ae06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401ae08:	2200      	movs	r2, #0
3401ae0a:	6879      	ldr	r1, [r7, #4]
3401ae0c:	2004      	movs	r0, #4
3401ae0e:	4798      	blx	r3
3401ae10:	e002      	b.n	3401ae18 <__LL_ATON_RT_Init_Network+0x84>
    return;
3401ae12:	bf00      	nop
3401ae14:	e000      	b.n	3401ae18 <__LL_ATON_RT_Init_Network+0x84>
    return;
3401ae16:	bf00      	nop
  }
}
3401ae18:	3710      	adds	r7, #16
3401ae1a:	46bd      	mov	sp, r7
3401ae1c:	bd80      	pop	{r7, pc}
	...

3401ae20 <LL_ATON_RT_Init_Network>:
/**
 * @brief Initialize a network instance
 * @param nn_instance Pointer to network instance to initialize
 */
void LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
{
3401ae20:	b580      	push	{r7, lr}
3401ae22:	b084      	sub	sp, #16
3401ae24:	af00      	add	r7, sp, #0
3401ae26:	6078      	str	r0, [r7, #4]
  /** Exit if `nn_instance` is equal to NULL **/
  if (nn_instance == NULL)
3401ae28:	687b      	ldr	r3, [r7, #4]
3401ae2a:	2b00      	cmp	r3, #0
3401ae2c:	d023      	beq.n	3401ae76 <LL_ATON_RT_Init_Network+0x56>
  {
    return;
  }

  /** Exit if `nn_instance->network` is equal to NULL **/
  if (nn_instance->network == NULL)
3401ae2e:	687b      	ldr	r3, [r7, #4]
3401ae30:	681b      	ldr	r3, [r3, #0]
3401ae32:	2b00      	cmp	r3, #0
3401ae34:	d021      	beq.n	3401ae7a <LL_ATON_RT_Init_Network+0x5a>
  {
    LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
    ret = nn_instance->network->ec_network_init();
  }
#else
  LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
3401ae36:	687b      	ldr	r3, [r7, #4]
3401ae38:	681b      	ldr	r3, [r3, #0]
3401ae3a:	685b      	ldr	r3, [r3, #4]
3401ae3c:	2b00      	cmp	r3, #0
3401ae3e:	d106      	bne.n	3401ae4e <LL_ATON_RT_Init_Network+0x2e>
3401ae40:	4b10      	ldr	r3, [pc, #64]	@ (3401ae84 <LL_ATON_RT_Init_Network+0x64>)
3401ae42:	4a11      	ldr	r2, [pc, #68]	@ (3401ae88 <LL_ATON_RT_Init_Network+0x68>)
3401ae44:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
3401ae48:	4810      	ldr	r0, [pc, #64]	@ (3401ae8c <LL_ATON_RT_Init_Network+0x6c>)
3401ae4a:	f000 fbd5 	bl	3401b5f8 <__assert_func>
  bool ret = nn_instance->network->ec_network_init();
3401ae4e:	687b      	ldr	r3, [r7, #4]
3401ae50:	681b      	ldr	r3, [r3, #0]
3401ae52:	685b      	ldr	r3, [r3, #4]
3401ae54:	4798      	blx	r3
3401ae56:	4603      	mov	r3, r0
3401ae58:	73fb      	strb	r3, [r7, #15]
#endif
  LL_ATON_ASSERT(ret == true);
3401ae5a:	7bfb      	ldrb	r3, [r7, #15]
3401ae5c:	2b01      	cmp	r3, #1
3401ae5e:	d006      	beq.n	3401ae6e <LL_ATON_RT_Init_Network+0x4e>
3401ae60:	4b0b      	ldr	r3, [pc, #44]	@ (3401ae90 <LL_ATON_RT_Init_Network+0x70>)
3401ae62:	4a09      	ldr	r2, [pc, #36]	@ (3401ae88 <LL_ATON_RT_Init_Network+0x68>)
3401ae64:	f240 11a9 	movw	r1, #425	@ 0x1a9
3401ae68:	4808      	ldr	r0, [pc, #32]	@ (3401ae8c <LL_ATON_RT_Init_Network+0x6c>)
3401ae6a:	f000 fbc5 	bl	3401b5f8 <__assert_func>
  LL_ATON_LIB_UNUSED(ret);

  /* Call actual network instance initialization */
  __LL_ATON_RT_Init_Network(nn_instance);
3401ae6e:	6878      	ldr	r0, [r7, #4]
3401ae70:	f7ff ff90 	bl	3401ad94 <__LL_ATON_RT_Init_Network>
3401ae74:	e002      	b.n	3401ae7c <LL_ATON_RT_Init_Network+0x5c>
    return;
3401ae76:	bf00      	nop
3401ae78:	e000      	b.n	3401ae7c <LL_ATON_RT_Init_Network+0x5c>
    return;
3401ae7a:	bf00      	nop
}
3401ae7c:	3710      	adds	r7, #16
3401ae7e:	46bd      	mov	sp, r7
3401ae80:	bd80      	pop	{r7, pc}
3401ae82:	bf00      	nop
3401ae84:	3401f9a4 	.word	0x3401f9a4
3401ae88:	3401fecc 	.word	0x3401fecc
3401ae8c:	3401f7f4 	.word	0x3401f7f4
3401ae90:	3401f9dc 	.word	0x3401f9dc

3401ae94 <LL_ATON_RT_DeInit_Network>:
/**
 * @brief De-initialize a network instance
 * @param nn_instance Pointer to network instance to de-initialize
 */
void LL_ATON_RT_DeInit_Network(NN_Instance_TypeDef *nn_instance)
{
3401ae94:	b580      	push	{r7, lr}
3401ae96:	b084      	sub	sp, #16
3401ae98:	af00      	add	r7, sp, #0
3401ae9a:	6078      	str	r0, [r7, #4]
  /** Exit if `nn_instance` is equal to NULL **/
  if (nn_instance == NULL)
3401ae9c:	687b      	ldr	r3, [r7, #4]
3401ae9e:	2b00      	cmp	r3, #0
3401aea0:	d030      	beq.n	3401af04 <LL_ATON_RT_DeInit_Network+0x70>
  {
    return;
  }

  /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_DeInit` and network instance **/
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401aea2:	687b      	ldr	r3, [r7, #4]
3401aea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401aea6:	2b00      	cmp	r3, #0
3401aea8:	d005      	beq.n	3401aeb6 <LL_ATON_RT_DeInit_Network+0x22>
  {
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_DeInit, nn_instance, NULL);
3401aeaa:	687b      	ldr	r3, [r7, #4]
3401aeac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401aeae:	2200      	movs	r2, #0
3401aeb0:	6879      	ldr	r1, [r7, #4]
3401aeb2:	2005      	movs	r0, #5
3401aeb4:	4798      	blx	r3
  }

  /** Re-set ATON IP owner */
  if (nn_instance == __ll_current_aton_ip_owner)
3401aeb6:	4b15      	ldr	r3, [pc, #84]	@ (3401af0c <LL_ATON_RT_DeInit_Network+0x78>)
3401aeb8:	681b      	ldr	r3, [r3, #0]
3401aeba:	687a      	ldr	r2, [r7, #4]
3401aebc:	429a      	cmp	r2, r3
3401aebe:	d102      	bne.n	3401aec6 <LL_ATON_RT_DeInit_Network+0x32>
  { // In case this function gets called while an ATON lib internal EpochBlock (used to implement hybrid epochs) is
    // under execution we might still be owner of the ATON IP
    __ll_clear_aton_owner(nn_instance);
3401aec0:	6878      	ldr	r0, [r7, #4]
3401aec2:	f7ff fc5d 	bl	3401a780 <__ll_clear_aton_owner>
  }

  /** De-initialize static variables **/
  /* re-set context */
  const LL_ATON_RT_EpochBlockItem_t *eb_list = NULL;
3401aec6:	2300      	movs	r3, #0
3401aec8:	60fb      	str	r3, [r7, #12]
  nn_instance->exec_state.current_epoch_block = eb_list;
3401aeca:	687b      	ldr	r3, [r7, #4]
3401aecc:	68fa      	ldr	r2, [r7, #12]
3401aece:	605a      	str	r2, [r3, #4]
  nn_instance->exec_state.first_epoch_block = eb_list;
3401aed0:	687b      	ldr	r3, [r7, #4]
3401aed2:	68fa      	ldr	r2, [r7, #12]
3401aed4:	609a      	str	r2, [r3, #8]
  nn_instance->exec_state.next_epoch_block = NULL;
3401aed6:	687b      	ldr	r3, [r7, #4]
3401aed8:	2200      	movs	r2, #0
3401aeda:	60da      	str	r2, [r3, #12]

  /* re-set saved context */
  nn_instance->exec_state.saved_current_epoch_block = NULL;
3401aedc:	687b      	ldr	r3, [r7, #4]
3401aede:	2200      	movs	r2, #0
3401aee0:	611a      	str	r2, [r3, #16]
  nn_instance->exec_state.saved_first_epoch_block = NULL;
3401aee2:	687b      	ldr	r3, [r7, #4]
3401aee4:	2200      	movs	r2, #0
3401aee6:	615a      	str	r2, [r3, #20]
#ifndef NDEBUG
  nn_instance->exec_state.nr_of_epoch_blocks = 0;
3401aee8:	687b      	ldr	r3, [r7, #4]
3401aeea:	2200      	movs	r2, #0
3401aeec:	625a      	str	r2, [r3, #36]	@ 0x24
  nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3401aeee:	687b      	ldr	r3, [r7, #4]
3401aef0:	2200      	movs	r2, #0
3401aef2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* intentional do not re-set information about running inference `nn_instance->exec_state.inference_started` */

  /* re-set asynchronous status variables */
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  nn_instance->exec_state.triggered_events = 0x0;
3401aef4:	687b      	ldr	r3, [r7, #4]
3401aef6:	2200      	movs	r2, #0
3401aef8:	61da      	str	r2, [r3, #28]
  nn_instance->exec_state.current_epoch_block_started = false;
3401aefa:	687b      	ldr	r3, [r7, #4]
3401aefc:	2200      	movs	r2, #0
3401aefe:	f883 2020 	strb.w	r2, [r3, #32]
3401af02:	e000      	b.n	3401af06 <LL_ATON_RT_DeInit_Network+0x72>
    return;
3401af04:	bf00      	nop
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
}
3401af06:	3710      	adds	r7, #16
3401af08:	46bd      	mov	sp, r7
3401af0a:	bd80      	pop	{r7, pc}
3401af0c:	340211f4 	.word	0x340211f4

3401af10 <LL_ATON_RT_RuntimeInit>:

/**
 * @brief Initialize the ATON runtime
 */
void LL_ATON_RT_RuntimeInit(void)
{
3401af10:	b580      	push	{r7, lr}
3401af12:	b082      	sub	sp, #8
3401af14:	af00      	add	r7, sp, #0
  /** Initialize ATON IPs **/
  LL_ATON_Init();
3401af16:	f7fd f983 	bl	34018220 <LL_ATON_Init>
  /** Initialize IRQ Context **/
  {
    uint32_t t;

    /* Disable & Clear interrupt controller */
    ATON_DISABLE_CLR_CONFCLR(INTCTRL, 0);
3401af1a:	2300      	movs	r3, #0
3401af1c:	607b      	str	r3, [r7, #4]
3401af1e:	687b      	ldr	r3, [r7, #4]
3401af20:	f023 0301 	bic.w	r3, r3, #1
3401af24:	607b      	str	r3, [r7, #4]
3401af26:	687b      	ldr	r3, [r7, #4]
3401af28:	f043 0302 	orr.w	r3, r3, #2
3401af2c:	607b      	str	r3, [r7, #4]
3401af2e:	4a22      	ldr	r2, [pc, #136]	@ (3401afb8 <LL_ATON_RT_RuntimeInit+0xa8>)
3401af30:	687b      	ldr	r3, [r7, #4]
3401af32:	6013      	str	r3, [r2, #0]
3401af34:	4b20      	ldr	r3, [pc, #128]	@ (3401afb8 <LL_ATON_RT_RuntimeInit+0xa8>)
3401af36:	681b      	ldr	r3, [r3, #0]
3401af38:	f003 0302 	and.w	r3, r3, #2
3401af3c:	2b00      	cmp	r3, #0
3401af3e:	d1f9      	bne.n	3401af34 <LL_ATON_RT_RuntimeInit+0x24>
3401af40:	2300      	movs	r3, #0
3401af42:	607b      	str	r3, [r7, #4]
3401af44:	687b      	ldr	r3, [r7, #4]
3401af46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
3401af4a:	607b      	str	r3, [r7, #4]
3401af4c:	4a1a      	ldr	r2, [pc, #104]	@ (3401afb8 <LL_ATON_RT_RuntimeInit+0xa8>)
3401af4e:	687b      	ldr	r3, [r7, #4]
3401af50:	6013      	str	r3, [r2, #0]
3401af52:	4b19      	ldr	r3, [pc, #100]	@ (3401afb8 <LL_ATON_RT_RuntimeInit+0xa8>)
3401af54:	681b      	ldr	r3, [r3, #0]
3401af56:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
3401af5a:	2b00      	cmp	r3, #0
3401af5c:	d1f9      	bne.n	3401af52 <LL_ATON_RT_RuntimeInit+0x42>

    /* Preset Interrupt Controller masks */
    ATON_INTCTRL_STD_INTORMSK_SET(ATON_STRENG_INT_MASK(
3401af5e:	4b17      	ldr	r3, [pc, #92]	@ (3401afbc <LL_ATON_RT_RuntimeInit+0xac>)
3401af60:	f240 32ff 	movw	r2, #1023	@ 0x3ff
3401af64:	601a      	str	r2, [r3, #0]
        ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all other events & errors
    ATON_INTCTRL_STD_INTANDMSK_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
3401af66:	4b16      	ldr	r3, [pc, #88]	@ (3401afc0 <LL_ATON_RT_RuntimeInit+0xb0>)
3401af68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
3401af6c:	601a      	str	r2, [r3, #0]
    ATON_INTCTRL_STD_INTORMSK_H_SET(0);           // OR-mask: enable all events & errors
    ATON_INTCTRL_STD_INTANDMSK_H_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
#endif

    /* Enable Interrupt Controller (again) */
    ATON_ENABLE(INTCTRL, 0);
3401af6e:	4b12      	ldr	r3, [pc, #72]	@ (3401afb8 <LL_ATON_RT_RuntimeInit+0xa8>)
3401af70:	681b      	ldr	r3, [r3, #0]
3401af72:	603b      	str	r3, [r7, #0]
3401af74:	683b      	ldr	r3, [r7, #0]
3401af76:	f043 0301 	orr.w	r3, r3, #1
3401af7a:	603b      	str	r3, [r7, #0]
3401af7c:	4a0e      	ldr	r2, [pc, #56]	@ (3401afb8 <LL_ATON_RT_RuntimeInit+0xa8>)
3401af7e:	683b      	ldr	r3, [r7, #0]
3401af80:	6013      	str	r3, [r2, #0]

  /** Initialize OSAL layer **/
  LL_ATON_OSAL_INIT();

  /** Disable all four ATON interrupts **/
  LL_ATON_DISABLE_ALL_IRQs();
3401af82:	2035      	movs	r0, #53	@ 0x35
3401af84:	f7ff faf2 	bl	3401a56c <__NVIC_DisableIRQ>
3401af88:	2036      	movs	r0, #54	@ 0x36
3401af8a:	f7ff faef 	bl	3401a56c <__NVIC_DisableIRQ>
3401af8e:	2037      	movs	r0, #55	@ 0x37
3401af90:	f7ff faec 	bl	3401a56c <__NVIC_DisableIRQ>
3401af94:	2038      	movs	r0, #56	@ 0x38
3401af96:	f7ff fae9 	bl	3401a56c <__NVIC_DisableIRQ>

  /** Install IRQ handler **/
  LL_ATON_OSAL_INSTALL_IRQ(ATON_STD_IRQ_LINE, ATON_STD_IRQHandler);

  /** Enable ATON `ATON_STD_IRQ_LINE` interrupt **/
  LL_ATON_OSAL_ENABLE_IRQ(ATON_STD_IRQ_LINE);
3401af9a:	2035      	movs	r0, #53	@ 0x35
3401af9c:	f7ff fac8 	bl	3401a530 <__NVIC_EnableIRQ>

  /** After having initialized ATON call callback (which among others might initialize further subsystems) */
  if (ll_aton_init_deinit_trace)
3401afa0:	4b08      	ldr	r3, [pc, #32]	@ (3401afc4 <LL_ATON_RT_RuntimeInit+0xb4>)
3401afa2:	681b      	ldr	r3, [r3, #0]
3401afa4:	2b00      	cmp	r3, #0
3401afa6:	d003      	beq.n	3401afb0 <LL_ATON_RT_RuntimeInit+0xa0>
    ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
3401afa8:	4b06      	ldr	r3, [pc, #24]	@ (3401afc4 <LL_ATON_RT_RuntimeInit+0xb4>)
3401afaa:	681b      	ldr	r3, [r3, #0]
3401afac:	2006      	movs	r0, #6
3401afae:	4798      	blx	r3
}
3401afb0:	bf00      	nop
3401afb2:	3708      	adds	r7, #8
3401afb4:	46bd      	mov	sp, r7
3401afb6:	bd80      	pop	{r7, pc}
3401afb8:	580e1000 	.word	0x580e1000
3401afbc:	580e1014 	.word	0x580e1014
3401afc0:	580e1024 	.word	0x580e1024
3401afc4:	340211fc 	.word	0x340211fc

3401afc8 <LL_ATON_RT_RuntimeDeInit>:
 * @brief De-initialize the ATON runtime
 * @param nn_instance Pointer to network instance to de-initialize (optional - i.e. may be `NULL`, see
 * `LL_ATON_RT_DeInit_Network()`)
 */
void LL_ATON_RT_RuntimeDeInit(void)
{
3401afc8:	b580      	push	{r7, lr}
3401afca:	af00      	add	r7, sp, #0
  /* Call runtime de-init callback */
  if (ll_aton_init_deinit_trace)
3401afcc:	4b0b      	ldr	r3, [pc, #44]	@ (3401affc <LL_ATON_RT_RuntimeDeInit+0x34>)
3401afce:	681b      	ldr	r3, [r3, #0]
3401afd0:	2b00      	cmp	r3, #0
3401afd2:	d003      	beq.n	3401afdc <LL_ATON_RT_RuntimeDeInit+0x14>
    ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
3401afd4:	4b09      	ldr	r3, [pc, #36]	@ (3401affc <LL_ATON_RT_RuntimeDeInit+0x34>)
3401afd6:	681b      	ldr	r3, [r3, #0]
3401afd8:	2007      	movs	r0, #7
3401afda:	4798      	blx	r3

  /* Disable all four ATON interrupts */
  LL_ATON_DISABLE_ALL_IRQs();
3401afdc:	2035      	movs	r0, #53	@ 0x35
3401afde:	f7ff fac5 	bl	3401a56c <__NVIC_DisableIRQ>
3401afe2:	2036      	movs	r0, #54	@ 0x36
3401afe4:	f7ff fac2 	bl	3401a56c <__NVIC_DisableIRQ>
3401afe8:	2037      	movs	r0, #55	@ 0x37
3401afea:	f7ff fabf 	bl	3401a56c <__NVIC_DisableIRQ>
3401afee:	2038      	movs	r0, #56	@ 0x38
3401aff0:	f7ff fabc 	bl	3401a56c <__NVIC_DisableIRQ>

  /* De-initialize OSAL layer */
  LL_ATON_OSAL_DEINIT();

  /* De-initialize ATON IPs */
  LL_ATON_DeInit();
3401aff4:	f7fd fcea 	bl	340189cc <LL_ATON_DeInit>
}
3401aff8:	bf00      	nop
3401affa:	bd80      	pop	{r7, pc}
3401affc:	340211fc 	.word	0x340211fc

3401b000 <LL_ATON_RT_RunEpochBlock>:
 *                            same thread!
 *                            It is entirely the user's responsibility to comply with this restriction!
 * @retval LL_ATON_RT_DONE    NN execution finished
 */
LL_ATON_RT_RetValues_t LL_ATON_RT_RunEpochBlock(NN_Instance_TypeDef *nn_instance)
{
3401b000:	b580      	push	{r7, lr}
3401b002:	b084      	sub	sp, #16
3401b004:	af00      	add	r7, sp, #0
3401b006:	6078      	str	r0, [r7, #4]
  LL_ATON_ASSERT(nn_instance != NULL);
3401b008:	687b      	ldr	r3, [r7, #4]
3401b00a:	2b00      	cmp	r3, #0
3401b00c:	d106      	bne.n	3401b01c <LL_ATON_RT_RunEpochBlock+0x1c>
3401b00e:	4b63      	ldr	r3, [pc, #396]	@ (3401b19c <LL_ATON_RT_RunEpochBlock+0x19c>)
3401b010:	4a63      	ldr	r2, [pc, #396]	@ (3401b1a0 <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401b012:	f44f 7110 	mov.w	r1, #576	@ 0x240
3401b016:	4863      	ldr	r0, [pc, #396]	@ (3401b1a4 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401b018:	f000 faee 	bl	3401b5f8 <__assert_func>

  /* Test for wrong/missing initialization */
  LL_ATON_ASSERT(nn_instance->exec_state.current_epoch_block != NULL); // should never happen
3401b01c:	687b      	ldr	r3, [r7, #4]
3401b01e:	685b      	ldr	r3, [r3, #4]
3401b020:	2b00      	cmp	r3, #0
3401b022:	d106      	bne.n	3401b032 <LL_ATON_RT_RunEpochBlock+0x32>
3401b024:	4b60      	ldr	r3, [pc, #384]	@ (3401b1a8 <LL_ATON_RT_RunEpochBlock+0x1a8>)
3401b026:	4a5e      	ldr	r2, [pc, #376]	@ (3401b1a0 <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401b028:	f240 2143 	movw	r1, #579	@ 0x243
3401b02c:	485d      	ldr	r0, [pc, #372]	@ (3401b1a4 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401b02e:	f000 fae3 	bl	3401b5f8 <__assert_func>

  /* Check if network is starting a new inference */
  if (nn_instance->exec_state.inference_started == false)
3401b032:	687b      	ldr	r3, [r7, #4]
3401b034:	7e1b      	ldrb	r3, [r3, #24]
3401b036:	f083 0301 	eor.w	r3, r3, #1
3401b03a:	b2db      	uxtb	r3, r3
3401b03c:	2b00      	cmp	r3, #0
3401b03e:	d022      	beq.n	3401b086 <LL_ATON_RT_RunEpochBlock+0x86>
    {
      LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != NULL));
      ret = nn_instance->network->ec_inference_init();
    }
#else
    LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != NULL));
3401b040:	687b      	ldr	r3, [r7, #4]
3401b042:	681b      	ldr	r3, [r3, #0]
3401b044:	2b00      	cmp	r3, #0
3401b046:	d004      	beq.n	3401b052 <LL_ATON_RT_RunEpochBlock+0x52>
3401b048:	687b      	ldr	r3, [r7, #4]
3401b04a:	681b      	ldr	r3, [r3, #0]
3401b04c:	689b      	ldr	r3, [r3, #8]
3401b04e:	2b00      	cmp	r3, #0
3401b050:	d106      	bne.n	3401b060 <LL_ATON_RT_RunEpochBlock+0x60>
3401b052:	4b56      	ldr	r3, [pc, #344]	@ (3401b1ac <LL_ATON_RT_RunEpochBlock+0x1ac>)
3401b054:	4a52      	ldr	r2, [pc, #328]	@ (3401b1a0 <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401b056:	f240 2155 	movw	r1, #597	@ 0x255
3401b05a:	4852      	ldr	r0, [pc, #328]	@ (3401b1a4 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401b05c:	f000 facc 	bl	3401b5f8 <__assert_func>
    bool ret = nn_instance->network->ec_inference_init();
3401b060:	687b      	ldr	r3, [r7, #4]
3401b062:	681b      	ldr	r3, [r3, #0]
3401b064:	689b      	ldr	r3, [r3, #8]
3401b066:	4798      	blx	r3
3401b068:	4603      	mov	r3, r0
3401b06a:	73bb      	strb	r3, [r7, #14]
#endif

    LL_ATON_ASSERT(ret == true);
3401b06c:	7bbb      	ldrb	r3, [r7, #14]
3401b06e:	2b01      	cmp	r3, #1
3401b070:	d006      	beq.n	3401b080 <LL_ATON_RT_RunEpochBlock+0x80>
3401b072:	4b4f      	ldr	r3, [pc, #316]	@ (3401b1b0 <LL_ATON_RT_RunEpochBlock+0x1b0>)
3401b074:	4a4a      	ldr	r2, [pc, #296]	@ (3401b1a0 <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401b076:	f240 2159 	movw	r1, #601	@ 0x259
3401b07a:	484a      	ldr	r0, [pc, #296]	@ (3401b1a4 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401b07c:	f000 fabc 	bl	3401b5f8 <__assert_func>
    LL_ATON_LIB_UNUSED(ret);

    /* Set inference started flag to `true` */
    nn_instance->exec_state.inference_started = true;
3401b080:	687b      	ldr	r3, [r7, #4]
3401b082:	2201      	movs	r2, #1
3401b084:	761a      	strb	r2, [r3, #24]
    /* Placeholder for things which need to be done before starting an inference */
    /* ==> here <== */
  }

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  bool this_run_executed_end_epoch = false;
3401b086:	2300      	movs	r3, #0
3401b088:	73fb      	strb	r3, [r7, #15]

  while (true)
  {
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
    /* wait for current epoch block to finish */
    uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
3401b08a:	687b      	ldr	r3, [r7, #4]
3401b08c:	685b      	ldr	r3, [r3, #4]
3401b08e:	4618      	mov	r0, r3
3401b090:	f7ff fe68 	bl	3401ad64 <__LL_ATON_RT_GetWaitMask>
3401b094:	60b8      	str	r0, [r7, #8]
    if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
3401b096:	687b      	ldr	r3, [r7, #4]
3401b098:	f893 3020 	ldrb.w	r3, [r3, #32]
3401b09c:	b2db      	uxtb	r3, r3
3401b09e:	2b00      	cmp	r3, #0
3401b0a0:	d030      	beq.n	3401b104 <LL_ATON_RT_RunEpochBlock+0x104>
3401b0a2:	68bb      	ldr	r3, [r7, #8]
3401b0a4:	2b00      	cmp	r3, #0
3401b0a6:	d02d      	beq.n	3401b104 <LL_ATON_RT_RunEpochBlock+0x104>
    {
      if ((nn_instance->exec_state.triggered_events & _wait_mask) == _wait_mask)
3401b0a8:	687b      	ldr	r3, [r7, #4]
3401b0aa:	69da      	ldr	r2, [r3, #28]
3401b0ac:	68bb      	ldr	r3, [r7, #8]
3401b0ae:	4013      	ands	r3, r2
3401b0b0:	68ba      	ldr	r2, [r7, #8]
3401b0b2:	429a      	cmp	r2, r3
3401b0b4:	d124      	bne.n	3401b100 <LL_ATON_RT_RunEpochBlock+0x100>
      {
        /* Enter critical section */
        LL_ATON_ASSERT(__ll_current_aton_ip_owner ==
3401b0b6:	4b3f      	ldr	r3, [pc, #252]	@ (3401b1b4 <LL_ATON_RT_RunEpochBlock+0x1b4>)
3401b0b8:	681b      	ldr	r3, [r3, #0]
3401b0ba:	687a      	ldr	r2, [r7, #4]
3401b0bc:	429a      	cmp	r2, r3
3401b0be:	d006      	beq.n	3401b0ce <LL_ATON_RT_RunEpochBlock+0xce>
3401b0c0:	4b3d      	ldr	r3, [pc, #244]	@ (3401b1b8 <LL_ATON_RT_RunEpochBlock+0x1b8>)
3401b0c2:	4a37      	ldr	r2, [pc, #220]	@ (3401b1a0 <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401b0c4:	f240 2171 	movw	r1, #625	@ 0x271
3401b0c8:	4836      	ldr	r0, [pc, #216]	@ (3401b1a4 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401b0ca:	f000 fa95 	bl	3401b5f8 <__assert_func>
                       nn_instance); // when entering a critical section we MUST hold the ATON IP lock
        LL_ATON_OSAL_ENTER_CS();
3401b0ce:	2035      	movs	r0, #53	@ 0x35
3401b0d0:	f7ff fa4c 	bl	3401a56c <__NVIC_DisableIRQ>

        /* reset triggered events */
        nn_instance->exec_state.triggered_events &= ~_wait_mask;
3401b0d4:	687b      	ldr	r3, [r7, #4]
3401b0d6:	69da      	ldr	r2, [r3, #28]
3401b0d8:	68bb      	ldr	r3, [r7, #8]
3401b0da:	43db      	mvns	r3, r3
3401b0dc:	401a      	ands	r2, r3
3401b0de:	687b      	ldr	r3, [r7, #4]
3401b0e0:	61da      	str	r2, [r3, #28]

        /* Exit critical section */
        LL_ATON_OSAL_EXIT_CS();
3401b0e2:	2035      	movs	r0, #53	@ 0x35
3401b0e4:	f7ff fa24 	bl	3401a530 <__NVIC_EnableIRQ>

        /* end/clean-up epoch block */
        __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
3401b0e8:	687b      	ldr	r3, [r7, #4]
3401b0ea:	685b      	ldr	r3, [r3, #4]
3401b0ec:	6879      	ldr	r1, [r7, #4]
3401b0ee:	4618      	mov	r0, r3
3401b0f0:	f7ff fd1e 	bl	3401ab30 <__LL_ATON_RT_ExecEndEpochBlock>
        this_run_executed_end_epoch = true;
3401b0f4:	2301      	movs	r3, #1
3401b0f6:	73fb      	strb	r3, [r7, #15]

        /* advance epoch block */
        __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
3401b0f8:	6878      	ldr	r0, [r7, #4]
3401b0fa:	f7ff fdd5 	bl	3401aca8 <__LL_ATON_RT_DetermineNextEpochBlock>
3401b0fe:	e001      	b.n	3401b104 <LL_ATON_RT_RunEpochBlock+0x104>
      }
      else
      {
        /* Return to main loop */
        return LL_ATON_RT_WFE;
3401b100:	2301      	movs	r3, #1
3401b102:	e047      	b.n	3401b194 <LL_ATON_RT_RunEpochBlock+0x194>
      }
    }
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

    /* test for last epoch block */
    if (EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block))
3401b104:	687b      	ldr	r3, [r7, #4]
3401b106:	685b      	ldr	r3, [r3, #4]
3401b108:	4618      	mov	r0, r3
3401b10a:	f7ff fa53 	bl	3401a5b4 <EpochBlock_IsLastEpochBlock>
3401b10e:	4603      	mov	r3, r0
3401b110:	2b00      	cmp	r3, #0
3401b112:	d011      	beq.n	3401b138 <LL_ATON_RT_RunEpochBlock+0x138>
    {
      if (nn_instance->exec_state.saved_current_epoch_block != NULL)
3401b114:	687b      	ldr	r3, [r7, #4]
3401b116:	691b      	ldr	r3, [r3, #16]
3401b118:	2b00      	cmp	r3, #0
3401b11a:	d00b      	beq.n	3401b134 <LL_ATON_RT_RunEpochBlock+0x134>
      {
        /* return from inserted epoch block */
        __LL_ATON_RT_RetFromLibEpochBlockArray(true, nn_instance);
3401b11c:	6879      	ldr	r1, [r7, #4]
3401b11e:	2001      	movs	r0, #1
3401b120:	f7ff fba4 	bl	3401a86c <__LL_ATON_RT_RetFromLibEpochBlockArray>

        /* advance epoch block */
        nn_instance->exec_state.current_epoch_block++;
3401b124:	687b      	ldr	r3, [r7, #4]
3401b126:	685b      	ldr	r3, [r3, #4]
3401b128:	f103 0214 	add.w	r2, r3, #20
3401b12c:	687b      	ldr	r3, [r7, #4]
3401b12e:	605a      	str	r2, [r3, #4]

        /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
        return LL_ATON_RT_NO_WFE;
3401b130:	2300      	movs	r3, #0
3401b132:	e02f      	b.n	3401b194 <LL_ATON_RT_RunEpochBlock+0x194>
      }
      else
      {
        /* Reached end of execution */
        return LL_ATON_RT_DONE;
3401b134:	2302      	movs	r3, #2
3401b136:	e02d      	b.n	3401b194 <LL_ATON_RT_RunEpochBlock+0x194>
      }
    }

    /* run/start current epoch block */
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
    if (this_run_executed_end_epoch)
3401b138:	7bfb      	ldrb	r3, [r7, #15]
3401b13a:	2b00      	cmp	r3, #0
3401b13c:	d001      	beq.n	3401b142 <LL_ATON_RT_RunEpochBlock+0x142>
    { // alow reset of network (see function `LL_ATON_RT_Reset_Network()`)
      /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
      return LL_ATON_RT_NO_WFE;
3401b13e:	2300      	movs	r3, #0
3401b140:	e028      	b.n	3401b194 <LL_ATON_RT_RunEpochBlock+0x194>
    }

    if (!nn_instance->exec_state.current_epoch_block_started)
3401b142:	687b      	ldr	r3, [r7, #4]
3401b144:	f893 3020 	ldrb.w	r3, [r3, #32]
3401b148:	b2db      	uxtb	r3, r3
3401b14a:	f083 0301 	eor.w	r3, r3, #1
3401b14e:	b2db      	uxtb	r3, r3
3401b150:	2b00      	cmp	r3, #0
3401b152:	d009      	beq.n	3401b168 <LL_ATON_RT_RunEpochBlock+0x168>
    {
      nn_instance->exec_state.current_epoch_block_started = true;
3401b154:	687b      	ldr	r3, [r7, #4]
3401b156:	2201      	movs	r2, #1
3401b158:	f883 2020 	strb.w	r2, [r3, #32]

      __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
3401b15c:	687b      	ldr	r3, [r7, #4]
3401b15e:	685b      	ldr	r3, [r3, #4]
3401b160:	6879      	ldr	r1, [r7, #4]
3401b162:	4618      	mov	r0, r3
3401b164:	f7ff fc38 	bl	3401a9d8 <__LL_ATON_RT_ExecStartEpochBlock>
    }

    /* End epoch block and advance to next one */
    if (__LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block) == 0x0)
3401b168:	687b      	ldr	r3, [r7, #4]
3401b16a:	685b      	ldr	r3, [r3, #4]
3401b16c:	4618      	mov	r0, r3
3401b16e:	f7ff fdf9 	bl	3401ad64 <__LL_ATON_RT_GetWaitMask>
3401b172:	4603      	mov	r3, r0
3401b174:	2b00      	cmp	r3, #0
3401b176:	d10c      	bne.n	3401b192 <LL_ATON_RT_RunEpochBlock+0x192>
    {
      /* end/clean-up epoch block */
      __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
3401b178:	687b      	ldr	r3, [r7, #4]
3401b17a:	685b      	ldr	r3, [r3, #4]
3401b17c:	6879      	ldr	r1, [r7, #4]
3401b17e:	4618      	mov	r0, r3
3401b180:	f7ff fcd6 	bl	3401ab30 <__LL_ATON_RT_ExecEndEpochBlock>
      this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
3401b184:	2301      	movs	r3, #1
3401b186:	73fb      	strb	r3, [r7, #15]

      /* advance epoch block */
      __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
3401b188:	6878      	ldr	r0, [r7, #4]
3401b18a:	f7ff fd8d 	bl	3401aca8 <__LL_ATON_RT_DetermineNextEpochBlock>

      /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
      return LL_ATON_RT_NO_WFE;
3401b18e:	2300      	movs	r3, #0
3401b190:	e000      	b.n	3401b194 <LL_ATON_RT_RunEpochBlock+0x194>
    }
    else
    {
      /* Return to main loop */
      return LL_ATON_RT_WFE;
3401b192:	2301      	movs	r3, #1
    /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
    return LL_ATON_RT_NO_WFE;

#endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
  }
}
3401b194:	4618      	mov	r0, r3
3401b196:	3710      	adds	r7, #16
3401b198:	46bd      	mov	sp, r7
3401b19a:	bd80      	pop	{r7, pc}
3401b19c:	3401f640 	.word	0x3401f640
3401b1a0:	3401fefc 	.word	0x3401fefc
3401b1a4:	3401f7f4 	.word	0x3401f7f4
3401b1a8:	3401f9e8 	.word	0x3401f9e8
3401b1ac:	3401fa24 	.word	0x3401fa24
3401b1b0:	3401f9dc 	.word	0x3401f9dc
3401b1b4:	340211f4 	.word	0x340211f4
3401b1b8:	3401f88c 	.word	0x3401f88c

3401b1bc <__LL_ATON_RT_IrqErr>:
#if (ATON_INT_NR > 32)
static void __LL_ATON_RT_IrqErr(uint64_t irqs)
#else  //(ATON_INT_NR <= 32)
static void __LL_ATON_RT_IrqErr(uint32_t irqs)
#endif //(ATON_INT_NR <= 32)
{
3401b1bc:	b5b0      	push	{r4, r5, r7, lr}
3401b1be:	b086      	sub	sp, #24
3401b1c0:	af00      	add	r7, sp, #0
3401b1c2:	6078      	str	r0, [r7, #4]
  extern void dump_dma_state(void);
  int32_t i;

  if (!irqs)
3401b1c4:	687b      	ldr	r3, [r7, #4]
3401b1c6:	2b00      	cmp	r3, #0
3401b1c8:	f000 8095 	beq.w	3401b2f6 <__LL_ATON_RT_IrqErr+0x13a>
    return;

#ifdef ATON_STRENG_NUM
  /* Streaming Engine Error interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM))
3401b1cc:	687a      	ldr	r2, [r7, #4]
3401b1ce:	4b4c      	ldr	r3, [pc, #304]	@ (3401b300 <__LL_ATON_RT_IrqErr+0x144>)
3401b1d0:	4013      	ands	r3, r2
3401b1d2:	2b00      	cmp	r3, #0
3401b1d4:	d013      	beq.n	3401b1fe <__LL_ATON_RT_IrqErr+0x42>
    int64_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
#else                    //(ATON_INT_NR <= 32)
    int32_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
#endif                   //(ATON_INT_NR <= 32)

    masked_irqs = (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM));
3401b1d6:	687a      	ldr	r2, [r7, #4]
3401b1d8:	4b49      	ldr	r3, [pc, #292]	@ (3401b300 <__LL_ATON_RT_IrqErr+0x144>)
3401b1da:	4013      	ands	r3, r2
3401b1dc:	613b      	str	r3, [r7, #16]

    // assumes that stream engine interrupts are assigned in the order of their engine number and to consecutive bits
    // within the `INTREG` register
    uint32_t streaming_engine_nr = (uint32_t)(masked_irqs & (-masked_irqs));
3401b1de:	693b      	ldr	r3, [r7, #16]
3401b1e0:	425a      	negs	r2, r3
3401b1e2:	693b      	ldr	r3, [r7, #16]
3401b1e4:	4013      	ands	r3, r2
3401b1e6:	60fb      	str	r3, [r7, #12]
    streaming_engine_nr -= ATON_STRENG_INT(0);

#ifndef NDEBUG
    uint32_t streng_err = ATON_STRENG_IRQ_GET(streaming_engine_nr);
3401b1e8:	68fb      	ldr	r3, [r7, #12]
3401b1ea:	031a      	lsls	r2, r3, #12
3401b1ec:	4b45      	ldr	r3, [pc, #276]	@ (3401b304 <__LL_ATON_RT_IrqErr+0x148>)
3401b1ee:	4413      	add	r3, r2
3401b1f0:	681b      	ldr	r3, [r3, #0]
3401b1f2:	60bb      	str	r3, [r7, #8]
    LL_ATON_PRINTF("Streaming engine #%u error interrupt: 0x%" PRIx32 "\n", streaming_engine_nr, streng_err);
3401b1f4:	68ba      	ldr	r2, [r7, #8]
3401b1f6:	68f9      	ldr	r1, [r7, #12]
3401b1f8:	4843      	ldr	r0, [pc, #268]	@ (3401b308 <__LL_ATON_RT_IrqErr+0x14c>)
3401b1fa:	f001 f89f 	bl	3401c33c <iprintf>
#endif // NDEBUG
  }
  /* Streaming Engine interrupts */
  if (irqs & ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0))
3401b1fe:	687b      	ldr	r3, [r7, #4]
3401b200:	f3c3 0309 	ubfx	r3, r3, #0, #10
3401b204:	2b00      	cmp	r3, #0
3401b206:	d002      	beq.n	3401b20e <__LL_ATON_RT_IrqErr+0x52>
  {
    LL_ATON_PRINTF("Streaming engine completion interrupt\n");
3401b208:	4840      	ldr	r0, [pc, #256]	@ (3401b30c <__LL_ATON_RT_IrqErr+0x150>)
3401b20a:	f001 f8ff 	bl	3401c40c <puts>
  }
#endif // ATON_STRENG_NUM

#ifdef ATON_CONVACC_NUM
  /* Convolutional accelerators interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_CONVACC_INT_MASK, ATON_CONVACC_NUM))
3401b20e:	687b      	ldr	r3, [r7, #4]
3401b210:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
3401b214:	2b00      	cmp	r3, #0
3401b216:	d002      	beq.n	3401b21e <__LL_ATON_RT_IrqErr+0x62>
  {
    LL_ATON_PRINTF("Convolutional accelerator interrupt\n");
3401b218:	483d      	ldr	r0, [pc, #244]	@ (3401b310 <__LL_ATON_RT_IrqErr+0x154>)
3401b21a:	f001 f8f7 	bl	3401c40c <puts>
  }
#endif // ATON_CONVACC_NUM

#if defined(ATON_RECBUF_NUM)
  /* Reconfigurable buffer interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_RECBUF_INT_MASK, ATON_RECBUF_NUM))
3401b21e:	687b      	ldr	r3, [r7, #4]
3401b220:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
3401b224:	2b00      	cmp	r3, #0
3401b226:	d002      	beq.n	3401b22e <__LL_ATON_RT_IrqErr+0x72>
  {
    LL_ATON_PRINTF("Reconfigurable buffer interrupt\n");
3401b228:	483a      	ldr	r0, [pc, #232]	@ (3401b314 <__LL_ATON_RT_IrqErr+0x158>)
3401b22a:	f001 f8ef 	bl	3401c40c <puts>
  }
#endif // ATON_RECBUF_NUM

#ifdef ATON_BUSIF_NUM
  /* Bus interface interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_BUSIF_INT_MASK, ATON_BUSIF_NUM))
3401b22e:	687b      	ldr	r3, [r7, #4]
3401b230:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
3401b234:	2b00      	cmp	r3, #0
3401b236:	d015      	beq.n	3401b264 <__LL_ATON_RT_IrqErr+0xa8>
  {
    LL_ATON_PRINTF("Bus interface interrupt\n");
3401b238:	4837      	ldr	r0, [pc, #220]	@ (3401b318 <__LL_ATON_RT_IrqErr+0x15c>)
3401b23a:	f001 f8e7 	bl	3401c40c <puts>

    /* Report offending stream engine */
    for (i = 0; i < ATON_BUSIF_NUM; i++)
3401b23e:	2300      	movs	r3, #0
3401b240:	617b      	str	r3, [r7, #20]
3401b242:	e00c      	b.n	3401b25e <__LL_ATON_RT_IrqErr+0xa2>
      LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
3401b244:	697b      	ldr	r3, [r7, #20]
3401b246:	031a      	lsls	r2, r3, #12
3401b248:	4b34      	ldr	r3, [pc, #208]	@ (3401b31c <__LL_ATON_RT_IrqErr+0x160>)
3401b24a:	4413      	add	r3, r2
3401b24c:	681b      	ldr	r3, [r3, #0]
3401b24e:	461a      	mov	r2, r3
3401b250:	6979      	ldr	r1, [r7, #20]
3401b252:	4833      	ldr	r0, [pc, #204]	@ (3401b320 <__LL_ATON_RT_IrqErr+0x164>)
3401b254:	f001 f872 	bl	3401c33c <iprintf>
    for (i = 0; i < ATON_BUSIF_NUM; i++)
3401b258:	697b      	ldr	r3, [r7, #20]
3401b25a:	3301      	adds	r3, #1
3401b25c:	617b      	str	r3, [r7, #20]
3401b25e:	697b      	ldr	r3, [r7, #20]
3401b260:	2b01      	cmp	r3, #1
3401b262:	ddef      	ble.n	3401b244 <__LL_ATON_RT_IrqErr+0x88>
  }
#endif // ATON_BUSIF_NUM

#if defined(ATON_STRSWITCH_NUM)
  /* Stream switch interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_STRSWITCH_INT_MASK, ATON_STRSWITCH_NUM))
3401b264:	687b      	ldr	r3, [r7, #4]
3401b266:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3401b26a:	2b00      	cmp	r3, #0
3401b26c:	d002      	beq.n	3401b274 <__LL_ATON_RT_IrqErr+0xb8>
  {
    LL_ATON_PRINTF("Stream switch interrupt\n");
3401b26e:	482d      	ldr	r0, [pc, #180]	@ (3401b324 <__LL_ATON_RT_IrqErr+0x168>)
3401b270:	f001 f8cc 	bl	3401c40c <puts>
  }
#endif // ATON_STRSWITCH_NUM

#if defined(ATON_EPOCHCTRL_NUM)
  /* Epoch Controller interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_ERR_INT_MASK, ATON_EPOCHCTRL_NUM))
3401b274:	687b      	ldr	r3, [r7, #4]
3401b276:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
3401b27a:	2b00      	cmp	r3, #0
3401b27c:	d011      	beq.n	3401b2a2 <__LL_ATON_RT_IrqErr+0xe6>
  {
    LL_ATON_PRINTF("Epoch Controller ERROR interrupt: EC_IRQ = 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_IRQ_GET(0));
3401b27e:	4b2a      	ldr	r3, [pc, #168]	@ (3401b328 <__LL_ATON_RT_IrqErr+0x16c>)
3401b280:	681b      	ldr	r3, [r3, #0]
3401b282:	4619      	mov	r1, r3
3401b284:	4829      	ldr	r0, [pc, #164]	@ (3401b32c <__LL_ATON_RT_IrqErr+0x170>)
3401b286:	f001 f859 	bl	3401c33c <iprintf>
    LL_ATON_PRINTF("Epoch Controller opcode counter: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_BC_GET(0));
3401b28a:	4b29      	ldr	r3, [pc, #164]	@ (3401b330 <__LL_ATON_RT_IrqErr+0x174>)
3401b28c:	681b      	ldr	r3, [r3, #0]
3401b28e:	4619      	mov	r1, r3
3401b290:	4828      	ldr	r0, [pc, #160]	@ (3401b334 <__LL_ATON_RT_IrqErr+0x178>)
3401b292:	f001 f853 	bl	3401c33c <iprintf>
    LL_ATON_PRINTF("Epoch Controller label: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_LABEL_GET(0));
3401b296:	4b28      	ldr	r3, [pc, #160]	@ (3401b338 <__LL_ATON_RT_IrqErr+0x17c>)
3401b298:	681b      	ldr	r3, [r3, #0]
3401b29a:	4619      	mov	r1, r3
3401b29c:	4827      	ldr	r0, [pc, #156]	@ (3401b33c <__LL_ATON_RT_IrqErr+0x180>)
3401b29e:	f001 f84d 	bl	3401c33c <iprintf>
  }
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_NOACK_INT_MASK, ATON_EPOCHCTRL_NUM))
3401b2a2:	687b      	ldr	r3, [r7, #4]
3401b2a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
3401b2a8:	2b00      	cmp	r3, #0
3401b2aa:	d002      	beq.n	3401b2b2 <__LL_ATON_RT_IrqErr+0xf6>
  {
    LL_ATON_PRINTF("Epoch Controller NOACK interrupt\n");
3401b2ac:	4824      	ldr	r0, [pc, #144]	@ (3401b340 <__LL_ATON_RT_IrqErr+0x184>)
3401b2ae:	f001 f8ad 	bl	3401c40c <puts>
  }
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ATON_EPOCHCTRL_NUM))
3401b2b2:	687b      	ldr	r3, [r7, #4]
3401b2b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
3401b2b8:	2b00      	cmp	r3, #0
3401b2ba:	d002      	beq.n	3401b2c2 <__LL_ATON_RT_IrqErr+0x106>
  {
    LL_ATON_PRINTF("Epoch Controller interrupt\n");
3401b2bc:	4821      	ldr	r0, [pc, #132]	@ (3401b344 <__LL_ATON_RT_IrqErr+0x188>)
3401b2be:	f001 f8a5 	bl	3401c40c <puts>
  }
#endif // ATON_EPOCHCTRL_NUM

  /* default error handling */
  dump_dma_state();
3401b2c2:	f7ff fb61 	bl	3401a988 <dump_dma_state>
  IRQ_ERR_MSG(); // just for debug
3401b2c6:	687b      	ldr	r3, [r7, #4]
3401b2c8:	2200      	movs	r2, #0
3401b2ca:	461c      	mov	r4, r3
3401b2cc:	4615      	mov	r5, r2
3401b2ce:	4622      	mov	r2, r4
3401b2d0:	462b      	mov	r3, r5
3401b2d2:	f240 314a 	movw	r1, #842	@ 0x34a
3401b2d6:	481c      	ldr	r0, [pc, #112]	@ (3401b348 <__LL_ATON_RT_IrqErr+0x18c>)
3401b2d8:	f001 f830 	bl	3401c33c <iprintf>
//#if (ATON_PLAT_HAS_FFLUSH)
  LL_ATON_FFLUSH(stdout);
3401b2dc:	4b1b      	ldr	r3, [pc, #108]	@ (3401b34c <__LL_ATON_RT_IrqErr+0x190>)
3401b2de:	681b      	ldr	r3, [r3, #0]
3401b2e0:	689b      	ldr	r3, [r3, #8]
3401b2e2:	4618      	mov	r0, r3
3401b2e4:	f000 ff42 	bl	3401c16c <fflush>
//#endif
  LL_ATON_ASSERT(false); // may never happen
3401b2e8:	4b19      	ldr	r3, [pc, #100]	@ (3401b350 <__LL_ATON_RT_IrqErr+0x194>)
3401b2ea:	4a1a      	ldr	r2, [pc, #104]	@ (3401b354 <__LL_ATON_RT_IrqErr+0x198>)
3401b2ec:	f240 314e 	movw	r1, #846	@ 0x34e
3401b2f0:	4819      	ldr	r0, [pc, #100]	@ (3401b358 <__LL_ATON_RT_IrqErr+0x19c>)
3401b2f2:	f000 f981 	bl	3401b5f8 <__assert_func>
    return;
3401b2f6:	bf00      	nop
  // All of the above not handled interrupts should be changed in a way that allows both a return from
  // this IRQ handler (w/o immediate re-entry) and to return control back to the user's main loop e.g. by using an
  // internal flag/variable to signal the error, then performing a `LL_ATON_RT_RuntimeDeInit()`, and returning with a
  // respective (new) return value (of type `LL_ATON_RT_RetValues_t`), reporting about the error, from the latest
  // call to `LL_ATON_RT_RunEpochBlock()`
}
3401b2f8:	3718      	adds	r7, #24
3401b2fa:	46bd      	mov	sp, r7
3401b2fc:	bdb0      	pop	{r4, r5, r7, pc}
3401b2fe:	bf00      	nop
3401b300:	000ffc00 	.word	0x000ffc00
3401b304:	580e503c 	.word	0x580e503c
3401b308:	3401fa88 	.word	0x3401fa88
3401b30c:	3401fab8 	.word	0x3401fab8
3401b310:	3401fae0 	.word	0x3401fae0
3401b314:	3401fb04 	.word	0x3401fb04
3401b318:	3401fb24 	.word	0x3401fb24
3401b31c:	580e2010 	.word	0x580e2010
3401b320:	3401fb3c 	.word	0x3401fb3c
3401b324:	3401fb54 	.word	0x3401fb54
3401b328:	580fe00c 	.word	0x580fe00c
3401b32c:	3401fb6c 	.word	0x3401fb6c
3401b330:	580fe020 	.word	0x580fe020
3401b334:	3401fba0 	.word	0x3401fba0
3401b338:	580fe01c 	.word	0x580fe01c
3401b33c:	3401fbcc 	.word	0x3401fbcc
3401b340:	3401fbf0 	.word	0x3401fbf0
3401b344:	3401fc14 	.word	0x3401fc14
3401b348:	3401fc30 	.word	0x3401fc30
3401b34c:	34020abc 	.word	0x34020abc
3401b350:	3401fc58 	.word	0x3401fc58
3401b354:	34020010 	.word	0x34020010
3401b358:	3401f7f4 	.word	0x3401f7f4

3401b35c <__LL_ATON_RT_IrqEpochBlock>:
#if (ATON_INT_NR > 32)
static inline void __LL_ATON_RT_IrqEpochBlock(uint64_t irqs)
#else  //(ATON_INT_NR <= 32)
static inline void __LL_ATON_RT_IrqEpochBlock(uint32_t irqs)
#endif //(ATON_INT_NR <= 32)
{
3401b35c:	b480      	push	{r7}
3401b35e:	b087      	sub	sp, #28
3401b360:	af00      	add	r7, sp, #0
3401b362:	6078      	str	r0, [r7, #4]
   * consecutive bits within the `INTREG` register (and within all other interrupt controller registers, like e.g.
   * status/mask/clear)! */
  irqs >>= ATON_STRENG_INT(0);
  wait_irqs =
      irqs &
      __ll_current_aton_ip_owner->exec_state.current_epoch_block
3401b364:	4b1e      	ldr	r3, [pc, #120]	@ (3401b3e0 <__LL_ATON_RT_IrqEpochBlock+0x84>)
3401b366:	681b      	ldr	r3, [r3, #0]
3401b368:	685b      	ldr	r3, [r3, #4]
          ->wait_mask; /* treat only IRQs we are currently waiting for
3401b36a:	68db      	ldr	r3, [r3, #12]
  wait_irqs =
3401b36c:	687a      	ldr	r2, [r7, #4]
3401b36e:	4013      	ands	r3, r2
3401b370:	60fb      	str	r3, [r7, #12]
                          (Note: we might be running in a hybrid function which uses DMAs in parallel with a "normal"
                          ATON execution and we must not clear the IRQs of this "normal" ATON execution here) */
  if (wait_irqs)
3401b372:	68fb      	ldr	r3, [r7, #12]
3401b374:	2b00      	cmp	r3, #0
3401b376:	d02d      	beq.n	3401b3d4 <__LL_ATON_RT_IrqEpochBlock+0x78>
  {
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
3401b378:	4b19      	ldr	r3, [pc, #100]	@ (3401b3e0 <__LL_ATON_RT_IrqEpochBlock+0x84>)
3401b37a:	681b      	ldr	r3, [r3, #0]
3401b37c:	69db      	ldr	r3, [r3, #28]
3401b37e:	613b      	str	r3, [r7, #16]
    for (i = 0; i < ATON_STRENG_NUM; i++)
3401b380:	2300      	movs	r3, #0
3401b382:	617b      	str	r3, [r7, #20]
3401b384:	e01f      	b.n	3401b3c6 <__LL_ATON_RT_IrqEpochBlock+0x6a>
    {
      /* Handle event interrupts */
      if ((wait_irqs >> i) & 1)
3401b386:	68fa      	ldr	r2, [r7, #12]
3401b388:	697b      	ldr	r3, [r7, #20]
3401b38a:	fa22 f303 	lsr.w	r3, r2, r3
3401b38e:	f003 0301 	and.w	r3, r3, #1
3401b392:	2b00      	cmp	r3, #0
3401b394:	d014      	beq.n	3401b3c0 <__LL_ATON_RT_IrqEpochBlock+0x64>
      { /* more future-proofed but less efficient alternative:
           `if (wait_irqs & ATON_STRENG_INT_MASK(i, 0, 0))`
         */
        uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
3401b396:	697b      	ldr	r3, [r7, #20]
3401b398:	031a      	lsls	r2, r3, #12
3401b39a:	4b12      	ldr	r3, [pc, #72]	@ (3401b3e4 <__LL_ATON_RT_IrqEpochBlock+0x88>)
3401b39c:	4413      	add	r3, r2
3401b39e:	681b      	ldr	r3, [r3, #0]
3401b3a0:	60bb      	str	r3, [r7, #8]
        ATON_STRENG_IRQ_SET(
3401b3a2:	697b      	ldr	r3, [r7, #20]
3401b3a4:	031a      	lsls	r2, r3, #12
3401b3a6:	4b0f      	ldr	r3, [pc, #60]	@ (3401b3e4 <__LL_ATON_RT_IrqEpochBlock+0x88>)
3401b3a8:	4413      	add	r3, r2
3401b3aa:	461a      	mov	r2, r3
3401b3ac:	68bb      	ldr	r3, [r7, #8]
3401b3ae:	6013      	str	r3, [r2, #0]
            i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be more fine grain */

        /* Handle RT integration */
        _tmp_triggered_events |= (1 << i);
3401b3b0:	2201      	movs	r2, #1
3401b3b2:	697b      	ldr	r3, [r7, #20]
3401b3b4:	fa02 f303 	lsl.w	r3, r2, r3
3401b3b8:	461a      	mov	r2, r3
3401b3ba:	693b      	ldr	r3, [r7, #16]
3401b3bc:	4313      	orrs	r3, r2
3401b3be:	613b      	str	r3, [r7, #16]
    for (i = 0; i < ATON_STRENG_NUM; i++)
3401b3c0:	697b      	ldr	r3, [r7, #20]
3401b3c2:	3301      	adds	r3, #1
3401b3c4:	617b      	str	r3, [r7, #20]
3401b3c6:	697b      	ldr	r3, [r7, #20]
3401b3c8:	2b09      	cmp	r3, #9
3401b3ca:	dddc      	ble.n	3401b386 <__LL_ATON_RT_IrqEpochBlock+0x2a>
      }
    }
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
3401b3cc:	4b04      	ldr	r3, [pc, #16]	@ (3401b3e0 <__LL_ATON_RT_IrqEpochBlock+0x84>)
3401b3ce:	681b      	ldr	r3, [r3, #0]
3401b3d0:	693a      	ldr	r2, [r7, #16]
3401b3d2:	61da      	str	r2, [r3, #28]
  }
}
3401b3d4:	bf00      	nop
3401b3d6:	371c      	adds	r7, #28
3401b3d8:	46bd      	mov	sp, r7
3401b3da:	f85d 7b04 	ldr.w	r7, [sp], #4
3401b3de:	4770      	bx	lr
3401b3e0:	340211f4 	.word	0x340211f4
3401b3e4:	580e503c 	.word	0x580e503c

3401b3e8 <__LL_ATON_RT_IrqEpochBlob>:
#if (ATON_INT_NR > 32)
static inline void __LL_ATON_RT_IrqEpochBlob(uint64_t irqs)
#else  //(ATON_INT_NR <= 32)
static inline void __LL_ATON_RT_IrqEpochBlob(uint32_t irqs)
#endif //(ATON_INT_NR <= 32)
{
3401b3e8:	b580      	push	{r7, lr}
3401b3ea:	b086      	sub	sp, #24
3401b3ec:	af00      	add	r7, sp, #0
3401b3ee:	6078      	str	r0, [r7, #4]
  uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
3401b3f0:	4b1d      	ldr	r3, [pc, #116]	@ (3401b468 <__LL_ATON_RT_IrqEpochBlob+0x80>)
3401b3f2:	681b      	ldr	r3, [r3, #0]
3401b3f4:	685b      	ldr	r3, [r3, #4]
3401b3f6:	4618      	mov	r0, r3
3401b3f8:	f7ff f94e 	bl	3401a698 <EpochBlock_EpochControllerUnit>
3401b3fc:	6178      	str	r0, [r7, #20]
  LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3401b3fe:	697b      	ldr	r3, [r7, #20]
3401b400:	2b00      	cmp	r3, #0
3401b402:	d006      	beq.n	3401b412 <__LL_ATON_RT_IrqEpochBlob+0x2a>
3401b404:	4b19      	ldr	r3, [pc, #100]	@ (3401b46c <__LL_ATON_RT_IrqEpochBlob+0x84>)
3401b406:	4a1a      	ldr	r2, [pc, #104]	@ (3401b470 <__LL_ATON_RT_IrqEpochBlob+0x88>)
3401b408:	f240 3191 	movw	r1, #913	@ 0x391
3401b40c:	4819      	ldr	r0, [pc, #100]	@ (3401b474 <__LL_ATON_RT_IrqEpochBlob+0x8c>)
3401b40e:	f000 f8f3 	bl	3401b5f8 <__assert_func>
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
3401b412:	697b      	ldr	r3, [r7, #20]
3401b414:	2b00      	cmp	r3, #0
3401b416:	d007      	beq.n	3401b428 <__LL_ATON_RT_IrqEpochBlob+0x40>
3401b418:	697b      	ldr	r3, [r7, #20]
3401b41a:	2b01      	cmp	r3, #1
3401b41c:	d102      	bne.n	3401b424 <__LL_ATON_RT_IrqEpochBlob+0x3c>
3401b41e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
3401b422:	e003      	b.n	3401b42c <__LL_ATON_RT_IrqEpochBlob+0x44>
3401b424:	2300      	movs	r3, #0
3401b426:	e001      	b.n	3401b42c <__LL_ATON_RT_IrqEpochBlob+0x44>
3401b428:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
3401b42c:	687a      	ldr	r2, [r7, #4]
3401b42e:	4013      	ands	r3, r2
3401b430:	2b00      	cmp	r3, #0
3401b432:	d015      	beq.n	3401b460 <__LL_ATON_RT_IrqEpochBlob+0x78>
  {
    /* Acknowledge interrupts in active epoch controller unit - could be more fine grain */
    uint32_t ecIrqs = ATON_EPOCHCTRL_IRQ_GET(ecId);
3401b434:	4b10      	ldr	r3, [pc, #64]	@ (3401b478 <__LL_ATON_RT_IrqEpochBlob+0x90>)
3401b436:	681b      	ldr	r3, [r3, #0]
3401b438:	613b      	str	r3, [r7, #16]
    ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
3401b43a:	4a0f      	ldr	r2, [pc, #60]	@ (3401b478 <__LL_ATON_RT_IrqEpochBlob+0x90>)
3401b43c:	693b      	ldr	r3, [r7, #16]
3401b43e:	6013      	str	r3, [r2, #0]

    /* Handle RT integration */
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
3401b440:	4b09      	ldr	r3, [pc, #36]	@ (3401b468 <__LL_ATON_RT_IrqEpochBlob+0x80>)
3401b442:	681b      	ldr	r3, [r3, #0]
3401b444:	69db      	ldr	r3, [r3, #28]
3401b446:	60fb      	str	r3, [r7, #12]
    _tmp_triggered_events |= (1 << ecId);
3401b448:	2201      	movs	r2, #1
3401b44a:	697b      	ldr	r3, [r7, #20]
3401b44c:	fa02 f303 	lsl.w	r3, r2, r3
3401b450:	461a      	mov	r2, r3
3401b452:	68fb      	ldr	r3, [r7, #12]
3401b454:	4313      	orrs	r3, r2
3401b456:	60fb      	str	r3, [r7, #12]
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
3401b458:	4b03      	ldr	r3, [pc, #12]	@ (3401b468 <__LL_ATON_RT_IrqEpochBlob+0x80>)
3401b45a:	681b      	ldr	r3, [r3, #0]
3401b45c:	68fa      	ldr	r2, [r7, #12]
3401b45e:	61da      	str	r2, [r3, #28]
  }
}
3401b460:	bf00      	nop
3401b462:	3718      	adds	r7, #24
3401b464:	46bd      	mov	sp, r7
3401b466:	bd80      	pop	{r7, pc}
3401b468:	340211f4 	.word	0x340211f4
3401b46c:	3401f8b8 	.word	0x3401f8b8
3401b470:	34020034 	.word	0x34020034
3401b474:	3401f7f4 	.word	0x3401f7f4
3401b478:	580fe00c 	.word	0x580fe00c

3401b47c <NPU0_IRQHandler>:
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

/* ATON ISR
 * ll_aton routes all interrupts to `ATON_STD_IRQ_LINE` interrupt line */
void ATON_STD_IRQHandler(void)
{
3401b47c:	b580      	push	{r7, lr}
3401b47e:	b082      	sub	sp, #8
3401b480:	af00      	add	r7, sp, #0
#if (ATON_INT_NR > 32)
  uint32_t irqs_l = ATON_INTCTRL_INTREG_GET(0);
  uint32_t irqs_h = ATON_INTCTRL_INTREG_H_GET(0);
  uint64_t irqs = irqs_l | (irqs_h << 32);
#else  //(ATON_INT_NR <= 32)
  uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
3401b482:	4b3d      	ldr	r3, [pc, #244]	@ (3401b578 <NPU0_IRQHandler+0xfc>)
3401b484:	681b      	ldr	r3, [r3, #0]
3401b486:	607b      	str	r3, [r7, #4]
#endif //(ATON_INT_NR <= 32)

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  if (__ll_current_aton_ip_owner != NULL)
3401b488:	4b3c      	ldr	r3, [pc, #240]	@ (3401b57c <NPU0_IRQHandler+0x100>)
3401b48a:	681b      	ldr	r3, [r3, #0]
3401b48c:	2b00      	cmp	r3, #0
3401b48e:	d045      	beq.n	3401b51c <NPU0_IRQHandler+0xa0>
  {
    LL_ATON_ASSERT(__ll_current_aton_ip_owner->exec_state.current_epoch_block != NULL);
3401b490:	4b3a      	ldr	r3, [pc, #232]	@ (3401b57c <NPU0_IRQHandler+0x100>)
3401b492:	681b      	ldr	r3, [r3, #0]
3401b494:	685b      	ldr	r3, [r3, #4]
3401b496:	2b00      	cmp	r3, #0
3401b498:	d106      	bne.n	3401b4a8 <NPU0_IRQHandler+0x2c>
3401b49a:	4b39      	ldr	r3, [pc, #228]	@ (3401b580 <NPU0_IRQHandler+0x104>)
3401b49c:	4a39      	ldr	r2, [pc, #228]	@ (3401b584 <NPU0_IRQHandler+0x108>)
3401b49e:	f240 31b1 	movw	r1, #945	@ 0x3b1
3401b4a2:	4839      	ldr	r0, [pc, #228]	@ (3401b588 <NPU0_IRQHandler+0x10c>)
3401b4a4:	f000 f8a8 	bl	3401b5f8 <__assert_func>

    /** OR-mask interrupts MUST be handled first **/
    if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
3401b4a8:	4b34      	ldr	r3, [pc, #208]	@ (3401b57c <NPU0_IRQHandler+0x100>)
3401b4aa:	681b      	ldr	r3, [r3, #0]
                                    .current_epoch_block)) // standard epoch block handling based on streaming engines
3401b4ac:	685b      	ldr	r3, [r3, #4]
    if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
3401b4ae:	4618      	mov	r0, r3
3401b4b0:	f7ff f8a6 	bl	3401a600 <EpochBlock_IsEpochBlob>
3401b4b4:	4603      	mov	r3, r0
3401b4b6:	f083 0301 	eor.w	r3, r3, #1
3401b4ba:	b2db      	uxtb	r3, r3
3401b4bc:	2b00      	cmp	r3, #0
3401b4be:	d008      	beq.n	3401b4d2 <NPU0_IRQHandler+0x56>
    {
      __LL_ATON_RT_IrqErr(
3401b4c0:	687b      	ldr	r3, [r7, #4]
3401b4c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
3401b4c6:	f023 0303 	bic.w	r3, r3, #3
3401b4ca:	4618      	mov	r0, r3
3401b4cc:	f7ff fe76 	bl	3401b1bc <__LL_ATON_RT_IrqErr>
3401b4d0:	e027      	b.n	3401b522 <NPU0_IRQHandler+0xa6>
          irqs & ~ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0)); /* exclude all streaming engine completion interrupts */
    }
    else // epoch blob handling based on epoch controller
    {
#if defined(ATON_EPOCHCTRL_NUM)
      uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
3401b4d2:	4b2a      	ldr	r3, [pc, #168]	@ (3401b57c <NPU0_IRQHandler+0x100>)
3401b4d4:	681b      	ldr	r3, [r3, #0]
3401b4d6:	685b      	ldr	r3, [r3, #4]
3401b4d8:	4618      	mov	r0, r3
3401b4da:	f7ff f8dd 	bl	3401a698 <EpochBlock_EpochControllerUnit>
3401b4de:	6038      	str	r0, [r7, #0]
      LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3401b4e0:	683b      	ldr	r3, [r7, #0]
3401b4e2:	2b00      	cmp	r3, #0
3401b4e4:	d006      	beq.n	3401b4f4 <NPU0_IRQHandler+0x78>
3401b4e6:	4b29      	ldr	r3, [pc, #164]	@ (3401b58c <NPU0_IRQHandler+0x110>)
3401b4e8:	4a26      	ldr	r2, [pc, #152]	@ (3401b584 <NPU0_IRQHandler+0x108>)
3401b4ea:	f240 31be 	movw	r1, #958	@ 0x3be
3401b4ee:	4826      	ldr	r0, [pc, #152]	@ (3401b588 <NPU0_IRQHandler+0x10c>)
3401b4f0:	f000 f882 	bl	3401b5f8 <__assert_func>

      // epoch blob handling based on epoch controller interrupt
      __LL_ATON_RT_IrqErr(
          irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
3401b4f4:	683b      	ldr	r3, [r7, #0]
3401b4f6:	2b00      	cmp	r3, #0
3401b4f8:	d008      	beq.n	3401b50c <NPU0_IRQHandler+0x90>
3401b4fa:	683b      	ldr	r3, [r7, #0]
3401b4fc:	2b01      	cmp	r3, #1
3401b4fe:	d102      	bne.n	3401b506 <NPU0_IRQHandler+0x8a>
3401b500:	f06f 5380 	mvn.w	r3, #268435456	@ 0x10000000
3401b504:	e004      	b.n	3401b510 <NPU0_IRQHandler+0x94>
3401b506:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3401b50a:	e001      	b.n	3401b510 <NPU0_IRQHandler+0x94>
3401b50c:	f06f 5380 	mvn.w	r3, #268435456	@ 0x10000000
      __LL_ATON_RT_IrqErr(
3401b510:	687a      	ldr	r2, [r7, #4]
3401b512:	4013      	ands	r3, r2
3401b514:	4618      	mov	r0, r3
3401b516:	f7ff fe51 	bl	3401b1bc <__LL_ATON_RT_IrqErr>
3401b51a:	e002      	b.n	3401b522 <NPU0_IRQHandler+0xa6>
#endif                                      // !ATON_EPOCHCTRL_NUM
    }
  }
  else // `__ll_current_aton_ip_owner == NULL`
  {
    __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
3401b51c:	6878      	ldr	r0, [r7, #4]
3401b51e:	f7ff fe4d 	bl	3401b1bc <__LL_ATON_RT_IrqErr>
#else  // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
  __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3401b522:	4b16      	ldr	r3, [pc, #88]	@ (3401b57c <NPU0_IRQHandler+0x100>)
3401b524:	681b      	ldr	r3, [r3, #0]
3401b526:	2b00      	cmp	r3, #0
3401b528:	d106      	bne.n	3401b538 <NPU0_IRQHandler+0xbc>
3401b52a:	4b19      	ldr	r3, [pc, #100]	@ (3401b590 <NPU0_IRQHandler+0x114>)
3401b52c:	4a15      	ldr	r2, [pc, #84]	@ (3401b584 <NPU0_IRQHandler+0x108>)
3401b52e:	f240 31d2 	movw	r1, #978	@ 0x3d2
3401b532:	4815      	ldr	r0, [pc, #84]	@ (3401b588 <NPU0_IRQHandler+0x10c>)
3401b534:	f000 f860 	bl	3401b5f8 <__assert_func>

  if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state.current_epoch_block))
3401b538:	4b10      	ldr	r3, [pc, #64]	@ (3401b57c <NPU0_IRQHandler+0x100>)
3401b53a:	681b      	ldr	r3, [r3, #0]
3401b53c:	685b      	ldr	r3, [r3, #4]
3401b53e:	4618      	mov	r0, r3
3401b540:	f7ff f85e 	bl	3401a600 <EpochBlock_IsEpochBlob>
3401b544:	4603      	mov	r3, r0
3401b546:	f083 0301 	eor.w	r3, r3, #1
3401b54a:	b2db      	uxtb	r3, r3
3401b54c:	2b00      	cmp	r3, #0
3401b54e:	d003      	beq.n	3401b558 <NPU0_IRQHandler+0xdc>
  { // standard epoch block handling based on streaming engines
    __LL_ATON_RT_IrqEpochBlock(irqs);
3401b550:	6878      	ldr	r0, [r7, #4]
3401b552:	f7ff ff03 	bl	3401b35c <__LL_ATON_RT_IrqEpochBlock>
3401b556:	e002      	b.n	3401b55e <NPU0_IRQHandler+0xe2>
  }
  else
  { // epoch blob handling based on epoch controller
#if defined(ATON_EPOCHCTRL_NUM)
    __LL_ATON_RT_IrqEpochBlob(irqs);
3401b558:	6878      	ldr	r0, [r7, #4]
3401b55a:	f7ff ff45 	bl	3401b3e8 <__LL_ATON_RT_IrqEpochBlob>
  __ASM volatile ("dsb 0xF":::"memory");
3401b55e:	f3bf 8f4f 	dsb	sy
}
3401b562:	bf00      	nop
   */
#if (ATON_INT_NR > 32)
  ATON_INTCTRL_INTCLR_SET(0, irqs_l);
  ATON_INTCTRL_INTCLR_H_SET(0, irqs_h);
#else  //(ATON_INT_NR <= 32)
  ATON_INTCTRL_INTCLR_SET(0, irqs);
3401b564:	4a0b      	ldr	r2, [pc, #44]	@ (3401b594 <NPU0_IRQHandler+0x118>)
3401b566:	687b      	ldr	r3, [r7, #4]
3401b568:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
3401b56a:	f3bf 8f4f 	dsb	sy
}
3401b56e:	bf00      	nop
  /* Signal event */
  LL_ATON_OSAL_SIGNAL_EVENT();

#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

  return;
3401b570:	bf00      	nop
}
3401b572:	3708      	adds	r7, #8
3401b574:	46bd      	mov	sp, r7
3401b576:	bd80      	pop	{r7, pc}
3401b578:	580e1008 	.word	0x580e1008
3401b57c:	340211f4 	.word	0x340211f4
3401b580:	3401fc5c 	.word	0x3401fc5c
3401b584:	34020024 	.word	0x34020024
3401b588:	3401f7f4 	.word	0x3401f7f4
3401b58c:	3401f8b8 	.word	0x3401f8b8
3401b590:	3401f68c 	.word	0x3401f68c
3401b594:	580e1010 	.word	0x580e1010

3401b598 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_sstack
3401b598:	480f      	ldr	r0, [pc, #60]	@ (3401b5d8 <LoopForever+0x4>)
  msr   MSPLIM, r0
3401b59a:	f380 880a 	msr	MSPLIM, r0
  ldr   r0, =_estack
3401b59e:	480f      	ldr	r0, [pc, #60]	@ (3401b5dc <LoopForever+0x8>)
  mov   sp, r0          /* set stack pointer */
3401b5a0:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
3401b5a2:	f7e8 fa43 	bl	34003a2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
3401b5a6:	480e      	ldr	r0, [pc, #56]	@ (3401b5e0 <LoopForever+0xc>)
  ldr r1, =_edata
3401b5a8:	490e      	ldr	r1, [pc, #56]	@ (3401b5e4 <LoopForever+0x10>)
  ldr r2, =_sidata
3401b5aa:	4a0f      	ldr	r2, [pc, #60]	@ (3401b5e8 <LoopForever+0x14>)
  movs r3, #0
3401b5ac:	2300      	movs	r3, #0
  b LoopCopyDataInit
3401b5ae:	e002      	b.n	3401b5b6 <LoopCopyDataInit>

3401b5b0 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
3401b5b0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
3401b5b2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
3401b5b4:	3304      	adds	r3, #4

3401b5b6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
3401b5b6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
3401b5b8:	428c      	cmp	r4, r1
  bcc CopyDataInit
3401b5ba:	d3f9      	bcc.n	3401b5b0 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
3401b5bc:	4a0b      	ldr	r2, [pc, #44]	@ (3401b5ec <LoopForever+0x18>)
  ldr r4, =_ebss
3401b5be:	4c0c      	ldr	r4, [pc, #48]	@ (3401b5f0 <LoopForever+0x1c>)
  movs r3, #0
3401b5c0:	2300      	movs	r3, #0
  b LoopFillZerobss
3401b5c2:	e001      	b.n	3401b5c8 <LoopFillZerobss>

3401b5c4 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
3401b5c4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
3401b5c6:	3204      	adds	r2, #4

3401b5c8 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
3401b5c8:	42a2      	cmp	r2, r4
  bcc FillZerobss
3401b5ca:	d3fb      	bcc.n	3401b5c4 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
3401b5cc:	f001 fa58 	bl	3401ca80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
3401b5d0:	f7e6 f99e 	bl	34001910 <main>

3401b5d4 <LoopForever>:

LoopForever:
  b LoopForever
3401b5d4:	e7fe      	b.n	3401b5d4 <LoopForever>
3401b5d6:	0000      	.short	0x0000
  ldr   r0, =_sstack
3401b5d8:	340fc000 	.word	0x340fc000
  ldr   r0, =_estack
3401b5dc:	34100000 	.word	0x34100000
  ldr r0, =_sdata
3401b5e0:	34020a6c 	.word	0x34020a6c
  ldr r1, =_edata
3401b5e4:	34020c78 	.word	0x34020c78
  ldr r2, =_sidata
3401b5e8:	34020a6c 	.word	0x34020a6c
  ldr r2, =_sbss
3401b5ec:	34020c78 	.word	0x34020c78
  ldr r4, =_ebss
3401b5f0:	34021350 	.word	0x34021350

3401b5f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
3401b5f4:	e7fe      	b.n	3401b5f4 <ADC1_2_IRQHandler>
	...

3401b5f8 <__assert_func>:
3401b5f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
3401b5fa:	4614      	mov	r4, r2
3401b5fc:	461a      	mov	r2, r3
3401b5fe:	4b09      	ldr	r3, [pc, #36]	@ (3401b624 <__assert_func+0x2c>)
3401b600:	4605      	mov	r5, r0
3401b602:	681b      	ldr	r3, [r3, #0]
3401b604:	68d8      	ldr	r0, [r3, #12]
3401b606:	b14c      	cbz	r4, 3401b61c <__assert_func+0x24>
3401b608:	4b07      	ldr	r3, [pc, #28]	@ (3401b628 <__assert_func+0x30>)
3401b60a:	9100      	str	r1, [sp, #0]
3401b60c:	4907      	ldr	r1, [pc, #28]	@ (3401b62c <__assert_func+0x34>)
3401b60e:	e9cd 3401 	strd	r3, r4, [sp, #4]
3401b612:	462b      	mov	r3, r5
3401b614:	f000 fe62 	bl	3401c2dc <fiprintf>
3401b618:	f001 fa74 	bl	3401cb04 <abort>
3401b61c:	4b04      	ldr	r3, [pc, #16]	@ (3401b630 <__assert_func+0x38>)
3401b61e:	461c      	mov	r4, r3
3401b620:	e7f3      	b.n	3401b60a <__assert_func+0x12>
3401b622:	bf00      	nop
3401b624:	34020abc 	.word	0x34020abc
3401b628:	3402004e 	.word	0x3402004e
3401b62c:	3402005b 	.word	0x3402005b
3401b630:	34020089 	.word	0x34020089

3401b634 <malloc>:
3401b634:	4b02      	ldr	r3, [pc, #8]	@ (3401b640 <malloc+0xc>)
3401b636:	4601      	mov	r1, r0
3401b638:	6818      	ldr	r0, [r3, #0]
3401b63a:	f000 b825 	b.w	3401b688 <_malloc_r>
3401b63e:	bf00      	nop
3401b640:	34020abc 	.word	0x34020abc

3401b644 <sbrk_aligned>:
3401b644:	b570      	push	{r4, r5, r6, lr}
3401b646:	4e0f      	ldr	r6, [pc, #60]	@ (3401b684 <sbrk_aligned+0x40>)
3401b648:	460c      	mov	r4, r1
3401b64a:	4605      	mov	r5, r0
3401b64c:	6831      	ldr	r1, [r6, #0]
3401b64e:	b911      	cbnz	r1, 3401b656 <sbrk_aligned+0x12>
3401b650:	f001 f9ee 	bl	3401ca30 <_sbrk_r>
3401b654:	6030      	str	r0, [r6, #0]
3401b656:	4621      	mov	r1, r4
3401b658:	4628      	mov	r0, r5
3401b65a:	f001 f9e9 	bl	3401ca30 <_sbrk_r>
3401b65e:	1c43      	adds	r3, r0, #1
3401b660:	d103      	bne.n	3401b66a <sbrk_aligned+0x26>
3401b662:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
3401b666:	4620      	mov	r0, r4
3401b668:	bd70      	pop	{r4, r5, r6, pc}
3401b66a:	1cc4      	adds	r4, r0, #3
3401b66c:	f024 0403 	bic.w	r4, r4, #3
3401b670:	42a0      	cmp	r0, r4
3401b672:	d0f8      	beq.n	3401b666 <sbrk_aligned+0x22>
3401b674:	1a21      	subs	r1, r4, r0
3401b676:	4628      	mov	r0, r5
3401b678:	f001 f9da 	bl	3401ca30 <_sbrk_r>
3401b67c:	3001      	adds	r0, #1
3401b67e:	d1f2      	bne.n	3401b666 <sbrk_aligned+0x22>
3401b680:	e7ef      	b.n	3401b662 <sbrk_aligned+0x1e>
3401b682:	bf00      	nop
3401b684:	34021200 	.word	0x34021200

3401b688 <_malloc_r>:
3401b688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3401b68c:	1ccd      	adds	r5, r1, #3
3401b68e:	4606      	mov	r6, r0
3401b690:	f025 0503 	bic.w	r5, r5, #3
3401b694:	3508      	adds	r5, #8
3401b696:	2d0c      	cmp	r5, #12
3401b698:	bf38      	it	cc
3401b69a:	250c      	movcc	r5, #12
3401b69c:	2d00      	cmp	r5, #0
3401b69e:	db01      	blt.n	3401b6a4 <_malloc_r+0x1c>
3401b6a0:	42a9      	cmp	r1, r5
3401b6a2:	d904      	bls.n	3401b6ae <_malloc_r+0x26>
3401b6a4:	230c      	movs	r3, #12
3401b6a6:	6033      	str	r3, [r6, #0]
3401b6a8:	2000      	movs	r0, #0
3401b6aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
3401b6ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 3401b784 <_malloc_r+0xfc>
3401b6b2:	f000 f869 	bl	3401b788 <__malloc_lock>
3401b6b6:	f8d8 3000 	ldr.w	r3, [r8]
3401b6ba:	461c      	mov	r4, r3
3401b6bc:	bb44      	cbnz	r4, 3401b710 <_malloc_r+0x88>
3401b6be:	4629      	mov	r1, r5
3401b6c0:	4630      	mov	r0, r6
3401b6c2:	f7ff ffbf 	bl	3401b644 <sbrk_aligned>
3401b6c6:	1c43      	adds	r3, r0, #1
3401b6c8:	4604      	mov	r4, r0
3401b6ca:	d158      	bne.n	3401b77e <_malloc_r+0xf6>
3401b6cc:	f8d8 4000 	ldr.w	r4, [r8]
3401b6d0:	4627      	mov	r7, r4
3401b6d2:	2f00      	cmp	r7, #0
3401b6d4:	d143      	bne.n	3401b75e <_malloc_r+0xd6>
3401b6d6:	2c00      	cmp	r4, #0
3401b6d8:	d04b      	beq.n	3401b772 <_malloc_r+0xea>
3401b6da:	6823      	ldr	r3, [r4, #0]
3401b6dc:	4639      	mov	r1, r7
3401b6de:	4630      	mov	r0, r6
3401b6e0:	eb04 0903 	add.w	r9, r4, r3
3401b6e4:	f001 f9a4 	bl	3401ca30 <_sbrk_r>
3401b6e8:	4581      	cmp	r9, r0
3401b6ea:	d142      	bne.n	3401b772 <_malloc_r+0xea>
3401b6ec:	6821      	ldr	r1, [r4, #0]
3401b6ee:	4630      	mov	r0, r6
3401b6f0:	1a6d      	subs	r5, r5, r1
3401b6f2:	4629      	mov	r1, r5
3401b6f4:	f7ff ffa6 	bl	3401b644 <sbrk_aligned>
3401b6f8:	3001      	adds	r0, #1
3401b6fa:	d03a      	beq.n	3401b772 <_malloc_r+0xea>
3401b6fc:	6823      	ldr	r3, [r4, #0]
3401b6fe:	442b      	add	r3, r5
3401b700:	6023      	str	r3, [r4, #0]
3401b702:	f8d8 3000 	ldr.w	r3, [r8]
3401b706:	685a      	ldr	r2, [r3, #4]
3401b708:	bb62      	cbnz	r2, 3401b764 <_malloc_r+0xdc>
3401b70a:	f8c8 7000 	str.w	r7, [r8]
3401b70e:	e00f      	b.n	3401b730 <_malloc_r+0xa8>
3401b710:	6822      	ldr	r2, [r4, #0]
3401b712:	1b52      	subs	r2, r2, r5
3401b714:	d420      	bmi.n	3401b758 <_malloc_r+0xd0>
3401b716:	2a0b      	cmp	r2, #11
3401b718:	d917      	bls.n	3401b74a <_malloc_r+0xc2>
3401b71a:	1961      	adds	r1, r4, r5
3401b71c:	42a3      	cmp	r3, r4
3401b71e:	6025      	str	r5, [r4, #0]
3401b720:	bf18      	it	ne
3401b722:	6059      	strne	r1, [r3, #4]
3401b724:	6863      	ldr	r3, [r4, #4]
3401b726:	bf08      	it	eq
3401b728:	f8c8 1000 	streq.w	r1, [r8]
3401b72c:	5162      	str	r2, [r4, r5]
3401b72e:	604b      	str	r3, [r1, #4]
3401b730:	4630      	mov	r0, r6
3401b732:	f000 f82f 	bl	3401b794 <__malloc_unlock>
3401b736:	f104 000b 	add.w	r0, r4, #11
3401b73a:	1d23      	adds	r3, r4, #4
3401b73c:	f020 0007 	bic.w	r0, r0, #7
3401b740:	1ac2      	subs	r2, r0, r3
3401b742:	bf1c      	itt	ne
3401b744:	1a1b      	subne	r3, r3, r0
3401b746:	50a3      	strne	r3, [r4, r2]
3401b748:	e7af      	b.n	3401b6aa <_malloc_r+0x22>
3401b74a:	6862      	ldr	r2, [r4, #4]
3401b74c:	42a3      	cmp	r3, r4
3401b74e:	bf0c      	ite	eq
3401b750:	f8c8 2000 	streq.w	r2, [r8]
3401b754:	605a      	strne	r2, [r3, #4]
3401b756:	e7eb      	b.n	3401b730 <_malloc_r+0xa8>
3401b758:	4623      	mov	r3, r4
3401b75a:	6864      	ldr	r4, [r4, #4]
3401b75c:	e7ae      	b.n	3401b6bc <_malloc_r+0x34>
3401b75e:	463c      	mov	r4, r7
3401b760:	687f      	ldr	r7, [r7, #4]
3401b762:	e7b6      	b.n	3401b6d2 <_malloc_r+0x4a>
3401b764:	461a      	mov	r2, r3
3401b766:	685b      	ldr	r3, [r3, #4]
3401b768:	42a3      	cmp	r3, r4
3401b76a:	d1fb      	bne.n	3401b764 <_malloc_r+0xdc>
3401b76c:	2300      	movs	r3, #0
3401b76e:	6053      	str	r3, [r2, #4]
3401b770:	e7de      	b.n	3401b730 <_malloc_r+0xa8>
3401b772:	230c      	movs	r3, #12
3401b774:	4630      	mov	r0, r6
3401b776:	6033      	str	r3, [r6, #0]
3401b778:	f000 f80c 	bl	3401b794 <__malloc_unlock>
3401b77c:	e794      	b.n	3401b6a8 <_malloc_r+0x20>
3401b77e:	6005      	str	r5, [r0, #0]
3401b780:	e7d6      	b.n	3401b730 <_malloc_r+0xa8>
3401b782:	bf00      	nop
3401b784:	34021204 	.word	0x34021204

3401b788 <__malloc_lock>:
3401b788:	4801      	ldr	r0, [pc, #4]	@ (3401b790 <__malloc_lock+0x8>)
3401b78a:	f001 b99e 	b.w	3401caca <__retarget_lock_acquire_recursive>
3401b78e:	bf00      	nop
3401b790:	34021348 	.word	0x34021348

3401b794 <__malloc_unlock>:
3401b794:	4801      	ldr	r0, [pc, #4]	@ (3401b79c <__malloc_unlock+0x8>)
3401b796:	f001 b999 	b.w	3401cacc <__retarget_lock_release_recursive>
3401b79a:	bf00      	nop
3401b79c:	34021348 	.word	0x34021348

3401b7a0 <__cvt>:
3401b7a0:	b5f0      	push	{r4, r5, r6, r7, lr}
3401b7a2:	ed2d 8b02 	vpush	{d8}
3401b7a6:	eeb0 8b40 	vmov.f64	d8, d0
3401b7aa:	b085      	sub	sp, #20
3401b7ac:	4617      	mov	r7, r2
3401b7ae:	460c      	mov	r4, r1
3401b7b0:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
3401b7b2:	ee18 2a90 	vmov	r2, s17
3401b7b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
3401b7b8:	f025 0520 	bic.w	r5, r5, #32
3401b7bc:	2a00      	cmp	r2, #0
3401b7be:	bfb6      	itet	lt
3401b7c0:	222d      	movlt	r2, #45	@ 0x2d
3401b7c2:	2200      	movge	r2, #0
3401b7c4:	eeb1 8b40 	vneglt.f64	d8, d0
3401b7c8:	2d46      	cmp	r5, #70	@ 0x46
3401b7ca:	701a      	strb	r2, [r3, #0]
3401b7cc:	d004      	beq.n	3401b7d8 <__cvt+0x38>
3401b7ce:	2d45      	cmp	r5, #69	@ 0x45
3401b7d0:	d100      	bne.n	3401b7d4 <__cvt+0x34>
3401b7d2:	3401      	adds	r4, #1
3401b7d4:	2102      	movs	r1, #2
3401b7d6:	e000      	b.n	3401b7da <__cvt+0x3a>
3401b7d8:	2103      	movs	r1, #3
3401b7da:	ab03      	add	r3, sp, #12
3401b7dc:	eeb0 0b48 	vmov.f64	d0, d8
3401b7e0:	4622      	mov	r2, r4
3401b7e2:	9301      	str	r3, [sp, #4]
3401b7e4:	ab02      	add	r3, sp, #8
3401b7e6:	9300      	str	r3, [sp, #0]
3401b7e8:	4633      	mov	r3, r6
3401b7ea:	f001 fa21 	bl	3401cc30 <_dtoa_r>
3401b7ee:	2d47      	cmp	r5, #71	@ 0x47
3401b7f0:	d114      	bne.n	3401b81c <__cvt+0x7c>
3401b7f2:	07fb      	lsls	r3, r7, #31
3401b7f4:	d50a      	bpl.n	3401b80c <__cvt+0x6c>
3401b7f6:	1902      	adds	r2, r0, r4
3401b7f8:	eeb5 8b40 	vcmp.f64	d8, #0.0
3401b7fc:	2130      	movs	r1, #48	@ 0x30
3401b7fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b802:	bf08      	it	eq
3401b804:	9203      	streq	r2, [sp, #12]
3401b806:	9b03      	ldr	r3, [sp, #12]
3401b808:	4293      	cmp	r3, r2
3401b80a:	d319      	bcc.n	3401b840 <__cvt+0xa0>
3401b80c:	9b03      	ldr	r3, [sp, #12]
3401b80e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
3401b810:	1a1b      	subs	r3, r3, r0
3401b812:	6013      	str	r3, [r2, #0]
3401b814:	b005      	add	sp, #20
3401b816:	ecbd 8b02 	vpop	{d8}
3401b81a:	bdf0      	pop	{r4, r5, r6, r7, pc}
3401b81c:	2d46      	cmp	r5, #70	@ 0x46
3401b81e:	eb00 0204 	add.w	r2, r0, r4
3401b822:	d1e9      	bne.n	3401b7f8 <__cvt+0x58>
3401b824:	7803      	ldrb	r3, [r0, #0]
3401b826:	2b30      	cmp	r3, #48	@ 0x30
3401b828:	d107      	bne.n	3401b83a <__cvt+0x9a>
3401b82a:	eeb5 8b40 	vcmp.f64	d8, #0.0
3401b82e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b832:	bf1c      	itt	ne
3401b834:	f1c4 0401 	rsbne	r4, r4, #1
3401b838:	6034      	strne	r4, [r6, #0]
3401b83a:	6833      	ldr	r3, [r6, #0]
3401b83c:	441a      	add	r2, r3
3401b83e:	e7db      	b.n	3401b7f8 <__cvt+0x58>
3401b840:	1c5c      	adds	r4, r3, #1
3401b842:	9403      	str	r4, [sp, #12]
3401b844:	7019      	strb	r1, [r3, #0]
3401b846:	e7de      	b.n	3401b806 <__cvt+0x66>

3401b848 <__exponent>:
3401b848:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
3401b84a:	2900      	cmp	r1, #0
3401b84c:	7002      	strb	r2, [r0, #0]
3401b84e:	bfba      	itte	lt
3401b850:	4249      	neglt	r1, r1
3401b852:	232d      	movlt	r3, #45	@ 0x2d
3401b854:	232b      	movge	r3, #43	@ 0x2b
3401b856:	2909      	cmp	r1, #9
3401b858:	7043      	strb	r3, [r0, #1]
3401b85a:	dd28      	ble.n	3401b8ae <__exponent+0x66>
3401b85c:	f10d 0307 	add.w	r3, sp, #7
3401b860:	270a      	movs	r7, #10
3401b862:	461d      	mov	r5, r3
3401b864:	461a      	mov	r2, r3
3401b866:	3b01      	subs	r3, #1
3401b868:	fbb1 f6f7 	udiv	r6, r1, r7
3401b86c:	fb07 1416 	mls	r4, r7, r6, r1
3401b870:	3430      	adds	r4, #48	@ 0x30
3401b872:	f802 4c01 	strb.w	r4, [r2, #-1]
3401b876:	460c      	mov	r4, r1
3401b878:	4631      	mov	r1, r6
3401b87a:	2c63      	cmp	r4, #99	@ 0x63
3401b87c:	dcf2      	bgt.n	3401b864 <__exponent+0x1c>
3401b87e:	3130      	adds	r1, #48	@ 0x30
3401b880:	1e94      	subs	r4, r2, #2
3401b882:	f803 1c01 	strb.w	r1, [r3, #-1]
3401b886:	1c41      	adds	r1, r0, #1
3401b888:	4623      	mov	r3, r4
3401b88a:	42ab      	cmp	r3, r5
3401b88c:	d30a      	bcc.n	3401b8a4 <__exponent+0x5c>
3401b88e:	f10d 0309 	add.w	r3, sp, #9
3401b892:	1a9b      	subs	r3, r3, r2
3401b894:	42ac      	cmp	r4, r5
3401b896:	bf88      	it	hi
3401b898:	2300      	movhi	r3, #0
3401b89a:	3302      	adds	r3, #2
3401b89c:	4403      	add	r3, r0
3401b89e:	1a18      	subs	r0, r3, r0
3401b8a0:	b003      	add	sp, #12
3401b8a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
3401b8a4:	f813 6b01 	ldrb.w	r6, [r3], #1
3401b8a8:	f801 6f01 	strb.w	r6, [r1, #1]!
3401b8ac:	e7ed      	b.n	3401b88a <__exponent+0x42>
3401b8ae:	2330      	movs	r3, #48	@ 0x30
3401b8b0:	3130      	adds	r1, #48	@ 0x30
3401b8b2:	7083      	strb	r3, [r0, #2]
3401b8b4:	1d03      	adds	r3, r0, #4
3401b8b6:	70c1      	strb	r1, [r0, #3]
3401b8b8:	e7f1      	b.n	3401b89e <__exponent+0x56>
3401b8ba:	0000      	movs	r0, r0
3401b8bc:	0000      	movs	r0, r0
	...

3401b8c0 <_printf_float>:
3401b8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401b8c4:	b08d      	sub	sp, #52	@ 0x34
3401b8c6:	460c      	mov	r4, r1
3401b8c8:	4616      	mov	r6, r2
3401b8ca:	461f      	mov	r7, r3
3401b8cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
3401b8d0:	4605      	mov	r5, r0
3401b8d2:	f001 f875 	bl	3401c9c0 <_localeconv_r>
3401b8d6:	f8d0 b000 	ldr.w	fp, [r0]
3401b8da:	4658      	mov	r0, fp
3401b8dc:	f7e4 ff58 	bl	34000790 <strlen>
3401b8e0:	2300      	movs	r3, #0
3401b8e2:	f894 9018 	ldrb.w	r9, [r4, #24]
3401b8e6:	930a      	str	r3, [sp, #40]	@ 0x28
3401b8e8:	f8d8 3000 	ldr.w	r3, [r8]
3401b8ec:	6822      	ldr	r2, [r4, #0]
3401b8ee:	3307      	adds	r3, #7
3401b8f0:	9005      	str	r0, [sp, #20]
3401b8f2:	f023 0307 	bic.w	r3, r3, #7
3401b8f6:	f103 0108 	add.w	r1, r3, #8
3401b8fa:	f8c8 1000 	str.w	r1, [r8]
3401b8fe:	ed93 0b00 	vldr	d0, [r3]
3401b902:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 3401bb60 <_printf_float+0x2a0>
3401b906:	eeb0 7bc0 	vabs.f64	d7, d0
3401b90a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
3401b90e:	eeb4 7b46 	vcmp.f64	d7, d6
3401b912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b916:	dd24      	ble.n	3401b962 <_printf_float+0xa2>
3401b918:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
3401b91c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b920:	d502      	bpl.n	3401b928 <_printf_float+0x68>
3401b922:	232d      	movs	r3, #45	@ 0x2d
3401b924:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3401b928:	498f      	ldr	r1, [pc, #572]	@ (3401bb68 <_printf_float+0x2a8>)
3401b92a:	4b90      	ldr	r3, [pc, #576]	@ (3401bb6c <_printf_float+0x2ac>)
3401b92c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
3401b930:	bf8c      	ite	hi
3401b932:	4688      	movhi	r8, r1
3401b934:	4698      	movls	r8, r3
3401b936:	f022 0204 	bic.w	r2, r2, #4
3401b93a:	2303      	movs	r3, #3
3401b93c:	f04f 0a00 	mov.w	sl, #0
3401b940:	6022      	str	r2, [r4, #0]
3401b942:	6123      	str	r3, [r4, #16]
3401b944:	4633      	mov	r3, r6
3401b946:	aa0b      	add	r2, sp, #44	@ 0x2c
3401b948:	4621      	mov	r1, r4
3401b94a:	4628      	mov	r0, r5
3401b94c:	9700      	str	r7, [sp, #0]
3401b94e:	f000 f9d1 	bl	3401bcf4 <_printf_common>
3401b952:	3001      	adds	r0, #1
3401b954:	f040 8089 	bne.w	3401ba6a <_printf_float+0x1aa>
3401b958:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401b95c:	b00d      	add	sp, #52	@ 0x34
3401b95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401b962:	eeb4 0b40 	vcmp.f64	d0, d0
3401b966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b96a:	d709      	bvc.n	3401b980 <_printf_float+0xc0>
3401b96c:	ee10 3a90 	vmov	r3, s1
3401b970:	497f      	ldr	r1, [pc, #508]	@ (3401bb70 <_printf_float+0x2b0>)
3401b972:	2b00      	cmp	r3, #0
3401b974:	bfbc      	itt	lt
3401b976:	232d      	movlt	r3, #45	@ 0x2d
3401b978:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
3401b97c:	4b7d      	ldr	r3, [pc, #500]	@ (3401bb74 <_printf_float+0x2b4>)
3401b97e:	e7d5      	b.n	3401b92c <_printf_float+0x6c>
3401b980:	6863      	ldr	r3, [r4, #4]
3401b982:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
3401b986:	1c59      	adds	r1, r3, #1
3401b988:	d139      	bne.n	3401b9fe <_printf_float+0x13e>
3401b98a:	2306      	movs	r3, #6
3401b98c:	6063      	str	r3, [r4, #4]
3401b98e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
3401b992:	2300      	movs	r3, #0
3401b994:	4628      	mov	r0, r5
3401b996:	6022      	str	r2, [r4, #0]
3401b998:	9303      	str	r3, [sp, #12]
3401b99a:	ab0a      	add	r3, sp, #40	@ 0x28
3401b99c:	e9cd 9301 	strd	r9, r3, [sp, #4]
3401b9a0:	ab09      	add	r3, sp, #36	@ 0x24
3401b9a2:	9300      	str	r3, [sp, #0]
3401b9a4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
3401b9a8:	6861      	ldr	r1, [r4, #4]
3401b9aa:	f7ff fef9 	bl	3401b7a0 <__cvt>
3401b9ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
3401b9b2:	4680      	mov	r8, r0
3401b9b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
3401b9b6:	d129      	bne.n	3401ba0c <_printf_float+0x14c>
3401b9b8:	1cc8      	adds	r0, r1, #3
3401b9ba:	db02      	blt.n	3401b9c2 <_printf_float+0x102>
3401b9bc:	6863      	ldr	r3, [r4, #4]
3401b9be:	4299      	cmp	r1, r3
3401b9c0:	dd41      	ble.n	3401ba46 <_printf_float+0x186>
3401b9c2:	f1a9 0902 	sub.w	r9, r9, #2
3401b9c6:	fa5f f989 	uxtb.w	r9, r9
3401b9ca:	3901      	subs	r1, #1
3401b9cc:	464a      	mov	r2, r9
3401b9ce:	f104 0050 	add.w	r0, r4, #80	@ 0x50
3401b9d2:	9109      	str	r1, [sp, #36]	@ 0x24
3401b9d4:	f7ff ff38 	bl	3401b848 <__exponent>
3401b9d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
3401b9da:	4682      	mov	sl, r0
3401b9dc:	1813      	adds	r3, r2, r0
3401b9de:	2a01      	cmp	r2, #1
3401b9e0:	6123      	str	r3, [r4, #16]
3401b9e2:	dc02      	bgt.n	3401b9ea <_printf_float+0x12a>
3401b9e4:	6822      	ldr	r2, [r4, #0]
3401b9e6:	07d2      	lsls	r2, r2, #31
3401b9e8:	d501      	bpl.n	3401b9ee <_printf_float+0x12e>
3401b9ea:	3301      	adds	r3, #1
3401b9ec:	6123      	str	r3, [r4, #16]
3401b9ee:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
3401b9f2:	2b00      	cmp	r3, #0
3401b9f4:	d0a6      	beq.n	3401b944 <_printf_float+0x84>
3401b9f6:	232d      	movs	r3, #45	@ 0x2d
3401b9f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3401b9fc:	e7a2      	b.n	3401b944 <_printf_float+0x84>
3401b9fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
3401ba02:	d1c4      	bne.n	3401b98e <_printf_float+0xce>
3401ba04:	2b00      	cmp	r3, #0
3401ba06:	d1c2      	bne.n	3401b98e <_printf_float+0xce>
3401ba08:	2301      	movs	r3, #1
3401ba0a:	e7bf      	b.n	3401b98c <_printf_float+0xcc>
3401ba0c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
3401ba10:	d9db      	bls.n	3401b9ca <_printf_float+0x10a>
3401ba12:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
3401ba16:	d118      	bne.n	3401ba4a <_printf_float+0x18a>
3401ba18:	2900      	cmp	r1, #0
3401ba1a:	6863      	ldr	r3, [r4, #4]
3401ba1c:	dd0b      	ble.n	3401ba36 <_printf_float+0x176>
3401ba1e:	6121      	str	r1, [r4, #16]
3401ba20:	b913      	cbnz	r3, 3401ba28 <_printf_float+0x168>
3401ba22:	6822      	ldr	r2, [r4, #0]
3401ba24:	07d0      	lsls	r0, r2, #31
3401ba26:	d502      	bpl.n	3401ba2e <_printf_float+0x16e>
3401ba28:	3301      	adds	r3, #1
3401ba2a:	440b      	add	r3, r1
3401ba2c:	6123      	str	r3, [r4, #16]
3401ba2e:	f04f 0a00 	mov.w	sl, #0
3401ba32:	65a1      	str	r1, [r4, #88]	@ 0x58
3401ba34:	e7db      	b.n	3401b9ee <_printf_float+0x12e>
3401ba36:	b913      	cbnz	r3, 3401ba3e <_printf_float+0x17e>
3401ba38:	6822      	ldr	r2, [r4, #0]
3401ba3a:	07d2      	lsls	r2, r2, #31
3401ba3c:	d501      	bpl.n	3401ba42 <_printf_float+0x182>
3401ba3e:	3302      	adds	r3, #2
3401ba40:	e7f4      	b.n	3401ba2c <_printf_float+0x16c>
3401ba42:	2301      	movs	r3, #1
3401ba44:	e7f2      	b.n	3401ba2c <_printf_float+0x16c>
3401ba46:	f04f 0967 	mov.w	r9, #103	@ 0x67
3401ba4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401ba4c:	4299      	cmp	r1, r3
3401ba4e:	db05      	blt.n	3401ba5c <_printf_float+0x19c>
3401ba50:	6823      	ldr	r3, [r4, #0]
3401ba52:	6121      	str	r1, [r4, #16]
3401ba54:	07d8      	lsls	r0, r3, #31
3401ba56:	d5ea      	bpl.n	3401ba2e <_printf_float+0x16e>
3401ba58:	1c4b      	adds	r3, r1, #1
3401ba5a:	e7e7      	b.n	3401ba2c <_printf_float+0x16c>
3401ba5c:	2900      	cmp	r1, #0
3401ba5e:	bfd4      	ite	le
3401ba60:	f1c1 0202 	rsble	r2, r1, #2
3401ba64:	2201      	movgt	r2, #1
3401ba66:	4413      	add	r3, r2
3401ba68:	e7e0      	b.n	3401ba2c <_printf_float+0x16c>
3401ba6a:	6823      	ldr	r3, [r4, #0]
3401ba6c:	055a      	lsls	r2, r3, #21
3401ba6e:	d407      	bmi.n	3401ba80 <_printf_float+0x1c0>
3401ba70:	6923      	ldr	r3, [r4, #16]
3401ba72:	4642      	mov	r2, r8
3401ba74:	4631      	mov	r1, r6
3401ba76:	4628      	mov	r0, r5
3401ba78:	47b8      	blx	r7
3401ba7a:	3001      	adds	r0, #1
3401ba7c:	d12a      	bne.n	3401bad4 <_printf_float+0x214>
3401ba7e:	e76b      	b.n	3401b958 <_printf_float+0x98>
3401ba80:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
3401ba84:	f240 80e0 	bls.w	3401bc48 <_printf_float+0x388>
3401ba88:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
3401ba8c:	eeb5 7b40 	vcmp.f64	d7, #0.0
3401ba90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401ba94:	d133      	bne.n	3401bafe <_printf_float+0x23e>
3401ba96:	2301      	movs	r3, #1
3401ba98:	4a37      	ldr	r2, [pc, #220]	@ (3401bb78 <_printf_float+0x2b8>)
3401ba9a:	4631      	mov	r1, r6
3401ba9c:	4628      	mov	r0, r5
3401ba9e:	47b8      	blx	r7
3401baa0:	3001      	adds	r0, #1
3401baa2:	f43f af59 	beq.w	3401b958 <_printf_float+0x98>
3401baa6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
3401baaa:	4543      	cmp	r3, r8
3401baac:	db02      	blt.n	3401bab4 <_printf_float+0x1f4>
3401baae:	6823      	ldr	r3, [r4, #0]
3401bab0:	07d8      	lsls	r0, r3, #31
3401bab2:	d50f      	bpl.n	3401bad4 <_printf_float+0x214>
3401bab4:	9b05      	ldr	r3, [sp, #20]
3401bab6:	465a      	mov	r2, fp
3401bab8:	4631      	mov	r1, r6
3401baba:	4628      	mov	r0, r5
3401babc:	47b8      	blx	r7
3401babe:	3001      	adds	r0, #1
3401bac0:	f43f af4a 	beq.w	3401b958 <_printf_float+0x98>
3401bac4:	f04f 0900 	mov.w	r9, #0
3401bac8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
3401bacc:	f104 0a1a 	add.w	sl, r4, #26
3401bad0:	45c8      	cmp	r8, r9
3401bad2:	dc09      	bgt.n	3401bae8 <_printf_float+0x228>
3401bad4:	6823      	ldr	r3, [r4, #0]
3401bad6:	079b      	lsls	r3, r3, #30
3401bad8:	f100 8107 	bmi.w	3401bcea <_printf_float+0x42a>
3401badc:	68e0      	ldr	r0, [r4, #12]
3401bade:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
3401bae0:	4298      	cmp	r0, r3
3401bae2:	bfb8      	it	lt
3401bae4:	4618      	movlt	r0, r3
3401bae6:	e739      	b.n	3401b95c <_printf_float+0x9c>
3401bae8:	2301      	movs	r3, #1
3401baea:	4652      	mov	r2, sl
3401baec:	4631      	mov	r1, r6
3401baee:	4628      	mov	r0, r5
3401baf0:	47b8      	blx	r7
3401baf2:	3001      	adds	r0, #1
3401baf4:	f43f af30 	beq.w	3401b958 <_printf_float+0x98>
3401baf8:	f109 0901 	add.w	r9, r9, #1
3401bafc:	e7e8      	b.n	3401bad0 <_printf_float+0x210>
3401bafe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401bb00:	2b00      	cmp	r3, #0
3401bb02:	dc3b      	bgt.n	3401bb7c <_printf_float+0x2bc>
3401bb04:	2301      	movs	r3, #1
3401bb06:	4a1c      	ldr	r2, [pc, #112]	@ (3401bb78 <_printf_float+0x2b8>)
3401bb08:	4631      	mov	r1, r6
3401bb0a:	4628      	mov	r0, r5
3401bb0c:	47b8      	blx	r7
3401bb0e:	3001      	adds	r0, #1
3401bb10:	f43f af22 	beq.w	3401b958 <_printf_float+0x98>
3401bb14:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
3401bb18:	ea59 0303 	orrs.w	r3, r9, r3
3401bb1c:	d102      	bne.n	3401bb24 <_printf_float+0x264>
3401bb1e:	6823      	ldr	r3, [r4, #0]
3401bb20:	07d9      	lsls	r1, r3, #31
3401bb22:	d5d7      	bpl.n	3401bad4 <_printf_float+0x214>
3401bb24:	9b05      	ldr	r3, [sp, #20]
3401bb26:	465a      	mov	r2, fp
3401bb28:	4631      	mov	r1, r6
3401bb2a:	4628      	mov	r0, r5
3401bb2c:	47b8      	blx	r7
3401bb2e:	3001      	adds	r0, #1
3401bb30:	f43f af12 	beq.w	3401b958 <_printf_float+0x98>
3401bb34:	f04f 0a00 	mov.w	sl, #0
3401bb38:	f104 0b1a 	add.w	fp, r4, #26
3401bb3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401bb3e:	425b      	negs	r3, r3
3401bb40:	4553      	cmp	r3, sl
3401bb42:	dc01      	bgt.n	3401bb48 <_printf_float+0x288>
3401bb44:	464b      	mov	r3, r9
3401bb46:	e794      	b.n	3401ba72 <_printf_float+0x1b2>
3401bb48:	2301      	movs	r3, #1
3401bb4a:	465a      	mov	r2, fp
3401bb4c:	4631      	mov	r1, r6
3401bb4e:	4628      	mov	r0, r5
3401bb50:	47b8      	blx	r7
3401bb52:	3001      	adds	r0, #1
3401bb54:	f43f af00 	beq.w	3401b958 <_printf_float+0x98>
3401bb58:	f10a 0a01 	add.w	sl, sl, #1
3401bb5c:	e7ee      	b.n	3401bb3c <_printf_float+0x27c>
3401bb5e:	bf00      	nop
3401bb60:	ffffffff 	.word	0xffffffff
3401bb64:	7fefffff 	.word	0x7fefffff
3401bb68:	3402008e 	.word	0x3402008e
3401bb6c:	3402008a 	.word	0x3402008a
3401bb70:	34020096 	.word	0x34020096
3401bb74:	34020092 	.word	0x34020092
3401bb78:	3402009a 	.word	0x3402009a
3401bb7c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3401bb7e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
3401bb82:	4553      	cmp	r3, sl
3401bb84:	bfa8      	it	ge
3401bb86:	4653      	movge	r3, sl
3401bb88:	2b00      	cmp	r3, #0
3401bb8a:	4699      	mov	r9, r3
3401bb8c:	dc37      	bgt.n	3401bbfe <_printf_float+0x33e>
3401bb8e:	2300      	movs	r3, #0
3401bb90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
3401bb94:	f104 021a 	add.w	r2, r4, #26
3401bb98:	9307      	str	r3, [sp, #28]
3401bb9a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3401bb9c:	9907      	ldr	r1, [sp, #28]
3401bb9e:	9306      	str	r3, [sp, #24]
3401bba0:	eba3 0309 	sub.w	r3, r3, r9
3401bba4:	428b      	cmp	r3, r1
3401bba6:	dc31      	bgt.n	3401bc0c <_printf_float+0x34c>
3401bba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401bbaa:	459a      	cmp	sl, r3
3401bbac:	dc3b      	bgt.n	3401bc26 <_printf_float+0x366>
3401bbae:	6823      	ldr	r3, [r4, #0]
3401bbb0:	07da      	lsls	r2, r3, #31
3401bbb2:	d438      	bmi.n	3401bc26 <_printf_float+0x366>
3401bbb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401bbb6:	ebaa 0903 	sub.w	r9, sl, r3
3401bbba:	9b06      	ldr	r3, [sp, #24]
3401bbbc:	ebaa 0303 	sub.w	r3, sl, r3
3401bbc0:	4599      	cmp	r9, r3
3401bbc2:	bfa8      	it	ge
3401bbc4:	4699      	movge	r9, r3
3401bbc6:	f1b9 0f00 	cmp.w	r9, #0
3401bbca:	dc34      	bgt.n	3401bc36 <_printf_float+0x376>
3401bbcc:	f04f 0800 	mov.w	r8, #0
3401bbd0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
3401bbd4:	f104 0b1a 	add.w	fp, r4, #26
3401bbd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401bbda:	ebaa 0303 	sub.w	r3, sl, r3
3401bbde:	eba3 0309 	sub.w	r3, r3, r9
3401bbe2:	4543      	cmp	r3, r8
3401bbe4:	f77f af76 	ble.w	3401bad4 <_printf_float+0x214>
3401bbe8:	2301      	movs	r3, #1
3401bbea:	465a      	mov	r2, fp
3401bbec:	4631      	mov	r1, r6
3401bbee:	4628      	mov	r0, r5
3401bbf0:	47b8      	blx	r7
3401bbf2:	3001      	adds	r0, #1
3401bbf4:	f43f aeb0 	beq.w	3401b958 <_printf_float+0x98>
3401bbf8:	f108 0801 	add.w	r8, r8, #1
3401bbfc:	e7ec      	b.n	3401bbd8 <_printf_float+0x318>
3401bbfe:	4642      	mov	r2, r8
3401bc00:	4631      	mov	r1, r6
3401bc02:	4628      	mov	r0, r5
3401bc04:	47b8      	blx	r7
3401bc06:	3001      	adds	r0, #1
3401bc08:	d1c1      	bne.n	3401bb8e <_printf_float+0x2ce>
3401bc0a:	e6a5      	b.n	3401b958 <_printf_float+0x98>
3401bc0c:	2301      	movs	r3, #1
3401bc0e:	4631      	mov	r1, r6
3401bc10:	4628      	mov	r0, r5
3401bc12:	9206      	str	r2, [sp, #24]
3401bc14:	47b8      	blx	r7
3401bc16:	3001      	adds	r0, #1
3401bc18:	f43f ae9e 	beq.w	3401b958 <_printf_float+0x98>
3401bc1c:	9b07      	ldr	r3, [sp, #28]
3401bc1e:	9a06      	ldr	r2, [sp, #24]
3401bc20:	3301      	adds	r3, #1
3401bc22:	9307      	str	r3, [sp, #28]
3401bc24:	e7b9      	b.n	3401bb9a <_printf_float+0x2da>
3401bc26:	9b05      	ldr	r3, [sp, #20]
3401bc28:	465a      	mov	r2, fp
3401bc2a:	4631      	mov	r1, r6
3401bc2c:	4628      	mov	r0, r5
3401bc2e:	47b8      	blx	r7
3401bc30:	3001      	adds	r0, #1
3401bc32:	d1bf      	bne.n	3401bbb4 <_printf_float+0x2f4>
3401bc34:	e690      	b.n	3401b958 <_printf_float+0x98>
3401bc36:	9a06      	ldr	r2, [sp, #24]
3401bc38:	464b      	mov	r3, r9
3401bc3a:	4631      	mov	r1, r6
3401bc3c:	4628      	mov	r0, r5
3401bc3e:	4442      	add	r2, r8
3401bc40:	47b8      	blx	r7
3401bc42:	3001      	adds	r0, #1
3401bc44:	d1c2      	bne.n	3401bbcc <_printf_float+0x30c>
3401bc46:	e687      	b.n	3401b958 <_printf_float+0x98>
3401bc48:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
3401bc4c:	f1b9 0f01 	cmp.w	r9, #1
3401bc50:	dc01      	bgt.n	3401bc56 <_printf_float+0x396>
3401bc52:	07db      	lsls	r3, r3, #31
3401bc54:	d536      	bpl.n	3401bcc4 <_printf_float+0x404>
3401bc56:	2301      	movs	r3, #1
3401bc58:	4642      	mov	r2, r8
3401bc5a:	4631      	mov	r1, r6
3401bc5c:	4628      	mov	r0, r5
3401bc5e:	47b8      	blx	r7
3401bc60:	3001      	adds	r0, #1
3401bc62:	f43f ae79 	beq.w	3401b958 <_printf_float+0x98>
3401bc66:	9b05      	ldr	r3, [sp, #20]
3401bc68:	465a      	mov	r2, fp
3401bc6a:	4631      	mov	r1, r6
3401bc6c:	4628      	mov	r0, r5
3401bc6e:	47b8      	blx	r7
3401bc70:	3001      	adds	r0, #1
3401bc72:	f43f ae71 	beq.w	3401b958 <_printf_float+0x98>
3401bc76:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
3401bc7a:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
3401bc7e:	eeb5 7b40 	vcmp.f64	d7, #0.0
3401bc82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401bc86:	d018      	beq.n	3401bcba <_printf_float+0x3fa>
3401bc88:	464b      	mov	r3, r9
3401bc8a:	f108 0201 	add.w	r2, r8, #1
3401bc8e:	4631      	mov	r1, r6
3401bc90:	4628      	mov	r0, r5
3401bc92:	47b8      	blx	r7
3401bc94:	3001      	adds	r0, #1
3401bc96:	d10c      	bne.n	3401bcb2 <_printf_float+0x3f2>
3401bc98:	e65e      	b.n	3401b958 <_printf_float+0x98>
3401bc9a:	2301      	movs	r3, #1
3401bc9c:	465a      	mov	r2, fp
3401bc9e:	4631      	mov	r1, r6
3401bca0:	4628      	mov	r0, r5
3401bca2:	47b8      	blx	r7
3401bca4:	3001      	adds	r0, #1
3401bca6:	f43f ae57 	beq.w	3401b958 <_printf_float+0x98>
3401bcaa:	f108 0801 	add.w	r8, r8, #1
3401bcae:	45c8      	cmp	r8, r9
3401bcb0:	dbf3      	blt.n	3401bc9a <_printf_float+0x3da>
3401bcb2:	4653      	mov	r3, sl
3401bcb4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
3401bcb8:	e6dc      	b.n	3401ba74 <_printf_float+0x1b4>
3401bcba:	f04f 0800 	mov.w	r8, #0
3401bcbe:	f104 0b1a 	add.w	fp, r4, #26
3401bcc2:	e7f4      	b.n	3401bcae <_printf_float+0x3ee>
3401bcc4:	2301      	movs	r3, #1
3401bcc6:	4642      	mov	r2, r8
3401bcc8:	e7e1      	b.n	3401bc8e <_printf_float+0x3ce>
3401bcca:	2301      	movs	r3, #1
3401bccc:	464a      	mov	r2, r9
3401bcce:	4631      	mov	r1, r6
3401bcd0:	4628      	mov	r0, r5
3401bcd2:	47b8      	blx	r7
3401bcd4:	3001      	adds	r0, #1
3401bcd6:	f43f ae3f 	beq.w	3401b958 <_printf_float+0x98>
3401bcda:	f108 0801 	add.w	r8, r8, #1
3401bcde:	68e3      	ldr	r3, [r4, #12]
3401bce0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
3401bce2:	1a5b      	subs	r3, r3, r1
3401bce4:	4543      	cmp	r3, r8
3401bce6:	dcf0      	bgt.n	3401bcca <_printf_float+0x40a>
3401bce8:	e6f8      	b.n	3401badc <_printf_float+0x21c>
3401bcea:	f04f 0800 	mov.w	r8, #0
3401bcee:	f104 0919 	add.w	r9, r4, #25
3401bcf2:	e7f4      	b.n	3401bcde <_printf_float+0x41e>

3401bcf4 <_printf_common>:
3401bcf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
3401bcf8:	4616      	mov	r6, r2
3401bcfa:	4698      	mov	r8, r3
3401bcfc:	688a      	ldr	r2, [r1, #8]
3401bcfe:	4607      	mov	r7, r0
3401bd00:	690b      	ldr	r3, [r1, #16]
3401bd02:	460c      	mov	r4, r1
3401bd04:	f8dd 9020 	ldr.w	r9, [sp, #32]
3401bd08:	4293      	cmp	r3, r2
3401bd0a:	bfb8      	it	lt
3401bd0c:	4613      	movlt	r3, r2
3401bd0e:	6033      	str	r3, [r6, #0]
3401bd10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
3401bd14:	b10a      	cbz	r2, 3401bd1a <_printf_common+0x26>
3401bd16:	3301      	adds	r3, #1
3401bd18:	6033      	str	r3, [r6, #0]
3401bd1a:	6823      	ldr	r3, [r4, #0]
3401bd1c:	0699      	lsls	r1, r3, #26
3401bd1e:	bf42      	ittt	mi
3401bd20:	6833      	ldrmi	r3, [r6, #0]
3401bd22:	3302      	addmi	r3, #2
3401bd24:	6033      	strmi	r3, [r6, #0]
3401bd26:	6825      	ldr	r5, [r4, #0]
3401bd28:	f015 0506 	ands.w	r5, r5, #6
3401bd2c:	d106      	bne.n	3401bd3c <_printf_common+0x48>
3401bd2e:	f104 0a19 	add.w	sl, r4, #25
3401bd32:	68e3      	ldr	r3, [r4, #12]
3401bd34:	6832      	ldr	r2, [r6, #0]
3401bd36:	1a9b      	subs	r3, r3, r2
3401bd38:	42ab      	cmp	r3, r5
3401bd3a:	dc2b      	bgt.n	3401bd94 <_printf_common+0xa0>
3401bd3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
3401bd40:	6822      	ldr	r2, [r4, #0]
3401bd42:	3b00      	subs	r3, #0
3401bd44:	bf18      	it	ne
3401bd46:	2301      	movne	r3, #1
3401bd48:	0692      	lsls	r2, r2, #26
3401bd4a:	d430      	bmi.n	3401bdae <_printf_common+0xba>
3401bd4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
3401bd50:	4641      	mov	r1, r8
3401bd52:	4638      	mov	r0, r7
3401bd54:	47c8      	blx	r9
3401bd56:	3001      	adds	r0, #1
3401bd58:	d023      	beq.n	3401bda2 <_printf_common+0xae>
3401bd5a:	6823      	ldr	r3, [r4, #0]
3401bd5c:	341a      	adds	r4, #26
3401bd5e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
3401bd62:	f003 0306 	and.w	r3, r3, #6
3401bd66:	2b04      	cmp	r3, #4
3401bd68:	bf0a      	itet	eq
3401bd6a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
3401bd6e:	2500      	movne	r5, #0
3401bd70:	6833      	ldreq	r3, [r6, #0]
3401bd72:	f04f 0600 	mov.w	r6, #0
3401bd76:	bf08      	it	eq
3401bd78:	1aed      	subeq	r5, r5, r3
3401bd7a:	f854 3c12 	ldr.w	r3, [r4, #-18]
3401bd7e:	bf08      	it	eq
3401bd80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
3401bd84:	4293      	cmp	r3, r2
3401bd86:	bfc4      	itt	gt
3401bd88:	1a9b      	subgt	r3, r3, r2
3401bd8a:	18ed      	addgt	r5, r5, r3
3401bd8c:	42b5      	cmp	r5, r6
3401bd8e:	d11a      	bne.n	3401bdc6 <_printf_common+0xd2>
3401bd90:	2000      	movs	r0, #0
3401bd92:	e008      	b.n	3401bda6 <_printf_common+0xb2>
3401bd94:	2301      	movs	r3, #1
3401bd96:	4652      	mov	r2, sl
3401bd98:	4641      	mov	r1, r8
3401bd9a:	4638      	mov	r0, r7
3401bd9c:	47c8      	blx	r9
3401bd9e:	3001      	adds	r0, #1
3401bda0:	d103      	bne.n	3401bdaa <_printf_common+0xb6>
3401bda2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401bda6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
3401bdaa:	3501      	adds	r5, #1
3401bdac:	e7c1      	b.n	3401bd32 <_printf_common+0x3e>
3401bdae:	18e1      	adds	r1, r4, r3
3401bdb0:	1c5a      	adds	r2, r3, #1
3401bdb2:	2030      	movs	r0, #48	@ 0x30
3401bdb4:	3302      	adds	r3, #2
3401bdb6:	4422      	add	r2, r4
3401bdb8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
3401bdbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
3401bdc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
3401bdc4:	e7c2      	b.n	3401bd4c <_printf_common+0x58>
3401bdc6:	2301      	movs	r3, #1
3401bdc8:	4622      	mov	r2, r4
3401bdca:	4641      	mov	r1, r8
3401bdcc:	4638      	mov	r0, r7
3401bdce:	47c8      	blx	r9
3401bdd0:	3001      	adds	r0, #1
3401bdd2:	d0e6      	beq.n	3401bda2 <_printf_common+0xae>
3401bdd4:	3601      	adds	r6, #1
3401bdd6:	e7d9      	b.n	3401bd8c <_printf_common+0x98>

3401bdd8 <_printf_i>:
3401bdd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
3401bddc:	7e0f      	ldrb	r7, [r1, #24]
3401bdde:	4691      	mov	r9, r2
3401bde0:	4680      	mov	r8, r0
3401bde2:	460c      	mov	r4, r1
3401bde4:	2f78      	cmp	r7, #120	@ 0x78
3401bde6:	469a      	mov	sl, r3
3401bde8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
3401bdea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
3401bdee:	d807      	bhi.n	3401be00 <_printf_i+0x28>
3401bdf0:	2f62      	cmp	r7, #98	@ 0x62
3401bdf2:	d80a      	bhi.n	3401be0a <_printf_i+0x32>
3401bdf4:	2f00      	cmp	r7, #0
3401bdf6:	f000 80d1 	beq.w	3401bf9c <_printf_i+0x1c4>
3401bdfa:	2f58      	cmp	r7, #88	@ 0x58
3401bdfc:	f000 80b8 	beq.w	3401bf70 <_printf_i+0x198>
3401be00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
3401be04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
3401be08:	e03a      	b.n	3401be80 <_printf_i+0xa8>
3401be0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
3401be0e:	2b15      	cmp	r3, #21
3401be10:	d8f6      	bhi.n	3401be00 <_printf_i+0x28>
3401be12:	a101      	add	r1, pc, #4	@ (adr r1, 3401be18 <_printf_i+0x40>)
3401be14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
3401be18:	3401be71 	.word	0x3401be71
3401be1c:	3401be85 	.word	0x3401be85
3401be20:	3401be01 	.word	0x3401be01
3401be24:	3401be01 	.word	0x3401be01
3401be28:	3401be01 	.word	0x3401be01
3401be2c:	3401be01 	.word	0x3401be01
3401be30:	3401be85 	.word	0x3401be85
3401be34:	3401be01 	.word	0x3401be01
3401be38:	3401be01 	.word	0x3401be01
3401be3c:	3401be01 	.word	0x3401be01
3401be40:	3401be01 	.word	0x3401be01
3401be44:	3401bf83 	.word	0x3401bf83
3401be48:	3401beaf 	.word	0x3401beaf
3401be4c:	3401bf3d 	.word	0x3401bf3d
3401be50:	3401be01 	.word	0x3401be01
3401be54:	3401be01 	.word	0x3401be01
3401be58:	3401bfa5 	.word	0x3401bfa5
3401be5c:	3401be01 	.word	0x3401be01
3401be60:	3401beaf 	.word	0x3401beaf
3401be64:	3401be01 	.word	0x3401be01
3401be68:	3401be01 	.word	0x3401be01
3401be6c:	3401bf45 	.word	0x3401bf45
3401be70:	6833      	ldr	r3, [r6, #0]
3401be72:	1d1a      	adds	r2, r3, #4
3401be74:	681b      	ldr	r3, [r3, #0]
3401be76:	6032      	str	r2, [r6, #0]
3401be78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
3401be7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
3401be80:	2301      	movs	r3, #1
3401be82:	e09c      	b.n	3401bfbe <_printf_i+0x1e6>
3401be84:	6833      	ldr	r3, [r6, #0]
3401be86:	6820      	ldr	r0, [r4, #0]
3401be88:	1d19      	adds	r1, r3, #4
3401be8a:	6031      	str	r1, [r6, #0]
3401be8c:	0606      	lsls	r6, r0, #24
3401be8e:	d501      	bpl.n	3401be94 <_printf_i+0xbc>
3401be90:	681d      	ldr	r5, [r3, #0]
3401be92:	e003      	b.n	3401be9c <_printf_i+0xc4>
3401be94:	0645      	lsls	r5, r0, #25
3401be96:	d5fb      	bpl.n	3401be90 <_printf_i+0xb8>
3401be98:	f9b3 5000 	ldrsh.w	r5, [r3]
3401be9c:	2d00      	cmp	r5, #0
3401be9e:	da03      	bge.n	3401bea8 <_printf_i+0xd0>
3401bea0:	232d      	movs	r3, #45	@ 0x2d
3401bea2:	426d      	negs	r5, r5
3401bea4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3401bea8:	4858      	ldr	r0, [pc, #352]	@ (3401c00c <_printf_i+0x234>)
3401beaa:	230a      	movs	r3, #10
3401beac:	e011      	b.n	3401bed2 <_printf_i+0xfa>
3401beae:	6821      	ldr	r1, [r4, #0]
3401beb0:	6833      	ldr	r3, [r6, #0]
3401beb2:	0608      	lsls	r0, r1, #24
3401beb4:	f853 5b04 	ldr.w	r5, [r3], #4
3401beb8:	d402      	bmi.n	3401bec0 <_printf_i+0xe8>
3401beba:	0649      	lsls	r1, r1, #25
3401bebc:	bf48      	it	mi
3401bebe:	b2ad      	uxthmi	r5, r5
3401bec0:	2f6f      	cmp	r7, #111	@ 0x6f
3401bec2:	6033      	str	r3, [r6, #0]
3401bec4:	4851      	ldr	r0, [pc, #324]	@ (3401c00c <_printf_i+0x234>)
3401bec6:	bf14      	ite	ne
3401bec8:	230a      	movne	r3, #10
3401beca:	2308      	moveq	r3, #8
3401becc:	2100      	movs	r1, #0
3401bece:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
3401bed2:	6866      	ldr	r6, [r4, #4]
3401bed4:	2e00      	cmp	r6, #0
3401bed6:	60a6      	str	r6, [r4, #8]
3401bed8:	db05      	blt.n	3401bee6 <_printf_i+0x10e>
3401beda:	6821      	ldr	r1, [r4, #0]
3401bedc:	432e      	orrs	r6, r5
3401bede:	f021 0104 	bic.w	r1, r1, #4
3401bee2:	6021      	str	r1, [r4, #0]
3401bee4:	d04b      	beq.n	3401bf7e <_printf_i+0x1a6>
3401bee6:	4616      	mov	r6, r2
3401bee8:	fbb5 f1f3 	udiv	r1, r5, r3
3401beec:	fb03 5711 	mls	r7, r3, r1, r5
3401bef0:	5dc7      	ldrb	r7, [r0, r7]
3401bef2:	f806 7d01 	strb.w	r7, [r6, #-1]!
3401bef6:	462f      	mov	r7, r5
3401bef8:	460d      	mov	r5, r1
3401befa:	42bb      	cmp	r3, r7
3401befc:	d9f4      	bls.n	3401bee8 <_printf_i+0x110>
3401befe:	2b08      	cmp	r3, #8
3401bf00:	d10b      	bne.n	3401bf1a <_printf_i+0x142>
3401bf02:	6823      	ldr	r3, [r4, #0]
3401bf04:	07df      	lsls	r7, r3, #31
3401bf06:	d508      	bpl.n	3401bf1a <_printf_i+0x142>
3401bf08:	6923      	ldr	r3, [r4, #16]
3401bf0a:	6861      	ldr	r1, [r4, #4]
3401bf0c:	4299      	cmp	r1, r3
3401bf0e:	bfde      	ittt	le
3401bf10:	2330      	movle	r3, #48	@ 0x30
3401bf12:	f806 3c01 	strble.w	r3, [r6, #-1]
3401bf16:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
3401bf1a:	1b92      	subs	r2, r2, r6
3401bf1c:	6122      	str	r2, [r4, #16]
3401bf1e:	464b      	mov	r3, r9
3401bf20:	aa03      	add	r2, sp, #12
3401bf22:	4621      	mov	r1, r4
3401bf24:	4640      	mov	r0, r8
3401bf26:	f8cd a000 	str.w	sl, [sp]
3401bf2a:	f7ff fee3 	bl	3401bcf4 <_printf_common>
3401bf2e:	3001      	adds	r0, #1
3401bf30:	d14a      	bne.n	3401bfc8 <_printf_i+0x1f0>
3401bf32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401bf36:	b004      	add	sp, #16
3401bf38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
3401bf3c:	6823      	ldr	r3, [r4, #0]
3401bf3e:	f043 0320 	orr.w	r3, r3, #32
3401bf42:	6023      	str	r3, [r4, #0]
3401bf44:	2778      	movs	r7, #120	@ 0x78
3401bf46:	4832      	ldr	r0, [pc, #200]	@ (3401c010 <_printf_i+0x238>)
3401bf48:	6823      	ldr	r3, [r4, #0]
3401bf4a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
3401bf4e:	061f      	lsls	r7, r3, #24
3401bf50:	6831      	ldr	r1, [r6, #0]
3401bf52:	f851 5b04 	ldr.w	r5, [r1], #4
3401bf56:	d402      	bmi.n	3401bf5e <_printf_i+0x186>
3401bf58:	065f      	lsls	r7, r3, #25
3401bf5a:	bf48      	it	mi
3401bf5c:	b2ad      	uxthmi	r5, r5
3401bf5e:	6031      	str	r1, [r6, #0]
3401bf60:	07d9      	lsls	r1, r3, #31
3401bf62:	bf44      	itt	mi
3401bf64:	f043 0320 	orrmi.w	r3, r3, #32
3401bf68:	6023      	strmi	r3, [r4, #0]
3401bf6a:	b11d      	cbz	r5, 3401bf74 <_printf_i+0x19c>
3401bf6c:	2310      	movs	r3, #16
3401bf6e:	e7ad      	b.n	3401becc <_printf_i+0xf4>
3401bf70:	4826      	ldr	r0, [pc, #152]	@ (3401c00c <_printf_i+0x234>)
3401bf72:	e7e9      	b.n	3401bf48 <_printf_i+0x170>
3401bf74:	6823      	ldr	r3, [r4, #0]
3401bf76:	f023 0320 	bic.w	r3, r3, #32
3401bf7a:	6023      	str	r3, [r4, #0]
3401bf7c:	e7f6      	b.n	3401bf6c <_printf_i+0x194>
3401bf7e:	4616      	mov	r6, r2
3401bf80:	e7bd      	b.n	3401befe <_printf_i+0x126>
3401bf82:	6833      	ldr	r3, [r6, #0]
3401bf84:	6825      	ldr	r5, [r4, #0]
3401bf86:	1d18      	adds	r0, r3, #4
3401bf88:	6961      	ldr	r1, [r4, #20]
3401bf8a:	6030      	str	r0, [r6, #0]
3401bf8c:	062e      	lsls	r6, r5, #24
3401bf8e:	681b      	ldr	r3, [r3, #0]
3401bf90:	d501      	bpl.n	3401bf96 <_printf_i+0x1be>
3401bf92:	6019      	str	r1, [r3, #0]
3401bf94:	e002      	b.n	3401bf9c <_printf_i+0x1c4>
3401bf96:	0668      	lsls	r0, r5, #25
3401bf98:	d5fb      	bpl.n	3401bf92 <_printf_i+0x1ba>
3401bf9a:	8019      	strh	r1, [r3, #0]
3401bf9c:	2300      	movs	r3, #0
3401bf9e:	4616      	mov	r6, r2
3401bfa0:	6123      	str	r3, [r4, #16]
3401bfa2:	e7bc      	b.n	3401bf1e <_printf_i+0x146>
3401bfa4:	6833      	ldr	r3, [r6, #0]
3401bfa6:	2100      	movs	r1, #0
3401bfa8:	1d1a      	adds	r2, r3, #4
3401bfaa:	6032      	str	r2, [r6, #0]
3401bfac:	681e      	ldr	r6, [r3, #0]
3401bfae:	6862      	ldr	r2, [r4, #4]
3401bfb0:	4630      	mov	r0, r6
3401bfb2:	f000 fd8c 	bl	3401cace <memchr>
3401bfb6:	b108      	cbz	r0, 3401bfbc <_printf_i+0x1e4>
3401bfb8:	1b80      	subs	r0, r0, r6
3401bfba:	6060      	str	r0, [r4, #4]
3401bfbc:	6863      	ldr	r3, [r4, #4]
3401bfbe:	6123      	str	r3, [r4, #16]
3401bfc0:	2300      	movs	r3, #0
3401bfc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3401bfc6:	e7aa      	b.n	3401bf1e <_printf_i+0x146>
3401bfc8:	6923      	ldr	r3, [r4, #16]
3401bfca:	4632      	mov	r2, r6
3401bfcc:	4649      	mov	r1, r9
3401bfce:	4640      	mov	r0, r8
3401bfd0:	47d0      	blx	sl
3401bfd2:	3001      	adds	r0, #1
3401bfd4:	d0ad      	beq.n	3401bf32 <_printf_i+0x15a>
3401bfd6:	6823      	ldr	r3, [r4, #0]
3401bfd8:	079b      	lsls	r3, r3, #30
3401bfda:	d413      	bmi.n	3401c004 <_printf_i+0x22c>
3401bfdc:	68e0      	ldr	r0, [r4, #12]
3401bfde:	9b03      	ldr	r3, [sp, #12]
3401bfe0:	4298      	cmp	r0, r3
3401bfe2:	bfb8      	it	lt
3401bfe4:	4618      	movlt	r0, r3
3401bfe6:	e7a6      	b.n	3401bf36 <_printf_i+0x15e>
3401bfe8:	2301      	movs	r3, #1
3401bfea:	4632      	mov	r2, r6
3401bfec:	4649      	mov	r1, r9
3401bfee:	4640      	mov	r0, r8
3401bff0:	47d0      	blx	sl
3401bff2:	3001      	adds	r0, #1
3401bff4:	d09d      	beq.n	3401bf32 <_printf_i+0x15a>
3401bff6:	3501      	adds	r5, #1
3401bff8:	68e3      	ldr	r3, [r4, #12]
3401bffa:	9903      	ldr	r1, [sp, #12]
3401bffc:	1a5b      	subs	r3, r3, r1
3401bffe:	42ab      	cmp	r3, r5
3401c000:	dcf2      	bgt.n	3401bfe8 <_printf_i+0x210>
3401c002:	e7eb      	b.n	3401bfdc <_printf_i+0x204>
3401c004:	2500      	movs	r5, #0
3401c006:	f104 0619 	add.w	r6, r4, #25
3401c00a:	e7f5      	b.n	3401bff8 <_printf_i+0x220>
3401c00c:	3402009c 	.word	0x3402009c
3401c010:	340200ad 	.word	0x340200ad

3401c014 <__sflush_r>:
3401c014:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
3401c018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3401c01c:	0716      	lsls	r6, r2, #28
3401c01e:	4605      	mov	r5, r0
3401c020:	460c      	mov	r4, r1
3401c022:	d454      	bmi.n	3401c0ce <__sflush_r+0xba>
3401c024:	684b      	ldr	r3, [r1, #4]
3401c026:	2b00      	cmp	r3, #0
3401c028:	dc02      	bgt.n	3401c030 <__sflush_r+0x1c>
3401c02a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
3401c02c:	2b00      	cmp	r3, #0
3401c02e:	dd48      	ble.n	3401c0c2 <__sflush_r+0xae>
3401c030:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
3401c032:	2e00      	cmp	r6, #0
3401c034:	d045      	beq.n	3401c0c2 <__sflush_r+0xae>
3401c036:	2300      	movs	r3, #0
3401c038:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
3401c03c:	682f      	ldr	r7, [r5, #0]
3401c03e:	6a21      	ldr	r1, [r4, #32]
3401c040:	602b      	str	r3, [r5, #0]
3401c042:	d030      	beq.n	3401c0a6 <__sflush_r+0x92>
3401c044:	6d62      	ldr	r2, [r4, #84]	@ 0x54
3401c046:	89a3      	ldrh	r3, [r4, #12]
3401c048:	0759      	lsls	r1, r3, #29
3401c04a:	d505      	bpl.n	3401c058 <__sflush_r+0x44>
3401c04c:	6863      	ldr	r3, [r4, #4]
3401c04e:	1ad2      	subs	r2, r2, r3
3401c050:	6b63      	ldr	r3, [r4, #52]	@ 0x34
3401c052:	b10b      	cbz	r3, 3401c058 <__sflush_r+0x44>
3401c054:	6c23      	ldr	r3, [r4, #64]	@ 0x40
3401c056:	1ad2      	subs	r2, r2, r3
3401c058:	2300      	movs	r3, #0
3401c05a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
3401c05c:	6a21      	ldr	r1, [r4, #32]
3401c05e:	4628      	mov	r0, r5
3401c060:	47b0      	blx	r6
3401c062:	1c43      	adds	r3, r0, #1
3401c064:	89a3      	ldrh	r3, [r4, #12]
3401c066:	d106      	bne.n	3401c076 <__sflush_r+0x62>
3401c068:	6829      	ldr	r1, [r5, #0]
3401c06a:	291d      	cmp	r1, #29
3401c06c:	d82b      	bhi.n	3401c0c6 <__sflush_r+0xb2>
3401c06e:	4a2a      	ldr	r2, [pc, #168]	@ (3401c118 <__sflush_r+0x104>)
3401c070:	40ca      	lsrs	r2, r1
3401c072:	07d6      	lsls	r6, r2, #31
3401c074:	d527      	bpl.n	3401c0c6 <__sflush_r+0xb2>
3401c076:	2200      	movs	r2, #0
3401c078:	04d9      	lsls	r1, r3, #19
3401c07a:	6062      	str	r2, [r4, #4]
3401c07c:	6922      	ldr	r2, [r4, #16]
3401c07e:	6022      	str	r2, [r4, #0]
3401c080:	d504      	bpl.n	3401c08c <__sflush_r+0x78>
3401c082:	1c42      	adds	r2, r0, #1
3401c084:	d101      	bne.n	3401c08a <__sflush_r+0x76>
3401c086:	682b      	ldr	r3, [r5, #0]
3401c088:	b903      	cbnz	r3, 3401c08c <__sflush_r+0x78>
3401c08a:	6560      	str	r0, [r4, #84]	@ 0x54
3401c08c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
3401c08e:	602f      	str	r7, [r5, #0]
3401c090:	b1b9      	cbz	r1, 3401c0c2 <__sflush_r+0xae>
3401c092:	f104 0344 	add.w	r3, r4, #68	@ 0x44
3401c096:	4299      	cmp	r1, r3
3401c098:	d002      	beq.n	3401c0a0 <__sflush_r+0x8c>
3401c09a:	4628      	mov	r0, r5
3401c09c:	f001 fb26 	bl	3401d6ec <_free_r>
3401c0a0:	2300      	movs	r3, #0
3401c0a2:	6363      	str	r3, [r4, #52]	@ 0x34
3401c0a4:	e00d      	b.n	3401c0c2 <__sflush_r+0xae>
3401c0a6:	2301      	movs	r3, #1
3401c0a8:	4628      	mov	r0, r5
3401c0aa:	47b0      	blx	r6
3401c0ac:	4602      	mov	r2, r0
3401c0ae:	1c50      	adds	r0, r2, #1
3401c0b0:	d1c9      	bne.n	3401c046 <__sflush_r+0x32>
3401c0b2:	682b      	ldr	r3, [r5, #0]
3401c0b4:	2b00      	cmp	r3, #0
3401c0b6:	d0c6      	beq.n	3401c046 <__sflush_r+0x32>
3401c0b8:	2b1d      	cmp	r3, #29
3401c0ba:	d001      	beq.n	3401c0c0 <__sflush_r+0xac>
3401c0bc:	2b16      	cmp	r3, #22
3401c0be:	d11d      	bne.n	3401c0fc <__sflush_r+0xe8>
3401c0c0:	602f      	str	r7, [r5, #0]
3401c0c2:	2000      	movs	r0, #0
3401c0c4:	e021      	b.n	3401c10a <__sflush_r+0xf6>
3401c0c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3401c0ca:	b21b      	sxth	r3, r3
3401c0cc:	e01a      	b.n	3401c104 <__sflush_r+0xf0>
3401c0ce:	690f      	ldr	r7, [r1, #16]
3401c0d0:	2f00      	cmp	r7, #0
3401c0d2:	d0f6      	beq.n	3401c0c2 <__sflush_r+0xae>
3401c0d4:	0793      	lsls	r3, r2, #30
3401c0d6:	680e      	ldr	r6, [r1, #0]
3401c0d8:	600f      	str	r7, [r1, #0]
3401c0da:	bf0c      	ite	eq
3401c0dc:	694b      	ldreq	r3, [r1, #20]
3401c0de:	2300      	movne	r3, #0
3401c0e0:	eba6 0807 	sub.w	r8, r6, r7
3401c0e4:	608b      	str	r3, [r1, #8]
3401c0e6:	f1b8 0f00 	cmp.w	r8, #0
3401c0ea:	ddea      	ble.n	3401c0c2 <__sflush_r+0xae>
3401c0ec:	4643      	mov	r3, r8
3401c0ee:	463a      	mov	r2, r7
3401c0f0:	6a21      	ldr	r1, [r4, #32]
3401c0f2:	4628      	mov	r0, r5
3401c0f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
3401c0f6:	47b0      	blx	r6
3401c0f8:	2800      	cmp	r0, #0
3401c0fa:	dc08      	bgt.n	3401c10e <__sflush_r+0xfa>
3401c0fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401c100:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3401c104:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401c108:	81a3      	strh	r3, [r4, #12]
3401c10a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
3401c10e:	4407      	add	r7, r0
3401c110:	eba8 0800 	sub.w	r8, r8, r0
3401c114:	e7e7      	b.n	3401c0e6 <__sflush_r+0xd2>
3401c116:	bf00      	nop
3401c118:	20400001 	.word	0x20400001

3401c11c <_fflush_r>:
3401c11c:	b538      	push	{r3, r4, r5, lr}
3401c11e:	690b      	ldr	r3, [r1, #16]
3401c120:	4605      	mov	r5, r0
3401c122:	460c      	mov	r4, r1
3401c124:	b913      	cbnz	r3, 3401c12c <_fflush_r+0x10>
3401c126:	2500      	movs	r5, #0
3401c128:	4628      	mov	r0, r5
3401c12a:	bd38      	pop	{r3, r4, r5, pc}
3401c12c:	b118      	cbz	r0, 3401c136 <_fflush_r+0x1a>
3401c12e:	6a03      	ldr	r3, [r0, #32]
3401c130:	b90b      	cbnz	r3, 3401c136 <_fflush_r+0x1a>
3401c132:	f000 f8bb 	bl	3401c2ac <__sinit>
3401c136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401c13a:	2b00      	cmp	r3, #0
3401c13c:	d0f3      	beq.n	3401c126 <_fflush_r+0xa>
3401c13e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
3401c140:	07d0      	lsls	r0, r2, #31
3401c142:	d404      	bmi.n	3401c14e <_fflush_r+0x32>
3401c144:	0599      	lsls	r1, r3, #22
3401c146:	d402      	bmi.n	3401c14e <_fflush_r+0x32>
3401c148:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3401c14a:	f000 fcbe 	bl	3401caca <__retarget_lock_acquire_recursive>
3401c14e:	4628      	mov	r0, r5
3401c150:	4621      	mov	r1, r4
3401c152:	f7ff ff5f 	bl	3401c014 <__sflush_r>
3401c156:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3401c158:	4605      	mov	r5, r0
3401c15a:	07da      	lsls	r2, r3, #31
3401c15c:	d4e4      	bmi.n	3401c128 <_fflush_r+0xc>
3401c15e:	89a3      	ldrh	r3, [r4, #12]
3401c160:	059b      	lsls	r3, r3, #22
3401c162:	d4e1      	bmi.n	3401c128 <_fflush_r+0xc>
3401c164:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3401c166:	f000 fcb1 	bl	3401cacc <__retarget_lock_release_recursive>
3401c16a:	e7dd      	b.n	3401c128 <_fflush_r+0xc>

3401c16c <fflush>:
3401c16c:	4601      	mov	r1, r0
3401c16e:	b920      	cbnz	r0, 3401c17a <fflush+0xe>
3401c170:	4a04      	ldr	r2, [pc, #16]	@ (3401c184 <fflush+0x18>)
3401c172:	4905      	ldr	r1, [pc, #20]	@ (3401c188 <fflush+0x1c>)
3401c174:	4805      	ldr	r0, [pc, #20]	@ (3401c18c <fflush+0x20>)
3401c176:	f000 b8c3 	b.w	3401c300 <_fwalk_sglue>
3401c17a:	4b05      	ldr	r3, [pc, #20]	@ (3401c190 <fflush+0x24>)
3401c17c:	6818      	ldr	r0, [r3, #0]
3401c17e:	f7ff bfcd 	b.w	3401c11c <_fflush_r>
3401c182:	bf00      	nop
3401c184:	34020ab0 	.word	0x34020ab0
3401c188:	3401c11d 	.word	0x3401c11d
3401c18c:	34020ac0 	.word	0x34020ac0
3401c190:	34020abc 	.word	0x34020abc

3401c194 <std>:
3401c194:	2300      	movs	r3, #0
3401c196:	b510      	push	{r4, lr}
3401c198:	4604      	mov	r4, r0
3401c19a:	6083      	str	r3, [r0, #8]
3401c19c:	8181      	strh	r1, [r0, #12]
3401c19e:	4619      	mov	r1, r3
3401c1a0:	6643      	str	r3, [r0, #100]	@ 0x64
3401c1a2:	81c2      	strh	r2, [r0, #14]
3401c1a4:	2208      	movs	r2, #8
3401c1a6:	6183      	str	r3, [r0, #24]
3401c1a8:	e9c0 3300 	strd	r3, r3, [r0]
3401c1ac:	e9c0 3304 	strd	r3, r3, [r0, #16]
3401c1b0:	305c      	adds	r0, #92	@ 0x5c
3401c1b2:	f000 fa0b 	bl	3401c5cc <memset>
3401c1b6:	4b0d      	ldr	r3, [pc, #52]	@ (3401c1ec <std+0x58>)
3401c1b8:	6224      	str	r4, [r4, #32]
3401c1ba:	6263      	str	r3, [r4, #36]	@ 0x24
3401c1bc:	4b0c      	ldr	r3, [pc, #48]	@ (3401c1f0 <std+0x5c>)
3401c1be:	62a3      	str	r3, [r4, #40]	@ 0x28
3401c1c0:	4b0c      	ldr	r3, [pc, #48]	@ (3401c1f4 <std+0x60>)
3401c1c2:	62e3      	str	r3, [r4, #44]	@ 0x2c
3401c1c4:	4b0c      	ldr	r3, [pc, #48]	@ (3401c1f8 <std+0x64>)
3401c1c6:	6323      	str	r3, [r4, #48]	@ 0x30
3401c1c8:	4b0c      	ldr	r3, [pc, #48]	@ (3401c1fc <std+0x68>)
3401c1ca:	429c      	cmp	r4, r3
3401c1cc:	d006      	beq.n	3401c1dc <std+0x48>
3401c1ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
3401c1d2:	4294      	cmp	r4, r2
3401c1d4:	d002      	beq.n	3401c1dc <std+0x48>
3401c1d6:	33d0      	adds	r3, #208	@ 0xd0
3401c1d8:	429c      	cmp	r4, r3
3401c1da:	d105      	bne.n	3401c1e8 <std+0x54>
3401c1dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
3401c1e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3401c1e4:	f000 bc70 	b.w	3401cac8 <__retarget_lock_init_recursive>
3401c1e8:	bd10      	pop	{r4, pc}
3401c1ea:	bf00      	nop
3401c1ec:	3401c41d 	.word	0x3401c41d
3401c1f0:	3401c43f 	.word	0x3401c43f
3401c1f4:	3401c477 	.word	0x3401c477
3401c1f8:	3401c49b 	.word	0x3401c49b
3401c1fc:	34021208 	.word	0x34021208

3401c200 <stdio_exit_handler>:
3401c200:	4a02      	ldr	r2, [pc, #8]	@ (3401c20c <stdio_exit_handler+0xc>)
3401c202:	4903      	ldr	r1, [pc, #12]	@ (3401c210 <stdio_exit_handler+0x10>)
3401c204:	4803      	ldr	r0, [pc, #12]	@ (3401c214 <stdio_exit_handler+0x14>)
3401c206:	f000 b87b 	b.w	3401c300 <_fwalk_sglue>
3401c20a:	bf00      	nop
3401c20c:	34020ab0 	.word	0x34020ab0
3401c210:	3401c11d 	.word	0x3401c11d
3401c214:	34020ac0 	.word	0x34020ac0

3401c218 <cleanup_stdio>:
3401c218:	6841      	ldr	r1, [r0, #4]
3401c21a:	4b0c      	ldr	r3, [pc, #48]	@ (3401c24c <cleanup_stdio+0x34>)
3401c21c:	4299      	cmp	r1, r3
3401c21e:	b510      	push	{r4, lr}
3401c220:	4604      	mov	r4, r0
3401c222:	d001      	beq.n	3401c228 <cleanup_stdio+0x10>
3401c224:	f7ff ff7a 	bl	3401c11c <_fflush_r>
3401c228:	68a1      	ldr	r1, [r4, #8]
3401c22a:	4b09      	ldr	r3, [pc, #36]	@ (3401c250 <cleanup_stdio+0x38>)
3401c22c:	4299      	cmp	r1, r3
3401c22e:	d002      	beq.n	3401c236 <cleanup_stdio+0x1e>
3401c230:	4620      	mov	r0, r4
3401c232:	f7ff ff73 	bl	3401c11c <_fflush_r>
3401c236:	68e1      	ldr	r1, [r4, #12]
3401c238:	4b06      	ldr	r3, [pc, #24]	@ (3401c254 <cleanup_stdio+0x3c>)
3401c23a:	4299      	cmp	r1, r3
3401c23c:	d004      	beq.n	3401c248 <cleanup_stdio+0x30>
3401c23e:	4620      	mov	r0, r4
3401c240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3401c244:	f7ff bf6a 	b.w	3401c11c <_fflush_r>
3401c248:	bd10      	pop	{r4, pc}
3401c24a:	bf00      	nop
3401c24c:	34021208 	.word	0x34021208
3401c250:	34021270 	.word	0x34021270
3401c254:	340212d8 	.word	0x340212d8

3401c258 <global_stdio_init.part.0>:
3401c258:	b510      	push	{r4, lr}
3401c25a:	4b0b      	ldr	r3, [pc, #44]	@ (3401c288 <global_stdio_init.part.0+0x30>)
3401c25c:	2104      	movs	r1, #4
3401c25e:	4c0b      	ldr	r4, [pc, #44]	@ (3401c28c <global_stdio_init.part.0+0x34>)
3401c260:	4a0b      	ldr	r2, [pc, #44]	@ (3401c290 <global_stdio_init.part.0+0x38>)
3401c262:	4620      	mov	r0, r4
3401c264:	601a      	str	r2, [r3, #0]
3401c266:	2200      	movs	r2, #0
3401c268:	f7ff ff94 	bl	3401c194 <std>
3401c26c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
3401c270:	2201      	movs	r2, #1
3401c272:	2109      	movs	r1, #9
3401c274:	f7ff ff8e 	bl	3401c194 <std>
3401c278:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
3401c27c:	2202      	movs	r2, #2
3401c27e:	2112      	movs	r1, #18
3401c280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3401c284:	f7ff bf86 	b.w	3401c194 <std>
3401c288:	34021340 	.word	0x34021340
3401c28c:	34021208 	.word	0x34021208
3401c290:	3401c201 	.word	0x3401c201

3401c294 <__sfp_lock_acquire>:
3401c294:	4801      	ldr	r0, [pc, #4]	@ (3401c29c <__sfp_lock_acquire+0x8>)
3401c296:	f000 bc18 	b.w	3401caca <__retarget_lock_acquire_recursive>
3401c29a:	bf00      	nop
3401c29c:	34021349 	.word	0x34021349

3401c2a0 <__sfp_lock_release>:
3401c2a0:	4801      	ldr	r0, [pc, #4]	@ (3401c2a8 <__sfp_lock_release+0x8>)
3401c2a2:	f000 bc13 	b.w	3401cacc <__retarget_lock_release_recursive>
3401c2a6:	bf00      	nop
3401c2a8:	34021349 	.word	0x34021349

3401c2ac <__sinit>:
3401c2ac:	b510      	push	{r4, lr}
3401c2ae:	4604      	mov	r4, r0
3401c2b0:	f7ff fff0 	bl	3401c294 <__sfp_lock_acquire>
3401c2b4:	6a23      	ldr	r3, [r4, #32]
3401c2b6:	b11b      	cbz	r3, 3401c2c0 <__sinit+0x14>
3401c2b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3401c2bc:	f7ff bff0 	b.w	3401c2a0 <__sfp_lock_release>
3401c2c0:	4b04      	ldr	r3, [pc, #16]	@ (3401c2d4 <__sinit+0x28>)
3401c2c2:	6223      	str	r3, [r4, #32]
3401c2c4:	4b04      	ldr	r3, [pc, #16]	@ (3401c2d8 <__sinit+0x2c>)
3401c2c6:	681b      	ldr	r3, [r3, #0]
3401c2c8:	2b00      	cmp	r3, #0
3401c2ca:	d1f5      	bne.n	3401c2b8 <__sinit+0xc>
3401c2cc:	f7ff ffc4 	bl	3401c258 <global_stdio_init.part.0>
3401c2d0:	e7f2      	b.n	3401c2b8 <__sinit+0xc>
3401c2d2:	bf00      	nop
3401c2d4:	3401c219 	.word	0x3401c219
3401c2d8:	34021340 	.word	0x34021340

3401c2dc <fiprintf>:
3401c2dc:	b40e      	push	{r1, r2, r3}
3401c2de:	b503      	push	{r0, r1, lr}
3401c2e0:	ab03      	add	r3, sp, #12
3401c2e2:	4601      	mov	r1, r0
3401c2e4:	4805      	ldr	r0, [pc, #20]	@ (3401c2fc <fiprintf+0x20>)
3401c2e6:	f853 2b04 	ldr.w	r2, [r3], #4
3401c2ea:	6800      	ldr	r0, [r0, #0]
3401c2ec:	9301      	str	r3, [sp, #4]
3401c2ee:	f001 fdf3 	bl	3401ded8 <_vfiprintf_r>
3401c2f2:	b002      	add	sp, #8
3401c2f4:	f85d eb04 	ldr.w	lr, [sp], #4
3401c2f8:	b003      	add	sp, #12
3401c2fa:	4770      	bx	lr
3401c2fc:	34020abc 	.word	0x34020abc

3401c300 <_fwalk_sglue>:
3401c300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3401c304:	4607      	mov	r7, r0
3401c306:	4688      	mov	r8, r1
3401c308:	4614      	mov	r4, r2
3401c30a:	2600      	movs	r6, #0
3401c30c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
3401c310:	f1b9 0901 	subs.w	r9, r9, #1
3401c314:	d505      	bpl.n	3401c322 <_fwalk_sglue+0x22>
3401c316:	6824      	ldr	r4, [r4, #0]
3401c318:	2c00      	cmp	r4, #0
3401c31a:	d1f7      	bne.n	3401c30c <_fwalk_sglue+0xc>
3401c31c:	4630      	mov	r0, r6
3401c31e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
3401c322:	89ab      	ldrh	r3, [r5, #12]
3401c324:	2b01      	cmp	r3, #1
3401c326:	d907      	bls.n	3401c338 <_fwalk_sglue+0x38>
3401c328:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
3401c32c:	3301      	adds	r3, #1
3401c32e:	d003      	beq.n	3401c338 <_fwalk_sglue+0x38>
3401c330:	4629      	mov	r1, r5
3401c332:	4638      	mov	r0, r7
3401c334:	47c0      	blx	r8
3401c336:	4306      	orrs	r6, r0
3401c338:	3568      	adds	r5, #104	@ 0x68
3401c33a:	e7e9      	b.n	3401c310 <_fwalk_sglue+0x10>

3401c33c <iprintf>:
3401c33c:	b40f      	push	{r0, r1, r2, r3}
3401c33e:	b507      	push	{r0, r1, r2, lr}
3401c340:	4906      	ldr	r1, [pc, #24]	@ (3401c35c <iprintf+0x20>)
3401c342:	ab04      	add	r3, sp, #16
3401c344:	6808      	ldr	r0, [r1, #0]
3401c346:	f853 2b04 	ldr.w	r2, [r3], #4
3401c34a:	6881      	ldr	r1, [r0, #8]
3401c34c:	9301      	str	r3, [sp, #4]
3401c34e:	f001 fdc3 	bl	3401ded8 <_vfiprintf_r>
3401c352:	b003      	add	sp, #12
3401c354:	f85d eb04 	ldr.w	lr, [sp], #4
3401c358:	b004      	add	sp, #16
3401c35a:	4770      	bx	lr
3401c35c:	34020abc 	.word	0x34020abc

3401c360 <_puts_r>:
3401c360:	6a03      	ldr	r3, [r0, #32]
3401c362:	b570      	push	{r4, r5, r6, lr}
3401c364:	4605      	mov	r5, r0
3401c366:	460e      	mov	r6, r1
3401c368:	6884      	ldr	r4, [r0, #8]
3401c36a:	b90b      	cbnz	r3, 3401c370 <_puts_r+0x10>
3401c36c:	f7ff ff9e 	bl	3401c2ac <__sinit>
3401c370:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3401c372:	07db      	lsls	r3, r3, #31
3401c374:	d405      	bmi.n	3401c382 <_puts_r+0x22>
3401c376:	89a3      	ldrh	r3, [r4, #12]
3401c378:	0598      	lsls	r0, r3, #22
3401c37a:	d402      	bmi.n	3401c382 <_puts_r+0x22>
3401c37c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3401c37e:	f000 fba4 	bl	3401caca <__retarget_lock_acquire_recursive>
3401c382:	89a3      	ldrh	r3, [r4, #12]
3401c384:	0719      	lsls	r1, r3, #28
3401c386:	d502      	bpl.n	3401c38e <_puts_r+0x2e>
3401c388:	6923      	ldr	r3, [r4, #16]
3401c38a:	2b00      	cmp	r3, #0
3401c38c:	d135      	bne.n	3401c3fa <_puts_r+0x9a>
3401c38e:	4621      	mov	r1, r4
3401c390:	4628      	mov	r0, r5
3401c392:	f000 f8c5 	bl	3401c520 <__swsetup_r>
3401c396:	b380      	cbz	r0, 3401c3fa <_puts_r+0x9a>
3401c398:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
3401c39c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3401c39e:	07da      	lsls	r2, r3, #31
3401c3a0:	d405      	bmi.n	3401c3ae <_puts_r+0x4e>
3401c3a2:	89a3      	ldrh	r3, [r4, #12]
3401c3a4:	059b      	lsls	r3, r3, #22
3401c3a6:	d402      	bmi.n	3401c3ae <_puts_r+0x4e>
3401c3a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3401c3aa:	f000 fb8f 	bl	3401cacc <__retarget_lock_release_recursive>
3401c3ae:	4628      	mov	r0, r5
3401c3b0:	bd70      	pop	{r4, r5, r6, pc}
3401c3b2:	2b00      	cmp	r3, #0
3401c3b4:	da04      	bge.n	3401c3c0 <_puts_r+0x60>
3401c3b6:	69a2      	ldr	r2, [r4, #24]
3401c3b8:	429a      	cmp	r2, r3
3401c3ba:	dc17      	bgt.n	3401c3ec <_puts_r+0x8c>
3401c3bc:	290a      	cmp	r1, #10
3401c3be:	d015      	beq.n	3401c3ec <_puts_r+0x8c>
3401c3c0:	6823      	ldr	r3, [r4, #0]
3401c3c2:	1c5a      	adds	r2, r3, #1
3401c3c4:	6022      	str	r2, [r4, #0]
3401c3c6:	7019      	strb	r1, [r3, #0]
3401c3c8:	68a3      	ldr	r3, [r4, #8]
3401c3ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
3401c3ce:	3b01      	subs	r3, #1
3401c3d0:	60a3      	str	r3, [r4, #8]
3401c3d2:	2900      	cmp	r1, #0
3401c3d4:	d1ed      	bne.n	3401c3b2 <_puts_r+0x52>
3401c3d6:	2b00      	cmp	r3, #0
3401c3d8:	da11      	bge.n	3401c3fe <_puts_r+0x9e>
3401c3da:	4622      	mov	r2, r4
3401c3dc:	210a      	movs	r1, #10
3401c3de:	4628      	mov	r0, r5
3401c3e0:	f000 f85f 	bl	3401c4a2 <__swbuf_r>
3401c3e4:	3001      	adds	r0, #1
3401c3e6:	d0d7      	beq.n	3401c398 <_puts_r+0x38>
3401c3e8:	250a      	movs	r5, #10
3401c3ea:	e7d7      	b.n	3401c39c <_puts_r+0x3c>
3401c3ec:	4622      	mov	r2, r4
3401c3ee:	4628      	mov	r0, r5
3401c3f0:	f000 f857 	bl	3401c4a2 <__swbuf_r>
3401c3f4:	3001      	adds	r0, #1
3401c3f6:	d1e7      	bne.n	3401c3c8 <_puts_r+0x68>
3401c3f8:	e7ce      	b.n	3401c398 <_puts_r+0x38>
3401c3fa:	3e01      	subs	r6, #1
3401c3fc:	e7e4      	b.n	3401c3c8 <_puts_r+0x68>
3401c3fe:	6823      	ldr	r3, [r4, #0]
3401c400:	1c5a      	adds	r2, r3, #1
3401c402:	6022      	str	r2, [r4, #0]
3401c404:	220a      	movs	r2, #10
3401c406:	701a      	strb	r2, [r3, #0]
3401c408:	e7ee      	b.n	3401c3e8 <_puts_r+0x88>
	...

3401c40c <puts>:
3401c40c:	4b02      	ldr	r3, [pc, #8]	@ (3401c418 <puts+0xc>)
3401c40e:	4601      	mov	r1, r0
3401c410:	6818      	ldr	r0, [r3, #0]
3401c412:	f7ff bfa5 	b.w	3401c360 <_puts_r>
3401c416:	bf00      	nop
3401c418:	34020abc 	.word	0x34020abc

3401c41c <__sread>:
3401c41c:	b510      	push	{r4, lr}
3401c41e:	460c      	mov	r4, r1
3401c420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401c424:	f000 faf2 	bl	3401ca0c <_read_r>
3401c428:	2800      	cmp	r0, #0
3401c42a:	bfab      	itete	ge
3401c42c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
3401c42e:	89a3      	ldrhlt	r3, [r4, #12]
3401c430:	181b      	addge	r3, r3, r0
3401c432:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
3401c436:	bfac      	ite	ge
3401c438:	6563      	strge	r3, [r4, #84]	@ 0x54
3401c43a:	81a3      	strhlt	r3, [r4, #12]
3401c43c:	bd10      	pop	{r4, pc}

3401c43e <__swrite>:
3401c43e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3401c442:	461f      	mov	r7, r3
3401c444:	898b      	ldrh	r3, [r1, #12]
3401c446:	4605      	mov	r5, r0
3401c448:	460c      	mov	r4, r1
3401c44a:	05db      	lsls	r3, r3, #23
3401c44c:	4616      	mov	r6, r2
3401c44e:	d505      	bpl.n	3401c45c <__swrite+0x1e>
3401c450:	2302      	movs	r3, #2
3401c452:	2200      	movs	r2, #0
3401c454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401c458:	f000 fac6 	bl	3401c9e8 <_lseek_r>
3401c45c:	89a3      	ldrh	r3, [r4, #12]
3401c45e:	4632      	mov	r2, r6
3401c460:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
3401c464:	4628      	mov	r0, r5
3401c466:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
3401c46a:	81a3      	strh	r3, [r4, #12]
3401c46c:	463b      	mov	r3, r7
3401c46e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
3401c472:	f000 baed 	b.w	3401ca50 <_write_r>

3401c476 <__sseek>:
3401c476:	b510      	push	{r4, lr}
3401c478:	460c      	mov	r4, r1
3401c47a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401c47e:	f000 fab3 	bl	3401c9e8 <_lseek_r>
3401c482:	1c43      	adds	r3, r0, #1
3401c484:	89a3      	ldrh	r3, [r4, #12]
3401c486:	bf15      	itete	ne
3401c488:	6560      	strne	r0, [r4, #84]	@ 0x54
3401c48a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
3401c48e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
3401c492:	81a3      	strheq	r3, [r4, #12]
3401c494:	bf18      	it	ne
3401c496:	81a3      	strhne	r3, [r4, #12]
3401c498:	bd10      	pop	{r4, pc}

3401c49a <__sclose>:
3401c49a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401c49e:	f000 ba93 	b.w	3401c9c8 <_close_r>

3401c4a2 <__swbuf_r>:
3401c4a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3401c4a4:	460e      	mov	r6, r1
3401c4a6:	4614      	mov	r4, r2
3401c4a8:	4605      	mov	r5, r0
3401c4aa:	b118      	cbz	r0, 3401c4b4 <__swbuf_r+0x12>
3401c4ac:	6a03      	ldr	r3, [r0, #32]
3401c4ae:	b90b      	cbnz	r3, 3401c4b4 <__swbuf_r+0x12>
3401c4b0:	f7ff fefc 	bl	3401c2ac <__sinit>
3401c4b4:	69a3      	ldr	r3, [r4, #24]
3401c4b6:	60a3      	str	r3, [r4, #8]
3401c4b8:	89a3      	ldrh	r3, [r4, #12]
3401c4ba:	071a      	lsls	r2, r3, #28
3401c4bc:	d501      	bpl.n	3401c4c2 <__swbuf_r+0x20>
3401c4be:	6923      	ldr	r3, [r4, #16]
3401c4c0:	b943      	cbnz	r3, 3401c4d4 <__swbuf_r+0x32>
3401c4c2:	4621      	mov	r1, r4
3401c4c4:	4628      	mov	r0, r5
3401c4c6:	f000 f82b 	bl	3401c520 <__swsetup_r>
3401c4ca:	b118      	cbz	r0, 3401c4d4 <__swbuf_r+0x32>
3401c4cc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
3401c4d0:	4638      	mov	r0, r7
3401c4d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
3401c4d4:	6823      	ldr	r3, [r4, #0]
3401c4d6:	b2f6      	uxtb	r6, r6
3401c4d8:	6922      	ldr	r2, [r4, #16]
3401c4da:	4637      	mov	r7, r6
3401c4dc:	1a98      	subs	r0, r3, r2
3401c4de:	6963      	ldr	r3, [r4, #20]
3401c4e0:	4283      	cmp	r3, r0
3401c4e2:	dc05      	bgt.n	3401c4f0 <__swbuf_r+0x4e>
3401c4e4:	4621      	mov	r1, r4
3401c4e6:	4628      	mov	r0, r5
3401c4e8:	f7ff fe18 	bl	3401c11c <_fflush_r>
3401c4ec:	2800      	cmp	r0, #0
3401c4ee:	d1ed      	bne.n	3401c4cc <__swbuf_r+0x2a>
3401c4f0:	68a3      	ldr	r3, [r4, #8]
3401c4f2:	3b01      	subs	r3, #1
3401c4f4:	60a3      	str	r3, [r4, #8]
3401c4f6:	6823      	ldr	r3, [r4, #0]
3401c4f8:	1c5a      	adds	r2, r3, #1
3401c4fa:	6022      	str	r2, [r4, #0]
3401c4fc:	701e      	strb	r6, [r3, #0]
3401c4fe:	1c43      	adds	r3, r0, #1
3401c500:	6962      	ldr	r2, [r4, #20]
3401c502:	429a      	cmp	r2, r3
3401c504:	d004      	beq.n	3401c510 <__swbuf_r+0x6e>
3401c506:	89a3      	ldrh	r3, [r4, #12]
3401c508:	07db      	lsls	r3, r3, #31
3401c50a:	d5e1      	bpl.n	3401c4d0 <__swbuf_r+0x2e>
3401c50c:	2e0a      	cmp	r6, #10
3401c50e:	d1df      	bne.n	3401c4d0 <__swbuf_r+0x2e>
3401c510:	4621      	mov	r1, r4
3401c512:	4628      	mov	r0, r5
3401c514:	f7ff fe02 	bl	3401c11c <_fflush_r>
3401c518:	2800      	cmp	r0, #0
3401c51a:	d0d9      	beq.n	3401c4d0 <__swbuf_r+0x2e>
3401c51c:	e7d6      	b.n	3401c4cc <__swbuf_r+0x2a>
	...

3401c520 <__swsetup_r>:
3401c520:	b538      	push	{r3, r4, r5, lr}
3401c522:	4b29      	ldr	r3, [pc, #164]	@ (3401c5c8 <__swsetup_r+0xa8>)
3401c524:	4605      	mov	r5, r0
3401c526:	460c      	mov	r4, r1
3401c528:	6818      	ldr	r0, [r3, #0]
3401c52a:	b118      	cbz	r0, 3401c534 <__swsetup_r+0x14>
3401c52c:	6a03      	ldr	r3, [r0, #32]
3401c52e:	b90b      	cbnz	r3, 3401c534 <__swsetup_r+0x14>
3401c530:	f7ff febc 	bl	3401c2ac <__sinit>
3401c534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401c538:	0719      	lsls	r1, r3, #28
3401c53a:	d422      	bmi.n	3401c582 <__swsetup_r+0x62>
3401c53c:	06da      	lsls	r2, r3, #27
3401c53e:	d407      	bmi.n	3401c550 <__swsetup_r+0x30>
3401c540:	2209      	movs	r2, #9
3401c542:	602a      	str	r2, [r5, #0]
3401c544:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3401c548:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401c54c:	81a3      	strh	r3, [r4, #12]
3401c54e:	e033      	b.n	3401c5b8 <__swsetup_r+0x98>
3401c550:	0758      	lsls	r0, r3, #29
3401c552:	d512      	bpl.n	3401c57a <__swsetup_r+0x5a>
3401c554:	6b61      	ldr	r1, [r4, #52]	@ 0x34
3401c556:	b141      	cbz	r1, 3401c56a <__swsetup_r+0x4a>
3401c558:	f104 0344 	add.w	r3, r4, #68	@ 0x44
3401c55c:	4299      	cmp	r1, r3
3401c55e:	d002      	beq.n	3401c566 <__swsetup_r+0x46>
3401c560:	4628      	mov	r0, r5
3401c562:	f001 f8c3 	bl	3401d6ec <_free_r>
3401c566:	2300      	movs	r3, #0
3401c568:	6363      	str	r3, [r4, #52]	@ 0x34
3401c56a:	89a3      	ldrh	r3, [r4, #12]
3401c56c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
3401c570:	81a3      	strh	r3, [r4, #12]
3401c572:	2300      	movs	r3, #0
3401c574:	6063      	str	r3, [r4, #4]
3401c576:	6923      	ldr	r3, [r4, #16]
3401c578:	6023      	str	r3, [r4, #0]
3401c57a:	89a3      	ldrh	r3, [r4, #12]
3401c57c:	f043 0308 	orr.w	r3, r3, #8
3401c580:	81a3      	strh	r3, [r4, #12]
3401c582:	6923      	ldr	r3, [r4, #16]
3401c584:	b94b      	cbnz	r3, 3401c59a <__swsetup_r+0x7a>
3401c586:	89a3      	ldrh	r3, [r4, #12]
3401c588:	f403 7320 	and.w	r3, r3, #640	@ 0x280
3401c58c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3401c590:	d003      	beq.n	3401c59a <__swsetup_r+0x7a>
3401c592:	4621      	mov	r1, r4
3401c594:	4628      	mov	r0, r5
3401c596:	f001 fddc 	bl	3401e152 <__smakebuf_r>
3401c59a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401c59e:	f013 0201 	ands.w	r2, r3, #1
3401c5a2:	d00a      	beq.n	3401c5ba <__swsetup_r+0x9a>
3401c5a4:	2200      	movs	r2, #0
3401c5a6:	60a2      	str	r2, [r4, #8]
3401c5a8:	6962      	ldr	r2, [r4, #20]
3401c5aa:	4252      	negs	r2, r2
3401c5ac:	61a2      	str	r2, [r4, #24]
3401c5ae:	6922      	ldr	r2, [r4, #16]
3401c5b0:	b942      	cbnz	r2, 3401c5c4 <__swsetup_r+0xa4>
3401c5b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
3401c5b6:	d1c5      	bne.n	3401c544 <__swsetup_r+0x24>
3401c5b8:	bd38      	pop	{r3, r4, r5, pc}
3401c5ba:	0799      	lsls	r1, r3, #30
3401c5bc:	bf58      	it	pl
3401c5be:	6962      	ldrpl	r2, [r4, #20]
3401c5c0:	60a2      	str	r2, [r4, #8]
3401c5c2:	e7f4      	b.n	3401c5ae <__swsetup_r+0x8e>
3401c5c4:	2000      	movs	r0, #0
3401c5c6:	e7f7      	b.n	3401c5b8 <__swsetup_r+0x98>
3401c5c8:	34020abc 	.word	0x34020abc

3401c5cc <memset>:
3401c5cc:	4402      	add	r2, r0
3401c5ce:	4603      	mov	r3, r0
3401c5d0:	4293      	cmp	r3, r2
3401c5d2:	d100      	bne.n	3401c5d6 <memset+0xa>
3401c5d4:	4770      	bx	lr
3401c5d6:	f803 1b01 	strb.w	r1, [r3], #1
3401c5da:	e7f9      	b.n	3401c5d0 <memset+0x4>

3401c5dc <_strerror_r>:
3401c5dc:	b510      	push	{r4, lr}
3401c5de:	4604      	mov	r4, r0
3401c5e0:	4608      	mov	r0, r1
3401c5e2:	4611      	mov	r1, r2
3401c5e4:	461a      	mov	r2, r3
3401c5e6:	288e      	cmp	r0, #142	@ 0x8e
3401c5e8:	f200 8130 	bhi.w	3401c84c <_strerror_r+0x270>
3401c5ec:	e8df f010 	tbh	[pc, r0, lsl #1]
3401c5f0:	0138008f 	.word	0x0138008f
3401c5f4:	00940092 	.word	0x00940092
3401c5f8:	00980096 	.word	0x00980096
3401c5fc:	009c009a 	.word	0x009c009a
3401c600:	00a2009e 	.word	0x00a2009e
3401c604:	00a800a4 	.word	0x00a800a4
3401c608:	00ac00aa 	.word	0x00ac00aa
3401c60c:	012e00ae 	.word	0x012e00ae
3401c610:	00b200b0 	.word	0x00b200b0
3401c614:	00b600b4 	.word	0x00b600b4
3401c618:	00be00b8 	.word	0x00be00b8
3401c61c:	00c600c0 	.word	0x00c600c0
3401c620:	00ca00c8 	.word	0x00ca00c8
3401c624:	00ce00cc 	.word	0x00ce00cc
3401c628:	00d600d2 	.word	0x00d600d2
3401c62c:	00da00d8 	.word	0x00da00d8
3401c630:	00de00dc 	.word	0x00de00dc
3401c634:	00e200e0 	.word	0x00e200e0
3401c638:	012e00e4 	.word	0x012e00e4
3401c63c:	012e012e 	.word	0x012e012e
3401c640:	012e012e 	.word	0x012e012e
3401c644:	012e012e 	.word	0x012e012e
3401c648:	00e8012e 	.word	0x00e8012e
3401c64c:	012e00ec 	.word	0x012e00ec
3401c650:	012e012e 	.word	0x012e012e
3401c654:	012e012e 	.word	0x012e012e
3401c658:	012e012e 	.word	0x012e012e
3401c65c:	012e012e 	.word	0x012e012e
3401c660:	012e012e 	.word	0x012e012e
3401c664:	012e012e 	.word	0x012e012e
3401c668:	010800ee 	.word	0x010800ee
3401c66c:	00f200f0 	.word	0x00f200f0
3401c670:	012e012e 	.word	0x012e012e
3401c674:	00f4012e 	.word	0x00f4012e
3401c678:	012e012e 	.word	0x012e012e
3401c67c:	00f6012e 	.word	0x00f6012e
3401c680:	012e012e 	.word	0x012e012e
3401c684:	012e00fa 	.word	0x012e00fa
3401c688:	00fc012e 	.word	0x00fc012e
3401c68c:	012e012e 	.word	0x012e012e
3401c690:	012e012e 	.word	0x012e012e
3401c694:	012e012e 	.word	0x012e012e
3401c698:	012e012e 	.word	0x012e012e
3401c69c:	012e012e 	.word	0x012e012e
3401c6a0:	012e00fe 	.word	0x012e00fe
3401c6a4:	01020100 	.word	0x01020100
3401c6a8:	012e0104 	.word	0x012e0104
3401c6ac:	0126012e 	.word	0x0126012e
3401c6b0:	012e012e 	.word	0x012e012e
3401c6b4:	012e012e 	.word	0x012e012e
3401c6b8:	012e012e 	.word	0x012e012e
3401c6bc:	012e012e 	.word	0x012e012e
3401c6c0:	01060114 	.word	0x01060114
3401c6c4:	010c010a 	.word	0x010c010a
3401c6c8:	0110010e 	.word	0x0110010e
3401c6cc:	0112012e 	.word	0x0112012e
3401c6d0:	011a0116 	.word	0x011a0116
3401c6d4:	00c200ea 	.word	0x00c200ea
3401c6d8:	00ba012c 	.word	0x00ba012c
3401c6dc:	00bc00d0 	.word	0x00bc00d0
3401c6e0:	00a600a0 	.word	0x00a600a0
3401c6e4:	00f8012a 	.word	0x00f8012a
3401c6e8:	0118012e 	.word	0x0118012e
3401c6ec:	011e00c4 	.word	0x011e00c4
3401c6f0:	012e011c 	.word	0x012e011c
3401c6f4:	012e012e 	.word	0x012e012e
3401c6f8:	012e012e 	.word	0x012e012e
3401c6fc:	012e00d4 	.word	0x012e00d4
3401c700:	012e012e 	.word	0x012e012e
3401c704:	012800e6 	.word	0x012800e6
3401c708:	01220120 	.word	0x01220120
3401c70c:	0124      	.short	0x0124
3401c70e:	4b55      	ldr	r3, [pc, #340]	@ (3401c864 <_strerror_r+0x288>)
3401c710:	4618      	mov	r0, r3
3401c712:	bd10      	pop	{r4, pc}
3401c714:	4b54      	ldr	r3, [pc, #336]	@ (3401c868 <_strerror_r+0x28c>)
3401c716:	e7fb      	b.n	3401c710 <_strerror_r+0x134>
3401c718:	4b54      	ldr	r3, [pc, #336]	@ (3401c86c <_strerror_r+0x290>)
3401c71a:	e7f9      	b.n	3401c710 <_strerror_r+0x134>
3401c71c:	4b54      	ldr	r3, [pc, #336]	@ (3401c870 <_strerror_r+0x294>)
3401c71e:	e7f7      	b.n	3401c710 <_strerror_r+0x134>
3401c720:	4b54      	ldr	r3, [pc, #336]	@ (3401c874 <_strerror_r+0x298>)
3401c722:	e7f5      	b.n	3401c710 <_strerror_r+0x134>
3401c724:	4b54      	ldr	r3, [pc, #336]	@ (3401c878 <_strerror_r+0x29c>)
3401c726:	e7f3      	b.n	3401c710 <_strerror_r+0x134>
3401c728:	4b54      	ldr	r3, [pc, #336]	@ (3401c87c <_strerror_r+0x2a0>)
3401c72a:	e7f1      	b.n	3401c710 <_strerror_r+0x134>
3401c72c:	4b54      	ldr	r3, [pc, #336]	@ (3401c880 <_strerror_r+0x2a4>)
3401c72e:	e7ef      	b.n	3401c710 <_strerror_r+0x134>
3401c730:	4b54      	ldr	r3, [pc, #336]	@ (3401c884 <_strerror_r+0x2a8>)
3401c732:	e7ed      	b.n	3401c710 <_strerror_r+0x134>
3401c734:	4b54      	ldr	r3, [pc, #336]	@ (3401c888 <_strerror_r+0x2ac>)
3401c736:	e7eb      	b.n	3401c710 <_strerror_r+0x134>
3401c738:	4b54      	ldr	r3, [pc, #336]	@ (3401c88c <_strerror_r+0x2b0>)
3401c73a:	e7e9      	b.n	3401c710 <_strerror_r+0x134>
3401c73c:	4b54      	ldr	r3, [pc, #336]	@ (3401c890 <_strerror_r+0x2b4>)
3401c73e:	e7e7      	b.n	3401c710 <_strerror_r+0x134>
3401c740:	4b54      	ldr	r3, [pc, #336]	@ (3401c894 <_strerror_r+0x2b8>)
3401c742:	e7e5      	b.n	3401c710 <_strerror_r+0x134>
3401c744:	4b54      	ldr	r3, [pc, #336]	@ (3401c898 <_strerror_r+0x2bc>)
3401c746:	e7e3      	b.n	3401c710 <_strerror_r+0x134>
3401c748:	4b54      	ldr	r3, [pc, #336]	@ (3401c89c <_strerror_r+0x2c0>)
3401c74a:	e7e1      	b.n	3401c710 <_strerror_r+0x134>
3401c74c:	4b54      	ldr	r3, [pc, #336]	@ (3401c8a0 <_strerror_r+0x2c4>)
3401c74e:	e7df      	b.n	3401c710 <_strerror_r+0x134>
3401c750:	4b54      	ldr	r3, [pc, #336]	@ (3401c8a4 <_strerror_r+0x2c8>)
3401c752:	e7dd      	b.n	3401c710 <_strerror_r+0x134>
3401c754:	4b54      	ldr	r3, [pc, #336]	@ (3401c8a8 <_strerror_r+0x2cc>)
3401c756:	e7db      	b.n	3401c710 <_strerror_r+0x134>
3401c758:	4b54      	ldr	r3, [pc, #336]	@ (3401c8ac <_strerror_r+0x2d0>)
3401c75a:	e7d9      	b.n	3401c710 <_strerror_r+0x134>
3401c75c:	4b54      	ldr	r3, [pc, #336]	@ (3401c8b0 <_strerror_r+0x2d4>)
3401c75e:	e7d7      	b.n	3401c710 <_strerror_r+0x134>
3401c760:	4b54      	ldr	r3, [pc, #336]	@ (3401c8b4 <_strerror_r+0x2d8>)
3401c762:	e7d5      	b.n	3401c710 <_strerror_r+0x134>
3401c764:	4b54      	ldr	r3, [pc, #336]	@ (3401c8b8 <_strerror_r+0x2dc>)
3401c766:	e7d3      	b.n	3401c710 <_strerror_r+0x134>
3401c768:	4b54      	ldr	r3, [pc, #336]	@ (3401c8bc <_strerror_r+0x2e0>)
3401c76a:	e7d1      	b.n	3401c710 <_strerror_r+0x134>
3401c76c:	4b54      	ldr	r3, [pc, #336]	@ (3401c8c0 <_strerror_r+0x2e4>)
3401c76e:	e7cf      	b.n	3401c710 <_strerror_r+0x134>
3401c770:	4b54      	ldr	r3, [pc, #336]	@ (3401c8c4 <_strerror_r+0x2e8>)
3401c772:	e7cd      	b.n	3401c710 <_strerror_r+0x134>
3401c774:	4b54      	ldr	r3, [pc, #336]	@ (3401c8c8 <_strerror_r+0x2ec>)
3401c776:	e7cb      	b.n	3401c710 <_strerror_r+0x134>
3401c778:	4b54      	ldr	r3, [pc, #336]	@ (3401c8cc <_strerror_r+0x2f0>)
3401c77a:	e7c9      	b.n	3401c710 <_strerror_r+0x134>
3401c77c:	4b54      	ldr	r3, [pc, #336]	@ (3401c8d0 <_strerror_r+0x2f4>)
3401c77e:	e7c7      	b.n	3401c710 <_strerror_r+0x134>
3401c780:	4b54      	ldr	r3, [pc, #336]	@ (3401c8d4 <_strerror_r+0x2f8>)
3401c782:	e7c5      	b.n	3401c710 <_strerror_r+0x134>
3401c784:	4b54      	ldr	r3, [pc, #336]	@ (3401c8d8 <_strerror_r+0x2fc>)
3401c786:	e7c3      	b.n	3401c710 <_strerror_r+0x134>
3401c788:	4b54      	ldr	r3, [pc, #336]	@ (3401c8dc <_strerror_r+0x300>)
3401c78a:	e7c1      	b.n	3401c710 <_strerror_r+0x134>
3401c78c:	4b54      	ldr	r3, [pc, #336]	@ (3401c8e0 <_strerror_r+0x304>)
3401c78e:	e7bf      	b.n	3401c710 <_strerror_r+0x134>
3401c790:	4b54      	ldr	r3, [pc, #336]	@ (3401c8e4 <_strerror_r+0x308>)
3401c792:	e7bd      	b.n	3401c710 <_strerror_r+0x134>
3401c794:	4b54      	ldr	r3, [pc, #336]	@ (3401c8e8 <_strerror_r+0x30c>)
3401c796:	e7bb      	b.n	3401c710 <_strerror_r+0x134>
3401c798:	4b54      	ldr	r3, [pc, #336]	@ (3401c8ec <_strerror_r+0x310>)
3401c79a:	e7b9      	b.n	3401c710 <_strerror_r+0x134>
3401c79c:	4b54      	ldr	r3, [pc, #336]	@ (3401c8f0 <_strerror_r+0x314>)
3401c79e:	e7b7      	b.n	3401c710 <_strerror_r+0x134>
3401c7a0:	4b54      	ldr	r3, [pc, #336]	@ (3401c8f4 <_strerror_r+0x318>)
3401c7a2:	e7b5      	b.n	3401c710 <_strerror_r+0x134>
3401c7a4:	4b54      	ldr	r3, [pc, #336]	@ (3401c8f8 <_strerror_r+0x31c>)
3401c7a6:	e7b3      	b.n	3401c710 <_strerror_r+0x134>
3401c7a8:	4b54      	ldr	r3, [pc, #336]	@ (3401c8fc <_strerror_r+0x320>)
3401c7aa:	e7b1      	b.n	3401c710 <_strerror_r+0x134>
3401c7ac:	4b54      	ldr	r3, [pc, #336]	@ (3401c900 <_strerror_r+0x324>)
3401c7ae:	e7af      	b.n	3401c710 <_strerror_r+0x134>
3401c7b0:	4b54      	ldr	r3, [pc, #336]	@ (3401c904 <_strerror_r+0x328>)
3401c7b2:	e7ad      	b.n	3401c710 <_strerror_r+0x134>
3401c7b4:	4b54      	ldr	r3, [pc, #336]	@ (3401c908 <_strerror_r+0x32c>)
3401c7b6:	e7ab      	b.n	3401c710 <_strerror_r+0x134>
3401c7b8:	4b54      	ldr	r3, [pc, #336]	@ (3401c90c <_strerror_r+0x330>)
3401c7ba:	e7a9      	b.n	3401c710 <_strerror_r+0x134>
3401c7bc:	4b54      	ldr	r3, [pc, #336]	@ (3401c910 <_strerror_r+0x334>)
3401c7be:	e7a7      	b.n	3401c710 <_strerror_r+0x134>
3401c7c0:	4b54      	ldr	r3, [pc, #336]	@ (3401c914 <_strerror_r+0x338>)
3401c7c2:	e7a5      	b.n	3401c710 <_strerror_r+0x134>
3401c7c4:	4b54      	ldr	r3, [pc, #336]	@ (3401c918 <_strerror_r+0x33c>)
3401c7c6:	e7a3      	b.n	3401c710 <_strerror_r+0x134>
3401c7c8:	4b54      	ldr	r3, [pc, #336]	@ (3401c91c <_strerror_r+0x340>)
3401c7ca:	e7a1      	b.n	3401c710 <_strerror_r+0x134>
3401c7cc:	4b54      	ldr	r3, [pc, #336]	@ (3401c920 <_strerror_r+0x344>)
3401c7ce:	e79f      	b.n	3401c710 <_strerror_r+0x134>
3401c7d0:	4b54      	ldr	r3, [pc, #336]	@ (3401c924 <_strerror_r+0x348>)
3401c7d2:	e79d      	b.n	3401c710 <_strerror_r+0x134>
3401c7d4:	4b54      	ldr	r3, [pc, #336]	@ (3401c928 <_strerror_r+0x34c>)
3401c7d6:	e79b      	b.n	3401c710 <_strerror_r+0x134>
3401c7d8:	4b54      	ldr	r3, [pc, #336]	@ (3401c92c <_strerror_r+0x350>)
3401c7da:	e799      	b.n	3401c710 <_strerror_r+0x134>
3401c7dc:	4b54      	ldr	r3, [pc, #336]	@ (3401c930 <_strerror_r+0x354>)
3401c7de:	e797      	b.n	3401c710 <_strerror_r+0x134>
3401c7e0:	4b54      	ldr	r3, [pc, #336]	@ (3401c934 <_strerror_r+0x358>)
3401c7e2:	e795      	b.n	3401c710 <_strerror_r+0x134>
3401c7e4:	4b54      	ldr	r3, [pc, #336]	@ (3401c938 <_strerror_r+0x35c>)
3401c7e6:	e793      	b.n	3401c710 <_strerror_r+0x134>
3401c7e8:	4b54      	ldr	r3, [pc, #336]	@ (3401c93c <_strerror_r+0x360>)
3401c7ea:	e791      	b.n	3401c710 <_strerror_r+0x134>
3401c7ec:	4b54      	ldr	r3, [pc, #336]	@ (3401c940 <_strerror_r+0x364>)
3401c7ee:	e78f      	b.n	3401c710 <_strerror_r+0x134>
3401c7f0:	4b54      	ldr	r3, [pc, #336]	@ (3401c944 <_strerror_r+0x368>)
3401c7f2:	e78d      	b.n	3401c710 <_strerror_r+0x134>
3401c7f4:	4b54      	ldr	r3, [pc, #336]	@ (3401c948 <_strerror_r+0x36c>)
3401c7f6:	e78b      	b.n	3401c710 <_strerror_r+0x134>
3401c7f8:	4b54      	ldr	r3, [pc, #336]	@ (3401c94c <_strerror_r+0x370>)
3401c7fa:	e789      	b.n	3401c710 <_strerror_r+0x134>
3401c7fc:	4b54      	ldr	r3, [pc, #336]	@ (3401c950 <_strerror_r+0x374>)
3401c7fe:	e787      	b.n	3401c710 <_strerror_r+0x134>
3401c800:	4b54      	ldr	r3, [pc, #336]	@ (3401c954 <_strerror_r+0x378>)
3401c802:	e785      	b.n	3401c710 <_strerror_r+0x134>
3401c804:	4b54      	ldr	r3, [pc, #336]	@ (3401c958 <_strerror_r+0x37c>)
3401c806:	e783      	b.n	3401c710 <_strerror_r+0x134>
3401c808:	4b54      	ldr	r3, [pc, #336]	@ (3401c95c <_strerror_r+0x380>)
3401c80a:	e781      	b.n	3401c710 <_strerror_r+0x134>
3401c80c:	4b54      	ldr	r3, [pc, #336]	@ (3401c960 <_strerror_r+0x384>)
3401c80e:	e77f      	b.n	3401c710 <_strerror_r+0x134>
3401c810:	4b54      	ldr	r3, [pc, #336]	@ (3401c964 <_strerror_r+0x388>)
3401c812:	e77d      	b.n	3401c710 <_strerror_r+0x134>
3401c814:	4b54      	ldr	r3, [pc, #336]	@ (3401c968 <_strerror_r+0x38c>)
3401c816:	e77b      	b.n	3401c710 <_strerror_r+0x134>
3401c818:	4b54      	ldr	r3, [pc, #336]	@ (3401c96c <_strerror_r+0x390>)
3401c81a:	e779      	b.n	3401c710 <_strerror_r+0x134>
3401c81c:	4b54      	ldr	r3, [pc, #336]	@ (3401c970 <_strerror_r+0x394>)
3401c81e:	e777      	b.n	3401c710 <_strerror_r+0x134>
3401c820:	4b54      	ldr	r3, [pc, #336]	@ (3401c974 <_strerror_r+0x398>)
3401c822:	e775      	b.n	3401c710 <_strerror_r+0x134>
3401c824:	4b54      	ldr	r3, [pc, #336]	@ (3401c978 <_strerror_r+0x39c>)
3401c826:	e773      	b.n	3401c710 <_strerror_r+0x134>
3401c828:	4b54      	ldr	r3, [pc, #336]	@ (3401c97c <_strerror_r+0x3a0>)
3401c82a:	e771      	b.n	3401c710 <_strerror_r+0x134>
3401c82c:	4b54      	ldr	r3, [pc, #336]	@ (3401c980 <_strerror_r+0x3a4>)
3401c82e:	e76f      	b.n	3401c710 <_strerror_r+0x134>
3401c830:	4b54      	ldr	r3, [pc, #336]	@ (3401c984 <_strerror_r+0x3a8>)
3401c832:	e76d      	b.n	3401c710 <_strerror_r+0x134>
3401c834:	4b54      	ldr	r3, [pc, #336]	@ (3401c988 <_strerror_r+0x3ac>)
3401c836:	e76b      	b.n	3401c710 <_strerror_r+0x134>
3401c838:	4b54      	ldr	r3, [pc, #336]	@ (3401c98c <_strerror_r+0x3b0>)
3401c83a:	e769      	b.n	3401c710 <_strerror_r+0x134>
3401c83c:	4b54      	ldr	r3, [pc, #336]	@ (3401c990 <_strerror_r+0x3b4>)
3401c83e:	e767      	b.n	3401c710 <_strerror_r+0x134>
3401c840:	4b54      	ldr	r3, [pc, #336]	@ (3401c994 <_strerror_r+0x3b8>)
3401c842:	e765      	b.n	3401c710 <_strerror_r+0x134>
3401c844:	4b54      	ldr	r3, [pc, #336]	@ (3401c998 <_strerror_r+0x3bc>)
3401c846:	e763      	b.n	3401c710 <_strerror_r+0x134>
3401c848:	4b54      	ldr	r3, [pc, #336]	@ (3401c99c <_strerror_r+0x3c0>)
3401c84a:	e761      	b.n	3401c710 <_strerror_r+0x134>
3401c84c:	2a00      	cmp	r2, #0
3401c84e:	bf08      	it	eq
3401c850:	4622      	moveq	r2, r4
3401c852:	f000 f8b3 	bl	3401c9bc <_user_strerror>
3401c856:	4b52      	ldr	r3, [pc, #328]	@ (3401c9a0 <_strerror_r+0x3c4>)
3401c858:	2800      	cmp	r0, #0
3401c85a:	bf18      	it	ne
3401c85c:	4603      	movne	r3, r0
3401c85e:	e757      	b.n	3401c710 <_strerror_r+0x134>
3401c860:	4b50      	ldr	r3, [pc, #320]	@ (3401c9a4 <_strerror_r+0x3c8>)
3401c862:	e755      	b.n	3401c710 <_strerror_r+0x134>
3401c864:	340200be 	.word	0x340200be
3401c868:	340200d0 	.word	0x340200d0
3401c86c:	340200ea 	.word	0x340200ea
3401c870:	340200fa 	.word	0x340200fa
3401c874:	34020112 	.word	0x34020112
3401c878:	3402011c 	.word	0x3402011c
3401c87c:	34020136 	.word	0x34020136
3401c880:	34020148 	.word	0x34020148
3401c884:	3402015a 	.word	0x3402015a
3401c888:	34020173 	.word	0x34020173
3401c88c:	34020183 	.word	0x34020183
3401c890:	3402018f 	.word	0x3402018f
3401c894:	340201ac 	.word	0x340201ac
3401c898:	340201be 	.word	0x340201be
3401c89c:	340201cf 	.word	0x340201cf
3401c8a0:	340201e1 	.word	0x340201e1
3401c8a4:	340201ed 	.word	0x340201ed
3401c8a8:	34020205 	.word	0x34020205
3401c8ac:	34020211 	.word	0x34020211
3401c8b0:	34020223 	.word	0x34020223
3401c8b4:	34020232 	.word	0x34020232
3401c8b8:	34020242 	.word	0x34020242
3401c8bc:	3402024f 	.word	0x3402024f
3401c8c0:	3402026e 	.word	0x3402026e
3401c8c4:	3402027d 	.word	0x3402027d
3401c8c8:	3402028e 	.word	0x3402028e
3401c8cc:	340202b2 	.word	0x340202b2
3401c8d0:	340202d0 	.word	0x340202d0
3401c8d4:	340202ee 	.word	0x340202ee
3401c8d8:	3402030e 	.word	0x3402030e
3401c8dc:	34020325 	.word	0x34020325
3401c8e0:	34020334 	.word	0x34020334
3401c8e4:	34020343 	.word	0x34020343
3401c8e8:	34020357 	.word	0x34020357
3401c8ec:	3402036f 	.word	0x3402036f
3401c8f0:	3402037d 	.word	0x3402037d
3401c8f4:	3402038a 	.word	0x3402038a
3401c8f8:	340203a0 	.word	0x340203a0
3401c8fc:	340203af 	.word	0x340203af
3401c900:	340203bb 	.word	0x340203bb
3401c904:	340203ea 	.word	0x340203ea
3401c908:	340203fb 	.word	0x340203fb
3401c90c:	34020416 	.word	0x34020416
3401c910:	34020429 	.word	0x34020429
3401c914:	3402043f 	.word	0x3402043f
3401c918:	34020448 	.word	0x34020448
3401c91c:	3402045f 	.word	0x3402045f
3401c920:	34020467 	.word	0x34020467
3401c924:	34020474 	.word	0x34020474
3401c928:	34020489 	.word	0x34020489
3401c92c:	3402049d 	.word	0x3402049d
3401c930:	340204b5 	.word	0x340204b5
3401c934:	340204c4 	.word	0x340204c4
3401c938:	340204d5 	.word	0x340204d5
3401c93c:	340204e8 	.word	0x340204e8
3401c940:	340204f4 	.word	0x340204f4
3401c944:	3402050d 	.word	0x3402050d
3401c948:	34020521 	.word	0x34020521
3401c94c:	3402053c 	.word	0x3402053c
3401c950:	34020554 	.word	0x34020554
3401c954:	3402056e 	.word	0x3402056e
3401c958:	34020576 	.word	0x34020576
3401c95c:	340205a6 	.word	0x340205a6
3401c960:	340205c5 	.word	0x340205c5
3401c964:	340205e4 	.word	0x340205e4
3401c968:	340205fb 	.word	0x340205fb
3401c96c:	3402060e 	.word	0x3402060e
3401c970:	34020627 	.word	0x34020627
3401c974:	3402063e 	.word	0x3402063e
3401c978:	34020654 	.word	0x34020654
3401c97c:	34020675 	.word	0x34020675
3401c980:	3402068d 	.word	0x3402068d
3401c984:	340206a9 	.word	0x340206a9
3401c988:	340206bc 	.word	0x340206bc
3401c98c:	340206d2 	.word	0x340206d2
3401c990:	340206e6 	.word	0x340206e6
3401c994:	34020708 	.word	0x34020708
3401c998:	3402072e 	.word	0x3402072e
3401c99c:	3402073f 	.word	0x3402073f
3401c9a0:	34020089 	.word	0x34020089
3401c9a4:	340200c6 	.word	0x340200c6

3401c9a8 <strerror>:
3401c9a8:	4601      	mov	r1, r0
3401c9aa:	2300      	movs	r3, #0
3401c9ac:	4802      	ldr	r0, [pc, #8]	@ (3401c9b8 <strerror+0x10>)
3401c9ae:	461a      	mov	r2, r3
3401c9b0:	6800      	ldr	r0, [r0, #0]
3401c9b2:	f7ff be13 	b.w	3401c5dc <_strerror_r>
3401c9b6:	bf00      	nop
3401c9b8:	34020abc 	.word	0x34020abc

3401c9bc <_user_strerror>:
3401c9bc:	2000      	movs	r0, #0
3401c9be:	4770      	bx	lr

3401c9c0 <_localeconv_r>:
3401c9c0:	4800      	ldr	r0, [pc, #0]	@ (3401c9c4 <_localeconv_r+0x4>)
3401c9c2:	4770      	bx	lr
3401c9c4:	34020bfc 	.word	0x34020bfc

3401c9c8 <_close_r>:
3401c9c8:	b538      	push	{r3, r4, r5, lr}
3401c9ca:	2300      	movs	r3, #0
3401c9cc:	4d05      	ldr	r5, [pc, #20]	@ (3401c9e4 <_close_r+0x1c>)
3401c9ce:	4604      	mov	r4, r0
3401c9d0:	4608      	mov	r0, r1
3401c9d2:	602b      	str	r3, [r5, #0]
3401c9d4:	f7e5 fc06 	bl	340021e4 <_close>
3401c9d8:	1c43      	adds	r3, r0, #1
3401c9da:	d102      	bne.n	3401c9e2 <_close_r+0x1a>
3401c9dc:	682b      	ldr	r3, [r5, #0]
3401c9de:	b103      	cbz	r3, 3401c9e2 <_close_r+0x1a>
3401c9e0:	6023      	str	r3, [r4, #0]
3401c9e2:	bd38      	pop	{r3, r4, r5, pc}
3401c9e4:	34021344 	.word	0x34021344

3401c9e8 <_lseek_r>:
3401c9e8:	b538      	push	{r3, r4, r5, lr}
3401c9ea:	4604      	mov	r4, r0
3401c9ec:	4d06      	ldr	r5, [pc, #24]	@ (3401ca08 <_lseek_r+0x20>)
3401c9ee:	4608      	mov	r0, r1
3401c9f0:	4611      	mov	r1, r2
3401c9f2:	2200      	movs	r2, #0
3401c9f4:	602a      	str	r2, [r5, #0]
3401c9f6:	461a      	mov	r2, r3
3401c9f8:	f7e5 fc1b 	bl	34002232 <_lseek>
3401c9fc:	1c43      	adds	r3, r0, #1
3401c9fe:	d102      	bne.n	3401ca06 <_lseek_r+0x1e>
3401ca00:	682b      	ldr	r3, [r5, #0]
3401ca02:	b103      	cbz	r3, 3401ca06 <_lseek_r+0x1e>
3401ca04:	6023      	str	r3, [r4, #0]
3401ca06:	bd38      	pop	{r3, r4, r5, pc}
3401ca08:	34021344 	.word	0x34021344

3401ca0c <_read_r>:
3401ca0c:	b538      	push	{r3, r4, r5, lr}
3401ca0e:	4604      	mov	r4, r0
3401ca10:	4d06      	ldr	r5, [pc, #24]	@ (3401ca2c <_read_r+0x20>)
3401ca12:	4608      	mov	r0, r1
3401ca14:	4611      	mov	r1, r2
3401ca16:	2200      	movs	r2, #0
3401ca18:	602a      	str	r2, [r5, #0]
3401ca1a:	461a      	mov	r2, r3
3401ca1c:	f7e5 fbc5 	bl	340021aa <_read>
3401ca20:	1c43      	adds	r3, r0, #1
3401ca22:	d102      	bne.n	3401ca2a <_read_r+0x1e>
3401ca24:	682b      	ldr	r3, [r5, #0]
3401ca26:	b103      	cbz	r3, 3401ca2a <_read_r+0x1e>
3401ca28:	6023      	str	r3, [r4, #0]
3401ca2a:	bd38      	pop	{r3, r4, r5, pc}
3401ca2c:	34021344 	.word	0x34021344

3401ca30 <_sbrk_r>:
3401ca30:	b538      	push	{r3, r4, r5, lr}
3401ca32:	2300      	movs	r3, #0
3401ca34:	4d05      	ldr	r5, [pc, #20]	@ (3401ca4c <_sbrk_r+0x1c>)
3401ca36:	4604      	mov	r4, r0
3401ca38:	4608      	mov	r0, r1
3401ca3a:	602b      	str	r3, [r5, #0]
3401ca3c:	f001 fc60 	bl	3401e300 <_sbrk>
3401ca40:	1c43      	adds	r3, r0, #1
3401ca42:	d102      	bne.n	3401ca4a <_sbrk_r+0x1a>
3401ca44:	682b      	ldr	r3, [r5, #0]
3401ca46:	b103      	cbz	r3, 3401ca4a <_sbrk_r+0x1a>
3401ca48:	6023      	str	r3, [r4, #0]
3401ca4a:	bd38      	pop	{r3, r4, r5, pc}
3401ca4c:	34021344 	.word	0x34021344

3401ca50 <_write_r>:
3401ca50:	b538      	push	{r3, r4, r5, lr}
3401ca52:	4604      	mov	r4, r0
3401ca54:	4d06      	ldr	r5, [pc, #24]	@ (3401ca70 <_write_r+0x20>)
3401ca56:	4608      	mov	r0, r1
3401ca58:	4611      	mov	r1, r2
3401ca5a:	2200      	movs	r2, #0
3401ca5c:	602a      	str	r2, [r5, #0]
3401ca5e:	461a      	mov	r2, r3
3401ca60:	f7e5 f896 	bl	34001b90 <_write>
3401ca64:	1c43      	adds	r3, r0, #1
3401ca66:	d102      	bne.n	3401ca6e <_write_r+0x1e>
3401ca68:	682b      	ldr	r3, [r5, #0]
3401ca6a:	b103      	cbz	r3, 3401ca6e <_write_r+0x1e>
3401ca6c:	6023      	str	r3, [r4, #0]
3401ca6e:	bd38      	pop	{r3, r4, r5, pc}
3401ca70:	34021344 	.word	0x34021344

3401ca74 <__errno>:
3401ca74:	4b01      	ldr	r3, [pc, #4]	@ (3401ca7c <__errno+0x8>)
3401ca76:	6818      	ldr	r0, [r3, #0]
3401ca78:	4770      	bx	lr
3401ca7a:	bf00      	nop
3401ca7c:	34020abc 	.word	0x34020abc

3401ca80 <__libc_init_array>:
3401ca80:	b570      	push	{r4, r5, r6, lr}
3401ca82:	4d0d      	ldr	r5, [pc, #52]	@ (3401cab8 <__libc_init_array+0x38>)
3401ca84:	2600      	movs	r6, #0
3401ca86:	4c0d      	ldr	r4, [pc, #52]	@ (3401cabc <__libc_init_array+0x3c>)
3401ca88:	1b64      	subs	r4, r4, r5
3401ca8a:	10a4      	asrs	r4, r4, #2
3401ca8c:	42a6      	cmp	r6, r4
3401ca8e:	d109      	bne.n	3401caa4 <__libc_init_array+0x24>
3401ca90:	4d0b      	ldr	r5, [pc, #44]	@ (3401cac0 <__libc_init_array+0x40>)
3401ca92:	2600      	movs	r6, #0
3401ca94:	4c0b      	ldr	r4, [pc, #44]	@ (3401cac4 <__libc_init_array+0x44>)
3401ca96:	f001 fc41 	bl	3401e31c <_init>
3401ca9a:	1b64      	subs	r4, r4, r5
3401ca9c:	10a4      	asrs	r4, r4, #2
3401ca9e:	42a6      	cmp	r6, r4
3401caa0:	d105      	bne.n	3401caae <__libc_init_array+0x2e>
3401caa2:	bd70      	pop	{r4, r5, r6, pc}
3401caa4:	f855 3b04 	ldr.w	r3, [r5], #4
3401caa8:	3601      	adds	r6, #1
3401caaa:	4798      	blx	r3
3401caac:	e7ee      	b.n	3401ca8c <__libc_init_array+0xc>
3401caae:	f855 3b04 	ldr.w	r3, [r5], #4
3401cab2:	3601      	adds	r6, #1
3401cab4:	4798      	blx	r3
3401cab6:	e7f2      	b.n	3401ca9e <__libc_init_array+0x1e>
3401cab8:	34020a64 	.word	0x34020a64
3401cabc:	34020a64 	.word	0x34020a64
3401cac0:	34020a64 	.word	0x34020a64
3401cac4:	34020a68 	.word	0x34020a68

3401cac8 <__retarget_lock_init_recursive>:
3401cac8:	4770      	bx	lr

3401caca <__retarget_lock_acquire_recursive>:
3401caca:	4770      	bx	lr

3401cacc <__retarget_lock_release_recursive>:
3401cacc:	4770      	bx	lr

3401cace <memchr>:
3401cace:	b2c9      	uxtb	r1, r1
3401cad0:	4603      	mov	r3, r0
3401cad2:	4402      	add	r2, r0
3401cad4:	b510      	push	{r4, lr}
3401cad6:	4293      	cmp	r3, r2
3401cad8:	4618      	mov	r0, r3
3401cada:	d101      	bne.n	3401cae0 <memchr+0x12>
3401cadc:	2000      	movs	r0, #0
3401cade:	e003      	b.n	3401cae8 <memchr+0x1a>
3401cae0:	7804      	ldrb	r4, [r0, #0]
3401cae2:	3301      	adds	r3, #1
3401cae4:	428c      	cmp	r4, r1
3401cae6:	d1f6      	bne.n	3401cad6 <memchr+0x8>
3401cae8:	bd10      	pop	{r4, pc}

3401caea <memcpy>:
3401caea:	440a      	add	r2, r1
3401caec:	1e43      	subs	r3, r0, #1
3401caee:	4291      	cmp	r1, r2
3401caf0:	d100      	bne.n	3401caf4 <memcpy+0xa>
3401caf2:	4770      	bx	lr
3401caf4:	b510      	push	{r4, lr}
3401caf6:	f811 4b01 	ldrb.w	r4, [r1], #1
3401cafa:	4291      	cmp	r1, r2
3401cafc:	f803 4f01 	strb.w	r4, [r3, #1]!
3401cb00:	d1f9      	bne.n	3401caf6 <memcpy+0xc>
3401cb02:	bd10      	pop	{r4, pc}

3401cb04 <abort>:
3401cb04:	2006      	movs	r0, #6
3401cb06:	b508      	push	{r3, lr}
3401cb08:	f001 fb88 	bl	3401e21c <raise>
3401cb0c:	2001      	movs	r0, #1
3401cb0e:	f7e5 fb41 	bl	34002194 <_exit>

3401cb12 <quorem>:
3401cb12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401cb16:	6903      	ldr	r3, [r0, #16]
3401cb18:	4607      	mov	r7, r0
3401cb1a:	690c      	ldr	r4, [r1, #16]
3401cb1c:	42a3      	cmp	r3, r4
3401cb1e:	f2c0 8083 	blt.w	3401cc28 <quorem+0x116>
3401cb22:	3c01      	subs	r4, #1
3401cb24:	f100 0514 	add.w	r5, r0, #20
3401cb28:	f101 0814 	add.w	r8, r1, #20
3401cb2c:	00a3      	lsls	r3, r4, #2
3401cb2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
3401cb32:	eb08 0984 	add.w	r9, r8, r4, lsl #2
3401cb36:	9300      	str	r3, [sp, #0]
3401cb38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
3401cb3c:	9301      	str	r3, [sp, #4]
3401cb3e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
3401cb42:	3301      	adds	r3, #1
3401cb44:	429a      	cmp	r2, r3
3401cb46:	fbb2 f6f3 	udiv	r6, r2, r3
3401cb4a:	d331      	bcc.n	3401cbb0 <quorem+0x9e>
3401cb4c:	f04f 0a00 	mov.w	sl, #0
3401cb50:	46c4      	mov	ip, r8
3401cb52:	46ae      	mov	lr, r5
3401cb54:	46d3      	mov	fp, sl
3401cb56:	f85c 3b04 	ldr.w	r3, [ip], #4
3401cb5a:	b298      	uxth	r0, r3
3401cb5c:	45e1      	cmp	r9, ip
3401cb5e:	ea4f 4313 	mov.w	r3, r3, lsr #16
3401cb62:	fb06 a000 	mla	r0, r6, r0, sl
3401cb66:	ea4f 4210 	mov.w	r2, r0, lsr #16
3401cb6a:	b280      	uxth	r0, r0
3401cb6c:	fb06 2303 	mla	r3, r6, r3, r2
3401cb70:	f8de 2000 	ldr.w	r2, [lr]
3401cb74:	b292      	uxth	r2, r2
3401cb76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
3401cb7a:	eba2 0200 	sub.w	r2, r2, r0
3401cb7e:	b29b      	uxth	r3, r3
3401cb80:	f8de 0000 	ldr.w	r0, [lr]
3401cb84:	445a      	add	r2, fp
3401cb86:	ebc3 4322 	rsb	r3, r3, r2, asr #16
3401cb8a:	b292      	uxth	r2, r2
3401cb8c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
3401cb90:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
3401cb94:	ea4f 4b23 	mov.w	fp, r3, asr #16
3401cb98:	f84e 2b04 	str.w	r2, [lr], #4
3401cb9c:	d2db      	bcs.n	3401cb56 <quorem+0x44>
3401cb9e:	9b00      	ldr	r3, [sp, #0]
3401cba0:	58eb      	ldr	r3, [r5, r3]
3401cba2:	b92b      	cbnz	r3, 3401cbb0 <quorem+0x9e>
3401cba4:	9b01      	ldr	r3, [sp, #4]
3401cba6:	3b04      	subs	r3, #4
3401cba8:	429d      	cmp	r5, r3
3401cbaa:	461a      	mov	r2, r3
3401cbac:	d330      	bcc.n	3401cc10 <quorem+0xfe>
3401cbae:	613c      	str	r4, [r7, #16]
3401cbb0:	4638      	mov	r0, r7
3401cbb2:	f001 f85b 	bl	3401dc6c <__mcmp>
3401cbb6:	2800      	cmp	r0, #0
3401cbb8:	db26      	blt.n	3401cc08 <quorem+0xf6>
3401cbba:	4629      	mov	r1, r5
3401cbbc:	2000      	movs	r0, #0
3401cbbe:	f858 2b04 	ldr.w	r2, [r8], #4
3401cbc2:	f8d1 c000 	ldr.w	ip, [r1]
3401cbc6:	fa1f fe82 	uxth.w	lr, r2
3401cbca:	45c1      	cmp	r9, r8
3401cbcc:	fa1f f38c 	uxth.w	r3, ip
3401cbd0:	ea4f 4212 	mov.w	r2, r2, lsr #16
3401cbd4:	eba3 030e 	sub.w	r3, r3, lr
3401cbd8:	4403      	add	r3, r0
3401cbda:	ebc2 4223 	rsb	r2, r2, r3, asr #16
3401cbde:	b29b      	uxth	r3, r3
3401cbe0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
3401cbe4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
3401cbe8:	ea4f 4022 	mov.w	r0, r2, asr #16
3401cbec:	f841 3b04 	str.w	r3, [r1], #4
3401cbf0:	d2e5      	bcs.n	3401cbbe <quorem+0xac>
3401cbf2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
3401cbf6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
3401cbfa:	b922      	cbnz	r2, 3401cc06 <quorem+0xf4>
3401cbfc:	3b04      	subs	r3, #4
3401cbfe:	429d      	cmp	r5, r3
3401cc00:	461a      	mov	r2, r3
3401cc02:	d30b      	bcc.n	3401cc1c <quorem+0x10a>
3401cc04:	613c      	str	r4, [r7, #16]
3401cc06:	3601      	adds	r6, #1
3401cc08:	4630      	mov	r0, r6
3401cc0a:	b003      	add	sp, #12
3401cc0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401cc10:	6812      	ldr	r2, [r2, #0]
3401cc12:	3b04      	subs	r3, #4
3401cc14:	2a00      	cmp	r2, #0
3401cc16:	d1ca      	bne.n	3401cbae <quorem+0x9c>
3401cc18:	3c01      	subs	r4, #1
3401cc1a:	e7c5      	b.n	3401cba8 <quorem+0x96>
3401cc1c:	6812      	ldr	r2, [r2, #0]
3401cc1e:	3b04      	subs	r3, #4
3401cc20:	2a00      	cmp	r2, #0
3401cc22:	d1ef      	bne.n	3401cc04 <quorem+0xf2>
3401cc24:	3c01      	subs	r4, #1
3401cc26:	e7ea      	b.n	3401cbfe <quorem+0xec>
3401cc28:	2000      	movs	r0, #0
3401cc2a:	e7ee      	b.n	3401cc0a <quorem+0xf8>
3401cc2c:	0000      	movs	r0, r0
	...

3401cc30 <_dtoa_r>:
3401cc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401cc34:	69c7      	ldr	r7, [r0, #28]
3401cc36:	4681      	mov	r9, r0
3401cc38:	ed2d 8b02 	vpush	{d8}
3401cc3c:	b091      	sub	sp, #68	@ 0x44
3401cc3e:	ec55 4b10 	vmov	r4, r5, d0
3401cc42:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
3401cc44:	9107      	str	r1, [sp, #28]
3401cc46:	9209      	str	r2, [sp, #36]	@ 0x24
3401cc48:	930d      	str	r3, [sp, #52]	@ 0x34
3401cc4a:	ed8d 0b02 	vstr	d0, [sp, #8]
3401cc4e:	b97f      	cbnz	r7, 3401cc70 <_dtoa_r+0x40>
3401cc50:	2010      	movs	r0, #16
3401cc52:	f7fe fcef 	bl	3401b634 <malloc>
3401cc56:	4602      	mov	r2, r0
3401cc58:	f8c9 001c 	str.w	r0, [r9, #28]
3401cc5c:	b920      	cbnz	r0, 3401cc68 <_dtoa_r+0x38>
3401cc5e:	4ba0      	ldr	r3, [pc, #640]	@ (3401cee0 <_dtoa_r+0x2b0>)
3401cc60:	21ef      	movs	r1, #239	@ 0xef
3401cc62:	48a0      	ldr	r0, [pc, #640]	@ (3401cee4 <_dtoa_r+0x2b4>)
3401cc64:	f7fe fcc8 	bl	3401b5f8 <__assert_func>
3401cc68:	e9c0 7701 	strd	r7, r7, [r0, #4]
3401cc6c:	6007      	str	r7, [r0, #0]
3401cc6e:	60c7      	str	r7, [r0, #12]
3401cc70:	f8d9 301c 	ldr.w	r3, [r9, #28]
3401cc74:	6819      	ldr	r1, [r3, #0]
3401cc76:	b159      	cbz	r1, 3401cc90 <_dtoa_r+0x60>
3401cc78:	685a      	ldr	r2, [r3, #4]
3401cc7a:	2301      	movs	r3, #1
3401cc7c:	4648      	mov	r0, r9
3401cc7e:	4093      	lsls	r3, r2
3401cc80:	604a      	str	r2, [r1, #4]
3401cc82:	608b      	str	r3, [r1, #8]
3401cc84:	f000 fdbc 	bl	3401d800 <_Bfree>
3401cc88:	f8d9 301c 	ldr.w	r3, [r9, #28]
3401cc8c:	2200      	movs	r2, #0
3401cc8e:	601a      	str	r2, [r3, #0]
3401cc90:	1e2b      	subs	r3, r5, #0
3401cc92:	bfb7      	itett	lt
3401cc94:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
3401cc98:	2300      	movge	r3, #0
3401cc9a:	2201      	movlt	r2, #1
3401cc9c:	9303      	strlt	r3, [sp, #12]
3401cc9e:	bfac      	ite	ge
3401cca0:	6033      	strge	r3, [r6, #0]
3401cca2:	6032      	strlt	r2, [r6, #0]
3401cca4:	4b90      	ldr	r3, [pc, #576]	@ (3401cee8 <_dtoa_r+0x2b8>)
3401cca6:	9e03      	ldr	r6, [sp, #12]
3401cca8:	43b3      	bics	r3, r6
3401ccaa:	d110      	bne.n	3401ccce <_dtoa_r+0x9e>
3401ccac:	f242 730f 	movw	r3, #9999	@ 0x270f
3401ccb0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
3401ccb2:	6013      	str	r3, [r2, #0]
3401ccb4:	f3c6 0313 	ubfx	r3, r6, #0, #20
3401ccb8:	4323      	orrs	r3, r4
3401ccba:	f000 84e6 	beq.w	3401d68a <_dtoa_r+0xa5a>
3401ccbe:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3401ccc0:	4f8a      	ldr	r7, [pc, #552]	@ (3401ceec <_dtoa_r+0x2bc>)
3401ccc2:	2b00      	cmp	r3, #0
3401ccc4:	f000 84e8 	beq.w	3401d698 <_dtoa_r+0xa68>
3401ccc8:	1cfb      	adds	r3, r7, #3
3401ccca:	f000 bce3 	b.w	3401d694 <_dtoa_r+0xa64>
3401ccce:	ed9d 8b02 	vldr	d8, [sp, #8]
3401ccd2:	eeb5 8b40 	vcmp.f64	d8, #0.0
3401ccd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401ccda:	d10a      	bne.n	3401ccf2 <_dtoa_r+0xc2>
3401ccdc:	2301      	movs	r3, #1
3401ccde:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
3401cce0:	6013      	str	r3, [r2, #0]
3401cce2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3401cce4:	b113      	cbz	r3, 3401ccec <_dtoa_r+0xbc>
3401cce6:	4b82      	ldr	r3, [pc, #520]	@ (3401cef0 <_dtoa_r+0x2c0>)
3401cce8:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
3401ccea:	6013      	str	r3, [r2, #0]
3401ccec:	4f81      	ldr	r7, [pc, #516]	@ (3401cef4 <_dtoa_r+0x2c4>)
3401ccee:	f000 bcd3 	b.w	3401d698 <_dtoa_r+0xa68>
3401ccf2:	aa0e      	add	r2, sp, #56	@ 0x38
3401ccf4:	eeb0 0b48 	vmov.f64	d0, d8
3401ccf8:	a90f      	add	r1, sp, #60	@ 0x3c
3401ccfa:	4648      	mov	r0, r9
3401ccfc:	f001 f86a 	bl	3401ddd4 <__d2b>
3401cd00:	f3c6 530a 	ubfx	r3, r6, #20, #11
3401cd04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
3401cd06:	9001      	str	r0, [sp, #4]
3401cd08:	2b00      	cmp	r3, #0
3401cd0a:	d045      	beq.n	3401cd98 <_dtoa_r+0x168>
3401cd0c:	ee18 1a90 	vmov	r1, s17
3401cd10:	eeb0 7b48 	vmov.f64	d7, d8
3401cd14:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
3401cd18:	2500      	movs	r5, #0
3401cd1a:	f3c1 0113 	ubfx	r1, r1, #0, #20
3401cd1e:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
3401cd22:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
3401cd26:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
3401cd2a:	ee07 1a90 	vmov	s15, r1
3401cd2e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 3401cec8 <_dtoa_r+0x298>
3401cd32:	ee37 7b46 	vsub.f64	d7, d7, d6
3401cd36:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 3401ced0 <_dtoa_r+0x2a0>
3401cd3a:	eea7 6b05 	vfma.f64	d6, d7, d5
3401cd3e:	ee07 3a90 	vmov	s15, r3
3401cd42:	eeb8 4be7 	vcvt.f64.s32	d4, s15
3401cd46:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 3401ced8 <_dtoa_r+0x2a8>
3401cd4a:	eeb0 7b46 	vmov.f64	d7, d6
3401cd4e:	eea4 7b05 	vfma.f64	d7, d4, d5
3401cd52:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
3401cd56:	eefd 6bc7 	vcvt.s32.f64	s13, d7
3401cd5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cd5e:	ee16 8a90 	vmov	r8, s13
3401cd62:	d508      	bpl.n	3401cd76 <_dtoa_r+0x146>
3401cd64:	eeb8 6be6 	vcvt.f64.s32	d6, s13
3401cd68:	eeb4 6b47 	vcmp.f64	d6, d7
3401cd6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cd70:	bf18      	it	ne
3401cd72:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
3401cd76:	f1b8 0f16 	cmp.w	r8, #22
3401cd7a:	d82d      	bhi.n	3401cdd8 <_dtoa_r+0x1a8>
3401cd7c:	495e      	ldr	r1, [pc, #376]	@ (3401cef8 <_dtoa_r+0x2c8>)
3401cd7e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
3401cd82:	ed91 7b00 	vldr	d7, [r1]
3401cd86:	eeb4 8bc7 	vcmpe.f64	d8, d7
3401cd8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cd8e:	d501      	bpl.n	3401cd94 <_dtoa_r+0x164>
3401cd90:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
3401cd94:	2100      	movs	r1, #0
3401cd96:	e020      	b.n	3401cdda <_dtoa_r+0x1aa>
3401cd98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
3401cd9a:	2501      	movs	r5, #1
3401cd9c:	4413      	add	r3, r2
3401cd9e:	f203 4132 	addw	r1, r3, #1074	@ 0x432
3401cda2:	2920      	cmp	r1, #32
3401cda4:	bfc9      	itett	gt
3401cda6:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
3401cdaa:	f1c1 0120 	rsble	r1, r1, #32
3401cdae:	408e      	lslgt	r6, r1
3401cdb0:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
3401cdb4:	bfd8      	it	le
3401cdb6:	fa04 f101 	lslle.w	r1, r4, r1
3401cdba:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
3401cdbe:	bfc4      	itt	gt
3401cdc0:	fa24 f101 	lsrgt.w	r1, r4, r1
3401cdc4:	4331      	orrgt	r1, r6
3401cdc6:	ee07 1a90 	vmov	s15, r1
3401cdca:	eeb8 7b67 	vcvt.f64.u32	d7, s15
3401cdce:	ee17 1a90 	vmov	r1, s15
3401cdd2:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
3401cdd6:	e7a6      	b.n	3401cd26 <_dtoa_r+0xf6>
3401cdd8:	2101      	movs	r1, #1
3401cdda:	1ad2      	subs	r2, r2, r3
3401cddc:	910c      	str	r1, [sp, #48]	@ 0x30
3401cdde:	1e53      	subs	r3, r2, #1
3401cde0:	9306      	str	r3, [sp, #24]
3401cde2:	bf49      	itett	mi
3401cde4:	f1c2 0301 	rsbmi	r3, r2, #1
3401cde8:	2300      	movpl	r3, #0
3401cdea:	9304      	strmi	r3, [sp, #16]
3401cdec:	2300      	movmi	r3, #0
3401cdee:	bf54      	ite	pl
3401cdf0:	9304      	strpl	r3, [sp, #16]
3401cdf2:	9306      	strmi	r3, [sp, #24]
3401cdf4:	f1b8 0f00 	cmp.w	r8, #0
3401cdf8:	db16      	blt.n	3401ce28 <_dtoa_r+0x1f8>
3401cdfa:	9b06      	ldr	r3, [sp, #24]
3401cdfc:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
3401ce00:	4443      	add	r3, r8
3401ce02:	9306      	str	r3, [sp, #24]
3401ce04:	2300      	movs	r3, #0
3401ce06:	9a07      	ldr	r2, [sp, #28]
3401ce08:	2a09      	cmp	r2, #9
3401ce0a:	d843      	bhi.n	3401ce94 <_dtoa_r+0x264>
3401ce0c:	2a05      	cmp	r2, #5
3401ce0e:	bfc5      	ittet	gt
3401ce10:	3a04      	subgt	r2, #4
3401ce12:	2400      	movgt	r4, #0
3401ce14:	2401      	movle	r4, #1
3401ce16:	9207      	strgt	r2, [sp, #28]
3401ce18:	9a07      	ldr	r2, [sp, #28]
3401ce1a:	3a02      	subs	r2, #2
3401ce1c:	2a03      	cmp	r2, #3
3401ce1e:	d844      	bhi.n	3401ceaa <_dtoa_r+0x27a>
3401ce20:	e8df f002 	tbb	[pc, r2]
3401ce24:	0b173634 	.word	0x0b173634
3401ce28:	9b04      	ldr	r3, [sp, #16]
3401ce2a:	2200      	movs	r2, #0
3401ce2c:	eba3 0308 	sub.w	r3, r3, r8
3401ce30:	920a      	str	r2, [sp, #40]	@ 0x28
3401ce32:	9304      	str	r3, [sp, #16]
3401ce34:	f1c8 0300 	rsb	r3, r8, #0
3401ce38:	e7e5      	b.n	3401ce06 <_dtoa_r+0x1d6>
3401ce3a:	2201      	movs	r2, #1
3401ce3c:	9208      	str	r2, [sp, #32]
3401ce3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3401ce40:	eb08 0b02 	add.w	fp, r8, r2
3401ce44:	f10b 0a01 	add.w	sl, fp, #1
3401ce48:	4652      	mov	r2, sl
3401ce4a:	2a01      	cmp	r2, #1
3401ce4c:	bfb8      	it	lt
3401ce4e:	2201      	movlt	r2, #1
3401ce50:	e006      	b.n	3401ce60 <_dtoa_r+0x230>
3401ce52:	2201      	movs	r2, #1
3401ce54:	9208      	str	r2, [sp, #32]
3401ce56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3401ce58:	2a00      	cmp	r2, #0
3401ce5a:	dd29      	ble.n	3401ceb0 <_dtoa_r+0x280>
3401ce5c:	4693      	mov	fp, r2
3401ce5e:	4692      	mov	sl, r2
3401ce60:	f8d9 701c 	ldr.w	r7, [r9, #28]
3401ce64:	2100      	movs	r1, #0
3401ce66:	2004      	movs	r0, #4
3401ce68:	f100 0614 	add.w	r6, r0, #20
3401ce6c:	4296      	cmp	r6, r2
3401ce6e:	d926      	bls.n	3401cebe <_dtoa_r+0x28e>
3401ce70:	6079      	str	r1, [r7, #4]
3401ce72:	4648      	mov	r0, r9
3401ce74:	9305      	str	r3, [sp, #20]
3401ce76:	f000 fc83 	bl	3401d780 <_Balloc>
3401ce7a:	9b05      	ldr	r3, [sp, #20]
3401ce7c:	4607      	mov	r7, r0
3401ce7e:	2800      	cmp	r0, #0
3401ce80:	d13e      	bne.n	3401cf00 <_dtoa_r+0x2d0>
3401ce82:	4b1e      	ldr	r3, [pc, #120]	@ (3401cefc <_dtoa_r+0x2cc>)
3401ce84:	4602      	mov	r2, r0
3401ce86:	f240 11af 	movw	r1, #431	@ 0x1af
3401ce8a:	e6ea      	b.n	3401cc62 <_dtoa_r+0x32>
3401ce8c:	2200      	movs	r2, #0
3401ce8e:	e7e1      	b.n	3401ce54 <_dtoa_r+0x224>
3401ce90:	2200      	movs	r2, #0
3401ce92:	e7d3      	b.n	3401ce3c <_dtoa_r+0x20c>
3401ce94:	2401      	movs	r4, #1
3401ce96:	2200      	movs	r2, #0
3401ce98:	e9cd 2407 	strd	r2, r4, [sp, #28]
3401ce9c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
3401cea0:	2100      	movs	r1, #0
3401cea2:	2212      	movs	r2, #18
3401cea4:	46da      	mov	sl, fp
3401cea6:	9109      	str	r1, [sp, #36]	@ 0x24
3401cea8:	e7da      	b.n	3401ce60 <_dtoa_r+0x230>
3401ceaa:	2201      	movs	r2, #1
3401ceac:	9208      	str	r2, [sp, #32]
3401ceae:	e7f5      	b.n	3401ce9c <_dtoa_r+0x26c>
3401ceb0:	f04f 0b01 	mov.w	fp, #1
3401ceb4:	46da      	mov	sl, fp
3401ceb6:	465a      	mov	r2, fp
3401ceb8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
3401cebc:	e7d0      	b.n	3401ce60 <_dtoa_r+0x230>
3401cebe:	3101      	adds	r1, #1
3401cec0:	0040      	lsls	r0, r0, #1
3401cec2:	e7d1      	b.n	3401ce68 <_dtoa_r+0x238>
3401cec4:	f3af 8000 	nop.w
3401cec8:	636f4361 	.word	0x636f4361
3401cecc:	3fd287a7 	.word	0x3fd287a7
3401ced0:	8b60c8b3 	.word	0x8b60c8b3
3401ced4:	3fc68a28 	.word	0x3fc68a28
3401ced8:	509f79fb 	.word	0x509f79fb
3401cedc:	3fd34413 	.word	0x3fd34413
3401cee0:	34020761 	.word	0x34020761
3401cee4:	34020778 	.word	0x34020778
3401cee8:	7ff00000 	.word	0x7ff00000
3401ceec:	3402075d 	.word	0x3402075d
3401cef0:	3402009b 	.word	0x3402009b
3401cef4:	3402009a 	.word	0x3402009a
3401cef8:	34020890 	.word	0x34020890
3401cefc:	340207d0 	.word	0x340207d0
3401cf00:	f8d9 201c 	ldr.w	r2, [r9, #28]
3401cf04:	f1ba 0f0e 	cmp.w	sl, #14
3401cf08:	6010      	str	r0, [r2, #0]
3401cf0a:	d86e      	bhi.n	3401cfea <_dtoa_r+0x3ba>
3401cf0c:	2c00      	cmp	r4, #0
3401cf0e:	d06c      	beq.n	3401cfea <_dtoa_r+0x3ba>
3401cf10:	f1b8 0f00 	cmp.w	r8, #0
3401cf14:	f340 80b4 	ble.w	3401d080 <_dtoa_r+0x450>
3401cf18:	f008 010f 	and.w	r1, r8, #15
3401cf1c:	4ac7      	ldr	r2, [pc, #796]	@ (3401d23c <_dtoa_r+0x60c>)
3401cf1e:	f418 7f80 	tst.w	r8, #256	@ 0x100
3401cf22:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
3401cf26:	ea4f 1128 	mov.w	r1, r8, asr #4
3401cf2a:	ed92 7b00 	vldr	d7, [r2]
3401cf2e:	f000 809b 	beq.w	3401d068 <_dtoa_r+0x438>
3401cf32:	4ac3      	ldr	r2, [pc, #780]	@ (3401d240 <_dtoa_r+0x610>)
3401cf34:	f001 010f 	and.w	r1, r1, #15
3401cf38:	ed92 6b08 	vldr	d6, [r2, #32]
3401cf3c:	2203      	movs	r2, #3
3401cf3e:	ee88 6b06 	vdiv.f64	d6, d8, d6
3401cf42:	ed8d 6b02 	vstr	d6, [sp, #8]
3401cf46:	48be      	ldr	r0, [pc, #760]	@ (3401d240 <_dtoa_r+0x610>)
3401cf48:	2900      	cmp	r1, #0
3401cf4a:	f040 808f 	bne.w	3401d06c <_dtoa_r+0x43c>
3401cf4e:	ed9d 6b02 	vldr	d6, [sp, #8]
3401cf52:	ee86 7b07 	vdiv.f64	d7, d6, d7
3401cf56:	ed8d 7b02 	vstr	d7, [sp, #8]
3401cf5a:	990c      	ldr	r1, [sp, #48]	@ 0x30
3401cf5c:	ed9d 7b02 	vldr	d7, [sp, #8]
3401cf60:	2900      	cmp	r1, #0
3401cf62:	f000 80b3 	beq.w	3401d0cc <_dtoa_r+0x49c>
3401cf66:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
3401cf6a:	eeb4 7bc6 	vcmpe.f64	d7, d6
3401cf6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cf72:	f140 80ab 	bpl.w	3401d0cc <_dtoa_r+0x49c>
3401cf76:	f1ba 0f00 	cmp.w	sl, #0
3401cf7a:	f000 80a7 	beq.w	3401d0cc <_dtoa_r+0x49c>
3401cf7e:	f1bb 0f00 	cmp.w	fp, #0
3401cf82:	dd30      	ble.n	3401cfe6 <_dtoa_r+0x3b6>
3401cf84:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
3401cf88:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
3401cf8c:	3201      	adds	r2, #1
3401cf8e:	465c      	mov	r4, fp
3401cf90:	9105      	str	r1, [sp, #20]
3401cf92:	ee27 7b06 	vmul.f64	d7, d7, d6
3401cf96:	ed8d 7b02 	vstr	d7, [sp, #8]
3401cf9a:	ee07 2a90 	vmov	s15, r2
3401cf9e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
3401cfa2:	ed9d 6b02 	vldr	d6, [sp, #8]
3401cfa6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
3401cfaa:	eea7 5b06 	vfma.f64	d5, d7, d6
3401cfae:	ee15 2a90 	vmov	r2, s11
3401cfb2:	ec51 0b15 	vmov	r0, r1, d5
3401cfb6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
3401cfba:	2c00      	cmp	r4, #0
3401cfbc:	f040 808a 	bne.w	3401d0d4 <_dtoa_r+0x4a4>
3401cfc0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
3401cfc4:	ee36 6b47 	vsub.f64	d6, d6, d7
3401cfc8:	ec41 0b17 	vmov	d7, r0, r1
3401cfcc:	eeb4 6bc7 	vcmpe.f64	d6, d7
3401cfd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cfd4:	f300 826a 	bgt.w	3401d4ac <_dtoa_r+0x87c>
3401cfd8:	eeb1 7b47 	vneg.f64	d7, d7
3401cfdc:	eeb4 6bc7 	vcmpe.f64	d6, d7
3401cfe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cfe4:	d423      	bmi.n	3401d02e <_dtoa_r+0x3fe>
3401cfe6:	ed8d 8b02 	vstr	d8, [sp, #8]
3401cfea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
3401cfec:	2a00      	cmp	r2, #0
3401cfee:	f2c0 8129 	blt.w	3401d244 <_dtoa_r+0x614>
3401cff2:	f1b8 0f0e 	cmp.w	r8, #14
3401cff6:	f300 8125 	bgt.w	3401d244 <_dtoa_r+0x614>
3401cffa:	4b90      	ldr	r3, [pc, #576]	@ (3401d23c <_dtoa_r+0x60c>)
3401cffc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
3401d000:	ed93 6b00 	vldr	d6, [r3]
3401d004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401d006:	2b00      	cmp	r3, #0
3401d008:	f280 80c8 	bge.w	3401d19c <_dtoa_r+0x56c>
3401d00c:	f1ba 0f00 	cmp.w	sl, #0
3401d010:	f300 80c4 	bgt.w	3401d19c <_dtoa_r+0x56c>
3401d014:	d10b      	bne.n	3401d02e <_dtoa_r+0x3fe>
3401d016:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
3401d01a:	ee26 6b07 	vmul.f64	d6, d6, d7
3401d01e:	ed9d 7b02 	vldr	d7, [sp, #8]
3401d022:	eeb4 6bc7 	vcmpe.f64	d6, d7
3401d026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401d02a:	f2c0 823c 	blt.w	3401d4a6 <_dtoa_r+0x876>
3401d02e:	2400      	movs	r4, #0
3401d030:	4625      	mov	r5, r4
3401d032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401d034:	463e      	mov	r6, r7
3401d036:	43db      	mvns	r3, r3
3401d038:	9305      	str	r3, [sp, #20]
3401d03a:	f04f 0800 	mov.w	r8, #0
3401d03e:	4621      	mov	r1, r4
3401d040:	4648      	mov	r0, r9
3401d042:	f000 fbdd 	bl	3401d800 <_Bfree>
3401d046:	2d00      	cmp	r5, #0
3401d048:	f000 80a2 	beq.w	3401d190 <_dtoa_r+0x560>
3401d04c:	f1b8 0f00 	cmp.w	r8, #0
3401d050:	d005      	beq.n	3401d05e <_dtoa_r+0x42e>
3401d052:	45a8      	cmp	r8, r5
3401d054:	d003      	beq.n	3401d05e <_dtoa_r+0x42e>
3401d056:	4641      	mov	r1, r8
3401d058:	4648      	mov	r0, r9
3401d05a:	f000 fbd1 	bl	3401d800 <_Bfree>
3401d05e:	4629      	mov	r1, r5
3401d060:	4648      	mov	r0, r9
3401d062:	f000 fbcd 	bl	3401d800 <_Bfree>
3401d066:	e093      	b.n	3401d190 <_dtoa_r+0x560>
3401d068:	2202      	movs	r2, #2
3401d06a:	e76c      	b.n	3401cf46 <_dtoa_r+0x316>
3401d06c:	07cc      	lsls	r4, r1, #31
3401d06e:	d504      	bpl.n	3401d07a <_dtoa_r+0x44a>
3401d070:	3201      	adds	r2, #1
3401d072:	ed90 6b00 	vldr	d6, [r0]
3401d076:	ee27 7b06 	vmul.f64	d7, d7, d6
3401d07a:	1049      	asrs	r1, r1, #1
3401d07c:	3008      	adds	r0, #8
3401d07e:	e763      	b.n	3401cf48 <_dtoa_r+0x318>
3401d080:	d022      	beq.n	3401d0c8 <_dtoa_r+0x498>
3401d082:	f1c8 0100 	rsb	r1, r8, #0
3401d086:	4a6d      	ldr	r2, [pc, #436]	@ (3401d23c <_dtoa_r+0x60c>)
3401d088:	2400      	movs	r4, #0
3401d08a:	f001 000f 	and.w	r0, r1, #15
3401d08e:	1109      	asrs	r1, r1, #4
3401d090:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
3401d094:	486a      	ldr	r0, [pc, #424]	@ (3401d240 <_dtoa_r+0x610>)
3401d096:	ed92 7b00 	vldr	d7, [r2]
3401d09a:	2202      	movs	r2, #2
3401d09c:	ee28 7b07 	vmul.f64	d7, d8, d7
3401d0a0:	ed8d 7b02 	vstr	d7, [sp, #8]
3401d0a4:	b929      	cbnz	r1, 3401d0b2 <_dtoa_r+0x482>
3401d0a6:	2c00      	cmp	r4, #0
3401d0a8:	f43f af57 	beq.w	3401cf5a <_dtoa_r+0x32a>
3401d0ac:	ed8d 7b02 	vstr	d7, [sp, #8]
3401d0b0:	e753      	b.n	3401cf5a <_dtoa_r+0x32a>
3401d0b2:	07ce      	lsls	r6, r1, #31
3401d0b4:	d505      	bpl.n	3401d0c2 <_dtoa_r+0x492>
3401d0b6:	3201      	adds	r2, #1
3401d0b8:	2401      	movs	r4, #1
3401d0ba:	ed90 6b00 	vldr	d6, [r0]
3401d0be:	ee27 7b06 	vmul.f64	d7, d7, d6
3401d0c2:	1049      	asrs	r1, r1, #1
3401d0c4:	3008      	adds	r0, #8
3401d0c6:	e7ed      	b.n	3401d0a4 <_dtoa_r+0x474>
3401d0c8:	2202      	movs	r2, #2
3401d0ca:	e746      	b.n	3401cf5a <_dtoa_r+0x32a>
3401d0cc:	4654      	mov	r4, sl
3401d0ce:	f8cd 8014 	str.w	r8, [sp, #20]
3401d0d2:	e762      	b.n	3401cf9a <_dtoa_r+0x36a>
3401d0d4:	4a59      	ldr	r2, [pc, #356]	@ (3401d23c <_dtoa_r+0x60c>)
3401d0d6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
3401d0da:	443c      	add	r4, r7
3401d0dc:	ed12 4b02 	vldr	d4, [r2, #-8]
3401d0e0:	9a08      	ldr	r2, [sp, #32]
3401d0e2:	ec41 0b17 	vmov	d7, r0, r1
3401d0e6:	b34a      	cbz	r2, 3401d13c <_dtoa_r+0x50c>
3401d0e8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
3401d0ec:	463e      	mov	r6, r7
3401d0ee:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
3401d0f2:	ee83 5b04 	vdiv.f64	d5, d3, d4
3401d0f6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
3401d0fa:	ee35 7b47 	vsub.f64	d7, d5, d7
3401d0fe:	eefd 4bc6 	vcvt.s32.f64	s9, d6
3401d102:	eeb8 5be4 	vcvt.f64.s32	d5, s9
3401d106:	ee14 2a90 	vmov	r2, s9
3401d10a:	3230      	adds	r2, #48	@ 0x30
3401d10c:	ee36 6b45 	vsub.f64	d6, d6, d5
3401d110:	f806 2b01 	strb.w	r2, [r6], #1
3401d114:	eeb4 6bc7 	vcmpe.f64	d6, d7
3401d118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401d11c:	d438      	bmi.n	3401d190 <_dtoa_r+0x560>
3401d11e:	ee32 5b46 	vsub.f64	d5, d2, d6
3401d122:	eeb4 5bc7 	vcmpe.f64	d5, d7
3401d126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401d12a:	d46e      	bmi.n	3401d20a <_dtoa_r+0x5da>
3401d12c:	42a6      	cmp	r6, r4
3401d12e:	f43f af5a 	beq.w	3401cfe6 <_dtoa_r+0x3b6>
3401d132:	ee27 7b03 	vmul.f64	d7, d7, d3
3401d136:	ee26 6b03 	vmul.f64	d6, d6, d3
3401d13a:	e7e0      	b.n	3401d0fe <_dtoa_r+0x4ce>
3401d13c:	ee27 7b04 	vmul.f64	d7, d7, d4
3401d140:	4621      	mov	r1, r4
3401d142:	463e      	mov	r6, r7
3401d144:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
3401d148:	eefd 4bc6 	vcvt.s32.f64	s9, d6
3401d14c:	ee14 2a90 	vmov	r2, s9
3401d150:	eeb8 5be4 	vcvt.f64.s32	d5, s9
3401d154:	3230      	adds	r2, #48	@ 0x30
3401d156:	ee36 6b45 	vsub.f64	d6, d6, d5
3401d15a:	f806 2b01 	strb.w	r2, [r6], #1
3401d15e:	42a6      	cmp	r6, r4
3401d160:	d119      	bne.n	3401d196 <_dtoa_r+0x566>
3401d162:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
3401d166:	ee37 4b05 	vadd.f64	d4, d7, d5
3401d16a:	eeb4 6bc4 	vcmpe.f64	d6, d4
3401d16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401d172:	dc4a      	bgt.n	3401d20a <_dtoa_r+0x5da>
3401d174:	ee35 5b47 	vsub.f64	d5, d5, d7
3401d178:	eeb4 6bc5 	vcmpe.f64	d6, d5
3401d17c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401d180:	f57f af31 	bpl.w	3401cfe6 <_dtoa_r+0x3b6>
3401d184:	460e      	mov	r6, r1
3401d186:	3901      	subs	r1, #1
3401d188:	f816 3c01 	ldrb.w	r3, [r6, #-1]
3401d18c:	2b30      	cmp	r3, #48	@ 0x30
3401d18e:	d0f9      	beq.n	3401d184 <_dtoa_r+0x554>
3401d190:	f8dd 8014 	ldr.w	r8, [sp, #20]
3401d194:	e027      	b.n	3401d1e6 <_dtoa_r+0x5b6>
3401d196:	ee26 6b03 	vmul.f64	d6, d6, d3
3401d19a:	e7d5      	b.n	3401d148 <_dtoa_r+0x518>
3401d19c:	ed9d 7b02 	vldr	d7, [sp, #8]
3401d1a0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
3401d1a4:	463e      	mov	r6, r7
3401d1a6:	ee87 5b06 	vdiv.f64	d5, d7, d6
3401d1aa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
3401d1ae:	ee15 3a10 	vmov	r3, s10
3401d1b2:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
3401d1b6:	3330      	adds	r3, #48	@ 0x30
3401d1b8:	eea3 7b46 	vfms.f64	d7, d3, d6
3401d1bc:	f806 3b01 	strb.w	r3, [r6], #1
3401d1c0:	1bf3      	subs	r3, r6, r7
3401d1c2:	459a      	cmp	sl, r3
3401d1c4:	d132      	bne.n	3401d22c <_dtoa_r+0x5fc>
3401d1c6:	ee37 7b07 	vadd.f64	d7, d7, d7
3401d1ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
3401d1ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401d1d2:	dc18      	bgt.n	3401d206 <_dtoa_r+0x5d6>
3401d1d4:	eeb4 7b46 	vcmp.f64	d7, d6
3401d1d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401d1dc:	d103      	bne.n	3401d1e6 <_dtoa_r+0x5b6>
3401d1de:	ee15 3a10 	vmov	r3, s10
3401d1e2:	07db      	lsls	r3, r3, #31
3401d1e4:	d40f      	bmi.n	3401d206 <_dtoa_r+0x5d6>
3401d1e6:	9901      	ldr	r1, [sp, #4]
3401d1e8:	4648      	mov	r0, r9
3401d1ea:	f000 fb09 	bl	3401d800 <_Bfree>
3401d1ee:	2300      	movs	r3, #0
3401d1f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
3401d1f2:	7033      	strb	r3, [r6, #0]
3401d1f4:	f108 0301 	add.w	r3, r8, #1
3401d1f8:	6013      	str	r3, [r2, #0]
3401d1fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3401d1fc:	2b00      	cmp	r3, #0
3401d1fe:	f000 824b 	beq.w	3401d698 <_dtoa_r+0xa68>
3401d202:	601e      	str	r6, [r3, #0]
3401d204:	e248      	b.n	3401d698 <_dtoa_r+0xa68>
3401d206:	f8cd 8014 	str.w	r8, [sp, #20]
3401d20a:	4633      	mov	r3, r6
3401d20c:	461e      	mov	r6, r3
3401d20e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
3401d212:	2a39      	cmp	r2, #57	@ 0x39
3401d214:	d106      	bne.n	3401d224 <_dtoa_r+0x5f4>
3401d216:	429f      	cmp	r7, r3
3401d218:	d1f8      	bne.n	3401d20c <_dtoa_r+0x5dc>
3401d21a:	9a05      	ldr	r2, [sp, #20]
3401d21c:	3201      	adds	r2, #1
3401d21e:	9205      	str	r2, [sp, #20]
3401d220:	2230      	movs	r2, #48	@ 0x30
3401d222:	703a      	strb	r2, [r7, #0]
3401d224:	781a      	ldrb	r2, [r3, #0]
3401d226:	3201      	adds	r2, #1
3401d228:	701a      	strb	r2, [r3, #0]
3401d22a:	e7b1      	b.n	3401d190 <_dtoa_r+0x560>
3401d22c:	ee27 7b04 	vmul.f64	d7, d7, d4
3401d230:	eeb5 7b40 	vcmp.f64	d7, #0.0
3401d234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401d238:	d1b5      	bne.n	3401d1a6 <_dtoa_r+0x576>
3401d23a:	e7d4      	b.n	3401d1e6 <_dtoa_r+0x5b6>
3401d23c:	34020890 	.word	0x34020890
3401d240:	34020868 	.word	0x34020868
3401d244:	9908      	ldr	r1, [sp, #32]
3401d246:	2900      	cmp	r1, #0
3401d248:	f000 80e9 	beq.w	3401d41e <_dtoa_r+0x7ee>
3401d24c:	9907      	ldr	r1, [sp, #28]
3401d24e:	2901      	cmp	r1, #1
3401d250:	f300 80cb 	bgt.w	3401d3ea <_dtoa_r+0x7ba>
3401d254:	2d00      	cmp	r5, #0
3401d256:	f000 80c4 	beq.w	3401d3e2 <_dtoa_r+0x7b2>
3401d25a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
3401d25e:	461c      	mov	r4, r3
3401d260:	9e04      	ldr	r6, [sp, #16]
3401d262:	9305      	str	r3, [sp, #20]
3401d264:	2101      	movs	r1, #1
3401d266:	9b04      	ldr	r3, [sp, #16]
3401d268:	4648      	mov	r0, r9
3401d26a:	4413      	add	r3, r2
3401d26c:	9304      	str	r3, [sp, #16]
3401d26e:	9b06      	ldr	r3, [sp, #24]
3401d270:	4413      	add	r3, r2
3401d272:	9306      	str	r3, [sp, #24]
3401d274:	f000 fb7a 	bl	3401d96c <__i2b>
3401d278:	9b05      	ldr	r3, [sp, #20]
3401d27a:	4605      	mov	r5, r0
3401d27c:	b166      	cbz	r6, 3401d298 <_dtoa_r+0x668>
3401d27e:	9a06      	ldr	r2, [sp, #24]
3401d280:	2a00      	cmp	r2, #0
3401d282:	dd09      	ble.n	3401d298 <_dtoa_r+0x668>
3401d284:	42b2      	cmp	r2, r6
3401d286:	9904      	ldr	r1, [sp, #16]
3401d288:	bfa8      	it	ge
3401d28a:	4632      	movge	r2, r6
3401d28c:	1a89      	subs	r1, r1, r2
3401d28e:	1ab6      	subs	r6, r6, r2
3401d290:	9104      	str	r1, [sp, #16]
3401d292:	9906      	ldr	r1, [sp, #24]
3401d294:	1a8a      	subs	r2, r1, r2
3401d296:	9206      	str	r2, [sp, #24]
3401d298:	b30b      	cbz	r3, 3401d2de <_dtoa_r+0x6ae>
3401d29a:	9a08      	ldr	r2, [sp, #32]
3401d29c:	2a00      	cmp	r2, #0
3401d29e:	f000 80c5 	beq.w	3401d42c <_dtoa_r+0x7fc>
3401d2a2:	2c00      	cmp	r4, #0
3401d2a4:	f000 80bf 	beq.w	3401d426 <_dtoa_r+0x7f6>
3401d2a8:	4629      	mov	r1, r5
3401d2aa:	4622      	mov	r2, r4
3401d2ac:	4648      	mov	r0, r9
3401d2ae:	930b      	str	r3, [sp, #44]	@ 0x2c
3401d2b0:	f000 fc16 	bl	3401dae0 <__pow5mult>
3401d2b4:	9a01      	ldr	r2, [sp, #4]
3401d2b6:	4601      	mov	r1, r0
3401d2b8:	4605      	mov	r5, r0
3401d2ba:	4648      	mov	r0, r9
3401d2bc:	f000 fb6c 	bl	3401d998 <__multiply>
3401d2c0:	9901      	ldr	r1, [sp, #4]
3401d2c2:	9005      	str	r0, [sp, #20]
3401d2c4:	4648      	mov	r0, r9
3401d2c6:	f000 fa9b 	bl	3401d800 <_Bfree>
3401d2ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
3401d2cc:	1b1b      	subs	r3, r3, r4
3401d2ce:	f000 80b0 	beq.w	3401d432 <_dtoa_r+0x802>
3401d2d2:	461a      	mov	r2, r3
3401d2d4:	9905      	ldr	r1, [sp, #20]
3401d2d6:	4648      	mov	r0, r9
3401d2d8:	f000 fc02 	bl	3401dae0 <__pow5mult>
3401d2dc:	9001      	str	r0, [sp, #4]
3401d2de:	2101      	movs	r1, #1
3401d2e0:	4648      	mov	r0, r9
3401d2e2:	f000 fb43 	bl	3401d96c <__i2b>
3401d2e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401d2e8:	4604      	mov	r4, r0
3401d2ea:	2b00      	cmp	r3, #0
3401d2ec:	f000 81da 	beq.w	3401d6a4 <_dtoa_r+0xa74>
3401d2f0:	461a      	mov	r2, r3
3401d2f2:	4601      	mov	r1, r0
3401d2f4:	4648      	mov	r0, r9
3401d2f6:	f000 fbf3 	bl	3401dae0 <__pow5mult>
3401d2fa:	9b07      	ldr	r3, [sp, #28]
3401d2fc:	4604      	mov	r4, r0
3401d2fe:	2b01      	cmp	r3, #1
3401d300:	f300 80a0 	bgt.w	3401d444 <_dtoa_r+0x814>
3401d304:	9b02      	ldr	r3, [sp, #8]
3401d306:	2b00      	cmp	r3, #0
3401d308:	f040 8096 	bne.w	3401d438 <_dtoa_r+0x808>
3401d30c:	9b03      	ldr	r3, [sp, #12]
3401d30e:	f3c3 0213 	ubfx	r2, r3, #0, #20
3401d312:	2a00      	cmp	r2, #0
3401d314:	f040 8092 	bne.w	3401d43c <_dtoa_r+0x80c>
3401d318:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
3401d31c:	0d12      	lsrs	r2, r2, #20
3401d31e:	0512      	lsls	r2, r2, #20
3401d320:	2a00      	cmp	r2, #0
3401d322:	f000 808d 	beq.w	3401d440 <_dtoa_r+0x810>
3401d326:	9b04      	ldr	r3, [sp, #16]
3401d328:	3301      	adds	r3, #1
3401d32a:	9304      	str	r3, [sp, #16]
3401d32c:	9b06      	ldr	r3, [sp, #24]
3401d32e:	3301      	adds	r3, #1
3401d330:	9306      	str	r3, [sp, #24]
3401d332:	2301      	movs	r3, #1
3401d334:	930b      	str	r3, [sp, #44]	@ 0x2c
3401d336:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401d338:	2b00      	cmp	r3, #0
3401d33a:	f000 81b9 	beq.w	3401d6b0 <_dtoa_r+0xa80>
3401d33e:	6922      	ldr	r2, [r4, #16]
3401d340:	eb04 0282 	add.w	r2, r4, r2, lsl #2
3401d344:	6910      	ldr	r0, [r2, #16]
3401d346:	f000 fac5 	bl	3401d8d4 <__hi0bits>
3401d34a:	f1c0 0020 	rsb	r0, r0, #32
3401d34e:	9b06      	ldr	r3, [sp, #24]
3401d350:	4418      	add	r0, r3
3401d352:	f010 001f 	ands.w	r0, r0, #31
3401d356:	f000 8081 	beq.w	3401d45c <_dtoa_r+0x82c>
3401d35a:	f1c0 0220 	rsb	r2, r0, #32
3401d35e:	2a04      	cmp	r2, #4
3401d360:	dd73      	ble.n	3401d44a <_dtoa_r+0x81a>
3401d362:	f1c0 001c 	rsb	r0, r0, #28
3401d366:	9b04      	ldr	r3, [sp, #16]
3401d368:	4403      	add	r3, r0
3401d36a:	4406      	add	r6, r0
3401d36c:	9304      	str	r3, [sp, #16]
3401d36e:	9b06      	ldr	r3, [sp, #24]
3401d370:	4403      	add	r3, r0
3401d372:	9306      	str	r3, [sp, #24]
3401d374:	9b04      	ldr	r3, [sp, #16]
3401d376:	2b00      	cmp	r3, #0
3401d378:	dd05      	ble.n	3401d386 <_dtoa_r+0x756>
3401d37a:	461a      	mov	r2, r3
3401d37c:	9901      	ldr	r1, [sp, #4]
3401d37e:	4648      	mov	r0, r9
3401d380:	f000 fc08 	bl	3401db94 <__lshift>
3401d384:	9001      	str	r0, [sp, #4]
3401d386:	9b06      	ldr	r3, [sp, #24]
3401d388:	2b00      	cmp	r3, #0
3401d38a:	dd05      	ble.n	3401d398 <_dtoa_r+0x768>
3401d38c:	4621      	mov	r1, r4
3401d38e:	461a      	mov	r2, r3
3401d390:	4648      	mov	r0, r9
3401d392:	f000 fbff 	bl	3401db94 <__lshift>
3401d396:	4604      	mov	r4, r0
3401d398:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
3401d39a:	2b00      	cmp	r3, #0
3401d39c:	d060      	beq.n	3401d460 <_dtoa_r+0x830>
3401d39e:	4621      	mov	r1, r4
3401d3a0:	9801      	ldr	r0, [sp, #4]
3401d3a2:	f000 fc63 	bl	3401dc6c <__mcmp>
3401d3a6:	2800      	cmp	r0, #0
3401d3a8:	da5a      	bge.n	3401d460 <_dtoa_r+0x830>
3401d3aa:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
3401d3ae:	220a      	movs	r2, #10
3401d3b0:	9901      	ldr	r1, [sp, #4]
3401d3b2:	4648      	mov	r0, r9
3401d3b4:	9305      	str	r3, [sp, #20]
3401d3b6:	2300      	movs	r3, #0
3401d3b8:	f000 fa44 	bl	3401d844 <__multadd>
3401d3bc:	9b08      	ldr	r3, [sp, #32]
3401d3be:	9001      	str	r0, [sp, #4]
3401d3c0:	2b00      	cmp	r3, #0
3401d3c2:	f000 8177 	beq.w	3401d6b4 <_dtoa_r+0xa84>
3401d3c6:	4629      	mov	r1, r5
3401d3c8:	2300      	movs	r3, #0
3401d3ca:	220a      	movs	r2, #10
3401d3cc:	4648      	mov	r0, r9
3401d3ce:	f000 fa39 	bl	3401d844 <__multadd>
3401d3d2:	f1bb 0f00 	cmp.w	fp, #0
3401d3d6:	4605      	mov	r5, r0
3401d3d8:	dc6e      	bgt.n	3401d4b8 <_dtoa_r+0x888>
3401d3da:	9b07      	ldr	r3, [sp, #28]
3401d3dc:	2b02      	cmp	r3, #2
3401d3de:	dc48      	bgt.n	3401d472 <_dtoa_r+0x842>
3401d3e0:	e06a      	b.n	3401d4b8 <_dtoa_r+0x888>
3401d3e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
3401d3e4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
3401d3e8:	e739      	b.n	3401d25e <_dtoa_r+0x62e>
3401d3ea:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
3401d3ee:	42a3      	cmp	r3, r4
3401d3f0:	db07      	blt.n	3401d402 <_dtoa_r+0x7d2>
3401d3f2:	f1ba 0f00 	cmp.w	sl, #0
3401d3f6:	eba3 0404 	sub.w	r4, r3, r4
3401d3fa:	db0b      	blt.n	3401d414 <_dtoa_r+0x7e4>
3401d3fc:	9e04      	ldr	r6, [sp, #16]
3401d3fe:	4652      	mov	r2, sl
3401d400:	e72f      	b.n	3401d262 <_dtoa_r+0x632>
3401d402:	1ae2      	subs	r2, r4, r3
3401d404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401d406:	9e04      	ldr	r6, [sp, #16]
3401d408:	4413      	add	r3, r2
3401d40a:	4652      	mov	r2, sl
3401d40c:	930a      	str	r3, [sp, #40]	@ 0x28
3401d40e:	4623      	mov	r3, r4
3401d410:	2400      	movs	r4, #0
3401d412:	e726      	b.n	3401d262 <_dtoa_r+0x632>
3401d414:	9a04      	ldr	r2, [sp, #16]
3401d416:	eba2 060a 	sub.w	r6, r2, sl
3401d41a:	2200      	movs	r2, #0
3401d41c:	e721      	b.n	3401d262 <_dtoa_r+0x632>
3401d41e:	461c      	mov	r4, r3
3401d420:	9e04      	ldr	r6, [sp, #16]
3401d422:	9d08      	ldr	r5, [sp, #32]
3401d424:	e72a      	b.n	3401d27c <_dtoa_r+0x64c>
3401d426:	9a01      	ldr	r2, [sp, #4]
3401d428:	9205      	str	r2, [sp, #20]
3401d42a:	e752      	b.n	3401d2d2 <_dtoa_r+0x6a2>
3401d42c:	461a      	mov	r2, r3
3401d42e:	9901      	ldr	r1, [sp, #4]
3401d430:	e751      	b.n	3401d2d6 <_dtoa_r+0x6a6>
3401d432:	9b05      	ldr	r3, [sp, #20]
3401d434:	9301      	str	r3, [sp, #4]
3401d436:	e752      	b.n	3401d2de <_dtoa_r+0x6ae>
3401d438:	2300      	movs	r3, #0
3401d43a:	e77b      	b.n	3401d334 <_dtoa_r+0x704>
3401d43c:	9b02      	ldr	r3, [sp, #8]
3401d43e:	e779      	b.n	3401d334 <_dtoa_r+0x704>
3401d440:	920b      	str	r2, [sp, #44]	@ 0x2c
3401d442:	e778      	b.n	3401d336 <_dtoa_r+0x706>
3401d444:	2300      	movs	r3, #0
3401d446:	930b      	str	r3, [sp, #44]	@ 0x2c
3401d448:	e779      	b.n	3401d33e <_dtoa_r+0x70e>
3401d44a:	d093      	beq.n	3401d374 <_dtoa_r+0x744>
3401d44c:	321c      	adds	r2, #28
3401d44e:	9b04      	ldr	r3, [sp, #16]
3401d450:	4413      	add	r3, r2
3401d452:	4416      	add	r6, r2
3401d454:	9304      	str	r3, [sp, #16]
3401d456:	9b06      	ldr	r3, [sp, #24]
3401d458:	4413      	add	r3, r2
3401d45a:	e78a      	b.n	3401d372 <_dtoa_r+0x742>
3401d45c:	4602      	mov	r2, r0
3401d45e:	e7f5      	b.n	3401d44c <_dtoa_r+0x81c>
3401d460:	f1ba 0f00 	cmp.w	sl, #0
3401d464:	46d3      	mov	fp, sl
3401d466:	f8cd 8014 	str.w	r8, [sp, #20]
3401d46a:	dc21      	bgt.n	3401d4b0 <_dtoa_r+0x880>
3401d46c:	9b07      	ldr	r3, [sp, #28]
3401d46e:	2b02      	cmp	r3, #2
3401d470:	dd1e      	ble.n	3401d4b0 <_dtoa_r+0x880>
3401d472:	f1bb 0f00 	cmp.w	fp, #0
3401d476:	f47f addc 	bne.w	3401d032 <_dtoa_r+0x402>
3401d47a:	4621      	mov	r1, r4
3401d47c:	465b      	mov	r3, fp
3401d47e:	2205      	movs	r2, #5
3401d480:	4648      	mov	r0, r9
3401d482:	f000 f9df 	bl	3401d844 <__multadd>
3401d486:	4601      	mov	r1, r0
3401d488:	4604      	mov	r4, r0
3401d48a:	9801      	ldr	r0, [sp, #4]
3401d48c:	f000 fbee 	bl	3401dc6c <__mcmp>
3401d490:	2800      	cmp	r0, #0
3401d492:	f77f adce 	ble.w	3401d032 <_dtoa_r+0x402>
3401d496:	2331      	movs	r3, #49	@ 0x31
3401d498:	463e      	mov	r6, r7
3401d49a:	f806 3b01 	strb.w	r3, [r6], #1
3401d49e:	9b05      	ldr	r3, [sp, #20]
3401d4a0:	3301      	adds	r3, #1
3401d4a2:	9305      	str	r3, [sp, #20]
3401d4a4:	e5c9      	b.n	3401d03a <_dtoa_r+0x40a>
3401d4a6:	4654      	mov	r4, sl
3401d4a8:	f8cd 8014 	str.w	r8, [sp, #20]
3401d4ac:	4625      	mov	r5, r4
3401d4ae:	e7f2      	b.n	3401d496 <_dtoa_r+0x866>
3401d4b0:	9b08      	ldr	r3, [sp, #32]
3401d4b2:	2b00      	cmp	r3, #0
3401d4b4:	f000 8102 	beq.w	3401d6bc <_dtoa_r+0xa8c>
3401d4b8:	2e00      	cmp	r6, #0
3401d4ba:	dd05      	ble.n	3401d4c8 <_dtoa_r+0x898>
3401d4bc:	4629      	mov	r1, r5
3401d4be:	4632      	mov	r2, r6
3401d4c0:	4648      	mov	r0, r9
3401d4c2:	f000 fb67 	bl	3401db94 <__lshift>
3401d4c6:	4605      	mov	r5, r0
3401d4c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
3401d4ca:	2b00      	cmp	r3, #0
3401d4cc:	d058      	beq.n	3401d580 <_dtoa_r+0x950>
3401d4ce:	6869      	ldr	r1, [r5, #4]
3401d4d0:	4648      	mov	r0, r9
3401d4d2:	f000 f955 	bl	3401d780 <_Balloc>
3401d4d6:	4606      	mov	r6, r0
3401d4d8:	b928      	cbnz	r0, 3401d4e6 <_dtoa_r+0x8b6>
3401d4da:	4b82      	ldr	r3, [pc, #520]	@ (3401d6e4 <_dtoa_r+0xab4>)
3401d4dc:	4602      	mov	r2, r0
3401d4de:	f240 21ef 	movw	r1, #751	@ 0x2ef
3401d4e2:	f7ff bbbe 	b.w	3401cc62 <_dtoa_r+0x32>
3401d4e6:	692a      	ldr	r2, [r5, #16]
3401d4e8:	f105 010c 	add.w	r1, r5, #12
3401d4ec:	300c      	adds	r0, #12
3401d4ee:	3202      	adds	r2, #2
3401d4f0:	0092      	lsls	r2, r2, #2
3401d4f2:	f7ff fafa 	bl	3401caea <memcpy>
3401d4f6:	2201      	movs	r2, #1
3401d4f8:	4631      	mov	r1, r6
3401d4fa:	4648      	mov	r0, r9
3401d4fc:	f000 fb4a 	bl	3401db94 <__lshift>
3401d500:	1c7b      	adds	r3, r7, #1
3401d502:	46a8      	mov	r8, r5
3401d504:	4605      	mov	r5, r0
3401d506:	9304      	str	r3, [sp, #16]
3401d508:	eb07 030b 	add.w	r3, r7, fp
3401d50c:	9309      	str	r3, [sp, #36]	@ 0x24
3401d50e:	9b02      	ldr	r3, [sp, #8]
3401d510:	f003 0301 	and.w	r3, r3, #1
3401d514:	9308      	str	r3, [sp, #32]
3401d516:	9b04      	ldr	r3, [sp, #16]
3401d518:	4621      	mov	r1, r4
3401d51a:	9801      	ldr	r0, [sp, #4]
3401d51c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
3401d520:	f7ff faf7 	bl	3401cb12 <quorem>
3401d524:	4641      	mov	r1, r8
3401d526:	9002      	str	r0, [sp, #8]
3401d528:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
3401d52c:	9801      	ldr	r0, [sp, #4]
3401d52e:	f000 fb9d 	bl	3401dc6c <__mcmp>
3401d532:	462a      	mov	r2, r5
3401d534:	9006      	str	r0, [sp, #24]
3401d536:	4621      	mov	r1, r4
3401d538:	4648      	mov	r0, r9
3401d53a:	f000 fbb3 	bl	3401dca4 <__mdiff>
3401d53e:	68c2      	ldr	r2, [r0, #12]
3401d540:	4606      	mov	r6, r0
3401d542:	b9fa      	cbnz	r2, 3401d584 <_dtoa_r+0x954>
3401d544:	4601      	mov	r1, r0
3401d546:	9801      	ldr	r0, [sp, #4]
3401d548:	f000 fb90 	bl	3401dc6c <__mcmp>
3401d54c:	4602      	mov	r2, r0
3401d54e:	4631      	mov	r1, r6
3401d550:	4648      	mov	r0, r9
3401d552:	920a      	str	r2, [sp, #40]	@ 0x28
3401d554:	f000 f954 	bl	3401d800 <_Bfree>
3401d558:	9b07      	ldr	r3, [sp, #28]
3401d55a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
3401d55c:	9e04      	ldr	r6, [sp, #16]
3401d55e:	ea42 0103 	orr.w	r1, r2, r3
3401d562:	9b08      	ldr	r3, [sp, #32]
3401d564:	4319      	orrs	r1, r3
3401d566:	d10f      	bne.n	3401d588 <_dtoa_r+0x958>
3401d568:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
3401d56c:	d028      	beq.n	3401d5c0 <_dtoa_r+0x990>
3401d56e:	9b06      	ldr	r3, [sp, #24]
3401d570:	2b00      	cmp	r3, #0
3401d572:	dd02      	ble.n	3401d57a <_dtoa_r+0x94a>
3401d574:	9b02      	ldr	r3, [sp, #8]
3401d576:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
3401d57a:	f88b a000 	strb.w	sl, [fp]
3401d57e:	e55e      	b.n	3401d03e <_dtoa_r+0x40e>
3401d580:	4628      	mov	r0, r5
3401d582:	e7bd      	b.n	3401d500 <_dtoa_r+0x8d0>
3401d584:	2201      	movs	r2, #1
3401d586:	e7e2      	b.n	3401d54e <_dtoa_r+0x91e>
3401d588:	9b06      	ldr	r3, [sp, #24]
3401d58a:	2b00      	cmp	r3, #0
3401d58c:	db04      	blt.n	3401d598 <_dtoa_r+0x968>
3401d58e:	9907      	ldr	r1, [sp, #28]
3401d590:	430b      	orrs	r3, r1
3401d592:	9908      	ldr	r1, [sp, #32]
3401d594:	430b      	orrs	r3, r1
3401d596:	d120      	bne.n	3401d5da <_dtoa_r+0x9aa>
3401d598:	2a00      	cmp	r2, #0
3401d59a:	ddee      	ble.n	3401d57a <_dtoa_r+0x94a>
3401d59c:	2201      	movs	r2, #1
3401d59e:	9901      	ldr	r1, [sp, #4]
3401d5a0:	4648      	mov	r0, r9
3401d5a2:	f000 faf7 	bl	3401db94 <__lshift>
3401d5a6:	4621      	mov	r1, r4
3401d5a8:	9001      	str	r0, [sp, #4]
3401d5aa:	f000 fb5f 	bl	3401dc6c <__mcmp>
3401d5ae:	2800      	cmp	r0, #0
3401d5b0:	dc03      	bgt.n	3401d5ba <_dtoa_r+0x98a>
3401d5b2:	d1e2      	bne.n	3401d57a <_dtoa_r+0x94a>
3401d5b4:	f01a 0f01 	tst.w	sl, #1
3401d5b8:	d0df      	beq.n	3401d57a <_dtoa_r+0x94a>
3401d5ba:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
3401d5be:	d1d9      	bne.n	3401d574 <_dtoa_r+0x944>
3401d5c0:	2339      	movs	r3, #57	@ 0x39
3401d5c2:	f88b 3000 	strb.w	r3, [fp]
3401d5c6:	4633      	mov	r3, r6
3401d5c8:	461e      	mov	r6, r3
3401d5ca:	3b01      	subs	r3, #1
3401d5cc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
3401d5d0:	2a39      	cmp	r2, #57	@ 0x39
3401d5d2:	d052      	beq.n	3401d67a <_dtoa_r+0xa4a>
3401d5d4:	3201      	adds	r2, #1
3401d5d6:	701a      	strb	r2, [r3, #0]
3401d5d8:	e531      	b.n	3401d03e <_dtoa_r+0x40e>
3401d5da:	2a00      	cmp	r2, #0
3401d5dc:	dd07      	ble.n	3401d5ee <_dtoa_r+0x9be>
3401d5de:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
3401d5e2:	d0ed      	beq.n	3401d5c0 <_dtoa_r+0x990>
3401d5e4:	f10a 0301 	add.w	r3, sl, #1
3401d5e8:	f88b 3000 	strb.w	r3, [fp]
3401d5ec:	e527      	b.n	3401d03e <_dtoa_r+0x40e>
3401d5ee:	9b04      	ldr	r3, [sp, #16]
3401d5f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3401d5f2:	f803 ac01 	strb.w	sl, [r3, #-1]
3401d5f6:	4293      	cmp	r3, r2
3401d5f8:	d029      	beq.n	3401d64e <_dtoa_r+0xa1e>
3401d5fa:	2300      	movs	r3, #0
3401d5fc:	220a      	movs	r2, #10
3401d5fe:	9901      	ldr	r1, [sp, #4]
3401d600:	4648      	mov	r0, r9
3401d602:	f000 f91f 	bl	3401d844 <__multadd>
3401d606:	45a8      	cmp	r8, r5
3401d608:	9001      	str	r0, [sp, #4]
3401d60a:	f04f 0300 	mov.w	r3, #0
3401d60e:	f04f 020a 	mov.w	r2, #10
3401d612:	4641      	mov	r1, r8
3401d614:	4648      	mov	r0, r9
3401d616:	d107      	bne.n	3401d628 <_dtoa_r+0x9f8>
3401d618:	f000 f914 	bl	3401d844 <__multadd>
3401d61c:	4680      	mov	r8, r0
3401d61e:	4605      	mov	r5, r0
3401d620:	9b04      	ldr	r3, [sp, #16]
3401d622:	3301      	adds	r3, #1
3401d624:	9304      	str	r3, [sp, #16]
3401d626:	e776      	b.n	3401d516 <_dtoa_r+0x8e6>
3401d628:	f000 f90c 	bl	3401d844 <__multadd>
3401d62c:	4629      	mov	r1, r5
3401d62e:	4680      	mov	r8, r0
3401d630:	2300      	movs	r3, #0
3401d632:	220a      	movs	r2, #10
3401d634:	4648      	mov	r0, r9
3401d636:	f000 f905 	bl	3401d844 <__multadd>
3401d63a:	4605      	mov	r5, r0
3401d63c:	e7f0      	b.n	3401d620 <_dtoa_r+0x9f0>
3401d63e:	f1bb 0f00 	cmp.w	fp, #0
3401d642:	f04f 0800 	mov.w	r8, #0
3401d646:	bfcc      	ite	gt
3401d648:	465e      	movgt	r6, fp
3401d64a:	2601      	movle	r6, #1
3401d64c:	443e      	add	r6, r7
3401d64e:	2201      	movs	r2, #1
3401d650:	9901      	ldr	r1, [sp, #4]
3401d652:	4648      	mov	r0, r9
3401d654:	f000 fa9e 	bl	3401db94 <__lshift>
3401d658:	4621      	mov	r1, r4
3401d65a:	9001      	str	r0, [sp, #4]
3401d65c:	f000 fb06 	bl	3401dc6c <__mcmp>
3401d660:	2800      	cmp	r0, #0
3401d662:	dcb0      	bgt.n	3401d5c6 <_dtoa_r+0x996>
3401d664:	d102      	bne.n	3401d66c <_dtoa_r+0xa3c>
3401d666:	f01a 0f01 	tst.w	sl, #1
3401d66a:	d1ac      	bne.n	3401d5c6 <_dtoa_r+0x996>
3401d66c:	4633      	mov	r3, r6
3401d66e:	461e      	mov	r6, r3
3401d670:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
3401d674:	2a30      	cmp	r2, #48	@ 0x30
3401d676:	d0fa      	beq.n	3401d66e <_dtoa_r+0xa3e>
3401d678:	e4e1      	b.n	3401d03e <_dtoa_r+0x40e>
3401d67a:	429f      	cmp	r7, r3
3401d67c:	d1a4      	bne.n	3401d5c8 <_dtoa_r+0x998>
3401d67e:	9b05      	ldr	r3, [sp, #20]
3401d680:	3301      	adds	r3, #1
3401d682:	9305      	str	r3, [sp, #20]
3401d684:	2331      	movs	r3, #49	@ 0x31
3401d686:	703b      	strb	r3, [r7, #0]
3401d688:	e4d9      	b.n	3401d03e <_dtoa_r+0x40e>
3401d68a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3401d68c:	4f16      	ldr	r7, [pc, #88]	@ (3401d6e8 <_dtoa_r+0xab8>)
3401d68e:	b11b      	cbz	r3, 3401d698 <_dtoa_r+0xa68>
3401d690:	f107 0308 	add.w	r3, r7, #8
3401d694:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
3401d696:	6013      	str	r3, [r2, #0]
3401d698:	4638      	mov	r0, r7
3401d69a:	b011      	add	sp, #68	@ 0x44
3401d69c:	ecbd 8b02 	vpop	{d8}
3401d6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401d6a4:	9b07      	ldr	r3, [sp, #28]
3401d6a6:	2b01      	cmp	r3, #1
3401d6a8:	f77f ae2c 	ble.w	3401d304 <_dtoa_r+0x6d4>
3401d6ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401d6ae:	930b      	str	r3, [sp, #44]	@ 0x2c
3401d6b0:	2001      	movs	r0, #1
3401d6b2:	e64c      	b.n	3401d34e <_dtoa_r+0x71e>
3401d6b4:	f1bb 0f00 	cmp.w	fp, #0
3401d6b8:	f77f aed8 	ble.w	3401d46c <_dtoa_r+0x83c>
3401d6bc:	463e      	mov	r6, r7
3401d6be:	4621      	mov	r1, r4
3401d6c0:	9801      	ldr	r0, [sp, #4]
3401d6c2:	f7ff fa26 	bl	3401cb12 <quorem>
3401d6c6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
3401d6ca:	f806 ab01 	strb.w	sl, [r6], #1
3401d6ce:	1bf2      	subs	r2, r6, r7
3401d6d0:	4593      	cmp	fp, r2
3401d6d2:	ddb4      	ble.n	3401d63e <_dtoa_r+0xa0e>
3401d6d4:	2300      	movs	r3, #0
3401d6d6:	220a      	movs	r2, #10
3401d6d8:	9901      	ldr	r1, [sp, #4]
3401d6da:	4648      	mov	r0, r9
3401d6dc:	f000 f8b2 	bl	3401d844 <__multadd>
3401d6e0:	9001      	str	r0, [sp, #4]
3401d6e2:	e7ec      	b.n	3401d6be <_dtoa_r+0xa8e>
3401d6e4:	340207d0 	.word	0x340207d0
3401d6e8:	34020754 	.word	0x34020754

3401d6ec <_free_r>:
3401d6ec:	b538      	push	{r3, r4, r5, lr}
3401d6ee:	4605      	mov	r5, r0
3401d6f0:	2900      	cmp	r1, #0
3401d6f2:	d041      	beq.n	3401d778 <_free_r+0x8c>
3401d6f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
3401d6f8:	1f0c      	subs	r4, r1, #4
3401d6fa:	2b00      	cmp	r3, #0
3401d6fc:	bfb8      	it	lt
3401d6fe:	18e4      	addlt	r4, r4, r3
3401d700:	f7fe f842 	bl	3401b788 <__malloc_lock>
3401d704:	4a1d      	ldr	r2, [pc, #116]	@ (3401d77c <_free_r+0x90>)
3401d706:	6813      	ldr	r3, [r2, #0]
3401d708:	b933      	cbnz	r3, 3401d718 <_free_r+0x2c>
3401d70a:	6063      	str	r3, [r4, #4]
3401d70c:	6014      	str	r4, [r2, #0]
3401d70e:	4628      	mov	r0, r5
3401d710:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
3401d714:	f7fe b83e 	b.w	3401b794 <__malloc_unlock>
3401d718:	42a3      	cmp	r3, r4
3401d71a:	d908      	bls.n	3401d72e <_free_r+0x42>
3401d71c:	6820      	ldr	r0, [r4, #0]
3401d71e:	1821      	adds	r1, r4, r0
3401d720:	428b      	cmp	r3, r1
3401d722:	bf01      	itttt	eq
3401d724:	6819      	ldreq	r1, [r3, #0]
3401d726:	685b      	ldreq	r3, [r3, #4]
3401d728:	1809      	addeq	r1, r1, r0
3401d72a:	6021      	streq	r1, [r4, #0]
3401d72c:	e7ed      	b.n	3401d70a <_free_r+0x1e>
3401d72e:	461a      	mov	r2, r3
3401d730:	685b      	ldr	r3, [r3, #4]
3401d732:	b10b      	cbz	r3, 3401d738 <_free_r+0x4c>
3401d734:	42a3      	cmp	r3, r4
3401d736:	d9fa      	bls.n	3401d72e <_free_r+0x42>
3401d738:	6811      	ldr	r1, [r2, #0]
3401d73a:	1850      	adds	r0, r2, r1
3401d73c:	42a0      	cmp	r0, r4
3401d73e:	d10b      	bne.n	3401d758 <_free_r+0x6c>
3401d740:	6820      	ldr	r0, [r4, #0]
3401d742:	4401      	add	r1, r0
3401d744:	1850      	adds	r0, r2, r1
3401d746:	6011      	str	r1, [r2, #0]
3401d748:	4283      	cmp	r3, r0
3401d74a:	d1e0      	bne.n	3401d70e <_free_r+0x22>
3401d74c:	6818      	ldr	r0, [r3, #0]
3401d74e:	685b      	ldr	r3, [r3, #4]
3401d750:	4408      	add	r0, r1
3401d752:	6053      	str	r3, [r2, #4]
3401d754:	6010      	str	r0, [r2, #0]
3401d756:	e7da      	b.n	3401d70e <_free_r+0x22>
3401d758:	d902      	bls.n	3401d760 <_free_r+0x74>
3401d75a:	230c      	movs	r3, #12
3401d75c:	602b      	str	r3, [r5, #0]
3401d75e:	e7d6      	b.n	3401d70e <_free_r+0x22>
3401d760:	6820      	ldr	r0, [r4, #0]
3401d762:	1821      	adds	r1, r4, r0
3401d764:	428b      	cmp	r3, r1
3401d766:	bf02      	ittt	eq
3401d768:	6819      	ldreq	r1, [r3, #0]
3401d76a:	685b      	ldreq	r3, [r3, #4]
3401d76c:	1809      	addeq	r1, r1, r0
3401d76e:	6063      	str	r3, [r4, #4]
3401d770:	bf08      	it	eq
3401d772:	6021      	streq	r1, [r4, #0]
3401d774:	6054      	str	r4, [r2, #4]
3401d776:	e7ca      	b.n	3401d70e <_free_r+0x22>
3401d778:	bd38      	pop	{r3, r4, r5, pc}
3401d77a:	bf00      	nop
3401d77c:	34021204 	.word	0x34021204

3401d780 <_Balloc>:
3401d780:	b570      	push	{r4, r5, r6, lr}
3401d782:	69c6      	ldr	r6, [r0, #28]
3401d784:	4604      	mov	r4, r0
3401d786:	460d      	mov	r5, r1
3401d788:	b976      	cbnz	r6, 3401d7a8 <_Balloc+0x28>
3401d78a:	2010      	movs	r0, #16
3401d78c:	f7fd ff52 	bl	3401b634 <malloc>
3401d790:	4602      	mov	r2, r0
3401d792:	61e0      	str	r0, [r4, #28]
3401d794:	b920      	cbnz	r0, 3401d7a0 <_Balloc+0x20>
3401d796:	4b18      	ldr	r3, [pc, #96]	@ (3401d7f8 <_Balloc+0x78>)
3401d798:	216b      	movs	r1, #107	@ 0x6b
3401d79a:	4818      	ldr	r0, [pc, #96]	@ (3401d7fc <_Balloc+0x7c>)
3401d79c:	f7fd ff2c 	bl	3401b5f8 <__assert_func>
3401d7a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
3401d7a4:	6006      	str	r6, [r0, #0]
3401d7a6:	60c6      	str	r6, [r0, #12]
3401d7a8:	69e6      	ldr	r6, [r4, #28]
3401d7aa:	68f3      	ldr	r3, [r6, #12]
3401d7ac:	b183      	cbz	r3, 3401d7d0 <_Balloc+0x50>
3401d7ae:	69e3      	ldr	r3, [r4, #28]
3401d7b0:	68db      	ldr	r3, [r3, #12]
3401d7b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
3401d7b6:	b9b8      	cbnz	r0, 3401d7e8 <_Balloc+0x68>
3401d7b8:	2101      	movs	r1, #1
3401d7ba:	4620      	mov	r0, r4
3401d7bc:	fa01 f605 	lsl.w	r6, r1, r5
3401d7c0:	1d72      	adds	r2, r6, #5
3401d7c2:	0092      	lsls	r2, r2, #2
3401d7c4:	f000 fd68 	bl	3401e298 <_calloc_r>
3401d7c8:	b160      	cbz	r0, 3401d7e4 <_Balloc+0x64>
3401d7ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
3401d7ce:	e00e      	b.n	3401d7ee <_Balloc+0x6e>
3401d7d0:	2221      	movs	r2, #33	@ 0x21
3401d7d2:	2104      	movs	r1, #4
3401d7d4:	4620      	mov	r0, r4
3401d7d6:	f000 fd5f 	bl	3401e298 <_calloc_r>
3401d7da:	69e3      	ldr	r3, [r4, #28]
3401d7dc:	60f0      	str	r0, [r6, #12]
3401d7de:	68db      	ldr	r3, [r3, #12]
3401d7e0:	2b00      	cmp	r3, #0
3401d7e2:	d1e4      	bne.n	3401d7ae <_Balloc+0x2e>
3401d7e4:	2000      	movs	r0, #0
3401d7e6:	bd70      	pop	{r4, r5, r6, pc}
3401d7e8:	6802      	ldr	r2, [r0, #0]
3401d7ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
3401d7ee:	2300      	movs	r3, #0
3401d7f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
3401d7f4:	e7f7      	b.n	3401d7e6 <_Balloc+0x66>
3401d7f6:	bf00      	nop
3401d7f8:	34020761 	.word	0x34020761
3401d7fc:	340207e1 	.word	0x340207e1

3401d800 <_Bfree>:
3401d800:	b570      	push	{r4, r5, r6, lr}
3401d802:	69c6      	ldr	r6, [r0, #28]
3401d804:	4605      	mov	r5, r0
3401d806:	460c      	mov	r4, r1
3401d808:	b976      	cbnz	r6, 3401d828 <_Bfree+0x28>
3401d80a:	2010      	movs	r0, #16
3401d80c:	f7fd ff12 	bl	3401b634 <malloc>
3401d810:	4602      	mov	r2, r0
3401d812:	61e8      	str	r0, [r5, #28]
3401d814:	b920      	cbnz	r0, 3401d820 <_Bfree+0x20>
3401d816:	4b09      	ldr	r3, [pc, #36]	@ (3401d83c <_Bfree+0x3c>)
3401d818:	218f      	movs	r1, #143	@ 0x8f
3401d81a:	4809      	ldr	r0, [pc, #36]	@ (3401d840 <_Bfree+0x40>)
3401d81c:	f7fd feec 	bl	3401b5f8 <__assert_func>
3401d820:	e9c0 6601 	strd	r6, r6, [r0, #4]
3401d824:	6006      	str	r6, [r0, #0]
3401d826:	60c6      	str	r6, [r0, #12]
3401d828:	b13c      	cbz	r4, 3401d83a <_Bfree+0x3a>
3401d82a:	69eb      	ldr	r3, [r5, #28]
3401d82c:	6862      	ldr	r2, [r4, #4]
3401d82e:	68db      	ldr	r3, [r3, #12]
3401d830:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
3401d834:	6021      	str	r1, [r4, #0]
3401d836:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
3401d83a:	bd70      	pop	{r4, r5, r6, pc}
3401d83c:	34020761 	.word	0x34020761
3401d840:	340207e1 	.word	0x340207e1

3401d844 <__multadd>:
3401d844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3401d848:	f101 0c14 	add.w	ip, r1, #20
3401d84c:	4607      	mov	r7, r0
3401d84e:	460c      	mov	r4, r1
3401d850:	461e      	mov	r6, r3
3401d852:	690d      	ldr	r5, [r1, #16]
3401d854:	2000      	movs	r0, #0
3401d856:	f8dc 3000 	ldr.w	r3, [ip]
3401d85a:	3001      	adds	r0, #1
3401d85c:	b299      	uxth	r1, r3
3401d85e:	4285      	cmp	r5, r0
3401d860:	fb02 6101 	mla	r1, r2, r1, r6
3401d864:	ea4f 4613 	mov.w	r6, r3, lsr #16
3401d868:	ea4f 4311 	mov.w	r3, r1, lsr #16
3401d86c:	b289      	uxth	r1, r1
3401d86e:	fb02 3306 	mla	r3, r2, r6, r3
3401d872:	eb01 4103 	add.w	r1, r1, r3, lsl #16
3401d876:	ea4f 4613 	mov.w	r6, r3, lsr #16
3401d87a:	f84c 1b04 	str.w	r1, [ip], #4
3401d87e:	dcea      	bgt.n	3401d856 <__multadd+0x12>
3401d880:	b30e      	cbz	r6, 3401d8c6 <__multadd+0x82>
3401d882:	68a3      	ldr	r3, [r4, #8]
3401d884:	42ab      	cmp	r3, r5
3401d886:	dc19      	bgt.n	3401d8bc <__multadd+0x78>
3401d888:	6861      	ldr	r1, [r4, #4]
3401d88a:	4638      	mov	r0, r7
3401d88c:	3101      	adds	r1, #1
3401d88e:	f7ff ff77 	bl	3401d780 <_Balloc>
3401d892:	4680      	mov	r8, r0
3401d894:	b928      	cbnz	r0, 3401d8a2 <__multadd+0x5e>
3401d896:	4602      	mov	r2, r0
3401d898:	4b0c      	ldr	r3, [pc, #48]	@ (3401d8cc <__multadd+0x88>)
3401d89a:	21ba      	movs	r1, #186	@ 0xba
3401d89c:	480c      	ldr	r0, [pc, #48]	@ (3401d8d0 <__multadd+0x8c>)
3401d89e:	f7fd feab 	bl	3401b5f8 <__assert_func>
3401d8a2:	6922      	ldr	r2, [r4, #16]
3401d8a4:	f104 010c 	add.w	r1, r4, #12
3401d8a8:	300c      	adds	r0, #12
3401d8aa:	3202      	adds	r2, #2
3401d8ac:	0092      	lsls	r2, r2, #2
3401d8ae:	f7ff f91c 	bl	3401caea <memcpy>
3401d8b2:	4621      	mov	r1, r4
3401d8b4:	4644      	mov	r4, r8
3401d8b6:	4638      	mov	r0, r7
3401d8b8:	f7ff ffa2 	bl	3401d800 <_Bfree>
3401d8bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
3401d8c0:	3501      	adds	r5, #1
3401d8c2:	615e      	str	r6, [r3, #20]
3401d8c4:	6125      	str	r5, [r4, #16]
3401d8c6:	4620      	mov	r0, r4
3401d8c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
3401d8cc:	340207d0 	.word	0x340207d0
3401d8d0:	340207e1 	.word	0x340207e1

3401d8d4 <__hi0bits>:
3401d8d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
3401d8d8:	4603      	mov	r3, r0
3401d8da:	bf36      	itet	cc
3401d8dc:	0403      	lslcc	r3, r0, #16
3401d8de:	2000      	movcs	r0, #0
3401d8e0:	2010      	movcc	r0, #16
3401d8e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3401d8e6:	bf3c      	itt	cc
3401d8e8:	021b      	lslcc	r3, r3, #8
3401d8ea:	3008      	addcc	r0, #8
3401d8ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401d8f0:	bf3c      	itt	cc
3401d8f2:	011b      	lslcc	r3, r3, #4
3401d8f4:	3004      	addcc	r0, #4
3401d8f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
3401d8fa:	bf3c      	itt	cc
3401d8fc:	009b      	lslcc	r3, r3, #2
3401d8fe:	3002      	addcc	r0, #2
3401d900:	2b00      	cmp	r3, #0
3401d902:	db05      	blt.n	3401d910 <__hi0bits+0x3c>
3401d904:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
3401d908:	f100 0001 	add.w	r0, r0, #1
3401d90c:	bf08      	it	eq
3401d90e:	2020      	moveq	r0, #32
3401d910:	4770      	bx	lr

3401d912 <__lo0bits>:
3401d912:	6803      	ldr	r3, [r0, #0]
3401d914:	4602      	mov	r2, r0
3401d916:	f013 0007 	ands.w	r0, r3, #7
3401d91a:	d00b      	beq.n	3401d934 <__lo0bits+0x22>
3401d91c:	07d9      	lsls	r1, r3, #31
3401d91e:	d421      	bmi.n	3401d964 <__lo0bits+0x52>
3401d920:	0798      	lsls	r0, r3, #30
3401d922:	bf47      	ittee	mi
3401d924:	085b      	lsrmi	r3, r3, #1
3401d926:	2001      	movmi	r0, #1
3401d928:	089b      	lsrpl	r3, r3, #2
3401d92a:	2002      	movpl	r0, #2
3401d92c:	bf4c      	ite	mi
3401d92e:	6013      	strmi	r3, [r2, #0]
3401d930:	6013      	strpl	r3, [r2, #0]
3401d932:	4770      	bx	lr
3401d934:	b299      	uxth	r1, r3
3401d936:	b909      	cbnz	r1, 3401d93c <__lo0bits+0x2a>
3401d938:	0c1b      	lsrs	r3, r3, #16
3401d93a:	2010      	movs	r0, #16
3401d93c:	b2d9      	uxtb	r1, r3
3401d93e:	b909      	cbnz	r1, 3401d944 <__lo0bits+0x32>
3401d940:	3008      	adds	r0, #8
3401d942:	0a1b      	lsrs	r3, r3, #8
3401d944:	0719      	lsls	r1, r3, #28
3401d946:	bf04      	itt	eq
3401d948:	091b      	lsreq	r3, r3, #4
3401d94a:	3004      	addeq	r0, #4
3401d94c:	0799      	lsls	r1, r3, #30
3401d94e:	bf04      	itt	eq
3401d950:	089b      	lsreq	r3, r3, #2
3401d952:	3002      	addeq	r0, #2
3401d954:	07d9      	lsls	r1, r3, #31
3401d956:	d403      	bmi.n	3401d960 <__lo0bits+0x4e>
3401d958:	085b      	lsrs	r3, r3, #1
3401d95a:	f100 0001 	add.w	r0, r0, #1
3401d95e:	d003      	beq.n	3401d968 <__lo0bits+0x56>
3401d960:	6013      	str	r3, [r2, #0]
3401d962:	4770      	bx	lr
3401d964:	2000      	movs	r0, #0
3401d966:	4770      	bx	lr
3401d968:	2020      	movs	r0, #32
3401d96a:	4770      	bx	lr

3401d96c <__i2b>:
3401d96c:	b510      	push	{r4, lr}
3401d96e:	460c      	mov	r4, r1
3401d970:	2101      	movs	r1, #1
3401d972:	f7ff ff05 	bl	3401d780 <_Balloc>
3401d976:	4602      	mov	r2, r0
3401d978:	b928      	cbnz	r0, 3401d986 <__i2b+0x1a>
3401d97a:	4b05      	ldr	r3, [pc, #20]	@ (3401d990 <__i2b+0x24>)
3401d97c:	f240 1145 	movw	r1, #325	@ 0x145
3401d980:	4804      	ldr	r0, [pc, #16]	@ (3401d994 <__i2b+0x28>)
3401d982:	f7fd fe39 	bl	3401b5f8 <__assert_func>
3401d986:	2301      	movs	r3, #1
3401d988:	6144      	str	r4, [r0, #20]
3401d98a:	6103      	str	r3, [r0, #16]
3401d98c:	bd10      	pop	{r4, pc}
3401d98e:	bf00      	nop
3401d990:	340207d0 	.word	0x340207d0
3401d994:	340207e1 	.word	0x340207e1

3401d998 <__multiply>:
3401d998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401d99c:	4617      	mov	r7, r2
3401d99e:	690a      	ldr	r2, [r1, #16]
3401d9a0:	4689      	mov	r9, r1
3401d9a2:	b085      	sub	sp, #20
3401d9a4:	693b      	ldr	r3, [r7, #16]
3401d9a6:	429a      	cmp	r2, r3
3401d9a8:	bfa2      	ittt	ge
3401d9aa:	463b      	movge	r3, r7
3401d9ac:	460f      	movge	r7, r1
3401d9ae:	4699      	movge	r9, r3
3401d9b0:	693d      	ldr	r5, [r7, #16]
3401d9b2:	68bb      	ldr	r3, [r7, #8]
3401d9b4:	f8d9 a010 	ldr.w	sl, [r9, #16]
3401d9b8:	6879      	ldr	r1, [r7, #4]
3401d9ba:	eb05 060a 	add.w	r6, r5, sl
3401d9be:	42b3      	cmp	r3, r6
3401d9c0:	bfb8      	it	lt
3401d9c2:	3101      	addlt	r1, #1
3401d9c4:	f7ff fedc 	bl	3401d780 <_Balloc>
3401d9c8:	b930      	cbnz	r0, 3401d9d8 <__multiply+0x40>
3401d9ca:	4602      	mov	r2, r0
3401d9cc:	4b42      	ldr	r3, [pc, #264]	@ (3401dad8 <__multiply+0x140>)
3401d9ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
3401d9d2:	4842      	ldr	r0, [pc, #264]	@ (3401dadc <__multiply+0x144>)
3401d9d4:	f7fd fe10 	bl	3401b5f8 <__assert_func>
3401d9d8:	f100 0414 	add.w	r4, r0, #20
3401d9dc:	2200      	movs	r2, #0
3401d9de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
3401d9e2:	4623      	mov	r3, r4
3401d9e4:	4573      	cmp	r3, lr
3401d9e6:	d320      	bcc.n	3401da2a <__multiply+0x92>
3401d9e8:	f107 0814 	add.w	r8, r7, #20
3401d9ec:	f109 0114 	add.w	r1, r9, #20
3401d9f0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
3401d9f4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
3401d9f8:	9302      	str	r3, [sp, #8]
3401d9fa:	1beb      	subs	r3, r5, r7
3401d9fc:	3715      	adds	r7, #21
3401d9fe:	3b15      	subs	r3, #21
3401da00:	f023 0303 	bic.w	r3, r3, #3
3401da04:	3304      	adds	r3, #4
3401da06:	42bd      	cmp	r5, r7
3401da08:	bf38      	it	cc
3401da0a:	2304      	movcc	r3, #4
3401da0c:	9301      	str	r3, [sp, #4]
3401da0e:	9b02      	ldr	r3, [sp, #8]
3401da10:	9103      	str	r1, [sp, #12]
3401da12:	428b      	cmp	r3, r1
3401da14:	d80c      	bhi.n	3401da30 <__multiply+0x98>
3401da16:	2e00      	cmp	r6, #0
3401da18:	dd03      	ble.n	3401da22 <__multiply+0x8a>
3401da1a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
3401da1e:	2b00      	cmp	r3, #0
3401da20:	d057      	beq.n	3401dad2 <__multiply+0x13a>
3401da22:	6106      	str	r6, [r0, #16]
3401da24:	b005      	add	sp, #20
3401da26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401da2a:	f843 2b04 	str.w	r2, [r3], #4
3401da2e:	e7d9      	b.n	3401d9e4 <__multiply+0x4c>
3401da30:	f8b1 a000 	ldrh.w	sl, [r1]
3401da34:	f1ba 0f00 	cmp.w	sl, #0
3401da38:	d021      	beq.n	3401da7e <__multiply+0xe6>
3401da3a:	46c4      	mov	ip, r8
3401da3c:	46a1      	mov	r9, r4
3401da3e:	2700      	movs	r7, #0
3401da40:	f85c 2b04 	ldr.w	r2, [ip], #4
3401da44:	f8d9 3000 	ldr.w	r3, [r9]
3401da48:	fa1f fb82 	uxth.w	fp, r2
3401da4c:	4565      	cmp	r5, ip
3401da4e:	b29b      	uxth	r3, r3
3401da50:	ea4f 4212 	mov.w	r2, r2, lsr #16
3401da54:	fb0a 330b 	mla	r3, sl, fp, r3
3401da58:	443b      	add	r3, r7
3401da5a:	f8d9 7000 	ldr.w	r7, [r9]
3401da5e:	ea4f 4717 	mov.w	r7, r7, lsr #16
3401da62:	fb0a 7202 	mla	r2, sl, r2, r7
3401da66:	eb02 4213 	add.w	r2, r2, r3, lsr #16
3401da6a:	b29b      	uxth	r3, r3
3401da6c:	ea4f 4712 	mov.w	r7, r2, lsr #16
3401da70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
3401da74:	f849 3b04 	str.w	r3, [r9], #4
3401da78:	d8e2      	bhi.n	3401da40 <__multiply+0xa8>
3401da7a:	9b01      	ldr	r3, [sp, #4]
3401da7c:	50e7      	str	r7, [r4, r3]
3401da7e:	9b03      	ldr	r3, [sp, #12]
3401da80:	3104      	adds	r1, #4
3401da82:	f8b3 9002 	ldrh.w	r9, [r3, #2]
3401da86:	f1b9 0f00 	cmp.w	r9, #0
3401da8a:	d020      	beq.n	3401dace <__multiply+0x136>
3401da8c:	6823      	ldr	r3, [r4, #0]
3401da8e:	4647      	mov	r7, r8
3401da90:	46a4      	mov	ip, r4
3401da92:	f04f 0a00 	mov.w	sl, #0
3401da96:	f8b7 b000 	ldrh.w	fp, [r7]
3401da9a:	b29b      	uxth	r3, r3
3401da9c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
3401daa0:	fb09 220b 	mla	r2, r9, fp, r2
3401daa4:	4452      	add	r2, sl
3401daa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
3401daaa:	f84c 3b04 	str.w	r3, [ip], #4
3401daae:	f857 3b04 	ldr.w	r3, [r7], #4
3401dab2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
3401dab6:	f8bc 3000 	ldrh.w	r3, [ip]
3401daba:	42bd      	cmp	r5, r7
3401dabc:	fb09 330a 	mla	r3, r9, sl, r3
3401dac0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
3401dac4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
3401dac8:	d8e5      	bhi.n	3401da96 <__multiply+0xfe>
3401daca:	9a01      	ldr	r2, [sp, #4]
3401dacc:	50a3      	str	r3, [r4, r2]
3401dace:	3404      	adds	r4, #4
3401dad0:	e79d      	b.n	3401da0e <__multiply+0x76>
3401dad2:	3e01      	subs	r6, #1
3401dad4:	e79f      	b.n	3401da16 <__multiply+0x7e>
3401dad6:	bf00      	nop
3401dad8:	340207d0 	.word	0x340207d0
3401dadc:	340207e1 	.word	0x340207e1

3401dae0 <__pow5mult>:
3401dae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3401dae4:	4615      	mov	r5, r2
3401dae6:	f012 0203 	ands.w	r2, r2, #3
3401daea:	4607      	mov	r7, r0
3401daec:	460e      	mov	r6, r1
3401daee:	d007      	beq.n	3401db00 <__pow5mult+0x20>
3401daf0:	3a01      	subs	r2, #1
3401daf2:	4c25      	ldr	r4, [pc, #148]	@ (3401db88 <__pow5mult+0xa8>)
3401daf4:	2300      	movs	r3, #0
3401daf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
3401dafa:	f7ff fea3 	bl	3401d844 <__multadd>
3401dafe:	4606      	mov	r6, r0
3401db00:	10ad      	asrs	r5, r5, #2
3401db02:	d03d      	beq.n	3401db80 <__pow5mult+0xa0>
3401db04:	69fc      	ldr	r4, [r7, #28]
3401db06:	b97c      	cbnz	r4, 3401db28 <__pow5mult+0x48>
3401db08:	2010      	movs	r0, #16
3401db0a:	f7fd fd93 	bl	3401b634 <malloc>
3401db0e:	4602      	mov	r2, r0
3401db10:	61f8      	str	r0, [r7, #28]
3401db12:	b928      	cbnz	r0, 3401db20 <__pow5mult+0x40>
3401db14:	4b1d      	ldr	r3, [pc, #116]	@ (3401db8c <__pow5mult+0xac>)
3401db16:	f240 11b3 	movw	r1, #435	@ 0x1b3
3401db1a:	481d      	ldr	r0, [pc, #116]	@ (3401db90 <__pow5mult+0xb0>)
3401db1c:	f7fd fd6c 	bl	3401b5f8 <__assert_func>
3401db20:	e9c0 4401 	strd	r4, r4, [r0, #4]
3401db24:	6004      	str	r4, [r0, #0]
3401db26:	60c4      	str	r4, [r0, #12]
3401db28:	f8d7 801c 	ldr.w	r8, [r7, #28]
3401db2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
3401db30:	b94c      	cbnz	r4, 3401db46 <__pow5mult+0x66>
3401db32:	f240 2171 	movw	r1, #625	@ 0x271
3401db36:	4638      	mov	r0, r7
3401db38:	f7ff ff18 	bl	3401d96c <__i2b>
3401db3c:	2300      	movs	r3, #0
3401db3e:	4604      	mov	r4, r0
3401db40:	f8c8 0008 	str.w	r0, [r8, #8]
3401db44:	6003      	str	r3, [r0, #0]
3401db46:	f04f 0900 	mov.w	r9, #0
3401db4a:	07eb      	lsls	r3, r5, #31
3401db4c:	d50a      	bpl.n	3401db64 <__pow5mult+0x84>
3401db4e:	4631      	mov	r1, r6
3401db50:	4622      	mov	r2, r4
3401db52:	4638      	mov	r0, r7
3401db54:	f7ff ff20 	bl	3401d998 <__multiply>
3401db58:	4680      	mov	r8, r0
3401db5a:	4631      	mov	r1, r6
3401db5c:	4638      	mov	r0, r7
3401db5e:	4646      	mov	r6, r8
3401db60:	f7ff fe4e 	bl	3401d800 <_Bfree>
3401db64:	106d      	asrs	r5, r5, #1
3401db66:	d00b      	beq.n	3401db80 <__pow5mult+0xa0>
3401db68:	6820      	ldr	r0, [r4, #0]
3401db6a:	b938      	cbnz	r0, 3401db7c <__pow5mult+0x9c>
3401db6c:	4622      	mov	r2, r4
3401db6e:	4621      	mov	r1, r4
3401db70:	4638      	mov	r0, r7
3401db72:	f7ff ff11 	bl	3401d998 <__multiply>
3401db76:	6020      	str	r0, [r4, #0]
3401db78:	f8c0 9000 	str.w	r9, [r0]
3401db7c:	4604      	mov	r4, r0
3401db7e:	e7e4      	b.n	3401db4a <__pow5mult+0x6a>
3401db80:	4630      	mov	r0, r6
3401db82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
3401db86:	bf00      	nop
3401db88:	34020858 	.word	0x34020858
3401db8c:	34020761 	.word	0x34020761
3401db90:	340207e1 	.word	0x340207e1

3401db94 <__lshift>:
3401db94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
3401db98:	460c      	mov	r4, r1
3401db9a:	4607      	mov	r7, r0
3401db9c:	4691      	mov	r9, r2
3401db9e:	ea4f 1a62 	mov.w	sl, r2, asr #5
3401dba2:	6923      	ldr	r3, [r4, #16]
3401dba4:	6849      	ldr	r1, [r1, #4]
3401dba6:	eb03 1862 	add.w	r8, r3, r2, asr #5
3401dbaa:	68a3      	ldr	r3, [r4, #8]
3401dbac:	f108 0601 	add.w	r6, r8, #1
3401dbb0:	42b3      	cmp	r3, r6
3401dbb2:	db0b      	blt.n	3401dbcc <__lshift+0x38>
3401dbb4:	4638      	mov	r0, r7
3401dbb6:	f7ff fde3 	bl	3401d780 <_Balloc>
3401dbba:	4605      	mov	r5, r0
3401dbbc:	b948      	cbnz	r0, 3401dbd2 <__lshift+0x3e>
3401dbbe:	4602      	mov	r2, r0
3401dbc0:	4b28      	ldr	r3, [pc, #160]	@ (3401dc64 <__lshift+0xd0>)
3401dbc2:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
3401dbc6:	4828      	ldr	r0, [pc, #160]	@ (3401dc68 <__lshift+0xd4>)
3401dbc8:	f7fd fd16 	bl	3401b5f8 <__assert_func>
3401dbcc:	3101      	adds	r1, #1
3401dbce:	005b      	lsls	r3, r3, #1
3401dbd0:	e7ee      	b.n	3401dbb0 <__lshift+0x1c>
3401dbd2:	2300      	movs	r3, #0
3401dbd4:	f100 0114 	add.w	r1, r0, #20
3401dbd8:	f100 0210 	add.w	r2, r0, #16
3401dbdc:	4618      	mov	r0, r3
3401dbde:	4553      	cmp	r3, sl
3401dbe0:	db33      	blt.n	3401dc4a <__lshift+0xb6>
3401dbe2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
3401dbe6:	f104 0314 	add.w	r3, r4, #20
3401dbea:	6920      	ldr	r0, [r4, #16]
3401dbec:	f019 091f 	ands.w	r9, r9, #31
3401dbf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
3401dbf4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
3401dbf8:	d02b      	beq.n	3401dc52 <__lshift+0xbe>
3401dbfa:	f1c9 0e20 	rsb	lr, r9, #32
3401dbfe:	468a      	mov	sl, r1
3401dc00:	2200      	movs	r2, #0
3401dc02:	6818      	ldr	r0, [r3, #0]
3401dc04:	fa00 f009 	lsl.w	r0, r0, r9
3401dc08:	4310      	orrs	r0, r2
3401dc0a:	f84a 0b04 	str.w	r0, [sl], #4
3401dc0e:	f853 2b04 	ldr.w	r2, [r3], #4
3401dc12:	459c      	cmp	ip, r3
3401dc14:	fa22 f20e 	lsr.w	r2, r2, lr
3401dc18:	d8f3      	bhi.n	3401dc02 <__lshift+0x6e>
3401dc1a:	ebac 0304 	sub.w	r3, ip, r4
3401dc1e:	f104 0015 	add.w	r0, r4, #21
3401dc22:	3b15      	subs	r3, #21
3401dc24:	f023 0303 	bic.w	r3, r3, #3
3401dc28:	3304      	adds	r3, #4
3401dc2a:	4560      	cmp	r0, ip
3401dc2c:	bf88      	it	hi
3401dc2e:	2304      	movhi	r3, #4
3401dc30:	50ca      	str	r2, [r1, r3]
3401dc32:	b10a      	cbz	r2, 3401dc38 <__lshift+0xa4>
3401dc34:	f108 0602 	add.w	r6, r8, #2
3401dc38:	3e01      	subs	r6, #1
3401dc3a:	4638      	mov	r0, r7
3401dc3c:	4621      	mov	r1, r4
3401dc3e:	612e      	str	r6, [r5, #16]
3401dc40:	f7ff fdde 	bl	3401d800 <_Bfree>
3401dc44:	4628      	mov	r0, r5
3401dc46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
3401dc4a:	3301      	adds	r3, #1
3401dc4c:	f842 0f04 	str.w	r0, [r2, #4]!
3401dc50:	e7c5      	b.n	3401dbde <__lshift+0x4a>
3401dc52:	3904      	subs	r1, #4
3401dc54:	f853 2b04 	ldr.w	r2, [r3], #4
3401dc58:	459c      	cmp	ip, r3
3401dc5a:	f841 2f04 	str.w	r2, [r1, #4]!
3401dc5e:	d8f9      	bhi.n	3401dc54 <__lshift+0xc0>
3401dc60:	e7ea      	b.n	3401dc38 <__lshift+0xa4>
3401dc62:	bf00      	nop
3401dc64:	340207d0 	.word	0x340207d0
3401dc68:	340207e1 	.word	0x340207e1

3401dc6c <__mcmp>:
3401dc6c:	4603      	mov	r3, r0
3401dc6e:	690a      	ldr	r2, [r1, #16]
3401dc70:	6900      	ldr	r0, [r0, #16]
3401dc72:	1a80      	subs	r0, r0, r2
3401dc74:	b530      	push	{r4, r5, lr}
3401dc76:	d10e      	bne.n	3401dc96 <__mcmp+0x2a>
3401dc78:	3314      	adds	r3, #20
3401dc7a:	3114      	adds	r1, #20
3401dc7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
3401dc80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
3401dc84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
3401dc88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
3401dc8c:	4295      	cmp	r5, r2
3401dc8e:	d003      	beq.n	3401dc98 <__mcmp+0x2c>
3401dc90:	d205      	bcs.n	3401dc9e <__mcmp+0x32>
3401dc92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401dc96:	bd30      	pop	{r4, r5, pc}
3401dc98:	42a3      	cmp	r3, r4
3401dc9a:	d3f3      	bcc.n	3401dc84 <__mcmp+0x18>
3401dc9c:	e7fb      	b.n	3401dc96 <__mcmp+0x2a>
3401dc9e:	2001      	movs	r0, #1
3401dca0:	e7f9      	b.n	3401dc96 <__mcmp+0x2a>
	...

3401dca4 <__mdiff>:
3401dca4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401dca8:	4689      	mov	r9, r1
3401dcaa:	4606      	mov	r6, r0
3401dcac:	4611      	mov	r1, r2
3401dcae:	4614      	mov	r4, r2
3401dcb0:	4648      	mov	r0, r9
3401dcb2:	f7ff ffdb 	bl	3401dc6c <__mcmp>
3401dcb6:	1e05      	subs	r5, r0, #0
3401dcb8:	d112      	bne.n	3401dce0 <__mdiff+0x3c>
3401dcba:	4629      	mov	r1, r5
3401dcbc:	4630      	mov	r0, r6
3401dcbe:	f7ff fd5f 	bl	3401d780 <_Balloc>
3401dcc2:	4602      	mov	r2, r0
3401dcc4:	b928      	cbnz	r0, 3401dcd2 <__mdiff+0x2e>
3401dcc6:	4b41      	ldr	r3, [pc, #260]	@ (3401ddcc <__mdiff+0x128>)
3401dcc8:	f240 2137 	movw	r1, #567	@ 0x237
3401dccc:	4840      	ldr	r0, [pc, #256]	@ (3401ddd0 <__mdiff+0x12c>)
3401dcce:	f7fd fc93 	bl	3401b5f8 <__assert_func>
3401dcd2:	2301      	movs	r3, #1
3401dcd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
3401dcd8:	4610      	mov	r0, r2
3401dcda:	b003      	add	sp, #12
3401dcdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401dce0:	bfbc      	itt	lt
3401dce2:	464b      	movlt	r3, r9
3401dce4:	46a1      	movlt	r9, r4
3401dce6:	4630      	mov	r0, r6
3401dce8:	bfb8      	it	lt
3401dcea:	2501      	movlt	r5, #1
3401dcec:	f8d9 1004 	ldr.w	r1, [r9, #4]
3401dcf0:	bfb4      	ite	lt
3401dcf2:	461c      	movlt	r4, r3
3401dcf4:	2500      	movge	r5, #0
3401dcf6:	f7ff fd43 	bl	3401d780 <_Balloc>
3401dcfa:	4602      	mov	r2, r0
3401dcfc:	b918      	cbnz	r0, 3401dd06 <__mdiff+0x62>
3401dcfe:	4b33      	ldr	r3, [pc, #204]	@ (3401ddcc <__mdiff+0x128>)
3401dd00:	f240 2145 	movw	r1, #581	@ 0x245
3401dd04:	e7e2      	b.n	3401dccc <__mdiff+0x28>
3401dd06:	f8d9 7010 	ldr.w	r7, [r9, #16]
3401dd0a:	f104 0e14 	add.w	lr, r4, #20
3401dd0e:	6926      	ldr	r6, [r4, #16]
3401dd10:	f100 0b14 	add.w	fp, r0, #20
3401dd14:	60c5      	str	r5, [r0, #12]
3401dd16:	f109 0514 	add.w	r5, r9, #20
3401dd1a:	f109 0310 	add.w	r3, r9, #16
3401dd1e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
3401dd22:	eb05 0887 	add.w	r8, r5, r7, lsl #2
3401dd26:	46d9      	mov	r9, fp
3401dd28:	f04f 0c00 	mov.w	ip, #0
3401dd2c:	9301      	str	r3, [sp, #4]
3401dd2e:	9b01      	ldr	r3, [sp, #4]
3401dd30:	f85e 0b04 	ldr.w	r0, [lr], #4
3401dd34:	f853 af04 	ldr.w	sl, [r3, #4]!
3401dd38:	4576      	cmp	r6, lr
3401dd3a:	9301      	str	r3, [sp, #4]
3401dd3c:	fa1f f38a 	uxth.w	r3, sl
3401dd40:	4619      	mov	r1, r3
3401dd42:	b283      	uxth	r3, r0
3401dd44:	ea4f 4010 	mov.w	r0, r0, lsr #16
3401dd48:	eba1 0303 	sub.w	r3, r1, r3
3401dd4c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
3401dd50:	4463      	add	r3, ip
3401dd52:	eb00 4023 	add.w	r0, r0, r3, asr #16
3401dd56:	b29b      	uxth	r3, r3
3401dd58:	ea4f 4c20 	mov.w	ip, r0, asr #16
3401dd5c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
3401dd60:	f849 3b04 	str.w	r3, [r9], #4
3401dd64:	d8e3      	bhi.n	3401dd2e <__mdiff+0x8a>
3401dd66:	1b33      	subs	r3, r6, r4
3401dd68:	3415      	adds	r4, #21
3401dd6a:	3b15      	subs	r3, #21
3401dd6c:	f023 0303 	bic.w	r3, r3, #3
3401dd70:	3304      	adds	r3, #4
3401dd72:	42a6      	cmp	r6, r4
3401dd74:	bf38      	it	cc
3401dd76:	2304      	movcc	r3, #4
3401dd78:	441d      	add	r5, r3
3401dd7a:	445b      	add	r3, fp
3401dd7c:	462c      	mov	r4, r5
3401dd7e:	461e      	mov	r6, r3
3401dd80:	4544      	cmp	r4, r8
3401dd82:	d30e      	bcc.n	3401dda2 <__mdiff+0xfe>
3401dd84:	f108 0103 	add.w	r1, r8, #3
3401dd88:	1b49      	subs	r1, r1, r5
3401dd8a:	3d03      	subs	r5, #3
3401dd8c:	f021 0103 	bic.w	r1, r1, #3
3401dd90:	45a8      	cmp	r8, r5
3401dd92:	bf38      	it	cc
3401dd94:	2100      	movcc	r1, #0
3401dd96:	440b      	add	r3, r1
3401dd98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
3401dd9c:	b199      	cbz	r1, 3401ddc6 <__mdiff+0x122>
3401dd9e:	6117      	str	r7, [r2, #16]
3401dda0:	e79a      	b.n	3401dcd8 <__mdiff+0x34>
3401dda2:	f854 1b04 	ldr.w	r1, [r4], #4
3401dda6:	46e6      	mov	lr, ip
3401dda8:	fa1f fc81 	uxth.w	ip, r1
3401ddac:	0c08      	lsrs	r0, r1, #16
3401ddae:	4471      	add	r1, lr
3401ddb0:	44f4      	add	ip, lr
3401ddb2:	b289      	uxth	r1, r1
3401ddb4:	eb00 402c 	add.w	r0, r0, ip, asr #16
3401ddb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
3401ddbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
3401ddc0:	f846 1b04 	str.w	r1, [r6], #4
3401ddc4:	e7dc      	b.n	3401dd80 <__mdiff+0xdc>
3401ddc6:	3f01      	subs	r7, #1
3401ddc8:	e7e6      	b.n	3401dd98 <__mdiff+0xf4>
3401ddca:	bf00      	nop
3401ddcc:	340207d0 	.word	0x340207d0
3401ddd0:	340207e1 	.word	0x340207e1

3401ddd4 <__d2b>:
3401ddd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
3401ddd8:	460f      	mov	r7, r1
3401ddda:	2101      	movs	r1, #1
3401dddc:	4616      	mov	r6, r2
3401ddde:	ec59 8b10 	vmov	r8, r9, d0
3401dde2:	f7ff fccd 	bl	3401d780 <_Balloc>
3401dde6:	4604      	mov	r4, r0
3401dde8:	b930      	cbnz	r0, 3401ddf8 <__d2b+0x24>
3401ddea:	4602      	mov	r2, r0
3401ddec:	4b23      	ldr	r3, [pc, #140]	@ (3401de7c <__d2b+0xa8>)
3401ddee:	f240 310f 	movw	r1, #783	@ 0x30f
3401ddf2:	4823      	ldr	r0, [pc, #140]	@ (3401de80 <__d2b+0xac>)
3401ddf4:	f7fd fc00 	bl	3401b5f8 <__assert_func>
3401ddf8:	f3c9 550a 	ubfx	r5, r9, #20, #11
3401ddfc:	f3c9 0313 	ubfx	r3, r9, #0, #20
3401de00:	b10d      	cbz	r5, 3401de06 <__d2b+0x32>
3401de02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
3401de06:	9301      	str	r3, [sp, #4]
3401de08:	f1b8 0300 	subs.w	r3, r8, #0
3401de0c:	d023      	beq.n	3401de56 <__d2b+0x82>
3401de0e:	4668      	mov	r0, sp
3401de10:	9300      	str	r3, [sp, #0]
3401de12:	f7ff fd7e 	bl	3401d912 <__lo0bits>
3401de16:	e9dd 1200 	ldrd	r1, r2, [sp]
3401de1a:	b1d0      	cbz	r0, 3401de52 <__d2b+0x7e>
3401de1c:	f1c0 0320 	rsb	r3, r0, #32
3401de20:	fa02 f303 	lsl.w	r3, r2, r3
3401de24:	40c2      	lsrs	r2, r0
3401de26:	430b      	orrs	r3, r1
3401de28:	9201      	str	r2, [sp, #4]
3401de2a:	6163      	str	r3, [r4, #20]
3401de2c:	9b01      	ldr	r3, [sp, #4]
3401de2e:	2b00      	cmp	r3, #0
3401de30:	61a3      	str	r3, [r4, #24]
3401de32:	bf0c      	ite	eq
3401de34:	2201      	moveq	r2, #1
3401de36:	2202      	movne	r2, #2
3401de38:	6122      	str	r2, [r4, #16]
3401de3a:	b1a5      	cbz	r5, 3401de66 <__d2b+0x92>
3401de3c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
3401de40:	4405      	add	r5, r0
3401de42:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
3401de46:	603d      	str	r5, [r7, #0]
3401de48:	6030      	str	r0, [r6, #0]
3401de4a:	4620      	mov	r0, r4
3401de4c:	b003      	add	sp, #12
3401de4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
3401de52:	6161      	str	r1, [r4, #20]
3401de54:	e7ea      	b.n	3401de2c <__d2b+0x58>
3401de56:	a801      	add	r0, sp, #4
3401de58:	f7ff fd5b 	bl	3401d912 <__lo0bits>
3401de5c:	9b01      	ldr	r3, [sp, #4]
3401de5e:	3020      	adds	r0, #32
3401de60:	2201      	movs	r2, #1
3401de62:	6163      	str	r3, [r4, #20]
3401de64:	e7e8      	b.n	3401de38 <__d2b+0x64>
3401de66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
3401de6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
3401de6e:	6038      	str	r0, [r7, #0]
3401de70:	6918      	ldr	r0, [r3, #16]
3401de72:	f7ff fd2f 	bl	3401d8d4 <__hi0bits>
3401de76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
3401de7a:	e7e5      	b.n	3401de48 <__d2b+0x74>
3401de7c:	340207d0 	.word	0x340207d0
3401de80:	340207e1 	.word	0x340207e1

3401de84 <__sfputc_r>:
3401de84:	6893      	ldr	r3, [r2, #8]
3401de86:	3b01      	subs	r3, #1
3401de88:	2b00      	cmp	r3, #0
3401de8a:	b410      	push	{r4}
3401de8c:	6093      	str	r3, [r2, #8]
3401de8e:	da08      	bge.n	3401dea2 <__sfputc_r+0x1e>
3401de90:	6994      	ldr	r4, [r2, #24]
3401de92:	42a3      	cmp	r3, r4
3401de94:	db01      	blt.n	3401de9a <__sfputc_r+0x16>
3401de96:	290a      	cmp	r1, #10
3401de98:	d103      	bne.n	3401dea2 <__sfputc_r+0x1e>
3401de9a:	f85d 4b04 	ldr.w	r4, [sp], #4
3401de9e:	f7fe bb00 	b.w	3401c4a2 <__swbuf_r>
3401dea2:	6813      	ldr	r3, [r2, #0]
3401dea4:	1c58      	adds	r0, r3, #1
3401dea6:	6010      	str	r0, [r2, #0]
3401dea8:	4608      	mov	r0, r1
3401deaa:	7019      	strb	r1, [r3, #0]
3401deac:	f85d 4b04 	ldr.w	r4, [sp], #4
3401deb0:	4770      	bx	lr

3401deb2 <__sfputs_r>:
3401deb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3401deb4:	4606      	mov	r6, r0
3401deb6:	460f      	mov	r7, r1
3401deb8:	4614      	mov	r4, r2
3401deba:	18d5      	adds	r5, r2, r3
3401debc:	42ac      	cmp	r4, r5
3401debe:	d101      	bne.n	3401dec4 <__sfputs_r+0x12>
3401dec0:	2000      	movs	r0, #0
3401dec2:	e007      	b.n	3401ded4 <__sfputs_r+0x22>
3401dec4:	463a      	mov	r2, r7
3401dec6:	f814 1b01 	ldrb.w	r1, [r4], #1
3401deca:	4630      	mov	r0, r6
3401decc:	f7ff ffda 	bl	3401de84 <__sfputc_r>
3401ded0:	1c43      	adds	r3, r0, #1
3401ded2:	d1f3      	bne.n	3401debc <__sfputs_r+0xa>
3401ded4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

3401ded8 <_vfiprintf_r>:
3401ded8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401dedc:	460d      	mov	r5, r1
3401dede:	b09d      	sub	sp, #116	@ 0x74
3401dee0:	4614      	mov	r4, r2
3401dee2:	4698      	mov	r8, r3
3401dee4:	4606      	mov	r6, r0
3401dee6:	b118      	cbz	r0, 3401def0 <_vfiprintf_r+0x18>
3401dee8:	6a03      	ldr	r3, [r0, #32]
3401deea:	b90b      	cbnz	r3, 3401def0 <_vfiprintf_r+0x18>
3401deec:	f7fe f9de 	bl	3401c2ac <__sinit>
3401def0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
3401def2:	07d9      	lsls	r1, r3, #31
3401def4:	d405      	bmi.n	3401df02 <_vfiprintf_r+0x2a>
3401def6:	89ab      	ldrh	r3, [r5, #12]
3401def8:	059a      	lsls	r2, r3, #22
3401defa:	d402      	bmi.n	3401df02 <_vfiprintf_r+0x2a>
3401defc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
3401defe:	f7fe fde4 	bl	3401caca <__retarget_lock_acquire_recursive>
3401df02:	89ab      	ldrh	r3, [r5, #12]
3401df04:	071b      	lsls	r3, r3, #28
3401df06:	d501      	bpl.n	3401df0c <_vfiprintf_r+0x34>
3401df08:	692b      	ldr	r3, [r5, #16]
3401df0a:	b99b      	cbnz	r3, 3401df34 <_vfiprintf_r+0x5c>
3401df0c:	4629      	mov	r1, r5
3401df0e:	4630      	mov	r0, r6
3401df10:	f7fe fb06 	bl	3401c520 <__swsetup_r>
3401df14:	b170      	cbz	r0, 3401df34 <_vfiprintf_r+0x5c>
3401df16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
3401df18:	07dc      	lsls	r4, r3, #31
3401df1a:	d504      	bpl.n	3401df26 <_vfiprintf_r+0x4e>
3401df1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401df20:	b01d      	add	sp, #116	@ 0x74
3401df22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401df26:	89ab      	ldrh	r3, [r5, #12]
3401df28:	0598      	lsls	r0, r3, #22
3401df2a:	d4f7      	bmi.n	3401df1c <_vfiprintf_r+0x44>
3401df2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
3401df2e:	f7fe fdcd 	bl	3401cacc <__retarget_lock_release_recursive>
3401df32:	e7f3      	b.n	3401df1c <_vfiprintf_r+0x44>
3401df34:	2300      	movs	r3, #0
3401df36:	f8cd 800c 	str.w	r8, [sp, #12]
3401df3a:	f04f 0901 	mov.w	r9, #1
3401df3e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 3401e0f4 <_vfiprintf_r+0x21c>
3401df42:	9309      	str	r3, [sp, #36]	@ 0x24
3401df44:	2320      	movs	r3, #32
3401df46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
3401df4a:	2330      	movs	r3, #48	@ 0x30
3401df4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
3401df50:	4623      	mov	r3, r4
3401df52:	469a      	mov	sl, r3
3401df54:	f813 2b01 	ldrb.w	r2, [r3], #1
3401df58:	b10a      	cbz	r2, 3401df5e <_vfiprintf_r+0x86>
3401df5a:	2a25      	cmp	r2, #37	@ 0x25
3401df5c:	d1f9      	bne.n	3401df52 <_vfiprintf_r+0x7a>
3401df5e:	ebba 0b04 	subs.w	fp, sl, r4
3401df62:	d00b      	beq.n	3401df7c <_vfiprintf_r+0xa4>
3401df64:	465b      	mov	r3, fp
3401df66:	4622      	mov	r2, r4
3401df68:	4629      	mov	r1, r5
3401df6a:	4630      	mov	r0, r6
3401df6c:	f7ff ffa1 	bl	3401deb2 <__sfputs_r>
3401df70:	3001      	adds	r0, #1
3401df72:	f000 80a7 	beq.w	3401e0c4 <_vfiprintf_r+0x1ec>
3401df76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3401df78:	445a      	add	r2, fp
3401df7a:	9209      	str	r2, [sp, #36]	@ 0x24
3401df7c:	f89a 3000 	ldrb.w	r3, [sl]
3401df80:	2b00      	cmp	r3, #0
3401df82:	f000 809f 	beq.w	3401e0c4 <_vfiprintf_r+0x1ec>
3401df86:	2300      	movs	r3, #0
3401df88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
3401df8c:	f10a 0a01 	add.w	sl, sl, #1
3401df90:	9304      	str	r3, [sp, #16]
3401df92:	9307      	str	r3, [sp, #28]
3401df94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
3401df98:	931a      	str	r3, [sp, #104]	@ 0x68
3401df9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
3401df9e:	4654      	mov	r4, sl
3401dfa0:	2205      	movs	r2, #5
3401dfa2:	4854      	ldr	r0, [pc, #336]	@ (3401e0f4 <_vfiprintf_r+0x21c>)
3401dfa4:	f814 1b01 	ldrb.w	r1, [r4], #1
3401dfa8:	f7fe fd91 	bl	3401cace <memchr>
3401dfac:	9a04      	ldr	r2, [sp, #16]
3401dfae:	b9d8      	cbnz	r0, 3401dfe8 <_vfiprintf_r+0x110>
3401dfb0:	06d1      	lsls	r1, r2, #27
3401dfb2:	bf44      	itt	mi
3401dfb4:	2320      	movmi	r3, #32
3401dfb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
3401dfba:	0713      	lsls	r3, r2, #28
3401dfbc:	bf44      	itt	mi
3401dfbe:	232b      	movmi	r3, #43	@ 0x2b
3401dfc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
3401dfc4:	f89a 3000 	ldrb.w	r3, [sl]
3401dfc8:	2b2a      	cmp	r3, #42	@ 0x2a
3401dfca:	d015      	beq.n	3401dff8 <_vfiprintf_r+0x120>
3401dfcc:	9a07      	ldr	r2, [sp, #28]
3401dfce:	4654      	mov	r4, sl
3401dfd0:	2000      	movs	r0, #0
3401dfd2:	f04f 0c0a 	mov.w	ip, #10
3401dfd6:	4621      	mov	r1, r4
3401dfd8:	f811 3b01 	ldrb.w	r3, [r1], #1
3401dfdc:	3b30      	subs	r3, #48	@ 0x30
3401dfde:	2b09      	cmp	r3, #9
3401dfe0:	d94b      	bls.n	3401e07a <_vfiprintf_r+0x1a2>
3401dfe2:	b1b0      	cbz	r0, 3401e012 <_vfiprintf_r+0x13a>
3401dfe4:	9207      	str	r2, [sp, #28]
3401dfe6:	e014      	b.n	3401e012 <_vfiprintf_r+0x13a>
3401dfe8:	eba0 0308 	sub.w	r3, r0, r8
3401dfec:	46a2      	mov	sl, r4
3401dfee:	fa09 f303 	lsl.w	r3, r9, r3
3401dff2:	4313      	orrs	r3, r2
3401dff4:	9304      	str	r3, [sp, #16]
3401dff6:	e7d2      	b.n	3401df9e <_vfiprintf_r+0xc6>
3401dff8:	9b03      	ldr	r3, [sp, #12]
3401dffa:	1d19      	adds	r1, r3, #4
3401dffc:	681b      	ldr	r3, [r3, #0]
3401dffe:	2b00      	cmp	r3, #0
3401e000:	9103      	str	r1, [sp, #12]
3401e002:	bfbb      	ittet	lt
3401e004:	425b      	neglt	r3, r3
3401e006:	f042 0202 	orrlt.w	r2, r2, #2
3401e00a:	9307      	strge	r3, [sp, #28]
3401e00c:	9307      	strlt	r3, [sp, #28]
3401e00e:	bfb8      	it	lt
3401e010:	9204      	strlt	r2, [sp, #16]
3401e012:	7823      	ldrb	r3, [r4, #0]
3401e014:	2b2e      	cmp	r3, #46	@ 0x2e
3401e016:	d10a      	bne.n	3401e02e <_vfiprintf_r+0x156>
3401e018:	7863      	ldrb	r3, [r4, #1]
3401e01a:	2b2a      	cmp	r3, #42	@ 0x2a
3401e01c:	d132      	bne.n	3401e084 <_vfiprintf_r+0x1ac>
3401e01e:	9b03      	ldr	r3, [sp, #12]
3401e020:	3402      	adds	r4, #2
3401e022:	1d1a      	adds	r2, r3, #4
3401e024:	681b      	ldr	r3, [r3, #0]
3401e026:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
3401e02a:	9203      	str	r2, [sp, #12]
3401e02c:	9305      	str	r3, [sp, #20]
3401e02e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 3401e104 <_vfiprintf_r+0x22c>
3401e032:	2203      	movs	r2, #3
3401e034:	7821      	ldrb	r1, [r4, #0]
3401e036:	4650      	mov	r0, sl
3401e038:	f7fe fd49 	bl	3401cace <memchr>
3401e03c:	b138      	cbz	r0, 3401e04e <_vfiprintf_r+0x176>
3401e03e:	eba0 000a 	sub.w	r0, r0, sl
3401e042:	2240      	movs	r2, #64	@ 0x40
3401e044:	9b04      	ldr	r3, [sp, #16]
3401e046:	3401      	adds	r4, #1
3401e048:	4082      	lsls	r2, r0
3401e04a:	4313      	orrs	r3, r2
3401e04c:	9304      	str	r3, [sp, #16]
3401e04e:	f814 1b01 	ldrb.w	r1, [r4], #1
3401e052:	2206      	movs	r2, #6
3401e054:	4828      	ldr	r0, [pc, #160]	@ (3401e0f8 <_vfiprintf_r+0x220>)
3401e056:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
3401e05a:	f7fe fd38 	bl	3401cace <memchr>
3401e05e:	2800      	cmp	r0, #0
3401e060:	d03f      	beq.n	3401e0e2 <_vfiprintf_r+0x20a>
3401e062:	4b26      	ldr	r3, [pc, #152]	@ (3401e0fc <_vfiprintf_r+0x224>)
3401e064:	bb1b      	cbnz	r3, 3401e0ae <_vfiprintf_r+0x1d6>
3401e066:	9b03      	ldr	r3, [sp, #12]
3401e068:	3307      	adds	r3, #7
3401e06a:	f023 0307 	bic.w	r3, r3, #7
3401e06e:	3308      	adds	r3, #8
3401e070:	9303      	str	r3, [sp, #12]
3401e072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401e074:	443b      	add	r3, r7
3401e076:	9309      	str	r3, [sp, #36]	@ 0x24
3401e078:	e76a      	b.n	3401df50 <_vfiprintf_r+0x78>
3401e07a:	fb0c 3202 	mla	r2, ip, r2, r3
3401e07e:	460c      	mov	r4, r1
3401e080:	2001      	movs	r0, #1
3401e082:	e7a8      	b.n	3401dfd6 <_vfiprintf_r+0xfe>
3401e084:	2300      	movs	r3, #0
3401e086:	3401      	adds	r4, #1
3401e088:	f04f 0c0a 	mov.w	ip, #10
3401e08c:	4619      	mov	r1, r3
3401e08e:	9305      	str	r3, [sp, #20]
3401e090:	4620      	mov	r0, r4
3401e092:	f810 2b01 	ldrb.w	r2, [r0], #1
3401e096:	3a30      	subs	r2, #48	@ 0x30
3401e098:	2a09      	cmp	r2, #9
3401e09a:	d903      	bls.n	3401e0a4 <_vfiprintf_r+0x1cc>
3401e09c:	2b00      	cmp	r3, #0
3401e09e:	d0c6      	beq.n	3401e02e <_vfiprintf_r+0x156>
3401e0a0:	9105      	str	r1, [sp, #20]
3401e0a2:	e7c4      	b.n	3401e02e <_vfiprintf_r+0x156>
3401e0a4:	fb0c 2101 	mla	r1, ip, r1, r2
3401e0a8:	4604      	mov	r4, r0
3401e0aa:	2301      	movs	r3, #1
3401e0ac:	e7f0      	b.n	3401e090 <_vfiprintf_r+0x1b8>
3401e0ae:	ab03      	add	r3, sp, #12
3401e0b0:	462a      	mov	r2, r5
3401e0b2:	a904      	add	r1, sp, #16
3401e0b4:	4630      	mov	r0, r6
3401e0b6:	9300      	str	r3, [sp, #0]
3401e0b8:	4b11      	ldr	r3, [pc, #68]	@ (3401e100 <_vfiprintf_r+0x228>)
3401e0ba:	f7fd fc01 	bl	3401b8c0 <_printf_float>
3401e0be:	4607      	mov	r7, r0
3401e0c0:	1c78      	adds	r0, r7, #1
3401e0c2:	d1d6      	bne.n	3401e072 <_vfiprintf_r+0x19a>
3401e0c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
3401e0c6:	07d9      	lsls	r1, r3, #31
3401e0c8:	d405      	bmi.n	3401e0d6 <_vfiprintf_r+0x1fe>
3401e0ca:	89ab      	ldrh	r3, [r5, #12]
3401e0cc:	059a      	lsls	r2, r3, #22
3401e0ce:	d402      	bmi.n	3401e0d6 <_vfiprintf_r+0x1fe>
3401e0d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
3401e0d2:	f7fe fcfb 	bl	3401cacc <__retarget_lock_release_recursive>
3401e0d6:	89ab      	ldrh	r3, [r5, #12]
3401e0d8:	065b      	lsls	r3, r3, #25
3401e0da:	f53f af1f 	bmi.w	3401df1c <_vfiprintf_r+0x44>
3401e0de:	9809      	ldr	r0, [sp, #36]	@ 0x24
3401e0e0:	e71e      	b.n	3401df20 <_vfiprintf_r+0x48>
3401e0e2:	ab03      	add	r3, sp, #12
3401e0e4:	462a      	mov	r2, r5
3401e0e6:	a904      	add	r1, sp, #16
3401e0e8:	4630      	mov	r0, r6
3401e0ea:	9300      	str	r3, [sp, #0]
3401e0ec:	4b04      	ldr	r3, [pc, #16]	@ (3401e100 <_vfiprintf_r+0x228>)
3401e0ee:	f7fd fe73 	bl	3401bdd8 <_printf_i>
3401e0f2:	e7e4      	b.n	3401e0be <_vfiprintf_r+0x1e6>
3401e0f4:	3402083a 	.word	0x3402083a
3401e0f8:	34020844 	.word	0x34020844
3401e0fc:	3401b8c1 	.word	0x3401b8c1
3401e100:	3401deb3 	.word	0x3401deb3
3401e104:	34020840 	.word	0x34020840

3401e108 <__swhatbuf_r>:
3401e108:	b570      	push	{r4, r5, r6, lr}
3401e10a:	460c      	mov	r4, r1
3401e10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401e110:	b096      	sub	sp, #88	@ 0x58
3401e112:	4615      	mov	r5, r2
3401e114:	2900      	cmp	r1, #0
3401e116:	461e      	mov	r6, r3
3401e118:	da0c      	bge.n	3401e134 <__swhatbuf_r+0x2c>
3401e11a:	89a3      	ldrh	r3, [r4, #12]
3401e11c:	2100      	movs	r1, #0
3401e11e:	f013 0f80 	tst.w	r3, #128	@ 0x80
3401e122:	bf14      	ite	ne
3401e124:	2340      	movne	r3, #64	@ 0x40
3401e126:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
3401e12a:	2000      	movs	r0, #0
3401e12c:	6031      	str	r1, [r6, #0]
3401e12e:	602b      	str	r3, [r5, #0]
3401e130:	b016      	add	sp, #88	@ 0x58
3401e132:	bd70      	pop	{r4, r5, r6, pc}
3401e134:	466a      	mov	r2, sp
3401e136:	f000 f879 	bl	3401e22c <_fstat_r>
3401e13a:	2800      	cmp	r0, #0
3401e13c:	dbed      	blt.n	3401e11a <__swhatbuf_r+0x12>
3401e13e:	9901      	ldr	r1, [sp, #4]
3401e140:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
3401e144:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
3401e148:	4259      	negs	r1, r3
3401e14a:	4159      	adcs	r1, r3
3401e14c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3401e150:	e7eb      	b.n	3401e12a <__swhatbuf_r+0x22>

3401e152 <__smakebuf_r>:
3401e152:	898b      	ldrh	r3, [r1, #12]
3401e154:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
3401e156:	079d      	lsls	r5, r3, #30
3401e158:	4606      	mov	r6, r0
3401e15a:	460c      	mov	r4, r1
3401e15c:	d507      	bpl.n	3401e16e <__smakebuf_r+0x1c>
3401e15e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
3401e162:	6023      	str	r3, [r4, #0]
3401e164:	6123      	str	r3, [r4, #16]
3401e166:	2301      	movs	r3, #1
3401e168:	6163      	str	r3, [r4, #20]
3401e16a:	b003      	add	sp, #12
3401e16c:	bdf0      	pop	{r4, r5, r6, r7, pc}
3401e16e:	ab01      	add	r3, sp, #4
3401e170:	466a      	mov	r2, sp
3401e172:	f7ff ffc9 	bl	3401e108 <__swhatbuf_r>
3401e176:	9f00      	ldr	r7, [sp, #0]
3401e178:	4605      	mov	r5, r0
3401e17a:	4630      	mov	r0, r6
3401e17c:	4639      	mov	r1, r7
3401e17e:	f7fd fa83 	bl	3401b688 <_malloc_r>
3401e182:	b948      	cbnz	r0, 3401e198 <__smakebuf_r+0x46>
3401e184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401e188:	059a      	lsls	r2, r3, #22
3401e18a:	d4ee      	bmi.n	3401e16a <__smakebuf_r+0x18>
3401e18c:	f023 0303 	bic.w	r3, r3, #3
3401e190:	f043 0302 	orr.w	r3, r3, #2
3401e194:	81a3      	strh	r3, [r4, #12]
3401e196:	e7e2      	b.n	3401e15e <__smakebuf_r+0xc>
3401e198:	89a3      	ldrh	r3, [r4, #12]
3401e19a:	6020      	str	r0, [r4, #0]
3401e19c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
3401e1a0:	81a3      	strh	r3, [r4, #12]
3401e1a2:	9b01      	ldr	r3, [sp, #4]
3401e1a4:	e9c4 0704 	strd	r0, r7, [r4, #16]
3401e1a8:	b15b      	cbz	r3, 3401e1c2 <__smakebuf_r+0x70>
3401e1aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
3401e1ae:	4630      	mov	r0, r6
3401e1b0:	f000 f84e 	bl	3401e250 <_isatty_r>
3401e1b4:	b128      	cbz	r0, 3401e1c2 <__smakebuf_r+0x70>
3401e1b6:	89a3      	ldrh	r3, [r4, #12]
3401e1b8:	f023 0303 	bic.w	r3, r3, #3
3401e1bc:	f043 0301 	orr.w	r3, r3, #1
3401e1c0:	81a3      	strh	r3, [r4, #12]
3401e1c2:	89a3      	ldrh	r3, [r4, #12]
3401e1c4:	431d      	orrs	r5, r3
3401e1c6:	81a5      	strh	r5, [r4, #12]
3401e1c8:	e7cf      	b.n	3401e16a <__smakebuf_r+0x18>

3401e1ca <_raise_r>:
3401e1ca:	291f      	cmp	r1, #31
3401e1cc:	b538      	push	{r3, r4, r5, lr}
3401e1ce:	4605      	mov	r5, r0
3401e1d0:	460c      	mov	r4, r1
3401e1d2:	d904      	bls.n	3401e1de <_raise_r+0x14>
3401e1d4:	2316      	movs	r3, #22
3401e1d6:	6003      	str	r3, [r0, #0]
3401e1d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401e1dc:	bd38      	pop	{r3, r4, r5, pc}
3401e1de:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
3401e1e0:	b112      	cbz	r2, 3401e1e8 <_raise_r+0x1e>
3401e1e2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
3401e1e6:	b94b      	cbnz	r3, 3401e1fc <_raise_r+0x32>
3401e1e8:	4628      	mov	r0, r5
3401e1ea:	f000 f853 	bl	3401e294 <_getpid_r>
3401e1ee:	4622      	mov	r2, r4
3401e1f0:	4601      	mov	r1, r0
3401e1f2:	4628      	mov	r0, r5
3401e1f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
3401e1f8:	f000 b83a 	b.w	3401e270 <_kill_r>
3401e1fc:	2b01      	cmp	r3, #1
3401e1fe:	d00a      	beq.n	3401e216 <_raise_r+0x4c>
3401e200:	1c59      	adds	r1, r3, #1
3401e202:	d103      	bne.n	3401e20c <_raise_r+0x42>
3401e204:	2316      	movs	r3, #22
3401e206:	6003      	str	r3, [r0, #0]
3401e208:	2001      	movs	r0, #1
3401e20a:	e7e7      	b.n	3401e1dc <_raise_r+0x12>
3401e20c:	2100      	movs	r1, #0
3401e20e:	4620      	mov	r0, r4
3401e210:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
3401e214:	4798      	blx	r3
3401e216:	2000      	movs	r0, #0
3401e218:	e7e0      	b.n	3401e1dc <_raise_r+0x12>
	...

3401e21c <raise>:
3401e21c:	4b02      	ldr	r3, [pc, #8]	@ (3401e228 <raise+0xc>)
3401e21e:	4601      	mov	r1, r0
3401e220:	6818      	ldr	r0, [r3, #0]
3401e222:	f7ff bfd2 	b.w	3401e1ca <_raise_r>
3401e226:	bf00      	nop
3401e228:	34020abc 	.word	0x34020abc

3401e22c <_fstat_r>:
3401e22c:	b538      	push	{r3, r4, r5, lr}
3401e22e:	2300      	movs	r3, #0
3401e230:	4d06      	ldr	r5, [pc, #24]	@ (3401e24c <_fstat_r+0x20>)
3401e232:	4604      	mov	r4, r0
3401e234:	4608      	mov	r0, r1
3401e236:	4611      	mov	r1, r2
3401e238:	602b      	str	r3, [r5, #0]
3401e23a:	f7e3 ffdf 	bl	340021fc <_fstat>
3401e23e:	1c43      	adds	r3, r0, #1
3401e240:	d102      	bne.n	3401e248 <_fstat_r+0x1c>
3401e242:	682b      	ldr	r3, [r5, #0]
3401e244:	b103      	cbz	r3, 3401e248 <_fstat_r+0x1c>
3401e246:	6023      	str	r3, [r4, #0]
3401e248:	bd38      	pop	{r3, r4, r5, pc}
3401e24a:	bf00      	nop
3401e24c:	34021344 	.word	0x34021344

3401e250 <_isatty_r>:
3401e250:	b538      	push	{r3, r4, r5, lr}
3401e252:	2300      	movs	r3, #0
3401e254:	4d05      	ldr	r5, [pc, #20]	@ (3401e26c <_isatty_r+0x1c>)
3401e256:	4604      	mov	r4, r0
3401e258:	4608      	mov	r0, r1
3401e25a:	602b      	str	r3, [r5, #0]
3401e25c:	f7e3 ffde 	bl	3400221c <_isatty>
3401e260:	1c43      	adds	r3, r0, #1
3401e262:	d102      	bne.n	3401e26a <_isatty_r+0x1a>
3401e264:	682b      	ldr	r3, [r5, #0]
3401e266:	b103      	cbz	r3, 3401e26a <_isatty_r+0x1a>
3401e268:	6023      	str	r3, [r4, #0]
3401e26a:	bd38      	pop	{r3, r4, r5, pc}
3401e26c:	34021344 	.word	0x34021344

3401e270 <_kill_r>:
3401e270:	b538      	push	{r3, r4, r5, lr}
3401e272:	2300      	movs	r3, #0
3401e274:	4d06      	ldr	r5, [pc, #24]	@ (3401e290 <_kill_r+0x20>)
3401e276:	4604      	mov	r4, r0
3401e278:	4608      	mov	r0, r1
3401e27a:	4611      	mov	r1, r2
3401e27c:	602b      	str	r3, [r5, #0]
3401e27e:	f7e3 ff79 	bl	34002174 <_kill>
3401e282:	1c43      	adds	r3, r0, #1
3401e284:	d102      	bne.n	3401e28c <_kill_r+0x1c>
3401e286:	682b      	ldr	r3, [r5, #0]
3401e288:	b103      	cbz	r3, 3401e28c <_kill_r+0x1c>
3401e28a:	6023      	str	r3, [r4, #0]
3401e28c:	bd38      	pop	{r3, r4, r5, pc}
3401e28e:	bf00      	nop
3401e290:	34021344 	.word	0x34021344

3401e294 <_getpid_r>:
3401e294:	f7e3 bf66 	b.w	34002164 <_getpid>

3401e298 <_calloc_r>:
3401e298:	b570      	push	{r4, r5, r6, lr}
3401e29a:	fba1 5402 	umull	r5, r4, r1, r2
3401e29e:	b934      	cbnz	r4, 3401e2ae <_calloc_r+0x16>
3401e2a0:	4629      	mov	r1, r5
3401e2a2:	f7fd f9f1 	bl	3401b688 <_malloc_r>
3401e2a6:	4606      	mov	r6, r0
3401e2a8:	b928      	cbnz	r0, 3401e2b6 <_calloc_r+0x1e>
3401e2aa:	4630      	mov	r0, r6
3401e2ac:	bd70      	pop	{r4, r5, r6, pc}
3401e2ae:	220c      	movs	r2, #12
3401e2b0:	2600      	movs	r6, #0
3401e2b2:	6002      	str	r2, [r0, #0]
3401e2b4:	e7f9      	b.n	3401e2aa <_calloc_r+0x12>
3401e2b6:	462a      	mov	r2, r5
3401e2b8:	4621      	mov	r1, r4
3401e2ba:	f7fe f987 	bl	3401c5cc <memset>
3401e2be:	e7f4      	b.n	3401e2aa <_calloc_r+0x12>

3401e2c0 <__ascii_mbtowc>:
3401e2c0:	b082      	sub	sp, #8
3401e2c2:	b901      	cbnz	r1, 3401e2c6 <__ascii_mbtowc+0x6>
3401e2c4:	a901      	add	r1, sp, #4
3401e2c6:	b142      	cbz	r2, 3401e2da <__ascii_mbtowc+0x1a>
3401e2c8:	b14b      	cbz	r3, 3401e2de <__ascii_mbtowc+0x1e>
3401e2ca:	7813      	ldrb	r3, [r2, #0]
3401e2cc:	600b      	str	r3, [r1, #0]
3401e2ce:	7812      	ldrb	r2, [r2, #0]
3401e2d0:	1e10      	subs	r0, r2, #0
3401e2d2:	bf18      	it	ne
3401e2d4:	2001      	movne	r0, #1
3401e2d6:	b002      	add	sp, #8
3401e2d8:	4770      	bx	lr
3401e2da:	4610      	mov	r0, r2
3401e2dc:	e7fb      	b.n	3401e2d6 <__ascii_mbtowc+0x16>
3401e2de:	f06f 0001 	mvn.w	r0, #1
3401e2e2:	e7f8      	b.n	3401e2d6 <__ascii_mbtowc+0x16>

3401e2e4 <__ascii_wctomb>:
3401e2e4:	4603      	mov	r3, r0
3401e2e6:	4608      	mov	r0, r1
3401e2e8:	b141      	cbz	r1, 3401e2fc <__ascii_wctomb+0x18>
3401e2ea:	2aff      	cmp	r2, #255	@ 0xff
3401e2ec:	d904      	bls.n	3401e2f8 <__ascii_wctomb+0x14>
3401e2ee:	228a      	movs	r2, #138	@ 0x8a
3401e2f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401e2f4:	601a      	str	r2, [r3, #0]
3401e2f6:	4770      	bx	lr
3401e2f8:	2001      	movs	r0, #1
3401e2fa:	700a      	strb	r2, [r1, #0]
3401e2fc:	4770      	bx	lr
	...

3401e300 <_sbrk>:
3401e300:	4a04      	ldr	r2, [pc, #16]	@ (3401e314 <_sbrk+0x14>)
3401e302:	4603      	mov	r3, r0
3401e304:	6811      	ldr	r1, [r2, #0]
3401e306:	b909      	cbnz	r1, 3401e30c <_sbrk+0xc>
3401e308:	4903      	ldr	r1, [pc, #12]	@ (3401e318 <_sbrk+0x18>)
3401e30a:	6011      	str	r1, [r2, #0]
3401e30c:	6810      	ldr	r0, [r2, #0]
3401e30e:	4403      	add	r3, r0
3401e310:	6013      	str	r3, [r2, #0]
3401e312:	4770      	bx	lr
3401e314:	3402134c 	.word	0x3402134c
3401e318:	34021350 	.word	0x34021350

3401e31c <_init>:
3401e31c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3401e31e:	bf00      	nop
3401e320:	bcf8      	pop	{r3, r4, r5, r6, r7}
3401e322:	bc08      	pop	{r3}
3401e324:	469e      	mov	lr, r3
3401e326:	4770      	bx	lr

3401e328 <_fini>:
3401e328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3401e32a:	bf00      	nop
3401e32c:	bcf8      	pop	{r3, r4, r5, r6, r7}
3401e32e:	bc08      	pop	{r3}
3401e330:	469e      	mov	lr, r3
3401e332:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

3401e340 <SECURE_SystemCoreClockUpdate>:
3401e340:	e97f e97f 	sg
3401e344:	f7e5 be00 	b.w	34003f48 <__acle_se_SECURE_SystemCoreClockUpdate>
	...
