================================================================================ 
Commit: 8e50e27bf9d8e1191c788d48bb62338ab85d745e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 11:27:20 2024 -0700 
-------------------------------------------------------------------------------- 
Added files for LNL.3221.89

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/LunarLake_FSP_Integration_Guide.chm
Doxygen/LunarLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
OneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7db0e80c6bb0025ef91ed9954e35d2c7c61c495d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:55:09 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_3221_89

Hsd-es-id: N/A"
Original commit date: Mon Sep 2 10:04:44 2024 -0700
Original commit hash: b4ae5f58bfcf18e1732e0dda8d11c4c4bec778da

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6c7f3a41bbc2ff38a89f9f3475cd2e21731a9156 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:55:04 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "[SOC I/O] Disable U2 and U1 for all SS/SSP ports"

[Feature Description]
Add programming of the BIT12 and BIT13 to disable U2 and U1,
respectively, for all SS/SSP ports in SSP_LINK_REG2 register.

Package/Module:
OneSiliconPkg/IpUsb3
OneSiliconPkg/PeiUsbHostControllerInitLib

[Impacted Platform]
LNL

Hsd-es-id: 16025387013
Original commit date: Mon Sep 2 11:16:37 2024 +0530
Change-Id: Icebb4017231f618a312b8d3d7f22a23bb40cad2a
Original commit hash: 98e1dfd12df3d921ac5b8f964de15d984ac979cd

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Include/Register/UsbHostRegs.h
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/IpUsb3/IpUsb3CsiSpecific.c
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 0a02e8d6ff222ae74fad9b6102af73805dd13036 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:59 2024 -0700 
-------------------------------------------------------------------------------- 
[ADK] Apply CTDP based on PKG_TDP

[Issue Description]
The CTDP setting is out of range on ADK2,
causing the CPU frequency to hang at 0.4GHz.

[Resolution]
Apply CTDP based on PKG_TDP

Package/Module:
BoardPkg

[Impacted Platform]
ADK

Hsd-es-id: 15016705886
Original commit date: Wed Aug 28 14:32:49 2024 +0800
Change-Id: I6d7f0fe4d92585b1f13a664e2f02a004d98c4fa6
Original commit hash: 528920a2b97283bccea9216a4b06bd73d934d6c5

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BoardSupport/LunarLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
LunarLakeBoardPkg/LunarLakeBoards/Include/LunarLakeMRvpBoardsConfigPatchTable.h
LunarLakeBoardPkg/LunarLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: 268af3e1e9ad4bf334e47128dfaeb8ed7ee11a77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:54 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_3221_88

Hsd-es-id: N/A"
Original commit date: Thu Aug 29 17:08:27 2024 -0700
Original commit hash: 46a571613eceb2cd8f7ece08bd7e4424f1652773

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a90fe86d1f19bdb43016fdbe0aae982560b9f514 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:50 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Green Payload for MRC build revision 0.1.106.0

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Thu Aug 29 12:43:19 2024 -0700
Original commit hash: 09eee5576ac7a03e2d1ea91066c615b953fc63d4

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c

================================================================================ 
Commit: 87d42ef549bcfe79b6a5b066688e5291c5773344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:45 2024 -0700 
-------------------------------------------------------------------------------- 
OneSiliconPkg/MemoryInit/Lnl: Update MrcVersion.h and ReleaseNotes to 0.1.106.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 14023317901
Original commit date: Thu Aug 29 11:04:39 2024 -0700
Change-Id: Ieeca630229541a62c10dfec269d5faff323c1134
Original commit hash: c26117f37119e892e1345323286c48da357ca724

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: f10104285826d0f9e6c8d2061330e635520d3238 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:41 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.105.3

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Thu Aug 29 16:17:38 2024 +0000
Original commit hash: 376bf2a48262bc4ce9b2fac5ea62ed57aec76c8c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: ec3f530aeb44a9e56b42b9e56170fca6a8fc772f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:36 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] MrcCalLvrTrim: NbTarget and ShortNBias save/restore

[Feature Description]
Add save/restore for NbTarget in DDRCOMP_SBMEM_CR_DDRCRVCCCLKFFNBIAS1.
Set these during Work Point Lock instead of calibration:
DDRCOMP_SBMEM_CR_DDRCRVCCCLKFFNBIAS.ShortNBias = 0
DDRCOMP_SBMEM_CR_DDRCRVCCCLKFFNBIAS1.ShortNBias = 0

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14023308596
Original commit date: Wed Aug 28 15:59:52 2024 -0700
Change-Id: I285039c6113dd15a3a07e74d92a431c5df4cbb0d
Original commit hash: 57d348c4813d35aedc0dff77af79352c95ff9e63

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoVcc.c

================================================================================ 
Commit: bc8a6f99d00b2b3992614bc084064641a1b5225f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:30 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.105.2

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Aug 28 21:51:35 2024 +0000
Original commit hash: 6b913752364104531b48b25e1480d6efa017a4c3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: d0f89badd670d71b6fc025ea063af7d5c8b6af45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:25 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] Port from MTL: RCOMP target values not applied properly in SaGv

[Issue Description]
With SaGv enabled and with different RCOMP target values for each SAGV
points, MRC is not using proper RCOMP target values in few SaGv points.
MRC uses RCOMP target values from 'Input' structure which are updated in
first SaGv point training and uses the same values in rest of the SaGv
points. This results in wrong RCOMP target values being used in second
and subsequent SaGv point if RCOMP target values are different than
first SaGv point.

[Resolution]
Add RCOMP target variable in 'Outputs' structure which gets updated in
every SaGv point and consume the same in rest of the training.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14023288283
Original commit date: Mon Aug 26 15:10:39 2024 -0700
Change-Id: I0fa2598e485a9b532ce652431befe385f56e7f1c
Original commit hash: 8122a1586f5bd22dfbefcf6de6e13136177bb76f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUtils.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 76c7483c46a077f61b3083615c8cf0c12417efc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:18 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.105.1

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Aug 28 21:30:37 2024 +0000
Original commit hash: 46b4853d36f429f02c32e5f79caed3ad8ec3c610

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: e88b9cb206dae850b5403a1030983d05033b03d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:54:05 2024 -0700 
-------------------------------------------------------------------------------- 
OneSiliconPkg/MemoryInit/Lnl: Update MrcVersion.h and ReleaseNotes to 0.1.105.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 14023255535
Original commit date: Thu Aug 22 16:53:43 2024 -0700
Change-Id: I9e0daa590042e03444985bcaeb14d3b9aca63e6b
Original commit hash: 4d34a292853c2f9f927c142aab9c11f5dc2e77c9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 58e9591bdd96bfb787a99a764309673122c99354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:53:55 2024 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Disable U2 and U1 for all SS/SSP ports

[Feature Description]
Add programming of the BIT12 and BIT13 to disable U2 and U1,
respectively, for all SS/SSP ports in SSP_LINK_REG2 register.

Package/Module:
OneSiliconPkg/IpUsb3
OneSiliconPkg/PeiUsbHostControllerInitLib

[Impacted Platform]
LNL.

Hsd-es-id: 14023159237
Original commit date: Tue Aug 13 14:45:58 2024 +0200
Change-Id: I65c85b80a41563922efe50157d8d98378c7d58e8
Original commit hash: 8607245eccbf9217d71aae1d4178b19da8a45cb6

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Include/Register/UsbHostRegs.h
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/IpUsb3/IpUsb3CsiSpecific.c
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: f51c1d1cbf067dbb1349da425b8d54aec388dbaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 10 10:53:28 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_3221_87

Hsd-es-id: N/A"
Original commit date: Tue Aug 27 06:27:25 2024 -0700
Original commit hash: f604853f6bac5d537b4e1dbf67b2ef44711383dc

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/LunarLake_FSP_Integration_Guide.chm
Doxygen/LunarLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
OneSiliconPkg/SiPkg.dec
