#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri May 05 15:16:21 2017
# Process ID: 14672
# Current directory: C:/Users/Jason/Desktop/backup loopback/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.runs/ser_8_synth_1
# Command line: vivado.exe -log ser_8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ser_8.tcl
# Log file: C:/Users/Jason/Desktop/backup loopback/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.runs/ser_8_synth_1/ser_8.vds
# Journal file: C:/Users/Jason/Desktop/backup loopback/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.runs/ser_8_synth_1\vivado.jou
#-----------------------------------------------------------
source ser_8.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 338.590 ; gain = 128.723
INFO: [Synth 8-638] synthesizing module 'ser_8' [c:/Users/Jason/Desktop/backup loopback/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ser_8/ser_8.v:58]
INFO: [Synth 8-638] synthesizing module 'ser_8_selectio_wiz' [c:/Users/Jason/Desktop/backup loopback/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ser_8/ser_8_selectio_wiz.v:56]
INFO: [Synth 8-638] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (1#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (2#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'ser_8_selectio_wiz' (3#1) [c:/Users/Jason/Desktop/backup loopback/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ser_8/ser_8_selectio_wiz.v:56]
INFO: [Synth 8-256] done synthesizing module 'ser_8' (4#1) [c:/Users/Jason/Desktop/backup loopback/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ser_8/ser_8.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 376.754 ; gain = 166.887
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 376.754 ; gain = 166.887
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 630.664 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.664 ; gain = 420.797
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.664 ; gain = 420.797
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.664 ; gain = 420.797
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 630.664 ; gain = 420.797
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 630.664 ; gain = 420.797
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 645.039 ; gain = 435.172
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 645.039 ; gain = 435.172
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 654.629 ; gain = 444.762
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 654.629 ; gain = 444.762
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 654.629 ; gain = 444.762
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 654.629 ; gain = 444.762
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 654.629 ; gain = 444.762
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 654.629 ; gain = 444.762
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 654.629 ; gain = 444.762

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |OSERDESE2 |     1|
|2     |OBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 654.629 ; gain = 444.762
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.785 ; gain = 398.191
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1086.785 ; gain = 828.859
