module srff_sync(input s,r,clk,rst, output reg q);
always @(posedge clk)
begin
if(rst)
q<=1'b0;
else
begin
case({s,r})
2'b00 : q<=q;
2'b01 : q<=1'b0;
2'b10 : q<=1'b1;
2'b11 : q<=1'bx;
endcase
end
end
endmodule

//TESTBENCH
module tb_srff();
reg r,s,clk,rst;
wire q;
srff_sync sr1(s,r,clk,rst,q);
always
#5 clk=~clk;
initial
begin
clk=1; rst=1; r=0; s=0;
#10; rst=0; r=0; s=0;
#10; r=1; s=1;
#10; r=0; s=0;
#10; r=1; s=0;
#10; $stop;
end
endmodule
