<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>PE_wrapper_2_2_x0</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2077960977</Average-caseLatency>
<Worst-caseLatency>4155921873</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.926 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.852 sec</Worst-caseRealTimeLatency>
<Interval-min>57</Interval-min>
<Interval-max>4155921873</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_2_x0_loop_1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>56</min>
<max>4155921872</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>186</min>
<max>13851687369</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1038980468</max>
</range>
</IterationLatency>
<PE_wrapper_2_2_x0_loop_2>
<TripCount>6</TripCount>
<Latency>
<range>
<min>12</min>
<max>1038980466</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>39</min>
<max>3462921835</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>173163411</max>
</range>
</IterationLatency>
<PE_wrapper_2_2_x0_loop_3>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>479</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PE_wrapper_2_2_x0_loop_4>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</PE_wrapper_2_2_x0_loop_4>
</PE_wrapper_2_2_x0_loop_3>
<PE_wrapper_2_2_x0_loop_5>
<TripCount>128</TripCount>
<Latency>173163264</Latency>
<AbsoluteTimeLatency>577153149</AbsoluteTimeLatency>
<IterationLatency>1352838</IterationLatency>
<PE_wrapper_2_2_x0_loop_6>
<TripCount>2</TripCount>
<Latency>1352836</Latency>
<AbsoluteTimeLatency>4509002</AbsoluteTimeLatency>
<IterationLatency>676418</IterationLatency>
<PE_wrapper_2_2_x0_loop_7>
<TripCount>32</TripCount>
<Latency>676416</Latency>
<AbsoluteTimeLatency>2254494</AbsoluteTimeLatency>
<IterationLatency>21138</IterationLatency>
<PE_wrapper_2_2_x0_loop_8>
<TripCount>8</TripCount>
<Latency>21136</Latency>
<AbsoluteTimeLatency>70446</AbsoluteTimeLatency>
<IterationLatency>2642</IterationLatency>
<PE_wrapper_2_2_x0_loop_9>
<TripCount>16</TripCount>
<Latency>2640</Latency>
<AbsoluteTimeLatency>8799</AbsoluteTimeLatency>
<IterationLatency>165</IterationLatency>
<PE_wrapper_2_2_x0_loop_10>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</PE_wrapper_2_2_x0_loop_10>
<PE_wrapper_2_2_x0_loop_11>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</PE_wrapper_2_2_x0_loop_11>
<PE_wrapper_2_2_x0_loop_12>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>426</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
</PE_wrapper_2_2_x0_loop_12>
</PE_wrapper_2_2_x0_loop_9>
</PE_wrapper_2_2_x0_loop_8>
</PE_wrapper_2_2_x0_loop_7>
</PE_wrapper_2_2_x0_loop_6>
</PE_wrapper_2_2_x0_loop_5>
</PE_wrapper_2_2_x0_loop_2>
</PE_wrapper_2_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<DSP>5</DSP>
<FF>2374</FF>
<LUT>1177</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x045_dout</name>
<Object>fifo_A_PE_2_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x045_empty_n</name>
<Object>fifo_A_PE_2_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x045_read</name>
<Object>fifo_A_PE_2_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x046_din</name>
<Object>fifo_A_PE_2_3_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x046_full_n</name>
<Object>fifo_A_PE_2_3_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x046_write</name>
<Object>fifo_A_PE_2_3_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x073_dout</name>
<Object>fifo_B_PE_2_2_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x073_empty_n</name>
<Object>fifo_B_PE_2_2_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x073_read</name>
<Object>fifo_B_PE_2_2_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x074_din</name>
<Object>fifo_B_PE_3_2_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x074_full_n</name>
<Object>fifo_B_PE_3_2_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x074_write</name>
<Object>fifo_B_PE_3_2_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x0113_dout</name>
<Object>fifo_C_PE_2_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x0113_empty_n</name>
<Object>fifo_C_PE_2_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x0113_read</name>
<Object>fifo_C_PE_2_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x0114_din</name>
<Object>fifo_C_PE_3_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x0114_full_n</name>
<Object>fifo_C_PE_3_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x0114_write</name>
<Object>fifo_C_PE_3_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x0151_din</name>
<Object>fifo_D_drain_PE_2_2_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x0151_full_n</name>
<Object>fifo_D_drain_PE_2_2_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x0151_write</name>
<Object>fifo_D_drain_PE_2_2_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
