library verilog;
use verilog.vl_types.all;
entity gtwizard_ultrascale_0_gtye4_common_wrapper is
    port(
        GTYE4_COMMON_BGBYPASSB: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_BGMONITORENB: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_BGPDB: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_BGRCALOVRD: in     vl_logic_vector(4 downto 0);
        GTYE4_COMMON_BGRCALOVRDENB: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_DRPADDR: in     vl_logic_vector(15 downto 0);
        GTYE4_COMMON_DRPCLK: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_DRPDI: in     vl_logic_vector(15 downto 0);
        GTYE4_COMMON_DRPEN: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_DRPWE: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTGREFCLK0: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTGREFCLK1: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTNORTHREFCLK00: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTNORTHREFCLK01: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTNORTHREFCLK10: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTNORTHREFCLK11: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTREFCLK00: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTREFCLK01: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTREFCLK10: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTREFCLK11: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTSOUTHREFCLK00: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTSOUTHREFCLK01: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTSOUTHREFCLK10: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_GTSOUTHREFCLK11: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_PCIERATEQPLL0: in     vl_logic_vector(2 downto 0);
        GTYE4_COMMON_PCIERATEQPLL1: in     vl_logic_vector(2 downto 0);
        GTYE4_COMMON_PMARSVD0: in     vl_logic_vector(7 downto 0);
        GTYE4_COMMON_PMARSVD1: in     vl_logic_vector(7 downto 0);
        GTYE4_COMMON_QPLL0CLKRSVD0: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL0CLKRSVD1: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL0FBDIV: in     vl_logic_vector(7 downto 0);
        GTYE4_COMMON_QPLL0LOCKDETCLK: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL0LOCKEN: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL0PD: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL0REFCLKSEL: in     vl_logic_vector(2 downto 0);
        GTYE4_COMMON_QPLL0RESET: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1CLKRSVD0: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1CLKRSVD1: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1FBDIV: in     vl_logic_vector(7 downto 0);
        GTYE4_COMMON_QPLL1LOCKDETCLK: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1LOCKEN: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1PD: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1REFCLKSEL: in     vl_logic_vector(2 downto 0);
        GTYE4_COMMON_QPLL1RESET: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLLRSVD1: in     vl_logic_vector(7 downto 0);
        GTYE4_COMMON_QPLLRSVD2: in     vl_logic_vector(4 downto 0);
        GTYE4_COMMON_QPLLRSVD3: in     vl_logic_vector(4 downto 0);
        GTYE4_COMMON_QPLLRSVD4: in     vl_logic_vector(7 downto 0);
        GTYE4_COMMON_RCALENB: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_SDM0DATA: in     vl_logic_vector(24 downto 0);
        GTYE4_COMMON_SDM0RESET: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_SDM0TOGGLE: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_SDM0WIDTH: in     vl_logic_vector(1 downto 0);
        GTYE4_COMMON_SDM1DATA: in     vl_logic_vector(24 downto 0);
        GTYE4_COMMON_SDM1RESET: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_SDM1TOGGLE: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_SDM1WIDTH: in     vl_logic_vector(1 downto 0);
        GTYE4_COMMON_UBCFGSTREAMEN: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBDO: in     vl_logic_vector(15 downto 0);
        GTYE4_COMMON_UBDRDY: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBENABLE: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBGPI: in     vl_logic_vector(1 downto 0);
        GTYE4_COMMON_UBINTR: in     vl_logic_vector(1 downto 0);
        GTYE4_COMMON_UBIOLMBRST: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBMBRST: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBMDMCAPTURE: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBMDMDBGRST: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBMDMDBGUPDATE: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBMDMREGEN: in     vl_logic_vector(3 downto 0);
        GTYE4_COMMON_UBMDMSHIFT: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBMDMSYSRST: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBMDMTCK: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBMDMTDI: in     vl_logic_vector(0 downto 0);
        GTYE4_COMMON_DRPDO: out    vl_logic_vector(15 downto 0);
        GTYE4_COMMON_DRPRDY: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_PMARSVDOUT0: out    vl_logic_vector(7 downto 0);
        GTYE4_COMMON_PMARSVDOUT1: out    vl_logic_vector(7 downto 0);
        GTYE4_COMMON_QPLL0FBCLKLOST: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL0LOCK: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL0OUTCLK: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL0OUTREFCLK: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL0REFCLKLOST: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1FBCLKLOST: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1LOCK: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1OUTCLK: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1OUTREFCLK: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLL1REFCLKLOST: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_QPLLDMONITOR0: out    vl_logic_vector(7 downto 0);
        GTYE4_COMMON_QPLLDMONITOR1: out    vl_logic_vector(7 downto 0);
        GTYE4_COMMON_REFCLKOUTMONITOR0: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_REFCLKOUTMONITOR1: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_RXRECCLK0SEL: out    vl_logic_vector(1 downto 0);
        GTYE4_COMMON_RXRECCLK1SEL: out    vl_logic_vector(1 downto 0);
        GTYE4_COMMON_SDM0FINALOUT: out    vl_logic_vector(3 downto 0);
        GTYE4_COMMON_SDM0TESTDATA: out    vl_logic_vector(14 downto 0);
        GTYE4_COMMON_SDM1FINALOUT: out    vl_logic_vector(3 downto 0);
        GTYE4_COMMON_SDM1TESTDATA: out    vl_logic_vector(14 downto 0);
        GTYE4_COMMON_UBDADDR: out    vl_logic_vector(15 downto 0);
        GTYE4_COMMON_UBDEN: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBDI: out    vl_logic_vector(15 downto 0);
        GTYE4_COMMON_UBDWE: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBMDMTDO: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBRSVDOUT: out    vl_logic_vector(0 downto 0);
        GTYE4_COMMON_UBTXUART: out    vl_logic_vector(0 downto 0)
    );
end gtwizard_ultrascale_0_gtye4_common_wrapper;
