Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Apr 12 12:29:52 2025
| Host         : gvodanovic running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (95)
5. checking no_input_delay (12)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cnt29_reg[13]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: dispA/cnt_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (95)
-------------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  129          inf        0.000                      0                  129           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 4.982ns (52.916%)  route 4.433ns (47.084%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           4.433     5.894    led_OBUF[0]
    C3                   OBUF (Prop_obuf_I_O)         3.521     9.415 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.415    led[9]
    C3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 4.990ns (53.661%)  route 4.309ns (46.339%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           4.309     5.762    led_OBUF[2]
    A2                   OBUF (Prop_obuf_I_O)         3.537     9.299 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.299    led[11]
    A2                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 4.987ns (54.384%)  route 4.183ns (45.616%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           4.183     5.637    led_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.533     9.171 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.171    led[10]
    B2                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.972ns (54.948%)  route 4.076ns (45.052%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           4.076     5.522    led_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.526     9.048 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.048    led[12]
    B3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 4.972ns (55.160%)  route 4.042ns (44.840%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    P2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           4.042     5.499    led_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.516     9.014 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.014    led[7]
    E5                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.329ns  (logic 4.975ns (59.738%)  route 3.353ns (40.262%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           3.353     4.806    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     8.329 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.329    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.992ns (60.030%)  route 3.324ns (39.970%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           3.324     4.772    led_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.545     8.317 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.317    led[5]
    E2                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 4.967ns (61.293%)  route 3.137ns (38.707%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           3.137     4.582    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522     8.104 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.104    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.092ns  (logic 4.981ns (61.555%)  route 3.111ns (38.445%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.111     4.571    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520     8.092 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.092    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 4.974ns (61.683%)  route 3.090ns (38.317%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.090     4.544    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     8.064 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.064    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispB/disp_aSync_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispB/disp_a_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE                         0.000     0.000 r  dispB/disp_aSync_reg[0]/C
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dispB/disp_aSync_reg[0]/Q
                         net (fo=2, routed)           0.121     0.262    dispB/disp_aSync_reg_n_0_[0]
    SLICE_X63Y71         FDSE                                         r  dispB/disp_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispB/disp_aSync_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispB/disp_a_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE                         0.000     0.000 r  dispB/disp_aSync_reg[1]/C
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dispB/disp_aSync_reg[1]/Q
                         net (fo=2, routed)           0.124     0.265    dispB/disp_aSync_reg_n_0_[1]
    SLICE_X63Y71         FDSE                                         r  dispB/disp_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispB/disp_aSync_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispB/disp_a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE                         0.000     0.000 r  dispB/disp_aSync_reg[2]/C
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dispB/disp_aSync_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    dispB/disp_aSync_reg_n_0_[2]
    SLICE_X63Y71         FDSE                                         r  dispB/disp_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispB/disp_aSync_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispB/disp_a_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE                         0.000     0.000 r  dispB/disp_aSync_reg[3]/C
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dispB/disp_aSync_reg[3]/Q
                         net (fo=2, routed)           0.124     0.265    dispB/disp_aSync_reg_n_0_[3]
    SLICE_X63Y71         FDSE                                         r  dispB/disp_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispA/disp_aSync_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispA/disp_aSync_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE                         0.000     0.000 r  dispA/disp_aSync_reg[3]/C
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dispA/disp_aSync_reg[3]/Q
                         net (fo=2, routed)           0.112     0.276    dispA/p_2_in[0]
    SLICE_X64Y87         FDRE                                         r  dispA/disp_aSync_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispB/disp_aSync_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispB/disp_aSync_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.869%)  route 0.188ns (57.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE                         0.000     0.000 r  dispB/disp_aSync_reg[3]/C
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dispB/disp_aSync_reg[3]/Q
                         net (fo=2, routed)           0.188     0.329    dispB/disp_aSync_reg_n_0_[3]
    SLICE_X63Y70         FDRE                                         r  dispB/disp_aSync_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispA/disp_aSync_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispA/disp_aSync_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE                         0.000     0.000 r  dispA/disp_aSync_reg[0]/C
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dispA/disp_aSync_reg[0]/Q
                         net (fo=2, routed)           0.179     0.343    dispA/p_2_in[1]
    SLICE_X64Y87         FDRE                                         r  dispA/disp_aSync_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispA/disp_aSync_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispA/disp_aSync_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE                         0.000     0.000 r  dispA/disp_aSync_reg[1]/C
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dispA/disp_aSync_reg[1]/Q
                         net (fo=2, routed)           0.182     0.346    dispA/p_2_in[2]
    SLICE_X64Y87         FDRE                                         r  dispA/disp_aSync_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispA/disp_aSync_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispA/disp_a_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE                         0.000     0.000 r  dispA/disp_aSync_reg[1]/C
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dispA/disp_aSync_reg[1]/Q
                         net (fo=2, routed)           0.182     0.346    dispA/p_2_in[2]
    SLICE_X65Y87         FDSE                                         r  dispA/disp_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispA/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dispA/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE                         0.000     0.000 r  dispA/cnt_reg[1]/C
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dispA/cnt_reg[1]/Q
                         net (fo=5, routed)           0.182     0.323    dispA/cnt_reg[1]_0[0]
    SLICE_X61Y71         LUT3 (Prop_lut3_I1_O)        0.042     0.365 r  dispA/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    dispA/p_0_in__0[2]
    SLICE_X61Y71         FDRE                                         r  dispA/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------





