#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Oct 15 20:53:35 2024
# Process ID: 11644
# Current directory: C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.runs/synth_1/top.vds
# Journal file: C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.runs/synth_1\vivado.jou
# Running On        :DESKTOP-9VA6RTJ
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :1498 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :12650 MB
# Swap memory       :17179 MB
# Total Virtual     :29829 MB
# Available Virtual :8113 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 515.066 ; gain = 201.539
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14504
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1364.660 ; gain = 448.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:60]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'sevenSegment' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/sevenSegment.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/sevenSegment.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sevenSegment' (0#1) [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/sevenSegment.v:3]
INFO: [Synth 8-6157] synthesizing module 'digitalSafe' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/digitalSafe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'digitalSafe' (0#1) [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/digitalSafe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1475.086 ; gain = 558.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1475.086 ; gain = 558.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1475.086 ; gain = 558.703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1475.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1578.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/sevenSegment.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               20 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 4     
+---Muxes : 
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (U0/seg_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U0/seg_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U0/seg_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U0/seg_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U0/seg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U0/seg_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[3] with 1st driver pin 'd3/col_reg[3]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[3] with 2nd driver pin 'd1/col_reg[3]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[3] with 3rd driver pin 'd2/col_reg[3]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[3] with 4th driver pin 'd4/col_reg[3]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[2] with 1st driver pin 'd3/col_reg[2]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[2] with 2nd driver pin 'd1/col_reg[2]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[2] with 3rd driver pin 'd2/col_reg[2]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[2] with 4th driver pin 'd4/col_reg[2]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[1] with 1st driver pin 'd3/col_reg[1]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[1] with 2nd driver pin 'd1/col_reg[1]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[1] with 3rd driver pin 'd2/col_reg[1]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[1] with 4th driver pin 'd4/col_reg[1]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[0] with 1st driver pin 'd3/col_reg[0]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[0] with 2nd driver pin 'd1/col_reg[0]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[0] with 3rd driver pin 'd2/col_reg[0]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cols_OBUF[0] with 4th driver pin 'd4/col_reg[0]/Q' [C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.srcs/sources_1/new/decoder.v:28]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     4|
|4     |LUT2   |    20|
|5     |LUT3   |     4|
|6     |LUT4   |     7|
|7     |LUT5   |    16|
|8     |LUT6   |    36|
|9     |FDRE   |   120|
|10    |IBUF   |     5|
|11    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1578.789 ; gain = 662.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1578.789 ; gain = 558.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1578.789 ; gain = 662.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1578.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 32ce617d
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1578.789 ; gain = 1063.723
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1578.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/perez/Locktronics-proj-v2/Locktronics-proj-v2.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 20:54:34 2024...
