INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucet/semester/21s-hardware-system-design/lab04/prj/lab4/lab4.srcs/sources_1/new/tb_integer_fused.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_integer_fused
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucet/semester/21s-hardware-system-design/lab04/prj/lab4/lab4.srcs/sources_1/ip/xbip_multadd_MAC/sim/xbip_multadd_MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_multadd_MAC'
