-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity snappyCompressStream_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inStream11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    inStream11_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    inStream11_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    inStream11_empty_n : IN STD_LOGIC;
    inStream11_read : OUT STD_LOGIC;
    compressdStream7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    compressdStream7_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    compressdStream7_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    compressdStream7_full_n : IN STD_LOGIC;
    compressdStream7_write : OUT STD_LOGIC;
    present_window : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    sub29 : IN STD_LOGIC_VECTOR (31 downto 0);
    dict_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dict_V_ce0 : OUT STD_LOGIC;
    dict_V_we0 : OUT STD_LOGIC;
    dict_V_d0 : OUT STD_LOGIC_VECTOR (431 downto 0);
    dict_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dict_V_ce1 : OUT STD_LOGIC;
    dict_V_q1 : IN STD_LOGIC_VECTOR (431 downto 0);
    present_window_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_9_out_ap_vld : OUT STD_LOGIC;
    present_window_5_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_5_out_ap_vld : OUT STD_LOGIC;
    present_window_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_6_out_ap_vld : OUT STD_LOGIC;
    present_window_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_7_out_ap_vld : OUT STD_LOGIC;
    present_window_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_8_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of snappyCompressStream_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv24_FFFFFB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111011";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln87_reg_2436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln87_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal inStream11_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal compressdStream7_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_2430 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_2430_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_2430_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln87_reg_2436_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_2436_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_2436_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_2436_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_2436_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal present_window_12_reg_2440 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_12_reg_2440_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_12_reg_2440_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_12_reg_2440_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_12_reg_2440_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_reg_2452 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_reg_2452_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_reg_2452_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_reg_2452_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_reg_2452_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_10_reg_2464 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_10_reg_2464_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_10_reg_2464_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_10_reg_2464_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_10_reg_2464_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_reg_2476 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_reg_2476_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_reg_2476_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_reg_2476_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_reg_2476_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_8_load_1_reg_2488 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_8_load_1_reg_2488_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_8_load_1_reg_2488_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_8_load_1_reg_2488_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_8_load_1_reg_2488_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_8_load_1_reg_2488_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_reg_2500 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_reg_2500_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal dict_V_addr_reg_2511 : STD_LOGIC_VECTOR (11 downto 0);
    signal dict_V_addr_reg_2511_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1715_fu_553_p1 : STD_LOGIC_VECTOR (359 downto 0);
    signal trunc_ln1715_reg_2517 : STD_LOGIC_VECTOR (359 downto 0);
    signal add_ln392_fu_557_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln392_reg_2522 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_reg_2527 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_reg_2527_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal len_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_reg_2532 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_reg_2539 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_1_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_1_reg_2544 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_2_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_2_reg_2549 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_3_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_3_reg_2554 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_4_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_4_reg_2559 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_4_reg_2559_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_1_reg_2564 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_1_reg_2564_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal len_12_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_12_reg_2569 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_6_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_6_reg_2576 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_7_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_7_reg_2581 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_8_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_8_reg_2586 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_9_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_9_reg_2591 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_10_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_10_reg_2596 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_10_reg_2596_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_2_reg_2601 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_2_reg_2601_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal len_24_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_24_reg_2606 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_12_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_12_reg_2613 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_13_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_13_reg_2618 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_14_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_14_reg_2623 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_15_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_15_reg_2628 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_16_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_16_reg_2633 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_16_reg_2633_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_3_reg_2638 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_3_reg_2638_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal len_36_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_36_reg_2643 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_18_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_18_reg_2650 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_19_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_19_reg_2655 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_20_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_20_reg_2660 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_21_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_21_reg_2665 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_22_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_22_reg_2670 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_22_reg_2670_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_4_reg_2675 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_4_reg_2675_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal len_48_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_48_reg_2680 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_24_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_24_reg_2687 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_25_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_25_reg_2692 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_26_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_26_reg_2697 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_27_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_27_reg_2702 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_28_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_28_reg_2707 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_28_reg_2707_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_5_reg_2712 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_5_reg_2712_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal len_60_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_60_reg_2717 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_30_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_30_reg_2724 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_31_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_31_reg_2729 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_32_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_32_reg_2734 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_33_fu_1137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_33_reg_2739 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_34_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_34_reg_2744 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_34_reg_2744_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal currIdx_fu_1157_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal currIdx_reg_2749 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_6_fu_1237_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_6_reg_2765 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_4_fu_1245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_4_reg_2771 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_18_fu_1312_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_18_reg_2777 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_9_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_9_reg_2783 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_30_fu_1387_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_30_reg_2789 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_14_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_14_reg_2795 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_42_fu_1462_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_42_reg_2801 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_19_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_19_reg_2807 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_54_fu_1537_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_54_reg_2813 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_24_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_24_reg_2819 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_66_fu_1612_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_66_reg_2825 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_29_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_29_reg_2831 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln134_fu_1670_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln134_reg_2837 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_72_fu_1715_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_72_reg_2842 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln134_1_fu_1768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln134_1_reg_2849 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_73_fu_1813_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_73_reg_2854 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln134_2_fu_1866_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln134_2_reg_2860 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_74_fu_1911_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_74_reg_2865 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln134_3_fu_1964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln134_3_reg_2871 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_75_fu_2009_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_75_reg_2876 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln134_4_fu_2062_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln134_4_reg_2882 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln134_4_reg_2882_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal len_76_fu_2107_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_76_reg_2887 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_76_reg_2887_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln134_5_fu_2160_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln134_5_reg_2893 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln134_5_reg_2893_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal len_77_fu_2205_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_77_reg_2898 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_77_reg_2898_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln142_2_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_2_reg_2904 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_2_reg_2904_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_3_fu_2240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_3_reg_2909 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_3_reg_2909_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_8_fu_2245_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_8_reg_2914 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln142_2_fu_2284_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln142_2_reg_2920 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln142_4_fu_2292_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln142_4_reg_2925 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln142_4_reg_2925_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln142_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_reg_2930 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln142_1_fu_2342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln142_1_reg_2935 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_length_12_fu_2348_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_12_reg_2940 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal zext_ln108_fu_520_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_2_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_6_fu_440_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (31 downto 0);
    signal present_window_8_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_7_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_6_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_5_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_9_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln104_2_fu_482_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln104_fu_490_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln104_fu_494_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln104_1_fu_474_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln104_1_fu_500_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln104_1_fu_504_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_fu_466_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln104_2_fu_510_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal hash_fu_514_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln90_fu_550_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln714_fu_573_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_582_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_597_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_612_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_627_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_642_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_667_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_682_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_697_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_712_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_727_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_742_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_767_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_782_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_797_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_812_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_827_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_842_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_867_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_882_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_897_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_912_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_927_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_942_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_967_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_982_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_997_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_1012_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1027_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1042_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1067_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1082_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1097_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1112_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_1127_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_1142_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal done_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_1_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln128_fu_1175_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_1_fu_1188_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_2_fu_1195_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_2_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_3_fu_1208_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_4_fu_1214_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln124_fu_1222_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_3_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_5_fu_1231_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_5_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_6_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln128_1_fu_1250_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_13_fu_1263_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_14_fu_1270_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_7_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_15_fu_1283_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_16_fu_1289_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln124_1_fu_1297_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_8_fu_1301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_17_fu_1306_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_10_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_11_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln128_2_fu_1325_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_25_fu_1338_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_26_fu_1345_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_12_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_27_fu_1358_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_28_fu_1364_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln124_2_fu_1372_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_13_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_29_fu_1381_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_15_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_16_fu_1408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln128_3_fu_1400_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_37_fu_1413_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_38_fu_1420_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_17_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_39_fu_1433_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_40_fu_1439_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln124_3_fu_1447_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_18_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_41_fu_1456_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_20_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_21_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln128_4_fu_1475_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_49_fu_1488_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_50_fu_1495_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_22_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_51_fu_1508_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_52_fu_1514_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln124_4_fu_1522_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_23_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_53_fu_1531_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_25_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_26_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln128_5_fu_1550_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_61_fu_1563_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_62_fu_1570_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_27_fu_1578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_63_fu_1583_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_64_fu_1589_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln124_5_fu_1597_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_28_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_65_fu_1606_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_7_fu_1628_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_8_fu_1633_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln128_fu_1639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_9_fu_1643_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_10_fu_1649_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln126_fu_1625_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_1675_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_1_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_1_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_2_fu_1709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_19_fu_1726_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_20_fu_1731_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln128_5_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_21_fu_1741_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_22_fu_1747_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln126_1_fu_1723_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_1773_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_1755_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_2_fu_1763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_3_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_1_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_4_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_3_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_5_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_31_fu_1824_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_32_fu_1829_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln128_10_fu_1835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_33_fu_1839_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_34_fu_1845_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln126_2_fu_1821_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_1871_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_fu_1853_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_4_fu_1861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_5_fu_1881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_2_fu_1887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_7_fu_1899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_6_fu_1893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_8_fu_1905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_43_fu_1922_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_44_fu_1927_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln128_15_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_45_fu_1937_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_46_fu_1943_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln126_3_fu_1919_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_1969_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_fu_1951_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_6_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_7_fu_1979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_3_fu_1985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_10_fu_1997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_9_fu_1991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_11_fu_2003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_55_fu_2020_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_56_fu_2025_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln128_20_fu_2031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_57_fu_2035_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_58_fu_2041_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln126_4_fu_2017_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_2067_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_2049_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_8_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_9_fu_2077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_4_fu_2083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_13_fu_2095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_12_fu_2089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_14_fu_2101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_67_fu_2118_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_68_fu_2123_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln128_25_fu_2129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_69_fu_2133_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_70_fu_2139_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln126_5_fu_2115_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_fu_2165_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_fu_2147_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_10_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_11_fu_2175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_5_fu_2181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_16_fu_2193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_15_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_17_fu_2199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_1_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_4_fu_2222_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_6_fu_2233_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln142_fu_2252_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln142_1_fu_2255_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln142_fu_2258_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln142_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln142_4_fu_2278_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln142_5_fu_2281_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln142_2_fu_2272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln142_fu_2266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln142_4_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_10_fu_2304_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln142_5_fu_2310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln142_2_fu_2321_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln142_3_fu_2324_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln142_1_fu_2327_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln142_3_fu_2335_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln142_1_fu_2355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_3_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln142_5_fu_2364_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln120_fu_2370_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_57 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_64 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_147 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component snappyCompressStream_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component snappyCompressStream_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln87_fu_434_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_2_fu_276 <= i_6_fu_440_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_276 <= ap_const_lv32_5;
                end if;
            end if; 
        end if;
    end process;

    present_window_5_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_5_fu_292 <= present_window_4;
                elsif (((icmp_ln87_reg_2436 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_5_fu_292 <= present_window_9_fu_296;
                end if;
            end if; 
        end if;
    end process;

    present_window_6_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_6_fu_288 <= present_window_3;
                elsif (((icmp_ln87_reg_2436 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_6_fu_288 <= present_window_5_fu_292;
                end if;
            end if; 
        end if;
    end process;

    present_window_7_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_7_fu_284 <= present_window_2;
                elsif (((icmp_ln87_reg_2436 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_7_fu_284 <= present_window_6_fu_288;
                end if;
            end if; 
        end if;
    end process;

    present_window_8_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_8_fu_280 <= present_window_1;
                elsif (((icmp_ln87_reg_2436 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_8_fu_280 <= present_window_7_fu_284;
                end if;
            end if; 
        end if;
    end process;

    present_window_9_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_9_fu_296 <= present_window;
                elsif (((icmp_ln87_reg_2436 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_9_fu_296 <= inStream11_dout;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln142_1_reg_2935 <= add_ln142_1_fu_2342_p2;
                add_ln392_reg_2522 <= add_ln392_fu_557_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                compareIdx_1_reg_2564 <= dict_V_q1(143 downto 120);
                compareIdx_1_reg_2564_pp0_iter3_reg <= compareIdx_1_reg_2564;
                compareIdx_2_reg_2601 <= dict_V_q1(215 downto 192);
                compareIdx_2_reg_2601_pp0_iter3_reg <= compareIdx_2_reg_2601;
                compareIdx_3_reg_2638 <= dict_V_q1(287 downto 264);
                compareIdx_3_reg_2638_pp0_iter3_reg <= compareIdx_3_reg_2638;
                compareIdx_4_reg_2675 <= dict_V_q1(359 downto 336);
                compareIdx_4_reg_2675_pp0_iter3_reg <= compareIdx_4_reg_2675;
                compareIdx_5_reg_2712 <= dict_V_q1(431 downto 408);
                compareIdx_5_reg_2712_pp0_iter3_reg <= compareIdx_5_reg_2712;
                compareIdx_reg_2527 <= dict_V_q1(71 downto 48);
                compareIdx_reg_2527_pp0_iter3_reg <= compareIdx_reg_2527;
                currIdx_reg_2749 <= currIdx_fu_1157_p2;
                dict_V_addr_reg_2511_pp0_iter2_reg <= dict_V_addr_reg_2511;
                done_14_reg_2795 <= done_14_fu_1395_p2;
                done_19_reg_2807 <= done_19_fu_1470_p2;
                done_24_reg_2819 <= done_24_fu_1545_p2;
                done_29_reg_2831 <= done_29_fu_1620_p2;
                done_4_reg_2771 <= done_4_fu_1245_p2;
                done_9_reg_2783 <= done_9_fu_1320_p2;
                i_reg_2430_pp0_iter2_reg <= i_reg_2430_pp0_iter1_reg;
                icmp_ln128_10_reg_2596 <= icmp_ln128_10_fu_752_p2;
                icmp_ln128_10_reg_2596_pp0_iter3_reg <= icmp_ln128_10_reg_2596;
                icmp_ln128_12_reg_2613 <= icmp_ln128_12_fu_792_p2;
                icmp_ln128_13_reg_2618 <= icmp_ln128_13_fu_807_p2;
                icmp_ln128_14_reg_2623 <= icmp_ln128_14_fu_822_p2;
                icmp_ln128_15_reg_2628 <= icmp_ln128_15_fu_837_p2;
                icmp_ln128_16_reg_2633 <= icmp_ln128_16_fu_852_p2;
                icmp_ln128_16_reg_2633_pp0_iter3_reg <= icmp_ln128_16_reg_2633;
                icmp_ln128_18_reg_2650 <= icmp_ln128_18_fu_892_p2;
                icmp_ln128_19_reg_2655 <= icmp_ln128_19_fu_907_p2;
                icmp_ln128_1_reg_2544 <= icmp_ln128_1_fu_607_p2;
                icmp_ln128_20_reg_2660 <= icmp_ln128_20_fu_922_p2;
                icmp_ln128_21_reg_2665 <= icmp_ln128_21_fu_937_p2;
                icmp_ln128_22_reg_2670 <= icmp_ln128_22_fu_952_p2;
                icmp_ln128_22_reg_2670_pp0_iter3_reg <= icmp_ln128_22_reg_2670;
                icmp_ln128_24_reg_2687 <= icmp_ln128_24_fu_992_p2;
                icmp_ln128_25_reg_2692 <= icmp_ln128_25_fu_1007_p2;
                icmp_ln128_26_reg_2697 <= icmp_ln128_26_fu_1022_p2;
                icmp_ln128_27_reg_2702 <= icmp_ln128_27_fu_1037_p2;
                icmp_ln128_28_reg_2707 <= icmp_ln128_28_fu_1052_p2;
                icmp_ln128_28_reg_2707_pp0_iter3_reg <= icmp_ln128_28_reg_2707;
                icmp_ln128_2_reg_2549 <= icmp_ln128_2_fu_622_p2;
                icmp_ln128_30_reg_2724 <= icmp_ln128_30_fu_1092_p2;
                icmp_ln128_31_reg_2729 <= icmp_ln128_31_fu_1107_p2;
                icmp_ln128_32_reg_2734 <= icmp_ln128_32_fu_1122_p2;
                icmp_ln128_33_reg_2739 <= icmp_ln128_33_fu_1137_p2;
                icmp_ln128_34_reg_2744 <= icmp_ln128_34_fu_1152_p2;
                icmp_ln128_34_reg_2744_pp0_iter3_reg <= icmp_ln128_34_reg_2744;
                icmp_ln128_3_reg_2554 <= icmp_ln128_3_fu_637_p2;
                icmp_ln128_4_reg_2559 <= icmp_ln128_4_fu_652_p2;
                icmp_ln128_4_reg_2559_pp0_iter3_reg <= icmp_ln128_4_reg_2559;
                icmp_ln128_6_reg_2576 <= icmp_ln128_6_fu_692_p2;
                icmp_ln128_7_reg_2581 <= icmp_ln128_7_fu_707_p2;
                icmp_ln128_8_reg_2586 <= icmp_ln128_8_fu_722_p2;
                icmp_ln128_9_reg_2591 <= icmp_ln128_9_fu_737_p2;
                icmp_ln128_reg_2539 <= icmp_ln128_fu_592_p2;
                icmp_ln142_2_reg_2904 <= icmp_ln142_2_fu_2228_p2;
                icmp_ln142_2_reg_2904_pp0_iter6_reg <= icmp_ln142_2_reg_2904;
                icmp_ln142_3_reg_2909 <= icmp_ln142_3_fu_2240_p2;
                icmp_ln142_3_reg_2909_pp0_iter6_reg <= icmp_ln142_3_reg_2909;
                icmp_ln87_reg_2436_pp0_iter2_reg <= icmp_ln87_reg_2436_pp0_iter1_reg;
                icmp_ln87_reg_2436_pp0_iter3_reg <= icmp_ln87_reg_2436_pp0_iter2_reg;
                icmp_ln87_reg_2436_pp0_iter4_reg <= icmp_ln87_reg_2436_pp0_iter3_reg;
                icmp_ln87_reg_2436_pp0_iter5_reg <= icmp_ln87_reg_2436_pp0_iter4_reg;
                len_12_reg_2569 <= len_12_fu_677_p2;
                len_18_reg_2777 <= len_18_fu_1312_p3;
                len_24_reg_2606 <= len_24_fu_777_p2;
                len_30_reg_2789 <= len_30_fu_1387_p3;
                len_36_reg_2643 <= len_36_fu_877_p2;
                len_42_reg_2801 <= len_42_fu_1462_p3;
                len_48_reg_2680 <= len_48_fu_977_p2;
                len_54_reg_2813 <= len_54_fu_1537_p3;
                len_60_reg_2717 <= len_60_fu_1077_p2;
                len_66_reg_2825 <= len_66_fu_1612_p3;
                len_6_reg_2765 <= len_6_fu_1237_p3;
                len_72_reg_2842 <= len_72_fu_1715_p3;
                len_73_reg_2854 <= len_73_fu_1813_p3;
                len_74_reg_2865 <= len_74_fu_1911_p3;
                len_75_reg_2876 <= len_75_fu_2009_p3;
                len_76_reg_2887 <= len_76_fu_2107_p3;
                len_76_reg_2887_pp0_iter5_reg <= len_76_reg_2887;
                len_77_reg_2898 <= len_77_fu_2205_p3;
                len_77_reg_2898_pp0_iter5_reg <= len_77_reg_2898;
                len_reg_2532 <= len_fu_577_p2;
                match_length_12_reg_2940 <= match_length_12_fu_2348_p3;
                match_length_8_reg_2914 <= match_length_8_fu_2245_p3;
                or_ln142_reg_2930 <= or_ln142_fu_2315_p2;
                present_window_10_reg_2464_pp0_iter2_reg <= present_window_10_reg_2464;
                present_window_10_reg_2464_pp0_iter3_reg <= present_window_10_reg_2464_pp0_iter2_reg;
                present_window_10_reg_2464_pp0_iter4_reg <= present_window_10_reg_2464_pp0_iter3_reg;
                present_window_10_reg_2464_pp0_iter5_reg <= present_window_10_reg_2464_pp0_iter4_reg;
                present_window_11_reg_2452_pp0_iter2_reg <= present_window_11_reg_2452;
                present_window_11_reg_2452_pp0_iter3_reg <= present_window_11_reg_2452_pp0_iter2_reg;
                present_window_11_reg_2452_pp0_iter4_reg <= present_window_11_reg_2452_pp0_iter3_reg;
                present_window_11_reg_2452_pp0_iter5_reg <= present_window_11_reg_2452_pp0_iter4_reg;
                present_window_12_reg_2440_pp0_iter2_reg <= present_window_12_reg_2440;
                present_window_12_reg_2440_pp0_iter3_reg <= present_window_12_reg_2440_pp0_iter2_reg;
                present_window_12_reg_2440_pp0_iter4_reg <= present_window_12_reg_2440_pp0_iter3_reg;
                present_window_12_reg_2440_pp0_iter5_reg <= present_window_12_reg_2440_pp0_iter4_reg;
                present_window_13_reg_2476_pp0_iter2_reg <= present_window_13_reg_2476;
                present_window_13_reg_2476_pp0_iter3_reg <= present_window_13_reg_2476_pp0_iter2_reg;
                present_window_13_reg_2476_pp0_iter4_reg <= present_window_13_reg_2476_pp0_iter3_reg;
                present_window_13_reg_2476_pp0_iter5_reg <= present_window_13_reg_2476_pp0_iter4_reg;
                present_window_8_load_1_reg_2488_pp0_iter2_reg <= present_window_8_load_1_reg_2488;
                present_window_8_load_1_reg_2488_pp0_iter3_reg <= present_window_8_load_1_reg_2488_pp0_iter2_reg;
                present_window_8_load_1_reg_2488_pp0_iter4_reg <= present_window_8_load_1_reg_2488_pp0_iter3_reg;
                present_window_8_load_1_reg_2488_pp0_iter5_reg <= present_window_8_load_1_reg_2488_pp0_iter4_reg;
                present_window_8_load_1_reg_2488_pp0_iter6_reg <= present_window_8_load_1_reg_2488_pp0_iter5_reg;
                select_ln142_2_reg_2920 <= select_ln142_2_fu_2284_p3;
                select_ln142_4_reg_2925 <= select_ln142_4_fu_2292_p3;
                select_ln142_4_reg_2925_pp0_iter6_reg <= select_ln142_4_reg_2925;
                sub_ln134_1_reg_2849 <= sub_ln134_1_fu_1768_p2;
                sub_ln134_2_reg_2860 <= sub_ln134_2_fu_1866_p2;
                sub_ln134_3_reg_2871 <= sub_ln134_3_fu_1964_p2;
                sub_ln134_4_reg_2882 <= sub_ln134_4_fu_2062_p2;
                sub_ln134_4_reg_2882_pp0_iter5_reg <= sub_ln134_4_reg_2882;
                sub_ln134_5_reg_2893 <= sub_ln134_5_fu_2160_p2;
                sub_ln134_5_reg_2893_pp0_iter5_reg <= sub_ln134_5_reg_2893;
                sub_ln134_reg_2837 <= sub_ln134_fu_1670_p2;
                tmp_V_reg_2500_pp0_iter2_reg <= tmp_V_reg_2500;
                trunc_ln1715_reg_2517 <= trunc_ln1715_fu_553_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_reg_2430 <= ap_sig_allocacmp_i;
                i_reg_2430_pp0_iter1_reg <= i_reg_2430;
                icmp_ln87_reg_2436 <= icmp_ln87_fu_434_p2;
                icmp_ln87_reg_2436_pp0_iter1_reg <= icmp_ln87_reg_2436;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln87_reg_2436 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                dict_V_addr_reg_2511 <= zext_ln108_fu_520_p1(12 - 1 downto 0);
                present_window_8_load_1_reg_2488 <= present_window_8_fu_280;
                tmp_V_reg_2500 <= inStream11_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                present_window_10_reg_2464 <= present_window_5_fu_292;
                present_window_11_reg_2452 <= present_window_6_fu_288;
                present_window_12_reg_2440 <= present_window_7_fu_284;
                present_window_13_reg_2476 <= present_window_9_fu_296;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln142_1_fu_2342_p2 <= std_logic_vector(unsigned(select_ln142_3_fu_2335_p3) + unsigned(ap_const_lv16_FFFF));
    add_ln142_fu_2266_p2 <= std_logic_vector(unsigned(select_ln142_fu_2258_p3) + unsigned(ap_const_lv16_FFFF));
    add_ln392_fu_557_p2 <= std_logic_vector(unsigned(trunc_ln90_fu_550_p1) + unsigned(ap_const_lv24_FFFFFB));
    and_ln134_10_fu_1997_p2 <= (icmp_ln135_3_fu_1985_p2 and icmp_ln134_7_fu_1979_p2);
    and_ln134_11_fu_2003_p2 <= (and_ln134_9_fu_1991_p2 and and_ln134_10_fu_1997_p2);
    and_ln134_12_fu_2089_p2 <= (tmp_43_fu_2049_p3 and icmp_ln134_8_fu_2057_p2);
    and_ln134_13_fu_2095_p2 <= (icmp_ln135_4_fu_2083_p2 and icmp_ln134_9_fu_2077_p2);
    and_ln134_14_fu_2101_p2 <= (and_ln134_13_fu_2095_p2 and and_ln134_12_fu_2089_p2);
    and_ln134_15_fu_2187_p2 <= (tmp_45_fu_2147_p3 and icmp_ln134_10_fu_2155_p2);
    and_ln134_16_fu_2193_p2 <= (icmp_ln135_5_fu_2181_p2 and icmp_ln134_11_fu_2175_p2);
    and_ln134_17_fu_2199_p2 <= (and_ln134_16_fu_2193_p2 and and_ln134_15_fu_2187_p2);
    and_ln134_1_fu_1703_p2 <= (icmp_ln135_fu_1691_p2 and icmp_ln134_1_fu_1685_p2);
    and_ln134_2_fu_1709_p2 <= (and_ln134_fu_1697_p2 and and_ln134_1_fu_1703_p2);
    and_ln134_3_fu_1795_p2 <= (tmp_37_fu_1755_p3 and icmp_ln134_2_fu_1763_p2);
    and_ln134_4_fu_1801_p2 <= (icmp_ln135_1_fu_1789_p2 and icmp_ln134_3_fu_1783_p2);
    and_ln134_5_fu_1807_p2 <= (and_ln134_4_fu_1801_p2 and and_ln134_3_fu_1795_p2);
    and_ln134_6_fu_1893_p2 <= (tmp_39_fu_1853_p3 and icmp_ln134_4_fu_1861_p2);
    and_ln134_7_fu_1899_p2 <= (icmp_ln135_2_fu_1887_p2 and icmp_ln134_5_fu_1881_p2);
    and_ln134_8_fu_1905_p2 <= (and_ln134_7_fu_1899_p2 and and_ln134_6_fu_1893_p2);
    and_ln134_9_fu_1991_p2 <= (tmp_41_fu_1951_p3 and icmp_ln134_6_fu_1959_p2);
    and_ln134_fu_1697_p2 <= (tmp_fu_1657_p3 and icmp_ln134_fu_1665_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, inStream11_empty_n, icmp_ln87_reg_2436, compressdStream7_full_n)
    begin
                ap_block_pp0_stage0_01001 <= (((compressdStream7_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((icmp_ln87_reg_2436 = ap_const_lv1_1) and (inStream11_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, inStream11_empty_n, icmp_ln87_reg_2436, compressdStream7_full_n)
    begin
                ap_block_pp0_stage0_11001 <= (((compressdStream7_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((icmp_ln87_reg_2436 = ap_const_lv1_1) and (inStream11_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, inStream11_empty_n, icmp_ln87_reg_2436, compressdStream7_full_n)
    begin
                ap_block_pp0_stage0_subdone <= (((compressdStream7_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((icmp_ln87_reg_2436 = ap_const_lv1_1) and (inStream11_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(inStream11_empty_n, icmp_ln87_reg_2436)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((icmp_ln87_reg_2436 = ap_const_lv1_1) and (inStream11_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter7_assign_proc : process(compressdStream7_full_n)
    begin
                ap_block_state8_pp0_stage0_iter7 <= (compressdStream7_full_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln87_fu_434_p2)
    begin
        if (((icmp_ln87_fu_434_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln87_reg_2436, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln87_reg_2436 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

        ap_enable_operation_147 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_57_assign_proc : process(icmp_ln87_reg_2436)
    begin
                ap_enable_operation_57 <= (icmp_ln87_reg_2436 = ap_const_lv1_1);
    end process;

        ap_enable_operation_64 <= (ap_const_boolean_1 = ap_const_boolean_1);
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_2_fu_276, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv32_5;
        else 
            ap_sig_allocacmp_i <= i_2_fu_276;
        end if; 
    end process;


    compressdStream7_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, compressdStream7_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            compressdStream7_blk_n <= compressdStream7_full_n;
        else 
            compressdStream7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    compressdStream7_din <= ((select_ln142_5_fu_2364_p3 & zext_ln120_fu_2370_p1) & present_window_8_load_1_reg_2488_pp0_iter6_reg);

    compressdStream7_write_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            compressdStream7_write <= ap_const_logic_1;
        else 
            compressdStream7_write <= ap_const_logic_0;
        end if; 
    end process;

    currIdx_fu_1157_p2 <= std_logic_vector(unsigned(i_reg_2430_pp0_iter2_reg) + unsigned(ap_const_lv32_FFFFFFFB));
    dict_V_address0 <= dict_V_addr_reg_2511_pp0_iter2_reg;
    dict_V_address1 <= zext_ln108_fu_520_p1(12 - 1 downto 0);

    dict_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            dict_V_ce0 <= ap_const_logic_1;
        else 
            dict_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dict_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dict_V_ce1 <= ap_const_logic_1;
        else 
            dict_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    dict_V_d0 <= (((((((trunc_ln1715_reg_2517 & add_ln392_reg_2522) & tmp_V_reg_2500_pp0_iter2_reg) & present_window_13_reg_2476_pp0_iter2_reg) & present_window_10_reg_2464_pp0_iter2_reg) & present_window_11_reg_2452_pp0_iter2_reg) & present_window_12_reg_2440_pp0_iter2_reg) & present_window_8_load_1_reg_2488_pp0_iter2_reg);

    dict_V_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            dict_V_we0 <= ap_const_logic_1;
        else 
            dict_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    done_10_fu_1328_p2 <= (len_24_reg_2606 xor ap_const_lv1_1);
    done_11_fu_1333_p2 <= (icmp_ln128_12_reg_2613 or done_10_fu_1328_p2);
    done_12_fu_1353_p2 <= (icmp_ln128_13_reg_2618 or done_11_fu_1333_p2);
    done_13_fu_1376_p2 <= (icmp_ln128_14_reg_2623 or done_12_fu_1353_p2);
    done_14_fu_1395_p2 <= (icmp_ln128_15_reg_2628 or done_13_fu_1376_p2);
    done_15_fu_1403_p2 <= (len_36_reg_2643 xor ap_const_lv1_1);
    done_16_fu_1408_p2 <= (icmp_ln128_18_reg_2650 or done_15_fu_1403_p2);
    done_17_fu_1428_p2 <= (icmp_ln128_19_reg_2655 or done_16_fu_1408_p2);
    done_18_fu_1451_p2 <= (icmp_ln128_20_reg_2660 or done_17_fu_1428_p2);
    done_19_fu_1470_p2 <= (icmp_ln128_21_reg_2665 or done_18_fu_1451_p2);
    done_1_fu_1183_p2 <= (icmp_ln128_reg_2539 or done_fu_1178_p2);
    done_20_fu_1478_p2 <= (len_48_reg_2680 xor ap_const_lv1_1);
    done_21_fu_1483_p2 <= (icmp_ln128_24_reg_2687 or done_20_fu_1478_p2);
    done_22_fu_1503_p2 <= (icmp_ln128_25_reg_2692 or done_21_fu_1483_p2);
    done_23_fu_1526_p2 <= (icmp_ln128_26_reg_2697 or done_22_fu_1503_p2);
    done_24_fu_1545_p2 <= (icmp_ln128_27_reg_2702 or done_23_fu_1526_p2);
    done_25_fu_1553_p2 <= (len_60_reg_2717 xor ap_const_lv1_1);
    done_26_fu_1558_p2 <= (icmp_ln128_30_reg_2724 or done_25_fu_1553_p2);
    done_27_fu_1578_p2 <= (icmp_ln128_31_reg_2729 or done_26_fu_1558_p2);
    done_28_fu_1601_p2 <= (icmp_ln128_32_reg_2734 or done_27_fu_1578_p2);
    done_29_fu_1620_p2 <= (icmp_ln128_33_reg_2739 or done_28_fu_1601_p2);
    done_2_fu_1203_p2 <= (icmp_ln128_1_reg_2544 or done_1_fu_1183_p2);
    done_3_fu_1226_p2 <= (icmp_ln128_2_reg_2549 or done_2_fu_1203_p2);
    done_4_fu_1245_p2 <= (icmp_ln128_3_reg_2554 or done_3_fu_1226_p2);
    done_5_fu_1253_p2 <= (len_12_reg_2569 xor ap_const_lv1_1);
    done_6_fu_1258_p2 <= (icmp_ln128_6_reg_2576 or done_5_fu_1253_p2);
    done_7_fu_1278_p2 <= (icmp_ln128_7_reg_2581 or done_6_fu_1258_p2);
    done_8_fu_1301_p2 <= (icmp_ln128_8_reg_2586 or done_7_fu_1278_p2);
    done_9_fu_1320_p2 <= (icmp_ln128_9_reg_2591 or done_8_fu_1301_p2);
    done_fu_1178_p2 <= (len_reg_2532 xor ap_const_lv1_1);
    hash_fu_514_p2 <= (zext_ln104_2_fu_510_p1 xor shl_ln_fu_466_p3);
    i_6_fu_440_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv32_1));
    icmp_ln128_10_fu_752_p2 <= "0" when (tmp_V_reg_2500 = tmp_10_fu_742_p4) else "1";
    icmp_ln128_12_fu_792_p2 <= "0" when (present_window_12_reg_2440 = tmp_12_fu_782_p4) else "1";
    icmp_ln128_13_fu_807_p2 <= "0" when (present_window_11_reg_2452 = tmp_13_fu_797_p4) else "1";
    icmp_ln128_14_fu_822_p2 <= "0" when (present_window_10_reg_2464 = tmp_14_fu_812_p4) else "1";
    icmp_ln128_15_fu_837_p2 <= "0" when (present_window_13_reg_2476 = tmp_15_fu_827_p4) else "1";
    icmp_ln128_16_fu_852_p2 <= "0" when (tmp_V_reg_2500 = tmp_16_fu_842_p4) else "1";
    icmp_ln128_18_fu_892_p2 <= "0" when (present_window_12_reg_2440 = tmp_18_fu_882_p4) else "1";
    icmp_ln128_19_fu_907_p2 <= "0" when (present_window_11_reg_2452 = tmp_19_fu_897_p4) else "1";
    icmp_ln128_1_fu_607_p2 <= "0" when (present_window_11_reg_2452 = tmp_3_fu_597_p4) else "1";
    icmp_ln128_20_fu_922_p2 <= "0" when (present_window_10_reg_2464 = tmp_20_fu_912_p4) else "1";
    icmp_ln128_21_fu_937_p2 <= "0" when (present_window_13_reg_2476 = tmp_21_fu_927_p4) else "1";
    icmp_ln128_22_fu_952_p2 <= "0" when (tmp_V_reg_2500 = tmp_22_fu_942_p4) else "1";
    icmp_ln128_24_fu_992_p2 <= "0" when (present_window_12_reg_2440 = tmp_24_fu_982_p4) else "1";
    icmp_ln128_25_fu_1007_p2 <= "0" when (present_window_11_reg_2452 = tmp_25_fu_997_p4) else "1";
    icmp_ln128_26_fu_1022_p2 <= "0" when (present_window_10_reg_2464 = tmp_26_fu_1012_p4) else "1";
    icmp_ln128_27_fu_1037_p2 <= "0" when (present_window_13_reg_2476 = tmp_27_fu_1027_p4) else "1";
    icmp_ln128_28_fu_1052_p2 <= "0" when (tmp_V_reg_2500 = tmp_28_fu_1042_p4) else "1";
    icmp_ln128_2_fu_622_p2 <= "0" when (present_window_10_reg_2464 = tmp_4_fu_612_p4) else "1";
    icmp_ln128_30_fu_1092_p2 <= "0" when (present_window_12_reg_2440 = tmp_30_fu_1082_p4) else "1";
    icmp_ln128_31_fu_1107_p2 <= "0" when (present_window_11_reg_2452 = tmp_31_fu_1097_p4) else "1";
    icmp_ln128_32_fu_1122_p2 <= "0" when (present_window_10_reg_2464 = tmp_32_fu_1112_p4) else "1";
    icmp_ln128_33_fu_1137_p2 <= "0" when (present_window_13_reg_2476 = tmp_33_fu_1127_p4) else "1";
    icmp_ln128_34_fu_1152_p2 <= "0" when (tmp_V_reg_2500 = tmp_34_fu_1142_p4) else "1";
    icmp_ln128_3_fu_637_p2 <= "0" when (present_window_13_reg_2476 = tmp_5_fu_627_p4) else "1";
    icmp_ln128_4_fu_652_p2 <= "0" when (tmp_V_reg_2500 = tmp_6_fu_642_p4) else "1";
    icmp_ln128_6_fu_692_p2 <= "0" when (present_window_12_reg_2440 = tmp_s_fu_682_p4) else "1";
    icmp_ln128_7_fu_707_p2 <= "0" when (present_window_11_reg_2452 = tmp_7_fu_697_p4) else "1";
    icmp_ln128_8_fu_722_p2 <= "0" when (present_window_10_reg_2464 = tmp_8_fu_712_p4) else "1";
    icmp_ln128_9_fu_737_p2 <= "0" when (present_window_13_reg_2476 = tmp_1_fu_727_p4) else "1";
    icmp_ln128_fu_592_p2 <= "0" when (present_window_12_reg_2440 = tmp_2_fu_582_p4) else "1";
    icmp_ln134_10_fu_2155_p2 <= "1" when (unsigned(currIdx_reg_2749) > unsigned(zext_ln126_5_fu_2115_p1)) else "0";
    icmp_ln134_11_fu_2175_p2 <= "1" when (tmp_46_fu_2165_p4 = ap_const_lv16_0) else "0";
    icmp_ln134_1_fu_1685_p2 <= "1" when (tmp_36_fu_1675_p4 = ap_const_lv16_0) else "0";
    icmp_ln134_2_fu_1763_p2 <= "1" when (unsigned(currIdx_reg_2749) > unsigned(zext_ln126_1_fu_1723_p1)) else "0";
    icmp_ln134_3_fu_1783_p2 <= "1" when (tmp_38_fu_1773_p4 = ap_const_lv16_0) else "0";
    icmp_ln134_4_fu_1861_p2 <= "1" when (unsigned(currIdx_reg_2749) > unsigned(zext_ln126_2_fu_1821_p1)) else "0";
    icmp_ln134_5_fu_1881_p2 <= "1" when (tmp_40_fu_1871_p4 = ap_const_lv16_0) else "0";
    icmp_ln134_6_fu_1959_p2 <= "1" when (unsigned(currIdx_reg_2749) > unsigned(zext_ln126_3_fu_1919_p1)) else "0";
    icmp_ln134_7_fu_1979_p2 <= "1" when (tmp_42_fu_1969_p4 = ap_const_lv16_0) else "0";
    icmp_ln134_8_fu_2057_p2 <= "1" when (unsigned(currIdx_reg_2749) > unsigned(zext_ln126_4_fu_2017_p1)) else "0";
    icmp_ln134_9_fu_2077_p2 <= "1" when (tmp_44_fu_2067_p4 = ap_const_lv16_0) else "0";
    icmp_ln134_fu_1665_p2 <= "1" when (unsigned(currIdx_reg_2749) > unsigned(zext_ln126_fu_1625_p1)) else "0";
    icmp_ln135_1_fu_1789_p2 <= "0" when (sub_ln134_1_fu_1768_p2 = ap_const_lv32_1) else "1";
    icmp_ln135_2_fu_1887_p2 <= "0" when (sub_ln134_2_fu_1866_p2 = ap_const_lv32_1) else "1";
    icmp_ln135_3_fu_1985_p2 <= "0" when (sub_ln134_3_fu_1964_p2 = ap_const_lv32_1) else "1";
    icmp_ln135_4_fu_2083_p2 <= "0" when (sub_ln134_4_fu_2062_p2 = ap_const_lv32_1) else "1";
    icmp_ln135_5_fu_2181_p2 <= "0" when (sub_ln134_5_fu_2160_p2 = ap_const_lv32_1) else "1";
    icmp_ln135_fu_1691_p2 <= "0" when (sub_ln134_fu_1670_p2 = ap_const_lv32_1) else "1";
    icmp_ln142_1_fu_2218_p2 <= "1" when (unsigned(len_73_reg_2854) > unsigned(len_72_reg_2842)) else "0";
    icmp_ln142_2_fu_2228_p2 <= "1" when (unsigned(len_74_reg_2865) > unsigned(match_length_4_fu_2222_p3)) else "0";
    icmp_ln142_3_fu_2240_p2 <= "1" when (unsigned(len_75_reg_2876) > unsigned(match_length_6_fu_2233_p3)) else "0";
    icmp_ln142_4_fu_2300_p2 <= "1" when (unsigned(len_76_reg_2887_pp0_iter5_reg) > unsigned(match_length_8_reg_2914)) else "0";
    icmp_ln142_5_fu_2310_p2 <= "1" when (unsigned(len_77_reg_2898_pp0_iter5_reg) > unsigned(match_length_10_fu_2304_p3)) else "0";
    icmp_ln142_fu_2213_p2 <= "0" when (len_72_reg_2842 = ap_const_lv3_0) else "1";
    icmp_ln87_fu_434_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(sub29)) else "0";

    inStream11_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, inStream11_empty_n, icmp_ln87_reg_2436, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln87_reg_2436 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream11_blk_n <= inStream11_empty_n;
        else 
            inStream11_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inStream11_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln87_reg_2436, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln87_reg_2436 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream11_read <= ap_const_logic_1;
        else 
            inStream11_read <= ap_const_logic_0;
        end if; 
    end process;

    len_10_fu_1649_p3 <= 
        len_8_fu_1633_p3 when (or_ln128_fu_1639_p2(0) = '1') else 
        len_9_fu_1643_p2;
    len_12_fu_677_p2 <= "1" when (present_window_8_load_1_reg_2488 = tmp_9_fu_667_p4) else "0";
    len_13_fu_1263_p3 <= 
        ap_const_lv2_2 when (len_12_reg_2569(0) = '1') else 
        ap_const_lv2_1;
    len_14_fu_1270_p3 <= 
        zext_ln128_1_fu_1250_p1 when (done_6_fu_1258_p2(0) = '1') else 
        len_13_fu_1263_p3;
    len_15_fu_1283_p2 <= std_logic_vector(unsigned(len_14_fu_1270_p3) + unsigned(ap_const_lv2_1));
    len_16_fu_1289_p3 <= 
        len_14_fu_1270_p3 when (done_7_fu_1278_p2(0) = '1') else 
        len_15_fu_1283_p2;
    len_17_fu_1306_p2 <= std_logic_vector(unsigned(zext_ln124_1_fu_1297_p1) + unsigned(ap_const_lv3_1));
    len_18_fu_1312_p3 <= 
        zext_ln124_1_fu_1297_p1 when (done_8_fu_1301_p2(0) = '1') else 
        len_17_fu_1306_p2;
    len_19_fu_1726_p2 <= std_logic_vector(unsigned(len_18_reg_2777) + unsigned(ap_const_lv3_1));
    len_1_fu_1188_p3 <= 
        ap_const_lv2_2 when (len_reg_2532(0) = '1') else 
        ap_const_lv2_1;
    len_20_fu_1731_p3 <= 
        len_18_reg_2777 when (done_9_reg_2783(0) = '1') else 
        len_19_fu_1726_p2;
    len_21_fu_1741_p2 <= std_logic_vector(unsigned(len_20_fu_1731_p3) + unsigned(ap_const_lv3_1));
    len_22_fu_1747_p3 <= 
        len_20_fu_1731_p3 when (or_ln128_5_fu_1737_p2(0) = '1') else 
        len_21_fu_1741_p2;
    len_24_fu_777_p2 <= "1" when (present_window_8_load_1_reg_2488 = tmp_11_fu_767_p4) else "0";
    len_25_fu_1338_p3 <= 
        ap_const_lv2_2 when (len_24_reg_2606(0) = '1') else 
        ap_const_lv2_1;
    len_26_fu_1345_p3 <= 
        zext_ln128_2_fu_1325_p1 when (done_11_fu_1333_p2(0) = '1') else 
        len_25_fu_1338_p3;
    len_27_fu_1358_p2 <= std_logic_vector(unsigned(len_26_fu_1345_p3) + unsigned(ap_const_lv2_1));
    len_28_fu_1364_p3 <= 
        len_26_fu_1345_p3 when (done_12_fu_1353_p2(0) = '1') else 
        len_27_fu_1358_p2;
    len_29_fu_1381_p2 <= std_logic_vector(unsigned(zext_ln124_2_fu_1372_p1) + unsigned(ap_const_lv3_1));
    len_2_fu_1195_p3 <= 
        zext_ln128_fu_1175_p1 when (done_1_fu_1183_p2(0) = '1') else 
        len_1_fu_1188_p3;
    len_30_fu_1387_p3 <= 
        zext_ln124_2_fu_1372_p1 when (done_13_fu_1376_p2(0) = '1') else 
        len_29_fu_1381_p2;
    len_31_fu_1824_p2 <= std_logic_vector(unsigned(len_30_reg_2789) + unsigned(ap_const_lv3_1));
    len_32_fu_1829_p3 <= 
        len_30_reg_2789 when (done_14_reg_2795(0) = '1') else 
        len_31_fu_1824_p2;
    len_33_fu_1839_p2 <= std_logic_vector(unsigned(len_32_fu_1829_p3) + unsigned(ap_const_lv3_1));
    len_34_fu_1845_p3 <= 
        len_32_fu_1829_p3 when (or_ln128_10_fu_1835_p2(0) = '1') else 
        len_33_fu_1839_p2;
    len_36_fu_877_p2 <= "1" when (present_window_8_load_1_reg_2488 = tmp_17_fu_867_p4) else "0";
    len_37_fu_1413_p3 <= 
        ap_const_lv2_2 when (len_36_reg_2643(0) = '1') else 
        ap_const_lv2_1;
    len_38_fu_1420_p3 <= 
        zext_ln128_3_fu_1400_p1 when (done_16_fu_1408_p2(0) = '1') else 
        len_37_fu_1413_p3;
    len_39_fu_1433_p2 <= std_logic_vector(unsigned(len_38_fu_1420_p3) + unsigned(ap_const_lv2_1));
    len_3_fu_1208_p2 <= std_logic_vector(unsigned(len_2_fu_1195_p3) + unsigned(ap_const_lv2_1));
    len_40_fu_1439_p3 <= 
        len_38_fu_1420_p3 when (done_17_fu_1428_p2(0) = '1') else 
        len_39_fu_1433_p2;
    len_41_fu_1456_p2 <= std_logic_vector(unsigned(zext_ln124_3_fu_1447_p1) + unsigned(ap_const_lv3_1));
    len_42_fu_1462_p3 <= 
        zext_ln124_3_fu_1447_p1 when (done_18_fu_1451_p2(0) = '1') else 
        len_41_fu_1456_p2;
    len_43_fu_1922_p2 <= std_logic_vector(unsigned(len_42_reg_2801) + unsigned(ap_const_lv3_1));
    len_44_fu_1927_p3 <= 
        len_42_reg_2801 when (done_19_reg_2807(0) = '1') else 
        len_43_fu_1922_p2;
    len_45_fu_1937_p2 <= std_logic_vector(unsigned(len_44_fu_1927_p3) + unsigned(ap_const_lv3_1));
    len_46_fu_1943_p3 <= 
        len_44_fu_1927_p3 when (or_ln128_15_fu_1933_p2(0) = '1') else 
        len_45_fu_1937_p2;
    len_48_fu_977_p2 <= "1" when (present_window_8_load_1_reg_2488 = tmp_23_fu_967_p4) else "0";
    len_49_fu_1488_p3 <= 
        ap_const_lv2_2 when (len_48_reg_2680(0) = '1') else 
        ap_const_lv2_1;
    len_4_fu_1214_p3 <= 
        len_2_fu_1195_p3 when (done_2_fu_1203_p2(0) = '1') else 
        len_3_fu_1208_p2;
    len_50_fu_1495_p3 <= 
        zext_ln128_4_fu_1475_p1 when (done_21_fu_1483_p2(0) = '1') else 
        len_49_fu_1488_p3;
    len_51_fu_1508_p2 <= std_logic_vector(unsigned(len_50_fu_1495_p3) + unsigned(ap_const_lv2_1));
    len_52_fu_1514_p3 <= 
        len_50_fu_1495_p3 when (done_22_fu_1503_p2(0) = '1') else 
        len_51_fu_1508_p2;
    len_53_fu_1531_p2 <= std_logic_vector(unsigned(zext_ln124_4_fu_1522_p1) + unsigned(ap_const_lv3_1));
    len_54_fu_1537_p3 <= 
        zext_ln124_4_fu_1522_p1 when (done_23_fu_1526_p2(0) = '1') else 
        len_53_fu_1531_p2;
    len_55_fu_2020_p2 <= std_logic_vector(unsigned(len_54_reg_2813) + unsigned(ap_const_lv3_1));
    len_56_fu_2025_p3 <= 
        len_54_reg_2813 when (done_24_reg_2819(0) = '1') else 
        len_55_fu_2020_p2;
    len_57_fu_2035_p2 <= std_logic_vector(unsigned(len_56_fu_2025_p3) + unsigned(ap_const_lv3_1));
    len_58_fu_2041_p3 <= 
        len_56_fu_2025_p3 when (or_ln128_20_fu_2031_p2(0) = '1') else 
        len_57_fu_2035_p2;
    len_5_fu_1231_p2 <= std_logic_vector(unsigned(zext_ln124_fu_1222_p1) + unsigned(ap_const_lv3_1));
    len_60_fu_1077_p2 <= "1" when (present_window_8_load_1_reg_2488 = tmp_29_fu_1067_p4) else "0";
    len_61_fu_1563_p3 <= 
        ap_const_lv2_2 when (len_60_reg_2717(0) = '1') else 
        ap_const_lv2_1;
    len_62_fu_1570_p3 <= 
        zext_ln128_5_fu_1550_p1 when (done_26_fu_1558_p2(0) = '1') else 
        len_61_fu_1563_p3;
    len_63_fu_1583_p2 <= std_logic_vector(unsigned(len_62_fu_1570_p3) + unsigned(ap_const_lv2_1));
    len_64_fu_1589_p3 <= 
        len_62_fu_1570_p3 when (done_27_fu_1578_p2(0) = '1') else 
        len_63_fu_1583_p2;
    len_65_fu_1606_p2 <= std_logic_vector(unsigned(zext_ln124_5_fu_1597_p1) + unsigned(ap_const_lv3_1));
    len_66_fu_1612_p3 <= 
        zext_ln124_5_fu_1597_p1 when (done_28_fu_1601_p2(0) = '1') else 
        len_65_fu_1606_p2;
    len_67_fu_2118_p2 <= std_logic_vector(unsigned(len_66_reg_2825) + unsigned(ap_const_lv3_1));
    len_68_fu_2123_p3 <= 
        len_66_reg_2825 when (done_29_reg_2831(0) = '1') else 
        len_67_fu_2118_p2;
    len_69_fu_2133_p2 <= std_logic_vector(unsigned(len_68_fu_2123_p3) + unsigned(ap_const_lv3_1));
    len_6_fu_1237_p3 <= 
        zext_ln124_fu_1222_p1 when (done_3_fu_1226_p2(0) = '1') else 
        len_5_fu_1231_p2;
    len_70_fu_2139_p3 <= 
        len_68_fu_2123_p3 when (or_ln128_25_fu_2129_p2(0) = '1') else 
        len_69_fu_2133_p2;
    len_72_fu_1715_p3 <= 
        len_10_fu_1649_p3 when (and_ln134_2_fu_1709_p2(0) = '1') else 
        ap_const_lv3_0;
    len_73_fu_1813_p3 <= 
        len_22_fu_1747_p3 when (and_ln134_5_fu_1807_p2(0) = '1') else 
        ap_const_lv3_0;
    len_74_fu_1911_p3 <= 
        len_34_fu_1845_p3 when (and_ln134_8_fu_1905_p2(0) = '1') else 
        ap_const_lv3_0;
    len_75_fu_2009_p3 <= 
        len_46_fu_1943_p3 when (and_ln134_11_fu_2003_p2(0) = '1') else 
        ap_const_lv3_0;
    len_76_fu_2107_p3 <= 
        len_58_fu_2041_p3 when (and_ln134_14_fu_2101_p2(0) = '1') else 
        ap_const_lv3_0;
    len_77_fu_2205_p3 <= 
        len_70_fu_2139_p3 when (and_ln134_17_fu_2199_p2(0) = '1') else 
        ap_const_lv3_0;
    len_7_fu_1628_p2 <= std_logic_vector(unsigned(len_6_reg_2765) + unsigned(ap_const_lv3_1));
    len_8_fu_1633_p3 <= 
        len_6_reg_2765 when (done_4_reg_2771(0) = '1') else 
        len_7_fu_1628_p2;
    len_9_fu_1643_p2 <= std_logic_vector(unsigned(len_8_fu_1633_p3) + unsigned(ap_const_lv3_1));
    len_fu_577_p2 <= "1" when (present_window_8_load_1_reg_2488 = trunc_ln714_fu_573_p1) else "0";
    match_length_10_fu_2304_p3 <= 
        len_76_reg_2887_pp0_iter5_reg when (icmp_ln142_4_fu_2300_p2(0) = '1') else 
        match_length_8_reg_2914;
    match_length_12_fu_2348_p3 <= 
        len_77_reg_2898_pp0_iter5_reg when (icmp_ln142_5_fu_2310_p2(0) = '1') else 
        match_length_10_fu_2304_p3;
    match_length_4_fu_2222_p3 <= 
        len_73_reg_2854 when (icmp_ln142_1_fu_2218_p2(0) = '1') else 
        len_72_reg_2842;
    match_length_6_fu_2233_p3 <= 
        len_74_reg_2865 when (icmp_ln142_2_fu_2228_p2(0) = '1') else 
        match_length_4_fu_2222_p3;
    match_length_8_fu_2245_p3 <= 
        len_75_reg_2876 when (icmp_ln142_3_fu_2240_p2(0) = '1') else 
        match_length_6_fu_2233_p3;
    or_ln128_10_fu_1835_p2 <= (icmp_ln128_16_reg_2633_pp0_iter3_reg or done_14_reg_2795);
    or_ln128_15_fu_1933_p2 <= (icmp_ln128_22_reg_2670_pp0_iter3_reg or done_19_reg_2807);
    or_ln128_20_fu_2031_p2 <= (icmp_ln128_28_reg_2707_pp0_iter3_reg or done_24_reg_2819);
    or_ln128_25_fu_2129_p2 <= (icmp_ln128_34_reg_2744_pp0_iter3_reg or done_29_reg_2831);
    or_ln128_5_fu_1737_p2 <= (icmp_ln128_10_reg_2596_pp0_iter3_reg or done_9_reg_2783);
    or_ln128_fu_1639_p2 <= (icmp_ln128_4_reg_2559_pp0_iter3_reg or done_4_reg_2771);
    or_ln142_1_fu_2355_p2 <= (icmp_ln142_3_reg_2909_pp0_iter6_reg or icmp_ln142_2_reg_2904_pp0_iter6_reg);
    or_ln142_2_fu_2272_p2 <= (icmp_ln142_fu_2213_p2 or icmp_ln142_1_fu_2218_p2);
    or_ln142_3_fu_2359_p2 <= (or_ln142_reg_2930 or or_ln142_1_fu_2355_p2);
    or_ln142_fu_2315_p2 <= (icmp_ln142_5_fu_2310_p2 or icmp_ln142_4_fu_2300_p2);
    present_window_5_out <= present_window_10_reg_2464_pp0_iter5_reg;

    present_window_5_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln87_reg_2436_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln87_reg_2436_pp0_iter5_reg = ap_const_lv1_0))) then 
            present_window_5_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_6_out <= present_window_11_reg_2452_pp0_iter5_reg;

    present_window_6_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln87_reg_2436_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln87_reg_2436_pp0_iter5_reg = ap_const_lv1_0))) then 
            present_window_6_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_7_out <= present_window_12_reg_2440_pp0_iter5_reg;

    present_window_7_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln87_reg_2436_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln87_reg_2436_pp0_iter5_reg = ap_const_lv1_0))) then 
            present_window_7_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_8_out <= present_window_8_fu_280;

    present_window_8_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln87_reg_2436_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln87_reg_2436_pp0_iter5_reg = ap_const_lv1_0))) then 
            present_window_8_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_9_out <= present_window_13_reg_2476_pp0_iter5_reg;

    present_window_9_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln87_reg_2436_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln87_reg_2436_pp0_iter5_reg = ap_const_lv1_0))) then 
            present_window_9_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln142_1_fu_2327_p3 <= 
        trunc_ln142_2_fu_2321_p1 when (icmp_ln142_5_fu_2310_p2(0) = '1') else 
        trunc_ln142_3_fu_2324_p1;
    select_ln142_2_fu_2284_p3 <= 
        trunc_ln142_4_fu_2278_p1 when (icmp_ln142_3_fu_2240_p2(0) = '1') else 
        trunc_ln142_5_fu_2281_p1;
    select_ln142_3_fu_2335_p3 <= 
        select_ln142_1_fu_2327_p3 when (or_ln142_fu_2315_p2(0) = '1') else 
        select_ln142_2_reg_2920;
    select_ln142_4_fu_2292_p3 <= 
        add_ln142_fu_2266_p2 when (or_ln142_2_fu_2272_p2(0) = '1') else 
        ap_const_lv16_0;
    select_ln142_5_fu_2364_p3 <= 
        add_ln142_1_reg_2935 when (or_ln142_3_fu_2359_p2(0) = '1') else 
        select_ln142_4_reg_2925_pp0_iter6_reg;
    select_ln142_fu_2258_p3 <= 
        trunc_ln142_fu_2252_p1 when (icmp_ln142_1_fu_2218_p2(0) = '1') else 
        trunc_ln142_1_fu_2255_p1;
    shl_ln104_1_fu_474_p3 <= (present_window_7_fu_284 & ap_const_lv3_0);
    shl_ln104_2_fu_482_p3 <= (present_window_6_fu_288 & ap_const_lv2_0);
    shl_ln_fu_466_p3 <= (present_window_8_fu_280 & ap_const_lv4_0);
    sub_ln134_1_fu_1768_p2 <= std_logic_vector(unsigned(currIdx_reg_2749) - unsigned(zext_ln126_1_fu_1723_p1));
    sub_ln134_2_fu_1866_p2 <= std_logic_vector(unsigned(currIdx_reg_2749) - unsigned(zext_ln126_2_fu_1821_p1));
    sub_ln134_3_fu_1964_p2 <= std_logic_vector(unsigned(currIdx_reg_2749) - unsigned(zext_ln126_3_fu_1919_p1));
    sub_ln134_4_fu_2062_p2 <= std_logic_vector(unsigned(currIdx_reg_2749) - unsigned(zext_ln126_4_fu_2017_p1));
    sub_ln134_5_fu_2160_p2 <= std_logic_vector(unsigned(currIdx_reg_2749) - unsigned(zext_ln126_5_fu_2115_p1));
    sub_ln134_fu_1670_p2 <= std_logic_vector(unsigned(currIdx_reg_2749) - unsigned(zext_ln126_fu_1625_p1));
    tmp_10_fu_742_p4 <= dict_V_q1(119 downto 112);
    tmp_11_fu_767_p4 <= dict_V_q1(151 downto 144);
    tmp_12_fu_782_p4 <= dict_V_q1(159 downto 152);
    tmp_13_fu_797_p4 <= dict_V_q1(167 downto 160);
    tmp_14_fu_812_p4 <= dict_V_q1(175 downto 168);
    tmp_15_fu_827_p4 <= dict_V_q1(183 downto 176);
    tmp_16_fu_842_p4 <= dict_V_q1(191 downto 184);
    tmp_17_fu_867_p4 <= dict_V_q1(223 downto 216);
    tmp_18_fu_882_p4 <= dict_V_q1(231 downto 224);
    tmp_19_fu_897_p4 <= dict_V_q1(239 downto 232);
    tmp_1_fu_727_p4 <= dict_V_q1(111 downto 104);
    tmp_20_fu_912_p4 <= dict_V_q1(247 downto 240);
    tmp_21_fu_927_p4 <= dict_V_q1(255 downto 248);
    tmp_22_fu_942_p4 <= dict_V_q1(263 downto 256);
    tmp_23_fu_967_p4 <= dict_V_q1(295 downto 288);
    tmp_24_fu_982_p4 <= dict_V_q1(303 downto 296);
    tmp_25_fu_997_p4 <= dict_V_q1(311 downto 304);
    tmp_26_fu_1012_p4 <= dict_V_q1(319 downto 312);
    tmp_27_fu_1027_p4 <= dict_V_q1(327 downto 320);
    tmp_28_fu_1042_p4 <= dict_V_q1(335 downto 328);
    tmp_29_fu_1067_p4 <= dict_V_q1(367 downto 360);
    tmp_2_fu_582_p4 <= dict_V_q1(15 downto 8);
    tmp_30_fu_1082_p4 <= dict_V_q1(375 downto 368);
    tmp_31_fu_1097_p4 <= dict_V_q1(383 downto 376);
    tmp_32_fu_1112_p4 <= dict_V_q1(391 downto 384);
    tmp_33_fu_1127_p4 <= dict_V_q1(399 downto 392);
    tmp_34_fu_1142_p4 <= dict_V_q1(407 downto 400);
    tmp_36_fu_1675_p4 <= sub_ln134_fu_1670_p2(31 downto 16);
    tmp_37_fu_1755_p3 <= len_22_fu_1747_p3(2 downto 2);
    tmp_38_fu_1773_p4 <= sub_ln134_1_fu_1768_p2(31 downto 16);
    tmp_39_fu_1853_p3 <= len_34_fu_1845_p3(2 downto 2);
    tmp_3_fu_597_p4 <= dict_V_q1(23 downto 16);
    tmp_40_fu_1871_p4 <= sub_ln134_2_fu_1866_p2(31 downto 16);
    tmp_41_fu_1951_p3 <= len_46_fu_1943_p3(2 downto 2);
    tmp_42_fu_1969_p4 <= sub_ln134_3_fu_1964_p2(31 downto 16);
    tmp_43_fu_2049_p3 <= len_58_fu_2041_p3(2 downto 2);
    tmp_44_fu_2067_p4 <= sub_ln134_4_fu_2062_p2(31 downto 16);
    tmp_45_fu_2147_p3 <= len_70_fu_2139_p3(2 downto 2);
    tmp_46_fu_2165_p4 <= sub_ln134_5_fu_2160_p2(31 downto 16);
    tmp_4_fu_612_p4 <= dict_V_q1(31 downto 24);
    tmp_5_fu_627_p4 <= dict_V_q1(39 downto 32);
    tmp_6_fu_642_p4 <= dict_V_q1(47 downto 40);
    tmp_7_fu_697_p4 <= dict_V_q1(95 downto 88);
    tmp_8_fu_712_p4 <= dict_V_q1(103 downto 96);
    tmp_9_fu_667_p4 <= dict_V_q1(79 downto 72);
    tmp_fu_1657_p3 <= len_10_fu_1649_p3(2 downto 2);
    tmp_s_fu_682_p4 <= dict_V_q1(87 downto 80);
    trunc_ln142_1_fu_2255_p1 <= sub_ln134_reg_2837(16 - 1 downto 0);
    trunc_ln142_2_fu_2321_p1 <= sub_ln134_5_reg_2893_pp0_iter5_reg(16 - 1 downto 0);
    trunc_ln142_3_fu_2324_p1 <= sub_ln134_4_reg_2882_pp0_iter5_reg(16 - 1 downto 0);
    trunc_ln142_4_fu_2278_p1 <= sub_ln134_3_reg_2871(16 - 1 downto 0);
    trunc_ln142_5_fu_2281_p1 <= sub_ln134_2_reg_2860(16 - 1 downto 0);
    trunc_ln142_fu_2252_p1 <= sub_ln134_1_reg_2849(16 - 1 downto 0);
    trunc_ln1715_fu_553_p1 <= dict_V_q1(360 - 1 downto 0);
    trunc_ln714_fu_573_p1 <= dict_V_q1(8 - 1 downto 0);
    trunc_ln90_fu_550_p1 <= i_reg_2430_pp0_iter1_reg(24 - 1 downto 0);
    xor_ln104_1_fu_504_p2 <= (zext_ln104_1_fu_500_p1 xor shl_ln104_1_fu_474_p3);
    xor_ln104_fu_494_p2 <= (zext_ln104_fu_490_p1 xor shl_ln104_2_fu_482_p3);
    zext_ln104_1_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln104_fu_494_p2),11));
    zext_ln104_2_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln104_1_fu_504_p2),12));
    zext_ln104_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(present_window_5_fu_292),10));
    zext_ln108_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hash_fu_514_p2),64));
    zext_ln120_fu_2370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(match_length_12_reg_2940),8));
    zext_ln124_1_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_16_fu_1289_p3),3));
    zext_ln124_2_fu_1372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_28_fu_1364_p3),3));
    zext_ln124_3_fu_1447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_40_fu_1439_p3),3));
    zext_ln124_4_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_52_fu_1514_p3),3));
    zext_ln124_5_fu_1597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_64_fu_1589_p3),3));
    zext_ln124_fu_1222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_4_fu_1214_p3),3));
    zext_ln126_1_fu_1723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_1_reg_2564_pp0_iter3_reg),32));
    zext_ln126_2_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_2_reg_2601_pp0_iter3_reg),32));
    zext_ln126_3_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_3_reg_2638_pp0_iter3_reg),32));
    zext_ln126_4_fu_2017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_4_reg_2675_pp0_iter3_reg),32));
    zext_ln126_5_fu_2115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_5_reg_2712_pp0_iter3_reg),32));
    zext_ln126_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_reg_2527_pp0_iter3_reg),32));
    zext_ln128_1_fu_1250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_12_reg_2569),2));
    zext_ln128_2_fu_1325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_24_reg_2606),2));
    zext_ln128_3_fu_1400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_36_reg_2643),2));
    zext_ln128_4_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_48_reg_2680),2));
    zext_ln128_5_fu_1550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_60_reg_2717),2));
    zext_ln128_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_reg_2532),2));
end behav;
