0.6
2019.2
Nov  6 2019
21:57:16
C:/devWorks/FPGA/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd,1588880372,vhdl,,,,\design_1_clk_wiz_0_0__design_1_clk_wiz_0_0_clk_wiz\;design_1;design_1_clk_wiz_0_0;design_1_vhdl_74hc595_matrix_0_2;design_1_vhdl_74hc595_matrix_0_2_vhdl_74hc595_matrix;design_1_vhdlnoclk_0_0;design_1_vhdlnoclk_0_0_vhdlnoclk;design_1_wrapper,,,,,,,,
C:/devWorks/FPGA/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/synth/func/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
