#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 18 00:33:37 2023
# Process ID: 8900
# Current directory: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31708 C:\Users\SITHUM JEEVANTHA\Desktop\VIVADO\lab 3\lab 3.xpr
# Log file: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/vivado.log
# Journal file: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd} w ]
add_files {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FA [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
synth_design -rtl -name rtl_1
open_run synth_1 -name synth_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse {{C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc}}
launch_simulation
source FA.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_design rtl_1
refresh_design
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
file mkdir {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new}
close [ open {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd} w ]
add_files -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd}}
remove_files  -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_HA.vhd} w ]
add_files -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_HA.vhd}}
update_compile_order -fileset sim_1
close_sim
launch_simulation
source FA.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_FA.vhd} w ]
add_files -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_FA.vhd}}
update_compile_order -fileset sim_1
close_sim
launch_simulation
source FA.tcl
update_compile_order -fileset sim_1
launch_simulation
