# Reading F:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {run_behav_compile.tcl}
# ** Error: (vlib-35) Failed to create directory "work".
# 
# File exists. (errno = EEXIST)
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet usim F:/modeltech64_10.4/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet adc F:/modeltech64_10.4/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet ddrc F:/modeltech64_10.4/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet ddrphy F:/modeltech64_10.4/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet hsst_e2 F:/modeltech64_10.4/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet iolhr_dft F:/modeltech64_10.4/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet ipal_e1 F:/modeltech64_10.4/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet pciegen2 F:/modeltech64_10.4/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:50:19 on Oct 18,2022
# vlog -reportprogress 300 C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v -work work 
# -- Compiling module ram_wr
# 
# Top level modules:
# 	ram_wr
# End time: 13:50:19 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:50:19 on Oct 18,2022
# vlog -reportprogress 300 C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v -work work 
# -- Compiling module ram_rd
# 
# Top level modules:
# 	ram_rd
# End time: 13:50:19 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:50:20 on Oct 18,2022
# vlog -reportprogress 300 C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v -work work 
# -- Compiling module ip_2port_ram
# 
# Top level modules:
# 	ip_2port_ram
# End time: 13:50:20 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:50:20 on Oct 18,2022
# vlog -reportprogress 300 C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v -work work 
# -- Compiling module ipml_sdpram_v1_6_ram_2port
# 
# Top level modules:
# 	ipml_sdpram_v1_6_ram_2port
# End time: 13:50:20 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:50:20 on Oct 18,2022
# vlog -reportprogress 300 C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v -work work 
# -- Compiling module ram_2port
# 
# Top level modules:
# 	ram_2port
# End time: 13:50:20 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:50:20 on Oct 18,2022
# vlog -reportprogress 300 C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v -work work 
# -- Compiling module pll_clk
# 
# Top level modules:
# 	pll_clk
# End time: 13:50:20 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:50:20 on Oct 18,2022
# vlog -reportprogress 300 C:/Users/ch/Desktop/2022.1/ip_2port_ram/sim/tb/ip_2port_ram_tb.v -work work 
# -- Compiling module ip_2port_ram_tb
# 
# Top level modules:
# 	ip_2port_ram_tb
# End time: 13:50:20 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# do {run_behav_simulate.tcl}
# vsim -gui -do "do {run_behav_compile.tcl};do {run_behav_simulate.tcl}" -l run_behav_simulate.log 
# Start time: 13:50:20 on Oct 18,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/sim/behav/work.ip_2port_ram_tb
# Loading work.ip_2port_ram_tb
# Loading usim.GTP_GRS
# Refreshing C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/sim/behav/work.ip_2port_ram
# Loading work.ip_2port_ram
# Refreshing C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/sim/behav/work.pll_clk
# Loading work.pll_clk
# Loading usim.GTP_PLL_E1
# Refreshing C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/sim/behav/work.ram_wr
# Loading work.ram_wr
# Refreshing C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/sim/behav/work.ram_2port
# Loading work.ram_2port
# Refreshing C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/sim/behav/work.ipml_sdpram_v1_6_ram_2port
# Loading work.ipml_sdpram_v1_6_ram_2port
# Refreshing C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/sim/behav/work.ram_rd
# Loading work.ram_rd
# Loading usim.GTP_DRM9K
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20
# Can't move the Now cursor.
# Break key hit
# Break in Module GTP_PLL_E1 at E:/PDS_2022.1/Pango/PDS_2022.1/arch/vendor/pango/verilog/simulation/GTP_PLL_E1.v line 723
# End time: 13:51:31 on Oct 18,2022, Elapsed time: 0:01:11
# Errors: 1, Warnings: 1
