

================================================================
== Vivado HLS Report for 'wrapped_mmult_hw'
================================================================
* Date:           Sun Feb  7 17:35:30 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        matriz_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  364|  364|  272|  272| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: dato_V (33)  [1/1] 0.00ns
.preheader117.preheader:16  %dato_V = alloca [4 x i32], align 4

ST_1: X_MAT_0 (34)  [1/1] 0.00ns  loc: mmult_accel.cpp:70
.preheader117.preheader:17  %X_MAT_0 = alloca [8 x float], align 4

ST_1: X_OUT_0 (35)  [1/1] 0.00ns  loc: mmult_accel.cpp:71
.preheader117.preheader:18  %X_OUT_0 = alloca [3 x float], align 4


 <State 2>: 0.00ns
ST_2: StgValue_14 (39)  [2/2] 0.00ns  loc: mmult_accel.cpp:76
.preheader117.preheader:22  call fastcc void @read_data(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [4 x i32]* %dato_V)


 <State 3>: 0.00ns
ST_3: StgValue_15 (39)  [1/2] 0.00ns  loc: mmult_accel.cpp:76
.preheader117.preheader:22  call fastcc void @read_data(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [4 x i32]* %dato_V)


 <State 4>: 0.00ns
ST_4: StgValue_16 (40)  [2/2] 0.00ns
.preheader117.preheader:23  call fastcc void @Block_.preheader117.([4 x i32]* %dato_V, [8 x float]* %X_MAT_0)


 <State 5>: 0.00ns
ST_5: StgValue_17 (40)  [1/2] 0.00ns
.preheader117.preheader:23  call fastcc void @Block_.preheader117.([4 x i32]* %dato_V, [8 x float]* %X_MAT_0)


 <State 6>: 0.00ns
ST_6: StgValue_18 (41)  [2/2] 0.00ns
.preheader117.preheader:24  call fastcc void @Loop_L1_proc([3 x float]* %X_OUT_0, [8 x float]* %X_MAT_0)


 <State 7>: 0.00ns
ST_7: StgValue_19 (41)  [1/2] 0.00ns
.preheader117.preheader:24  call fastcc void @Loop_L1_proc([3 x float]* %X_OUT_0, [8 x float]* %X_MAT_0)


 <State 8>: 0.00ns
ST_8: StgValue_20 (42)  [2/2] 0.00ns
.preheader117.preheader:25  call fastcc void @Loop_3_proc([3 x float]* %X_OUT_0, i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V)


 <State 9>: 0.00ns
ST_9: StgValue_21 (42)  [1/2] 0.00ns
.preheader117.preheader:25  call fastcc void @Loop_3_proc([3 x float]* %X_OUT_0, i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V)


 <State 10>: 0.00ns
ST_10: StgValue_22 (17)  [1/1] 0.00ns  loc: mmult_accel.cpp:54
.preheader117.preheader:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_10: StgValue_23 (18)  [1/1] 0.00ns
.preheader117.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_data_V), !map !94

ST_10: StgValue_24 (19)  [1/1] 0.00ns
.preheader117.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_keep_V), !map !100

ST_10: StgValue_25 (20)  [1/1] 0.00ns
.preheader117.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_strb_V), !map !104

ST_10: StgValue_26 (21)  [1/1] 0.00ns
.preheader117.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_user_V), !map !108

ST_10: StgValue_27 (22)  [1/1] 0.00ns
.preheader117.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last_V), !map !112

ST_10: StgValue_28 (23)  [1/1] 0.00ns
.preheader117.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_id_V), !map !116

ST_10: StgValue_29 (24)  [1/1] 0.00ns
.preheader117.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_dest_V), !map !120

ST_10: StgValue_30 (25)  [1/1] 0.00ns
.preheader117.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_data_V), !map !124

ST_10: StgValue_31 (26)  [1/1] 0.00ns
.preheader117.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_keep_V), !map !130

ST_10: StgValue_32 (27)  [1/1] 0.00ns
.preheader117.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_strb_V), !map !134

ST_10: StgValue_33 (28)  [1/1] 0.00ns
.preheader117.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_user_V), !map !138

ST_10: StgValue_34 (29)  [1/1] 0.00ns
.preheader117.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !142

ST_10: StgValue_35 (30)  [1/1] 0.00ns
.preheader117.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_id_V), !map !146

ST_10: StgValue_36 (31)  [1/1] 0.00ns
.preheader117.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_dest_V), !map !150

ST_10: StgValue_37 (32)  [1/1] 0.00ns
.preheader117.preheader:15  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @wrapped_mmult_hw_str) nounwind

ST_10: StgValue_38 (36)  [1/1] 0.00ns  loc: mmult_accel.cpp:55
.preheader117.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_10: StgValue_39 (37)  [1/1] 0.00ns
.preheader117.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_10: StgValue_40 (38)  [1/1] 0.00ns
.preheader117.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_10: StgValue_41 (43)  [1/1] 0.00ns  loc: mmult_accel.cpp:151
.preheader117.preheader:26  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
