Source Block: hdl/library/axi_ad9361/axi_ad9361_tdd.v@216:227@HdlStmAssign

  assign  tdd_rx_valid_i0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_i0 & tdd_rx_rf_en) : rx_valid_i0;
  assign  tdd_rx_valid_q0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_q0 & tdd_rx_rf_en) : rx_valid_q0;
  assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_i1 & tdd_rx_rf_en) : rx_valid_i1;
  assign  tdd_rx_valid_q1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_q1 & tdd_rx_rf_en) : rx_valid_q1;

  // assign  tdd_enable = tdd_enable_s;


Diff Content:
- 221   assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
+ 221   assign  tdd_rx_valid_i1 = ((tdd_enable_synced_s & tdd_gated_rx_dmapath_s) == 1'b1) ?

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@214:225
  assign  tdd_tx_valid_q1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?
                                    (tx_valid_q1 & tdd_tx_dp_en_s) : tx_valid_q1;

  assign  tdd_rx_valid_i0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_i0 & tdd_rx_rf_en) : rx_valid_i0;
  assign  tdd_rx_valid_q0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_q0 & tdd_rx_rf_en) : rx_valid_q0;
  assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_i1 & tdd_rx_rf_en) : rx_valid_i1;
  assign  tdd_rx_valid_q1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_q1 & tdd_rx_rf_en) : rx_valid_q1;


Clone Blocks 2:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@205:216

  // tx/rx data flow control

  assign  tdd_tx_valid_i0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?
                                    (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;
  assign  tdd_tx_valid_q0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?
                                    (tx_valid_q0 & tdd_tx_dp_en_s) : tx_valid_q0;
  assign  tdd_tx_valid_i1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?
                                    (tx_valid_i1 & tdd_tx_dp_en_s) : tx_valid_i1;
  assign  tdd_tx_valid_q1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?
                                    (tx_valid_q1 & tdd_tx_dp_en_s) : tx_valid_q1;


Clone Blocks 3:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@218:229
                                    (rx_valid_i0 & tdd_rx_rf_en) : rx_valid_i0;
  assign  tdd_rx_valid_q0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_q0 & tdd_rx_rf_en) : rx_valid_q0;
  assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_i1 & tdd_rx_rf_en) : rx_valid_i1;
  assign  tdd_rx_valid_q1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?
                                    (rx_valid_q1 & tdd_rx_rf_en) : rx_valid_q1;

  // assign  tdd_enable = tdd_enable_s;

  assign tdd_sync_t = tdd_terminal_type_s;


