# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/instruction_decoder_tests/instruction_decoder_tests.mdo}
# Loading project instruction_decoder_tests
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 18:53:44 on Aug 29,2023
# vlog -reportprogress 300 -sv -mfcu "+incdir+C:/Users/Duncan/git/ForthCPU" "+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source" -work work C:/Users/Duncan/git/ForthCPU/instruction_decode.v C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v C:/Users/Duncan/git/ForthCPU/register.v C:/Users/Duncan/git/ForthCPU/register_testbench.v C:/Users/Duncan/git/ForthCPU/register_file.v C:/Users/Duncan/git/ForthCPU/register_file_testbench.v C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v C:/Users/Duncan/git/ForthCPU/scratch.v 
# -- Compiling module instruction_decode
# -- Compiling module instruction_decoder_testbench
# -- Compiling module data_sources
# -- Compiling module registers
# -- Compiling module regs_testbench
# -- Compiling module multiplier
# -- Compiling module alu
# -- Compiling module testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regs_testbench
# ** Warning: C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v(3): (vlog-2275) Existing module 'regs_testbench' will be overwritten.
# 
# Top level modules:
# 	instruction_decoder_testbench
# 	regs_testbench
# 	multiplier
# 	testbench
# 	register_testbench
# 	register_file_testbench
# End time: 18:53:44 on Aug 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -L work -L pmi_work -L ovi_machxo3l instruction_decoder_testbench 
# Start time: 18:53:44 on Aug 29,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.instruction_decoder_testbench
# Loading work.instruction_decode
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'isd_inst'.  Expected 31, found 21.
#    Time: 0 ns  Iteration: 0  Instance: /instruction_decoder_testbench/isd_inst File: C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v Line: 32
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'GPF'.
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'SYSF'.
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'INCF'.
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'LDSF'.
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'MODEF'.
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'SKIPF'.
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'CCF'.
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'JPF'.
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'ALUF'.
# ** Warning: (vsim-3722) C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(32): [TFMPC] - Missing connection for port 'ARGF'.
# .main_pane.wave.interior.cs.body.pw.wf
