
all:
	vsim -c -evcddump -do compile.tcl

clean:
	rm -rf design_library test_library start_time.txt modelsim.ini set work transcript
