vio_sub.v,verilog,xil_defaultlib,../../../../Lab2_FAHW_Att2.srcs/sources_1/ip/vio_sub/sim/vio_sub.v,incdir="../../../../Lab2_FAHW_Att2.srcs/sources_1/ip/vio_sub/hdl/verilog"incdir="../../../../Lab2_FAHW_Att2.srcs/sources_1/ip/vio_sub/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
