\hypertarget{union_p_o_r_t___c_t_r_l___type}{}\doxysection{PORT\+\_\+\+CTRL\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___c_t_r_l___type}\index{PORT\_CTRL\_Type@{PORT\_CTRL\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___c_t_r_l___type_a1d018701707e4a73edfca99cf8f58d0f}{SAMPLING}}:32\\
\} \mbox{\hyperlink{union_p_o_r_t___c_t_r_l___type_a0aebf0f5172ed854792ac268a49490a2}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___c_t_r_l___type_aefe323a8f7ffa181d390537e921714f8}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___c_t_r_l___type_a0aebf0f5172ed854792ac268a49490a2}\label{union_p_o_r_t___c_t_r_l___type_a0aebf0f5172ed854792ac268a49490a2}} 
\index{PORT\_CTRL\_Type@{PORT\_CTRL\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_CTRL\_Type@{PORT\_CTRL\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+CTRL\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___c_t_r_l___type_aefe323a8f7ffa181d390537e921714f8}\label{union_p_o_r_t___c_t_r_l___type_aefe323a8f7ffa181d390537e921714f8}} 
\index{PORT\_CTRL\_Type@{PORT\_CTRL\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_CTRL\_Type@{PORT\_CTRL\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+CTRL\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___c_t_r_l___type_a1d018701707e4a73edfca99cf8f58d0f}\label{union_p_o_r_t___c_t_r_l___type_a1d018701707e4a73edfca99cf8f58d0f}} 
\index{PORT\_CTRL\_Type@{PORT\_CTRL\_Type}!SAMPLING@{SAMPLING}}
\index{SAMPLING@{SAMPLING}!PORT\_CTRL\_Type@{PORT\_CTRL\_Type}}
\doxysubsubsection{\texorpdfstring{SAMPLING}{SAMPLING}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+CTRL\+\_\+\+Type\+::\+SAMPLING}

bit\+: 0..31 Input Sampling Mode ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
