# Verilog Projects â€“ Samir Palnitkar Book Exercises

This repository contains Verilog HDL exercises based on the book:

ğŸ“˜ **"Verilog HDL: A Guide to Digital Design and Synthesis" by Samir Palnitkar**

---

## ğŸ§¾ Overview

This is a personal initiative to strengthen my Verilog fundamentals through practical implementation. Each exercise is simulated to reinforce concepts from the book.

---

## ğŸ—‚ï¸ Structure

Exercises are organized chapter-wise. Each folder will contain Verilog code, and where needed, testbenches or notes. More structured content and projects will be added as I progress.

---

## ğŸ§ª Simulation

- Simulations are performed using **[EDA Playground](https://edaplayground.com/)**.
- Links to simulations may be included as comments in the code.

---

## ğŸ¯ Objectives

- Build a strong Verilog and digital design foundation  
- Prepare for embedded/VLSI roles and interviews  
- Create a clean and public learning archive

---

## ğŸ‘¤ Author

**Aman Saxena**  
B.Tech ECE â€“ BIET Jhansi  
Aspiring Embedded Systems & Digital Design Engineer

---

## ğŸš€ Roadmap

- Add new exercises with better organization  
- Include testbenches and waveform validation  
- Upload mini-projects (FSMs, counters, etc.)  
- Share learnings through notes and examples

---

Thanks for visiting! Feel free to explore or contribute.
