INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Data/Work/adder_tb_vivado/xapp/vcs_project/src/verilog/spectrum_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spectrum_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Data/Work/adder_tb_vivado/xapp/vcs_project/spectrum_vv/spectrum_vv.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
