# Reading pref.tcl
# do {D:/Vytenis Krisciunas/Architektura/dsad/dsad.mdo}
# Loading project dsad
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:47:44 on Sep 22,2022
# vcom -reportprogress 300 -work work D:/Vytenis Krisciunas/Architektura/Reikalingi failai n. adresacijai/N_flg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FLG
# -- Compiling architecture rtl of FLG
# End time: 11:47:44 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:47:44 on Sep 22,2022
# vcom -reportprogress 300 -work work D:/Vytenis Krisciunas/Architektura/Reikalingi failai n. adresacijai/N_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity REG
# -- Compiling architecture rtl of REG
# End time: 11:47:44 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:47:44 on Sep 22,2022
# vcom -reportprogress 300 -work work D:/Vytenis Krisciunas/Architektura/Reikalingi failai n. adresacijai/N_cnt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CNT
# -- Compiling architecture rtl of CNT
# End time: 11:47:44 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:47:44 on Sep 22,2022
# vcom -reportprogress 300 -work work D:/Vytenis Krisciunas/Architektura/Reikalingi failai n. adresacijai/N_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ROM
# -- Compiling architecture rtl of ROM
# End time: 11:47:44 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:47:44 on Sep 22,2022
# vcom -reportprogress 300 -work work D:/Vytenis Krisciunas/Architektura/Reikalingi failai n. adresacijai/N_alu_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_s
# -- Compiling architecture rtl of ALU_s
# End time: 11:47:44 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:47:44 on Sep 22,2022
# vcom -reportprogress 300 -work work D:/Vytenis Krisciunas/Architektura/Reikalingi failai n. adresacijai/N_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX
# -- Compiling architecture rtl of MUX
# End time: 11:47:44 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:47:44 on Sep 22,2022
# vcom -reportprogress 300 -work work D:/Vytenis Krisciunas/Architektura/Reikalingi failai n. adresacijai/N_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CTRL
# -- Compiling architecture rtl of CTRL
# End time: 11:47:44 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:47:44 on Sep 22,2022
# vcom -reportprogress 300 -work work D:/Vytenis Krisciunas/Architektura/Reikalingi failai n. adresacijai/N_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture struct of top
# End time: 11:47:45 on Sep 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_xp2 TOP 
# Start time: 11:47:45 on Sep 22,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(struct)
# Loading work.ctrl(rtl)
# Loading work.mux(rtl)
# Loading work.alu_s(rtl)
# Loading work.rom(rtl)
# Loading work.cnt(rtl)
# Loading work.reg(rtl)
# Loading work.flg(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: Neteisinga ALU komanda
#    Time: 0 ps  Iteration: 0  Instance: /top/ALU1
# ** Warning: Neteisinga ALU komanda
#    Time: 0 ps  Iteration: 1  Instance: /top/ALU1
add wave -position end  sim:/top/CTRL1/N_ADDR
add wave -position end  sim:/top/CTRL1/C_ADDR
add wave -position end  sim:/top/CTRL1/LS
add wave -position end  sim:/top/CNT1/CNT_A
restart -f

force -freeze sim:/top/RST 1 0, 0 {2 ps}
force -freeze sim:/top/CLK 0 0, 1 {5 ps} -r 10

force -freeze sim:/top/Din 0000000000001011 0
force -freeze sim:/top/Din 0000000000000011 20
force -freeze sim:/top/Din 1111111111111101 30 
force -freeze sim:/top/Din 1111111111111111 50
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/ROM1
# ** Warning: Neteisinga ALU komanda
#    Time: 0 ps  Iteration: 0  Instance: /top/ALU1
# Compile of N_flg.vhd was successful.
# Compile of N_reg.vhd was successful.
# Compile of N_cnt.vhd was successful.
# Compile of N_rom.vhd was successful.
# Compile of N_alu_s.vhd was successful.
# Compile of N_mux.vhd was successful.
# Compile of N_ctrl.vhd was successful.
# Compile of N_top.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart -f

force -freeze sim:/top/RST 1 0, 0 {2 ps}
force -freeze sim:/top/CLK 0 0, 1 {5 ps} -r 10

force -freeze sim:/top/Din 0000000000001011 0
force -freeze sim:/top/Din 0000000000000011 20
force -freeze sim:/top/Din 1111111111111101 30 
force -freeze sim:/top/Din 1111111111111111 50
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top(struct)
# Loading work.ctrl(rtl)
# Loading work.mux(rtl)
# Loading work.alu_s(rtl)
# Loading work.rom(rtl)
# Loading work.cnt(rtl)
# Loading work.reg(rtl)
# Loading work.flg(rtl)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/ROM1
# ** Warning: Neteisinga ALU komanda
#    Time: 0 ps  Iteration: 0  Instance: /top/ALU1
# End time: 12:26:34 on Sep 22,2022, Elapsed time: 0:38:49
# Errors: 0, Warnings: 3
