// Seed: 3173041970
module module_0 ();
  logic id_1;
  wire [-1 : -1] id_2, id_3, id_4, id_5, id_6, id_7, id_8;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    output wand  id_2,
    inout  wor   id_3,
    output tri1  id_4,
    input  tri0  id_5,
    output logic id_6,
    output tri1  id_7,
    output logic id_8
);
  initial begin : LABEL_0
    if (1'b0 - 1) begin : LABEL_1
      if (1) id_6 <= id_5;
    end else id_8 <= id_0;
  end
  module_0 modCall_1 ();
endmodule
