==20398== Cachegrind, a cache and branch-prediction profiler
==20398== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20398== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20398== Command: ./srr-large
==20398== 
--20398-- warning: L3 cache found, using its data for the LL simulation.
--20398-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20398-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20398== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20398== (see section Limitations in user manual)
==20398== NOTE: further instances of this message will not be shown
==20398== 
==20398== I   refs:      919,217,731,559
==20398== I1  misses:        793,168,774
==20398== LLi misses:              1,944
==20398== I1  miss rate:            0.09%
==20398== LLi miss rate:            0.00%
==20398== 
==20398== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20398== D1  misses:     40,629,641,243  ( 37,051,018,713 rd   +   3,578,622,530 wr)
==20398== LLd misses:            765,996  (        218,459 rd   +         547,537 wr)
==20398== D1  miss rate:            11.4% (           15.4%     +             3.1%  )
==20398== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20398== 
==20398== LL refs:        41,422,810,017  ( 37,844,187,487 rd   +   3,578,622,530 wr)
==20398== LL misses:             767,940  (        220,403 rd   +         547,537 wr)
==20398== LL miss rate:              0.0% (            0.0%     +             0.0%  )
