// Seed: 3546583408
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wire id_6,
    input wand id_7,
    input uwire id_8
);
  assign id_6 = id_2;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input wand id_2,
    input wor id_3,
    input tri1 id_4,
    output supply1 id_5,
    input supply0 id_6
    , id_8
);
  assign id_8[1'b0] = &id_3 ? 1 : 1;
  bufif1 primCall (id_5, id_4, id_9);
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4,
      id_0,
      id_3,
      id_5,
      id_5,
      id_6,
      id_3
  );
  assign modCall_1.type_10 = 0;
  assign id_9[""] = 1;
  uwire id_10 = id_0 == 1;
endmodule
