ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPI_I2S_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	SPI_I2S_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SPI_I2S_DeInit:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "FWLIB/src/stm32f4xx_spi.c"
   1:FWLIB/src/stm32f4xx_spi.c **** /**
   2:FWLIB/src/stm32f4xx_spi.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_spi.c ****   * @file    stm32f4xx_spi.c
   4:FWLIB/src/stm32f4xx_spi.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_spi.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_spi.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_spi.c ****   * @brief   This file provides firmware functions to manage the following 
   8:FWLIB/src/stm32f4xx_spi.c ****   *          functionalities of the Serial peripheral interface (SPI):
   9:FWLIB/src/stm32f4xx_spi.c ****   *           + Initialization and Configuration
  10:FWLIB/src/stm32f4xx_spi.c ****   *           + Data transfers functions
  11:FWLIB/src/stm32f4xx_spi.c ****   *           + Hardware CRC Calculation
  12:FWLIB/src/stm32f4xx_spi.c ****   *           + DMA transfers management
  13:FWLIB/src/stm32f4xx_spi.c ****   *           + Interrupts and flags management 
  14:FWLIB/src/stm32f4xx_spi.c ****   *           
  15:FWLIB/src/stm32f4xx_spi.c **** @verbatim
  16:FWLIB/src/stm32f4xx_spi.c **** 
  17:FWLIB/src/stm32f4xx_spi.c ****  ===================================================================
  18:FWLIB/src/stm32f4xx_spi.c ****                   ##### How to use this driver #####
  19:FWLIB/src/stm32f4xx_spi.c ****  ===================================================================
  20:FWLIB/src/stm32f4xx_spi.c ****  [..]
  21:FWLIB/src/stm32f4xx_spi.c ****    (#) Enable peripheral clock using the following functions 
  22:FWLIB/src/stm32f4xx_spi.c ****        RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE) for SPI1
  23:FWLIB/src/stm32f4xx_spi.c ****        RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE) for SPI2
  24:FWLIB/src/stm32f4xx_spi.c ****        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI3
  25:FWLIB/src/stm32f4xx_spi.c ****        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI4
  26:FWLIB/src/stm32f4xx_spi.c ****        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI5
  27:FWLIB/src/stm32f4xx_spi.c ****        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI6.
  28:FWLIB/src/stm32f4xx_spi.c ****   
  29:FWLIB/src/stm32f4xx_spi.c ****    (#) Enable SCK, MOSI, MISO and NSS GPIO clocks using RCC_AHB1PeriphClockCmd()
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 2


  30:FWLIB/src/stm32f4xx_spi.c ****        function. In I2S mode, if an external clock source is used then the I2S 
  31:FWLIB/src/stm32f4xx_spi.c ****        CKIN pin GPIO clock should also be enabled.
  32:FWLIB/src/stm32f4xx_spi.c ****   
  33:FWLIB/src/stm32f4xx_spi.c ****    (#) Peripherals alternate function: 
  34:FWLIB/src/stm32f4xx_spi.c ****        (++) Connect the pin to the desired peripherals' Alternate Function (AF) 
  35:FWLIB/src/stm32f4xx_spi.c ****             using GPIO_PinAFConfig() function
  36:FWLIB/src/stm32f4xx_spi.c ****        (++) Configure the desired pin in alternate function by: 
  37:FWLIB/src/stm32f4xx_spi.c ****             GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
  38:FWLIB/src/stm32f4xx_spi.c ****        (++) Select the type, pull-up/pull-down and output speed via GPIO_PuPd, 
  39:FWLIB/src/stm32f4xx_spi.c ****             GPIO_OType and GPIO_Speed members
  40:FWLIB/src/stm32f4xx_spi.c ****        (++) Call GPIO_Init() function In I2S mode, if an external clock source is 
  41:FWLIB/src/stm32f4xx_spi.c ****             used then the I2S CKIN pin should be also configured in Alternate 
  42:FWLIB/src/stm32f4xx_spi.c ****             function Push-pull pull-up mode. 
  43:FWLIB/src/stm32f4xx_spi.c ****           
  44:FWLIB/src/stm32f4xx_spi.c ****    (#) Program the Polarity, Phase, First Data, Baud Rate Prescaler, Slave 
  45:FWLIB/src/stm32f4xx_spi.c ****        Management, Peripheral Mode and CRC Polynomial values using the SPI_Init()
  46:FWLIB/src/stm32f4xx_spi.c ****        function.
  47:FWLIB/src/stm32f4xx_spi.c ****        In I2S mode, program the Mode, Standard, Data Format, MCLK Output, Audio 
  48:FWLIB/src/stm32f4xx_spi.c ****        frequency and Polarity using I2S_Init() function. For I2S mode, make sure 
  49:FWLIB/src/stm32f4xx_spi.c ****        that either:
  50:FWLIB/src/stm32f4xx_spi.c ****        (++) I2S PLL is configured using the functions 
  51:FWLIB/src/stm32f4xx_spi.c ****             RCC_I2SCLKConfig(RCC_I2S2CLKSource_PLLI2S), RCC_PLLI2SCmd(ENABLE) and 
  52:FWLIB/src/stm32f4xx_spi.c ****             RCC_GetFlagStatus(RCC_FLAG_PLLI2SRDY); or 
  53:FWLIB/src/stm32f4xx_spi.c ****        (++) External clock source is configured using the function 
  54:FWLIB/src/stm32f4xx_spi.c ****             RCC_I2SCLKConfig(RCC_I2S2CLKSource_Ext) and after setting correctly 
  55:FWLIB/src/stm32f4xx_spi.c ****             the define constant I2S_EXTERNAL_CLOCK_VAL in the stm32f4xx_conf.h file. 
  56:FWLIB/src/stm32f4xx_spi.c ****   
  57:FWLIB/src/stm32f4xx_spi.c ****    (#) Enable the NVIC and the corresponding interrupt using the function 
  58:FWLIB/src/stm32f4xx_spi.c ****        SPI_ITConfig() if you need to use interrupt mode. 
  59:FWLIB/src/stm32f4xx_spi.c ****   
  60:FWLIB/src/stm32f4xx_spi.c ****    (#) When using the DMA mode 
  61:FWLIB/src/stm32f4xx_spi.c ****        (++) Configure the DMA using DMA_Init() function
  62:FWLIB/src/stm32f4xx_spi.c ****        (++) Active the needed channel Request using SPI_I2S_DMACmd() function
  63:FWLIB/src/stm32f4xx_spi.c ****    
  64:FWLIB/src/stm32f4xx_spi.c ****    (#) Enable the SPI using the SPI_Cmd() function or enable the I2S using
  65:FWLIB/src/stm32f4xx_spi.c ****        I2S_Cmd().
  66:FWLIB/src/stm32f4xx_spi.c ****    
  67:FWLIB/src/stm32f4xx_spi.c ****    (#) Enable the DMA using the DMA_Cmd() function when using DMA mode. 
  68:FWLIB/src/stm32f4xx_spi.c ****   
  69:FWLIB/src/stm32f4xx_spi.c ****    (#) Optionally, you can enable/configure the following parameters without
  70:FWLIB/src/stm32f4xx_spi.c ****        re-initialization (i.e there is no need to call again SPI_Init() function):
  71:FWLIB/src/stm32f4xx_spi.c ****        (++) When bidirectional mode (SPI_Direction_1Line_Rx or SPI_Direction_1Line_Tx)
  72:FWLIB/src/stm32f4xx_spi.c ****             is programmed as Data direction parameter using the SPI_Init() function
  73:FWLIB/src/stm32f4xx_spi.c ****             it can be possible to switch between SPI_Direction_Tx or SPI_Direction_Rx
  74:FWLIB/src/stm32f4xx_spi.c ****             using the SPI_BiDirectionalLineConfig() function.
  75:FWLIB/src/stm32f4xx_spi.c ****        (++) When SPI_NSS_Soft is selected as Slave Select Management parameter 
  76:FWLIB/src/stm32f4xx_spi.c ****             using the SPI_Init() function it can be possible to manage the 
  77:FWLIB/src/stm32f4xx_spi.c ****             NSS internal signal using the SPI_NSSInternalSoftwareConfig() function.
  78:FWLIB/src/stm32f4xx_spi.c ****        (++) Reconfigure the data size using the SPI_DataSizeConfig() function  
  79:FWLIB/src/stm32f4xx_spi.c ****        (++) Enable or disable the SS output using the SPI_SSOutputCmd() function  
  80:FWLIB/src/stm32f4xx_spi.c ****             
  81:FWLIB/src/stm32f4xx_spi.c ****     (#) To use the CRC Hardware calculation feature refer to the Peripheral 
  82:FWLIB/src/stm32f4xx_spi.c ****         CRC hardware Calculation subsection.
  83:FWLIB/src/stm32f4xx_spi.c ****      
  84:FWLIB/src/stm32f4xx_spi.c ****   
  85:FWLIB/src/stm32f4xx_spi.c ****  [..] It is possible to use SPI in I2S full duplex mode, in this case, each SPI 
  86:FWLIB/src/stm32f4xx_spi.c ****       peripheral is able to manage sending and receiving data simultaneously
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 3


  87:FWLIB/src/stm32f4xx_spi.c ****       using two data lines. Each SPI peripheral has an extended block called I2Sxext
  88:FWLIB/src/stm32f4xx_spi.c ****       (ie. I2S2ext for SPI2 and I2S3ext for SPI3).
  89:FWLIB/src/stm32f4xx_spi.c ****       The extension block is not a full SPI IP, it is used only as I2S slave to
  90:FWLIB/src/stm32f4xx_spi.c ****       implement full duplex mode. The extension block uses the same clock sources
  91:FWLIB/src/stm32f4xx_spi.c ****       as its master.          
  92:FWLIB/src/stm32f4xx_spi.c ****       To configure I2S full duplex you have to:
  93:FWLIB/src/stm32f4xx_spi.c ****               
  94:FWLIB/src/stm32f4xx_spi.c ****       (#) Configure SPIx in I2S mode (I2S_Init() function) as described above. 
  95:FWLIB/src/stm32f4xx_spi.c ****              
  96:FWLIB/src/stm32f4xx_spi.c ****       (#) Call the I2S_FullDuplexConfig() function using the same structure passed to  
  97:FWLIB/src/stm32f4xx_spi.c ****           I2S_Init() function.
  98:FWLIB/src/stm32f4xx_spi.c ****               
  99:FWLIB/src/stm32f4xx_spi.c ****       (#) Call I2S_Cmd() for SPIx then for its extended block.
 100:FWLIB/src/stm32f4xx_spi.c ****             
 101:FWLIB/src/stm32f4xx_spi.c ****       (#) To configure interrupts or DMA requests and to get/clear flag status, 
 102:FWLIB/src/stm32f4xx_spi.c ****           use I2Sxext instance for the extension block.
 103:FWLIB/src/stm32f4xx_spi.c ****                
 104:FWLIB/src/stm32f4xx_spi.c ****  [..] Functions that can be called with I2Sxext instances are: I2S_Cmd(), 
 105:FWLIB/src/stm32f4xx_spi.c ****       I2S_FullDuplexConfig(), SPI_I2S_ReceiveData(), SPI_I2S_SendData(), 
 106:FWLIB/src/stm32f4xx_spi.c ****       SPI_I2S_DMACmd(), SPI_I2S_ITConfig(), SPI_I2S_GetFlagStatus(), 
 107:FWLIB/src/stm32f4xx_spi.c ****       SPI_I2S_ClearFlag(), SPI_I2S_GetITStatus() and SPI_I2S_ClearITPendingBit().
 108:FWLIB/src/stm32f4xx_spi.c ****                    
 109:FWLIB/src/stm32f4xx_spi.c ****       Example: To use SPI3 in Full duplex mode (SPI3 is Master Tx, I2S3ext is Slave Rx):
 110:FWLIB/src/stm32f4xx_spi.c ****               
 111:FWLIB/src/stm32f4xx_spi.c ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE);   
 112:FWLIB/src/stm32f4xx_spi.c ****       I2S_StructInit(&I2SInitStruct);
 113:FWLIB/src/stm32f4xx_spi.c ****       I2SInitStruct.Mode = I2S_Mode_MasterTx;     
 114:FWLIB/src/stm32f4xx_spi.c ****       I2S_Init(SPI3, &I2SInitStruct);
 115:FWLIB/src/stm32f4xx_spi.c ****       I2S_FullDuplexConfig(SPI3ext, &I2SInitStruct)
 116:FWLIB/src/stm32f4xx_spi.c ****       I2S_Cmd(SPI3, ENABLE);
 117:FWLIB/src/stm32f4xx_spi.c ****       I2S_Cmd(SPI3ext, ENABLE);
 118:FWLIB/src/stm32f4xx_spi.c ****       ...
 119:FWLIB/src/stm32f4xx_spi.c ****       while (SPI_I2S_GetFlagStatus(SPI2, SPI_FLAG_TXE) == RESET)
 120:FWLIB/src/stm32f4xx_spi.c ****       {}
 121:FWLIB/src/stm32f4xx_spi.c ****       SPI_I2S_SendData(SPI3, txdata[i]);
 122:FWLIB/src/stm32f4xx_spi.c ****       ...  
 123:FWLIB/src/stm32f4xx_spi.c ****       while (SPI_I2S_GetFlagStatus(I2S3ext, SPI_FLAG_RXNE) == RESET)
 124:FWLIB/src/stm32f4xx_spi.c ****       {}
 125:FWLIB/src/stm32f4xx_spi.c ****       rxdata[i] = SPI_I2S_ReceiveData(I2S3ext);
 126:FWLIB/src/stm32f4xx_spi.c ****       ...          
 127:FWLIB/src/stm32f4xx_spi.c ****                 
 128:FWLIB/src/stm32f4xx_spi.c ****  [..]       
 129:FWLIB/src/stm32f4xx_spi.c ****    (@) In I2S mode: if an external clock is used as source clock for the I2S,  
 130:FWLIB/src/stm32f4xx_spi.c ****        then the define I2S_EXTERNAL_CLOCK_VAL in file stm32f4xx_conf.h should 
 131:FWLIB/src/stm32f4xx_spi.c ****        be enabled and set to the value of the source clock frequency (in Hz).
 132:FWLIB/src/stm32f4xx_spi.c ****    
 133:FWLIB/src/stm32f4xx_spi.c ****    (@) In SPI mode: To use the SPI TI mode, call the function SPI_TIModeCmd() 
 134:FWLIB/src/stm32f4xx_spi.c ****        just after calling the function SPI_Init().
 135:FWLIB/src/stm32f4xx_spi.c ****   
 136:FWLIB/src/stm32f4xx_spi.c **** @endverbatim  
 137:FWLIB/src/stm32f4xx_spi.c ****   *                                  
 138:FWLIB/src/stm32f4xx_spi.c ****   ******************************************************************************
 139:FWLIB/src/stm32f4xx_spi.c ****   * @attention
 140:FWLIB/src/stm32f4xx_spi.c ****   *
 141:FWLIB/src/stm32f4xx_spi.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
 142:FWLIB/src/stm32f4xx_spi.c ****   *
 143:FWLIB/src/stm32f4xx_spi.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 4


 144:FWLIB/src/stm32f4xx_spi.c ****   * You may not use this file except in compliance with the License.
 145:FWLIB/src/stm32f4xx_spi.c ****   * You may obtain a copy of the License at:
 146:FWLIB/src/stm32f4xx_spi.c ****   *
 147:FWLIB/src/stm32f4xx_spi.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 148:FWLIB/src/stm32f4xx_spi.c ****   *
 149:FWLIB/src/stm32f4xx_spi.c ****   * Unless required by applicable law or agreed to in writing, software 
 150:FWLIB/src/stm32f4xx_spi.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 151:FWLIB/src/stm32f4xx_spi.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 152:FWLIB/src/stm32f4xx_spi.c ****   * See the License for the specific language governing permissions and
 153:FWLIB/src/stm32f4xx_spi.c ****   * limitations under the License.
 154:FWLIB/src/stm32f4xx_spi.c ****   *
 155:FWLIB/src/stm32f4xx_spi.c ****   ******************************************************************************  
 156:FWLIB/src/stm32f4xx_spi.c ****   */ 
 157:FWLIB/src/stm32f4xx_spi.c **** 
 158:FWLIB/src/stm32f4xx_spi.c **** /* Includes ------------------------------------------------------------------*/
 159:FWLIB/src/stm32f4xx_spi.c **** #include "stm32f4xx_spi.h"
 160:FWLIB/src/stm32f4xx_spi.c **** #include "stm32f4xx_rcc.h"
 161:FWLIB/src/stm32f4xx_spi.c **** 
 162:FWLIB/src/stm32f4xx_spi.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 163:FWLIB/src/stm32f4xx_spi.c ****   * @{
 164:FWLIB/src/stm32f4xx_spi.c ****   */
 165:FWLIB/src/stm32f4xx_spi.c **** 
 166:FWLIB/src/stm32f4xx_spi.c **** /** @defgroup SPI 
 167:FWLIB/src/stm32f4xx_spi.c ****   * @brief SPI driver modules
 168:FWLIB/src/stm32f4xx_spi.c ****   * @{
 169:FWLIB/src/stm32f4xx_spi.c ****   */ 
 170:FWLIB/src/stm32f4xx_spi.c **** 
 171:FWLIB/src/stm32f4xx_spi.c **** /* Private typedef -----------------------------------------------------------*/
 172:FWLIB/src/stm32f4xx_spi.c **** /* Private define ------------------------------------------------------------*/
 173:FWLIB/src/stm32f4xx_spi.c **** 
 174:FWLIB/src/stm32f4xx_spi.c **** /* SPI registers Masks */
 175:FWLIB/src/stm32f4xx_spi.c **** #define CR1_CLEAR_MASK            ((uint16_t)0x3040)
 176:FWLIB/src/stm32f4xx_spi.c **** #define I2SCFGR_CLEAR_MASK        ((uint16_t)0xF040)
 177:FWLIB/src/stm32f4xx_spi.c **** 
 178:FWLIB/src/stm32f4xx_spi.c **** /* RCC PLLs masks */
 179:FWLIB/src/stm32f4xx_spi.c **** #define PLLCFGR_PPLR_MASK         ((uint32_t)0x70000000)
 180:FWLIB/src/stm32f4xx_spi.c **** #define PLLCFGR_PPLN_MASK         ((uint32_t)0x00007FC0)
 181:FWLIB/src/stm32f4xx_spi.c **** 
 182:FWLIB/src/stm32f4xx_spi.c **** #define SPI_CR2_FRF               ((uint16_t)0x0010)
 183:FWLIB/src/stm32f4xx_spi.c **** #define SPI_SR_TIFRFE             ((uint16_t)0x0100)
 184:FWLIB/src/stm32f4xx_spi.c **** 
 185:FWLIB/src/stm32f4xx_spi.c **** /* Private macro -------------------------------------------------------------*/
 186:FWLIB/src/stm32f4xx_spi.c **** /* Private variables ---------------------------------------------------------*/
 187:FWLIB/src/stm32f4xx_spi.c **** /* Private function prototypes -----------------------------------------------*/
 188:FWLIB/src/stm32f4xx_spi.c **** /* Private functions ---------------------------------------------------------*/
 189:FWLIB/src/stm32f4xx_spi.c **** 
 190:FWLIB/src/stm32f4xx_spi.c **** /** @defgroup SPI_Private_Functions
 191:FWLIB/src/stm32f4xx_spi.c ****   * @{
 192:FWLIB/src/stm32f4xx_spi.c ****   */
 193:FWLIB/src/stm32f4xx_spi.c **** 
 194:FWLIB/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group1 Initialization and Configuration functions
 195:FWLIB/src/stm32f4xx_spi.c ****  *  @brief   Initialization and Configuration functions 
 196:FWLIB/src/stm32f4xx_spi.c ****  *
 197:FWLIB/src/stm32f4xx_spi.c **** @verbatim   
 198:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================
 199:FWLIB/src/stm32f4xx_spi.c ****              ##### Initialization and Configuration functions ##### 
 200:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================  
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 5


 201:FWLIB/src/stm32f4xx_spi.c ****  [..] This section provides a set of functions allowing to initialize the SPI 
 202:FWLIB/src/stm32f4xx_spi.c ****       Direction, SPI Mode, SPI Data Size, SPI Polarity, SPI Phase, SPI NSS 
 203:FWLIB/src/stm32f4xx_spi.c ****       Management, SPI Baud Rate Prescaler, SPI First Bit and SPI CRC Polynomial.
 204:FWLIB/src/stm32f4xx_spi.c ****   
 205:FWLIB/src/stm32f4xx_spi.c ****  [..] The SPI_Init() function follows the SPI configuration procedures for Master 
 206:FWLIB/src/stm32f4xx_spi.c ****       mode and Slave mode (details for these procedures are available in reference 
 207:FWLIB/src/stm32f4xx_spi.c ****       manual (RM0090)).
 208:FWLIB/src/stm32f4xx_spi.c ****   
 209:FWLIB/src/stm32f4xx_spi.c **** @endverbatim
 210:FWLIB/src/stm32f4xx_spi.c ****   * @{
 211:FWLIB/src/stm32f4xx_spi.c ****   */
 212:FWLIB/src/stm32f4xx_spi.c **** 
 213:FWLIB/src/stm32f4xx_spi.c **** /**
 214:FWLIB/src/stm32f4xx_spi.c ****   * @brief  De-initialize the SPIx peripheral registers to their default reset values.
 215:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
 216:FWLIB/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode.   
 217:FWLIB/src/stm32f4xx_spi.c ****   *         
 218:FWLIB/src/stm32f4xx_spi.c ****   * @note   The extended I2S blocks (ie. I2S2ext and I2S3ext blocks) are de-initialized
 219:FWLIB/src/stm32f4xx_spi.c ****   *         when the relative I2S peripheral is de-initialized (the extended block's clock
 220:FWLIB/src/stm32f4xx_spi.c ****   *         is managed by the I2S peripheral clock).
 221:FWLIB/src/stm32f4xx_spi.c ****   *             
 222:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 223:FWLIB/src/stm32f4xx_spi.c ****   */
 224:FWLIB/src/stm32f4xx_spi.c **** void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
 225:FWLIB/src/stm32f4xx_spi.c **** {
  30              		.loc 1 225 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 225 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
 226:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 227:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
  40              		.loc 1 227 3 is_stmt 1 view .LVU2
 228:FWLIB/src/stm32f4xx_spi.c **** 
 229:FWLIB/src/stm32f4xx_spi.c ****   if (SPIx == SPI1)
  41              		.loc 1 229 3 view .LVU3
  42              		.loc 1 229 6 is_stmt 0 view .LVU4
  43 0002 2A4B     		ldr	r3, .L15
  44 0004 9842     		cmp	r0, r3
  45 0006 0FD0     		beq	.L9
 230:FWLIB/src/stm32f4xx_spi.c ****   {
 231:FWLIB/src/stm32f4xx_spi.c ****     /* Enable SPI1 reset state */
 232:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 233:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI1 from reset state */
 234:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 235:FWLIB/src/stm32f4xx_spi.c ****   }
 236:FWLIB/src/stm32f4xx_spi.c ****   else if (SPIx == SPI2)
  46              		.loc 1 236 8 is_stmt 1 view .LVU5
  47              		.loc 1 236 11 is_stmt 0 view .LVU6
  48 0008 294B     		ldr	r3, .L15+4
  49 000a 9842     		cmp	r0, r3
  50 000c 17D0     		beq	.L10
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 6


 237:FWLIB/src/stm32f4xx_spi.c ****   {
 238:FWLIB/src/stm32f4xx_spi.c ****     /* Enable SPI2 reset state */
 239:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 240:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI2 from reset state */
 241:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 242:FWLIB/src/stm32f4xx_spi.c ****   }
 243:FWLIB/src/stm32f4xx_spi.c ****   else if (SPIx == SPI3)
  51              		.loc 1 243 8 is_stmt 1 view .LVU7
  52              		.loc 1 243 11 is_stmt 0 view .LVU8
  53 000e 294B     		ldr	r3, .L15+8
  54 0010 9842     		cmp	r0, r3
  55 0012 1FD0     		beq	.L11
 244:FWLIB/src/stm32f4xx_spi.c ****   {
 245:FWLIB/src/stm32f4xx_spi.c ****     /* Enable SPI3 reset state */
 246:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 247:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI3 from reset state */
 248:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 249:FWLIB/src/stm32f4xx_spi.c ****   }
 250:FWLIB/src/stm32f4xx_spi.c ****   else if (SPIx == SPI4)
  56              		.loc 1 250 8 is_stmt 1 view .LVU9
  57              		.loc 1 250 11 is_stmt 0 view .LVU10
  58 0014 284B     		ldr	r3, .L15+12
  59 0016 9842     		cmp	r0, r3
  60 0018 27D0     		beq	.L12
 251:FWLIB/src/stm32f4xx_spi.c ****   {
 252:FWLIB/src/stm32f4xx_spi.c ****     /* Enable SPI4 reset state */
 253:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 254:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI4 from reset state */
 255:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 256:FWLIB/src/stm32f4xx_spi.c ****   }
 257:FWLIB/src/stm32f4xx_spi.c ****   else if (SPIx == SPI5)
  61              		.loc 1 257 8 is_stmt 1 view .LVU11
  62              		.loc 1 257 11 is_stmt 0 view .LVU12
  63 001a 284B     		ldr	r3, .L15+16
  64 001c 9842     		cmp	r0, r3
  65 001e 2FD0     		beq	.L13
 258:FWLIB/src/stm32f4xx_spi.c ****   {
 259:FWLIB/src/stm32f4xx_spi.c ****     /* Enable SPI5 reset state */
 260:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 261:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI5 from reset state */
 262:FWLIB/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 263:FWLIB/src/stm32f4xx_spi.c ****   }
 264:FWLIB/src/stm32f4xx_spi.c ****   else 
 265:FWLIB/src/stm32f4xx_spi.c ****   {
 266:FWLIB/src/stm32f4xx_spi.c ****     if (SPIx == SPI6)
  66              		.loc 1 266 5 is_stmt 1 view .LVU13
  67              		.loc 1 266 8 is_stmt 0 view .LVU14
  68 0020 274B     		ldr	r3, .L15+20
  69 0022 9842     		cmp	r0, r3
  70 0024 37D0     		beq	.L14
  71              	.LVL1:
  72              	.L1:
 267:FWLIB/src/stm32f4xx_spi.c ****     {
 268:FWLIB/src/stm32f4xx_spi.c ****       /* Enable SPI6 reset state */
 269:FWLIB/src/stm32f4xx_spi.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 270:FWLIB/src/stm32f4xx_spi.c ****       /* Release SPI6 from reset state */
 271:FWLIB/src/stm32f4xx_spi.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 7


 272:FWLIB/src/stm32f4xx_spi.c ****     }
 273:FWLIB/src/stm32f4xx_spi.c ****   }
 274:FWLIB/src/stm32f4xx_spi.c **** }
  73              		.loc 1 274 1 view .LVU15
  74 0026 08BD     		pop	{r3, pc}
  75              	.LVL2:
  76              	.L9:
 232:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI1 from reset state */
  77              		.loc 1 232 5 is_stmt 1 view .LVU16
  78 0028 0121     		movs	r1, #1
  79 002a 4FF48050 		mov	r0, #4096
  80              	.LVL3:
 232:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI1 from reset state */
  81              		.loc 1 232 5 is_stmt 0 view .LVU17
  82 002e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  83              	.LVL4:
 234:FWLIB/src/stm32f4xx_spi.c ****   }
  84              		.loc 1 234 5 is_stmt 1 view .LVU18
  85 0032 0021     		movs	r1, #0
  86 0034 4FF48050 		mov	r0, #4096
  87 0038 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  88              	.LVL5:
  89 003c F3E7     		b	.L1
  90              	.LVL6:
  91              	.L10:
 239:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI2 from reset state */
  92              		.loc 1 239 5 view .LVU19
  93 003e 0121     		movs	r1, #1
  94 0040 4FF48040 		mov	r0, #16384
  95              	.LVL7:
 239:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI2 from reset state */
  96              		.loc 1 239 5 is_stmt 0 view .LVU20
  97 0044 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  98              	.LVL8:
 241:FWLIB/src/stm32f4xx_spi.c ****   }
  99              		.loc 1 241 5 is_stmt 1 view .LVU21
 100 0048 0021     		movs	r1, #0
 101 004a 4FF48040 		mov	r0, #16384
 102 004e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 103              	.LVL9:
 104 0052 E8E7     		b	.L1
 105              	.LVL10:
 106              	.L11:
 246:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI3 from reset state */
 107              		.loc 1 246 5 view .LVU22
 108 0054 0121     		movs	r1, #1
 109 0056 4FF40040 		mov	r0, #32768
 110              	.LVL11:
 246:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI3 from reset state */
 111              		.loc 1 246 5 is_stmt 0 view .LVU23
 112 005a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 113              	.LVL12:
 248:FWLIB/src/stm32f4xx_spi.c ****   }
 114              		.loc 1 248 5 is_stmt 1 view .LVU24
 115 005e 0021     		movs	r1, #0
 116 0060 4FF40040 		mov	r0, #32768
 117 0064 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 8


 118              	.LVL13:
 119 0068 DDE7     		b	.L1
 120              	.LVL14:
 121              	.L12:
 253:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI4 from reset state */
 122              		.loc 1 253 5 view .LVU25
 123 006a 0121     		movs	r1, #1
 124 006c 4FF40050 		mov	r0, #8192
 125              	.LVL15:
 253:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI4 from reset state */
 126              		.loc 1 253 5 is_stmt 0 view .LVU26
 127 0070 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 128              	.LVL16:
 255:FWLIB/src/stm32f4xx_spi.c ****   }
 129              		.loc 1 255 5 is_stmt 1 view .LVU27
 130 0074 0021     		movs	r1, #0
 131 0076 4FF40050 		mov	r0, #8192
 132 007a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 133              	.LVL17:
 134 007e D2E7     		b	.L1
 135              	.LVL18:
 136              	.L13:
 260:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI5 from reset state */
 137              		.loc 1 260 5 view .LVU28
 138 0080 0121     		movs	r1, #1
 139 0082 4FF48010 		mov	r0, #1048576
 140              	.LVL19:
 260:FWLIB/src/stm32f4xx_spi.c ****     /* Release SPI5 from reset state */
 141              		.loc 1 260 5 is_stmt 0 view .LVU29
 142 0086 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 143              	.LVL20:
 262:FWLIB/src/stm32f4xx_spi.c ****   }
 144              		.loc 1 262 5 is_stmt 1 view .LVU30
 145 008a 0021     		movs	r1, #0
 146 008c 4FF48010 		mov	r0, #1048576
 147 0090 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 148              	.LVL21:
 149 0094 C7E7     		b	.L1
 150              	.LVL22:
 151              	.L14:
 269:FWLIB/src/stm32f4xx_spi.c ****       /* Release SPI6 from reset state */
 152              		.loc 1 269 7 view .LVU31
 153 0096 0121     		movs	r1, #1
 154 0098 4FF40010 		mov	r0, #2097152
 155              	.LVL23:
 269:FWLIB/src/stm32f4xx_spi.c ****       /* Release SPI6 from reset state */
 156              		.loc 1 269 7 is_stmt 0 view .LVU32
 157 009c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 158              	.LVL24:
 271:FWLIB/src/stm32f4xx_spi.c ****     }
 159              		.loc 1 271 7 is_stmt 1 view .LVU33
 160 00a0 0021     		movs	r1, #0
 161 00a2 4FF40010 		mov	r0, #2097152
 162 00a6 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 163              	.LVL25:
 164              		.loc 1 274 1 is_stmt 0 view .LVU34
 165 00aa BCE7     		b	.L1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 9


 166              	.L16:
 167              		.align	2
 168              	.L15:
 169 00ac 00300140 		.word	1073819648
 170 00b0 00380040 		.word	1073756160
 171 00b4 003C0040 		.word	1073757184
 172 00b8 00340140 		.word	1073820672
 173 00bc 00500140 		.word	1073827840
 174 00c0 00540140 		.word	1073828864
 175              		.cfi_endproc
 176              	.LFE123:
 178              		.section	.text.SPI_Init,"ax",%progbits
 179              		.align	1
 180              		.global	SPI_Init
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 184              		.fpu fpv4-sp-d16
 186              	SPI_Init:
 187              	.LVL26:
 188              	.LFB124:
 275:FWLIB/src/stm32f4xx_spi.c **** 
 276:FWLIB/src/stm32f4xx_spi.c **** /**
 277:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Initializes the SPIx peripheral according to the specified 
 278:FWLIB/src/stm32f4xx_spi.c ****   *         parameters in the SPI_InitStruct.
 279:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 280:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
 281:FWLIB/src/stm32f4xx_spi.c ****   *         contains the configuration information for the specified SPI peripheral.
 282:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 283:FWLIB/src/stm32f4xx_spi.c ****   */
 284:FWLIB/src/stm32f4xx_spi.c **** void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
 285:FWLIB/src/stm32f4xx_spi.c **** {
 189              		.loc 1 285 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		.loc 1 285 1 is_stmt 0 view .LVU36
 194 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 195              	.LCFI1:
 196              		.cfi_def_cfa_offset 24
 197              		.cfi_offset 4, -24
 198              		.cfi_offset 5, -20
 199              		.cfi_offset 6, -16
 200              		.cfi_offset 7, -12
 201              		.cfi_offset 8, -8
 202              		.cfi_offset 14, -4
 286:FWLIB/src/stm32f4xx_spi.c ****   uint16_t tmpreg = 0;
 203              		.loc 1 286 3 is_stmt 1 view .LVU37
 204              	.LVL27:
 287:FWLIB/src/stm32f4xx_spi.c ****   
 288:FWLIB/src/stm32f4xx_spi.c ****   /* check the parameters */
 289:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 205              		.loc 1 289 3 view .LVU38
 290:FWLIB/src/stm32f4xx_spi.c ****   
 291:FWLIB/src/stm32f4xx_spi.c ****   /* Check the SPI parameters */
 292:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction));
 206              		.loc 1 292 3 view .LVU39
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 10


 293:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode));
 207              		.loc 1 293 3 view .LVU40
 294:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize));
 208              		.loc 1 294 3 view .LVU41
 295:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL));
 209              		.loc 1 295 3 view .LVU42
 296:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA));
 210              		.loc 1 296 3 view .LVU43
 297:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS));
 211              		.loc 1 297 3 view .LVU44
 298:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
 212              		.loc 1 298 3 view .LVU45
 299:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
 213              		.loc 1 299 3 view .LVU46
 300:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
 214              		.loc 1 300 3 view .LVU47
 301:FWLIB/src/stm32f4xx_spi.c **** 
 302:FWLIB/src/stm32f4xx_spi.c **** /*---------------------------- SPIx CR1 Configuration ------------------------*/
 303:FWLIB/src/stm32f4xx_spi.c ****   /* Get the SPIx CR1 value */
 304:FWLIB/src/stm32f4xx_spi.c ****   tmpreg = SPIx->CR1;
 215              		.loc 1 304 3 view .LVU48
 216              		.loc 1 304 10 is_stmt 0 view .LVU49
 217 0004 0388     		ldrh	r3, [r0]
 218              	.LVL28:
 305:FWLIB/src/stm32f4xx_spi.c ****   /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
 306:FWLIB/src/stm32f4xx_spi.c ****   tmpreg &= CR1_CLEAR_MASK;
 219              		.loc 1 306 3 is_stmt 1 view .LVU50
 220              		.loc 1 306 10 is_stmt 0 view .LVU51
 221 0006 03F44152 		and	r2, r3, #12352
 222              	.LVL29:
 307:FWLIB/src/stm32f4xx_spi.c ****   /* Configure SPIx: direction, NSS management, first transmitted bit, BaudRate prescaler
 308:FWLIB/src/stm32f4xx_spi.c ****      master/salve mode, CPOL and CPHA */
 309:FWLIB/src/stm32f4xx_spi.c ****   /* Set BIDImode, BIDIOE and RxONLY bits according to SPI_Direction value */
 310:FWLIB/src/stm32f4xx_spi.c ****   /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
 311:FWLIB/src/stm32f4xx_spi.c ****   /* Set LSBFirst bit according to SPI_FirstBit value */
 312:FWLIB/src/stm32f4xx_spi.c ****   /* Set BR bits according to SPI_BaudRatePrescaler value */
 313:FWLIB/src/stm32f4xx_spi.c ****   /* Set CPOL bit according to SPI_CPOL value */
 314:FWLIB/src/stm32f4xx_spi.c ****   /* Set CPHA bit according to SPI_CPHA value */
 315:FWLIB/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 223              		.loc 1 315 3 is_stmt 1 view .LVU52
 224              		.loc 1 315 48 is_stmt 0 view .LVU53
 225 000a 0F88     		ldrh	r7, [r1]
 226              		.loc 1 315 80 view .LVU54
 227 000c B1F80280 		ldrh	r8, [r1, #2]
 316:FWLIB/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 228              		.loc 1 316 33 view .LVU55
 229 0010 8E88     		ldrh	r6, [r1, #4]
 230              		.loc 1 316 64 view .LVU56
 231 0012 CD88     		ldrh	r5, [r1, #6]
 317:FWLIB/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 232              		.loc 1 317 33 view .LVU57
 233 0014 0C89     		ldrh	r4, [r1, #8]
 234              		.loc 1 317 60 view .LVU58
 235 0016 B1F80AE0 		ldrh	lr, [r1, #10]
 318:FWLIB/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 236              		.loc 1 318 33 view .LVU59
 237 001a B1F80CC0 		ldrh	ip, [r1, #12]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 11


 238              		.loc 1 318 73 view .LVU60
 239 001e CB89     		ldrh	r3, [r1, #14]
 315:FWLIB/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 240              		.loc 1 315 13 view .LVU61
 241 0020 47EA0807 		orr	r7, r7, r8
 242 0024 3E43     		orrs	r6, r6, r7
 243 0026 3543     		orrs	r5, r5, r6
 244 0028 2C43     		orrs	r4, r4, r5
 245 002a 4EEA040E 		orr	lr, lr, r4
 246 002e 4CEA0E0C 		orr	ip, ip, lr
 247 0032 43EA0C03 		orr	r3, r3, ip
 315:FWLIB/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 248              		.loc 1 315 10 view .LVU62
 249 0036 1343     		orrs	r3, r3, r2
 250              	.LVL30:
 319:FWLIB/src/stm32f4xx_spi.c ****   /* Write to SPIx CR1 */
 320:FWLIB/src/stm32f4xx_spi.c ****   SPIx->CR1 = tmpreg;
 251              		.loc 1 320 3 is_stmt 1 view .LVU63
 252              		.loc 1 320 13 is_stmt 0 view .LVU64
 253 0038 0380     		strh	r3, [r0]	@ movhi
 321:FWLIB/src/stm32f4xx_spi.c **** 
 322:FWLIB/src/stm32f4xx_spi.c ****   /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
 323:FWLIB/src/stm32f4xx_spi.c ****   SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 254              		.loc 1 323 3 is_stmt 1 view .LVU65
 255              		.loc 1 323 17 is_stmt 0 view .LVU66
 256 003a 838B     		ldrh	r3, [r0, #28]
 257              	.LVL31:
 258              		.loc 1 323 17 view .LVU67
 259 003c 9BB2     		uxth	r3, r3
 260 003e 23F40063 		bic	r3, r3, #2048
 261 0042 9BB2     		uxth	r3, r3
 262 0044 8383     		strh	r3, [r0, #28]	@ movhi
 263              	.LVL32:
 324:FWLIB/src/stm32f4xx_spi.c **** /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
 325:FWLIB/src/stm32f4xx_spi.c ****   /* Write to SPIx CRCPOLY */
 326:FWLIB/src/stm32f4xx_spi.c ****   SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 264              		.loc 1 326 3 is_stmt 1 view .LVU68
 265              		.loc 1 326 31 is_stmt 0 view .LVU69
 266 0046 0B8A     		ldrh	r3, [r1, #16]
 267              		.loc 1 326 15 view .LVU70
 268 0048 0382     		strh	r3, [r0, #16]	@ movhi
 327:FWLIB/src/stm32f4xx_spi.c **** }
 269              		.loc 1 327 1 view .LVU71
 270 004a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 271              		.cfi_endproc
 272              	.LFE124:
 274              		.section	.text.I2S_Init,"ax",%progbits
 275              		.align	1
 276              		.global	I2S_Init
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu fpv4-sp-d16
 282              	I2S_Init:
 283              	.LVL33:
 284              	.LFB125:
 328:FWLIB/src/stm32f4xx_spi.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 12


 329:FWLIB/src/stm32f4xx_spi.c **** /**
 330:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Initializes the SPIx peripheral according to the specified 
 331:FWLIB/src/stm32f4xx_spi.c ****   *         parameters in the I2S_InitStruct.
 332:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be  2 or 3 to select the SPI peripheral (configured in I2S mode).
 333:FWLIB/src/stm32f4xx_spi.c ****   * @param  I2S_InitStruct: pointer to an I2S_InitTypeDef structure that
 334:FWLIB/src/stm32f4xx_spi.c ****   *         contains the configuration information for the specified SPI peripheral
 335:FWLIB/src/stm32f4xx_spi.c ****   *         configured in I2S mode.
 336:FWLIB/src/stm32f4xx_spi.c ****   *           
 337:FWLIB/src/stm32f4xx_spi.c ****   * @note   The function calculates the optimal prescaler needed to obtain the most 
 338:FWLIB/src/stm32f4xx_spi.c ****   *         accurate audio frequency (depending on the I2S clock source, the PLL values 
 339:FWLIB/src/stm32f4xx_spi.c ****   *         and the product configuration). But in case the prescaler value is greater 
 340:FWLIB/src/stm32f4xx_spi.c ****   *         than 511, the default value (0x02) will be configured instead.    
 341:FWLIB/src/stm32f4xx_spi.c ****   * 
 342:FWLIB/src/stm32f4xx_spi.c ****   * @note   if an external clock is used as source clock for the I2S, then the define
 343:FWLIB/src/stm32f4xx_spi.c ****   *         I2S_EXTERNAL_CLOCK_VAL in file stm32f4xx_conf.h should be enabled and set
 344:FWLIB/src/stm32f4xx_spi.c ****   *         to the value of the source clock frequency (in Hz).
 345:FWLIB/src/stm32f4xx_spi.c ****   *  
 346:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 347:FWLIB/src/stm32f4xx_spi.c ****   */
 348:FWLIB/src/stm32f4xx_spi.c **** void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
 349:FWLIB/src/stm32f4xx_spi.c **** {
 285              		.loc 1 349 1 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		.loc 1 349 1 is_stmt 0 view .LVU73
 290 0000 70B5     		push	{r4, r5, r6, lr}
 291              	.LCFI2:
 292              		.cfi_def_cfa_offset 16
 293              		.cfi_offset 4, -16
 294              		.cfi_offset 5, -12
 295              		.cfi_offset 6, -8
 296              		.cfi_offset 14, -4
 350:FWLIB/src/stm32f4xx_spi.c ****   uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
 297              		.loc 1 350 3 is_stmt 1 view .LVU74
 298              	.LVL34:
 351:FWLIB/src/stm32f4xx_spi.c ****   uint32_t tmp = 0, i2sclk = 0;
 299              		.loc 1 351 3 view .LVU75
 352:FWLIB/src/stm32f4xx_spi.c **** #ifndef I2S_EXTERNAL_CLOCK_VAL
 353:FWLIB/src/stm32f4xx_spi.c ****   uint32_t pllm = 0, plln = 0, pllr = 0;
 300              		.loc 1 353 3 view .LVU76
 354:FWLIB/src/stm32f4xx_spi.c **** #endif /* I2S_EXTERNAL_CLOCK_VAL */
 355:FWLIB/src/stm32f4xx_spi.c ****   
 356:FWLIB/src/stm32f4xx_spi.c ****   /* Check the I2S parameters */
 357:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_23_PERIPH(SPIx));
 301              		.loc 1 357 3 view .LVU77
 358:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
 302              		.loc 1 358 3 view .LVU78
 359:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
 303              		.loc 1 359 3 view .LVU79
 360:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
 304              		.loc 1 360 3 view .LVU80
 361:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
 305              		.loc 1 361 3 view .LVU81
 362:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
 306              		.loc 1 362 3 view .LVU82
 363:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 13


 307              		.loc 1 363 3 view .LVU83
 364:FWLIB/src/stm32f4xx_spi.c **** 
 365:FWLIB/src/stm32f4xx_spi.c **** /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
 366:FWLIB/src/stm32f4xx_spi.c ****   /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
 367:FWLIB/src/stm32f4xx_spi.c ****   SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 308              		.loc 1 367 3 view .LVU84
 309              		.loc 1 367 17 is_stmt 0 view .LVU85
 310 0002 838B     		ldrh	r3, [r0, #28]
 311 0004 9BB2     		uxth	r3, r3
 312 0006 23F47B63 		bic	r3, r3, #4016
 313 000a 23F00F03 		bic	r3, r3, #15
 314 000e 9BB2     		uxth	r3, r3
 315 0010 8383     		strh	r3, [r0, #28]	@ movhi
 368:FWLIB/src/stm32f4xx_spi.c ****   SPIx->I2SPR = 0x0002;
 316              		.loc 1 368 3 is_stmt 1 view .LVU86
 317              		.loc 1 368 15 is_stmt 0 view .LVU87
 318 0012 0223     		movs	r3, #2
 319 0014 0384     		strh	r3, [r0, #32]	@ movhi
 369:FWLIB/src/stm32f4xx_spi.c ****   
 370:FWLIB/src/stm32f4xx_spi.c ****   /* Get the I2SCFGR register value */
 371:FWLIB/src/stm32f4xx_spi.c ****   tmpreg = SPIx->I2SCFGR;
 320              		.loc 1 371 3 is_stmt 1 view .LVU88
 321              		.loc 1 371 10 is_stmt 0 view .LVU89
 322 0016 828B     		ldrh	r2, [r0, #28]
 323 0018 92B2     		uxth	r2, r2
 324              	.LVL35:
 372:FWLIB/src/stm32f4xx_spi.c ****   
 373:FWLIB/src/stm32f4xx_spi.c ****   /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
 374:FWLIB/src/stm32f4xx_spi.c ****   if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 325              		.loc 1 374 3 is_stmt 1 view .LVU90
 326              		.loc 1 374 20 is_stmt 0 view .LVU91
 327 001a 8B68     		ldr	r3, [r1, #8]
 328              		.loc 1 374 5 view .LVU92
 329 001c 022B     		cmp	r3, #2
 330 001e 73D0     		beq	.L28
 375:FWLIB/src/stm32f4xx_spi.c ****   {
 376:FWLIB/src/stm32f4xx_spi.c ****     i2sodd = (uint16_t)0;
 377:FWLIB/src/stm32f4xx_spi.c ****     i2sdiv = (uint16_t)2;   
 378:FWLIB/src/stm32f4xx_spi.c ****   }
 379:FWLIB/src/stm32f4xx_spi.c ****   /* If the requested audio frequency is not the default, compute the prescaler */
 380:FWLIB/src/stm32f4xx_spi.c ****   else
 381:FWLIB/src/stm32f4xx_spi.c ****   {
 382:FWLIB/src/stm32f4xx_spi.c ****     /* Check the frame length (For the Prescaler computing) *******************/
 383:FWLIB/src/stm32f4xx_spi.c ****     if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 331              		.loc 1 383 5 is_stmt 1 view .LVU93
 332              		.loc 1 383 22 is_stmt 0 view .LVU94
 333 0020 8B88     		ldrh	r3, [r1, #4]
 334              		.loc 1 383 7 view .LVU95
 335 0022 002B     		cmp	r3, #0
 336 0024 5CD1     		bne	.L29
 384:FWLIB/src/stm32f4xx_spi.c ****     {
 385:FWLIB/src/stm32f4xx_spi.c ****       /* Packet length is 16 bits */
 386:FWLIB/src/stm32f4xx_spi.c ****       packetlength = 1;
 337              		.loc 1 386 20 view .LVU96
 338 0026 0126     		movs	r6, #1
 339              	.L21:
 340              	.LVL36:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 14


 387:FWLIB/src/stm32f4xx_spi.c ****     }
 388:FWLIB/src/stm32f4xx_spi.c ****     else
 389:FWLIB/src/stm32f4xx_spi.c ****     {
 390:FWLIB/src/stm32f4xx_spi.c ****       /* Packet length is 32 bits */
 391:FWLIB/src/stm32f4xx_spi.c ****       packetlength = 2;
 392:FWLIB/src/stm32f4xx_spi.c ****     }
 393:FWLIB/src/stm32f4xx_spi.c **** 
 394:FWLIB/src/stm32f4xx_spi.c ****     /* Get I2S source Clock frequency  ****************************************/
 395:FWLIB/src/stm32f4xx_spi.c ****       
 396:FWLIB/src/stm32f4xx_spi.c ****     /* If an external I2S clock has to be used, this define should be set  
 397:FWLIB/src/stm32f4xx_spi.c ****        in the project configuration or in the stm32f4xx_conf.h file */
 398:FWLIB/src/stm32f4xx_spi.c ****   #ifdef I2S_EXTERNAL_CLOCK_VAL     
 399:FWLIB/src/stm32f4xx_spi.c ****     /* Set external clock as I2S clock source */
 400:FWLIB/src/stm32f4xx_spi.c ****     if ((RCC->CFGR & RCC_CFGR_I2SSRC) == 0)
 401:FWLIB/src/stm32f4xx_spi.c ****     {
 402:FWLIB/src/stm32f4xx_spi.c ****       RCC->CFGR |= (uint32_t)RCC_CFGR_I2SSRC;
 403:FWLIB/src/stm32f4xx_spi.c ****     }
 404:FWLIB/src/stm32f4xx_spi.c ****     
 405:FWLIB/src/stm32f4xx_spi.c ****     /* Set the I2S clock to the external clock  value */
 406:FWLIB/src/stm32f4xx_spi.c ****     i2sclk = I2S_EXTERNAL_CLOCK_VAL;
 407:FWLIB/src/stm32f4xx_spi.c **** 
 408:FWLIB/src/stm32f4xx_spi.c ****   #else /* There is no define for External I2S clock source */
 409:FWLIB/src/stm32f4xx_spi.c ****     /* Set PLLI2S as I2S clock source */
 410:FWLIB/src/stm32f4xx_spi.c ****     if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 341              		.loc 1 410 5 is_stmt 1 view .LVU97
 342              		.loc 1 410 13 is_stmt 0 view .LVU98
 343 0028 394B     		ldr	r3, .L33
 344 002a 9B68     		ldr	r3, [r3, #8]
 345              		.loc 1 410 8 view .LVU99
 346 002c 13F4000F 		tst	r3, #8388608
 347 0030 04D0     		beq	.L22
 411:FWLIB/src/stm32f4xx_spi.c ****     {
 412:FWLIB/src/stm32f4xx_spi.c ****       RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 348              		.loc 1 412 7 is_stmt 1 view .LVU100
 349              		.loc 1 412 17 is_stmt 0 view .LVU101
 350 0032 374C     		ldr	r4, .L33
 351 0034 A368     		ldr	r3, [r4, #8]
 352 0036 23F40003 		bic	r3, r3, #8388608
 353 003a A360     		str	r3, [r4, #8]
 354              	.L22:
 413:FWLIB/src/stm32f4xx_spi.c ****     }    
 414:FWLIB/src/stm32f4xx_spi.c ****     
 415:FWLIB/src/stm32f4xx_spi.c ****     /* Get the PLLI2SN value */
 416:FWLIB/src/stm32f4xx_spi.c ****     plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 355              		.loc 1 416 5 is_stmt 1 view .LVU102
 356              		.loc 1 416 28 is_stmt 0 view .LVU103
 357 003c 344C     		ldr	r4, .L33
 358 003e D4F88430 		ldr	r3, [r4, #132]
 359              		.loc 1 416 10 view .LVU104
 360 0042 C3F3881C 		ubfx	ip, r3, #6, #9
 361              	.LVL37:
 417:FWLIB/src/stm32f4xx_spi.c ****                       (RCC_PLLI2SCFGR_PLLI2SN >> 6));
 418:FWLIB/src/stm32f4xx_spi.c ****     
 419:FWLIB/src/stm32f4xx_spi.c ****     /* Get the PLLI2SR value */
 420:FWLIB/src/stm32f4xx_spi.c ****     pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 362              		.loc 1 420 5 is_stmt 1 view .LVU105
 363              		.loc 1 420 28 is_stmt 0 view .LVU106
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 15


 364 0046 D4F88430 		ldr	r3, [r4, #132]
 365              		.loc 1 420 10 view .LVU107
 366 004a C3F30273 		ubfx	r3, r3, #28, #3
 367              	.LVL38:
 421:FWLIB/src/stm32f4xx_spi.c ****                       (RCC_PLLI2SCFGR_PLLI2SR >> 28));
 422:FWLIB/src/stm32f4xx_spi.c ****     
 423:FWLIB/src/stm32f4xx_spi.c ****     /* Get the PLLM value */
 424:FWLIB/src/stm32f4xx_spi.c ****     pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 368              		.loc 1 424 5 is_stmt 1 view .LVU108
 369              		.loc 1 424 26 is_stmt 0 view .LVU109
 370 004e 6568     		ldr	r5, [r4, #4]
 371              		.loc 1 424 10 view .LVU110
 372 0050 05F03F0E 		and	lr, r5, #63
 373              	.LVL39:
 425:FWLIB/src/stm32f4xx_spi.c **** 
 426:FWLIB/src/stm32f4xx_spi.c ****     if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)
 374              		.loc 1 426 5 is_stmt 1 view .LVU111
 375              		.loc 1 426 12 is_stmt 0 view .LVU112
 376 0054 6468     		ldr	r4, [r4, #4]
 377              		.loc 1 426 7 view .LVU113
 378 0056 14F4800F 		tst	r4, #4194304
 379 005a 43D0     		beq	.L23
 427:FWLIB/src/stm32f4xx_spi.c ****     {
 428:FWLIB/src/stm32f4xx_spi.c ****       /* Get the I2S source clock value */
 429:FWLIB/src/stm32f4xx_spi.c ****       i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 380              		.loc 1 429 7 is_stmt 1 view .LVU114
 381              		.loc 1 429 39 is_stmt 0 view .LVU115
 382 005c 2D4C     		ldr	r4, .L33+4
 383 005e B4FBFEFE 		udiv	lr, r4, lr
 384              	.LVL40:
 385              		.loc 1 429 47 view .LVU116
 386 0062 0CFB0EFC 		mul	ip, ip, lr
 387              	.LVL41:
 388              		.loc 1 429 14 view .LVU117
 389 0066 BCFBF3F3 		udiv	r3, ip, r3
 390              	.LVL42:
 391              	.L24:
 430:FWLIB/src/stm32f4xx_spi.c ****     }
 431:FWLIB/src/stm32f4xx_spi.c ****     else
 432:FWLIB/src/stm32f4xx_spi.c ****     { /* Get the I2S source clock value */
 433:FWLIB/src/stm32f4xx_spi.c ****       i2sclk = (uint32_t)(((HSI_VALUE / pllm) * plln) / pllr);
 434:FWLIB/src/stm32f4xx_spi.c ****     }
 435:FWLIB/src/stm32f4xx_spi.c ****   #endif /* I2S_EXTERNAL_CLOCK_VAL */
 436:FWLIB/src/stm32f4xx_spi.c ****     
 437:FWLIB/src/stm32f4xx_spi.c ****     /* Compute the Real divider depending on the MCLK output state, with a floating point */
 438:FWLIB/src/stm32f4xx_spi.c ****     if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 392              		.loc 1 438 5 is_stmt 1 view .LVU118
 393              		.loc 1 438 22 is_stmt 0 view .LVU119
 394 006a CC88     		ldrh	r4, [r1, #6]
 395              		.loc 1 438 7 view .LVU120
 396 006c B4F5007F 		cmp	r4, #512
 397 0070 40D0     		beq	.L32
 439:FWLIB/src/stm32f4xx_spi.c ****     {
 440:FWLIB/src/stm32f4xx_spi.c ****       /* MCLK output is enabled */
 441:FWLIB/src/stm32f4xx_spi.c ****       tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 442:FWLIB/src/stm32f4xx_spi.c ****     }
 443:FWLIB/src/stm32f4xx_spi.c ****     else
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 16


 444:FWLIB/src/stm32f4xx_spi.c ****     {
 445:FWLIB/src/stm32f4xx_spi.c ****       /* MCLK output is disabled */
 446:FWLIB/src/stm32f4xx_spi.c ****       tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 
 398              		.loc 1 446 7 is_stmt 1 view .LVU121
 399              		.loc 1 446 41 is_stmt 0 view .LVU122
 400 0072 7601     		lsls	r6, r6, #5
 401              	.LVL43:
 402              		.loc 1 446 35 view .LVU123
 403 0074 B3FBF6F3 		udiv	r3, r3, r6
 404              	.LVL44:
 405              		.loc 1 446 58 view .LVU124
 406 0078 03EB8303 		add	r3, r3, r3, lsl #2
 407 007c 5B00     		lsls	r3, r3, #1
 408              		.loc 1 446 80 view .LVU125
 409 007e 8C68     		ldr	r4, [r1, #8]
 410              		.loc 1 446 64 view .LVU126
 411 0080 B3FBF4F3 		udiv	r3, r3, r4
 412              		.loc 1 446 13 view .LVU127
 413 0084 0533     		adds	r3, r3, #5
 414 0086 9BB2     		uxth	r3, r3
 415              	.LVL45:
 416              	.L26:
 447:FWLIB/src/stm32f4xx_spi.c ****     }
 448:FWLIB/src/stm32f4xx_spi.c ****     
 449:FWLIB/src/stm32f4xx_spi.c ****     /* Remove the flatting point */
 450:FWLIB/src/stm32f4xx_spi.c ****     tmp = tmp / 10;  
 417              		.loc 1 450 5 is_stmt 1 view .LVU128
 418              		.loc 1 450 9 is_stmt 0 view .LVU129
 419 0088 234C     		ldr	r4, .L33+8
 420 008a A4FB0343 		umull	r4, r3, r4, r3
 421              	.LVL46:
 451:FWLIB/src/stm32f4xx_spi.c ****       
 452:FWLIB/src/stm32f4xx_spi.c ****     /* Check the parity of the divider */
 453:FWLIB/src/stm32f4xx_spi.c ****     i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 422              		.loc 1 453 5 is_stmt 1 view .LVU130
 423              		.loc 1 453 12 is_stmt 0 view .LVU131
 424 008e C3F3C00C 		ubfx	ip, r3, #3, #1
 425              	.LVL47:
 454:FWLIB/src/stm32f4xx_spi.c ****    
 455:FWLIB/src/stm32f4xx_spi.c ****     /* Compute the i2sdiv prescaler */
 456:FWLIB/src/stm32f4xx_spi.c ****     i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 426              		.loc 1 456 5 is_stmt 1 view .LVU132
 427              		.loc 1 456 30 is_stmt 0 view .LVU133
 428 0092 CCEBD303 		rsb	r3, ip, r3, lsr #3
 429              	.LVL48:
 430              		.loc 1 456 12 view .LVU134
 431 0096 C3F34F03 		ubfx	r3, r3, #1, #16
 432              	.LVL49:
 457:FWLIB/src/stm32f4xx_spi.c ****    
 458:FWLIB/src/stm32f4xx_spi.c ****     /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
 459:FWLIB/src/stm32f4xx_spi.c ****     i2sodd = (uint16_t) (i2sodd << 8);
 433              		.loc 1 459 5 is_stmt 1 view .LVU135
 434              		.loc 1 459 12 is_stmt 0 view .LVU136
 435 009a 4FEA0C2E 		lsl	lr, ip, #8
 436              	.LVL50:
 437              	.L20:
 460:FWLIB/src/stm32f4xx_spi.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 17


 461:FWLIB/src/stm32f4xx_spi.c **** 
 462:FWLIB/src/stm32f4xx_spi.c ****   /* Test if the divider is 1 or 0 or greater than 0xFF */
 463:FWLIB/src/stm32f4xx_spi.c ****   if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 438              		.loc 1 463 3 is_stmt 1 view .LVU137
 439              		.loc 1 463 20 is_stmt 0 view .LVU138
 440 009e A3F1020C 		sub	ip, r3, #2
 441 00a2 1FFA8CFC 		uxth	ip, ip
 442              		.loc 1 463 6 view .LVU139
 443 00a6 BCF1FD0F 		cmp	ip, #253
 444 00aa 02D9     		bls	.L27
 464:FWLIB/src/stm32f4xx_spi.c ****   {
 465:FWLIB/src/stm32f4xx_spi.c ****     /* Set the default values */
 466:FWLIB/src/stm32f4xx_spi.c ****     i2sdiv = 2;
 467:FWLIB/src/stm32f4xx_spi.c ****     i2sodd = 0;
 445              		.loc 1 467 12 view .LVU140
 446 00ac 4FF0000E 		mov	lr, #0
 447              	.LVL51:
 466:FWLIB/src/stm32f4xx_spi.c ****     i2sodd = 0;
 448              		.loc 1 466 12 view .LVU141
 449 00b0 0223     		movs	r3, #2
 450              	.LVL52:
 451              	.L27:
 468:FWLIB/src/stm32f4xx_spi.c ****   }
 469:FWLIB/src/stm32f4xx_spi.c **** 
 470:FWLIB/src/stm32f4xx_spi.c ****   /* Write to SPIx I2SPR register the computed value */
 471:FWLIB/src/stm32f4xx_spi.c ****   SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCL
 452              		.loc 1 471 3 is_stmt 1 view .LVU142
 453              		.loc 1 471 91 is_stmt 0 view .LVU143
 454 00b2 B1F806C0 		ldrh	ip, [r1, #6]
 455              		.loc 1 471 47 view .LVU144
 456 00b6 4CEA0E0C 		orr	ip, ip, lr
 457              		.loc 1 471 17 view .LVU145
 458 00ba 4CEA0303 		orr	r3, ip, r3
 459              	.LVL53:
 460              		.loc 1 471 15 view .LVU146
 461 00be 0384     		strh	r3, [r0, #32]	@ movhi
 472:FWLIB/src/stm32f4xx_spi.c ****  
 473:FWLIB/src/stm32f4xx_spi.c ****   /* Configure the I2S with the SPI_InitStruct values */
 474:FWLIB/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 462              		.loc 1 474 3 is_stmt 1 view .LVU147
 463              		.loc 1 474 80 is_stmt 0 view .LVU148
 464 00c0 0B88     		ldrh	r3, [r1]
 475:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 465              		.loc 1 475 44 view .LVU149
 466 00c2 B1F802C0 		ldrh	ip, [r1, #2]
 467              		.loc 1 475 86 view .LVU150
 468 00c6 B1F804E0 		ldrh	lr, [r1, #4]
 469              	.LVL54:
 476:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)I2S_InitStruct->I2S_CPOL))));
 470              		.loc 1 476 43 view .LVU151
 471 00ca 8989     		ldrh	r1, [r1, #12]
 472              	.LVL55:
 475:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 473              		.loc 1 475 61 view .LVU152
 474 00cc 4EEA0101 		orr	r1, lr, r1
 475:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 475              		.loc 1 475 19 view .LVU153
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 18


 476 00d0 4CEA0101 		orr	r1, ip, r1
 474:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 477              		.loc 1 474 55 view .LVU154
 478 00d4 0B43     		orrs	r3, r3, r1
 474:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 479              		.loc 1 474 10 view .LVU155
 480 00d6 1A43     		orrs	r2, r2, r3
 481              	.LVL56:
 474:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 482              		.loc 1 474 10 view .LVU156
 483 00d8 42F40062 		orr	r2, r2, #2048
 484              	.LVL57:
 477:FWLIB/src/stm32f4xx_spi.c ****  
 478:FWLIB/src/stm32f4xx_spi.c **** #if defined(SPI_I2SCFGR_ASTRTEN)
 479:FWLIB/src/stm32f4xx_spi.c ****   if((I2S_InitStruct->I2S_Standard  == I2S_Standard_PCMShort) || (I2S_InitStruct->I2S_Standard  == 
 480:FWLIB/src/stm32f4xx_spi.c ****   {
 481:FWLIB/src/stm32f4xx_spi.c ****     /* Write to SPIx I2SCFGR */  
 482:FWLIB/src/stm32f4xx_spi.c ****     SPIx->I2SCFGR = tmpreg | SPI_I2SCFGR_ASTRTEN;
 483:FWLIB/src/stm32f4xx_spi.c ****   }
 484:FWLIB/src/stm32f4xx_spi.c **** #else
 485:FWLIB/src/stm32f4xx_spi.c ****   /* Write to SPIx I2SCFGR */  
 486:FWLIB/src/stm32f4xx_spi.c ****   SPIx->I2SCFGR = tmpreg ;
 485              		.loc 1 486 3 is_stmt 1 view .LVU157
 486              		.loc 1 486 17 is_stmt 0 view .LVU158
 487 00dc 8283     		strh	r2, [r0, #28]	@ movhi
 487:FWLIB/src/stm32f4xx_spi.c **** #endif 
 488:FWLIB/src/stm32f4xx_spi.c **** }
 488              		.loc 1 488 1 view .LVU159
 489 00de 70BD     		pop	{r4, r5, r6, pc}
 490              	.LVL58:
 491              	.L29:
 391:FWLIB/src/stm32f4xx_spi.c ****     }
 492              		.loc 1 391 20 view .LVU160
 493 00e0 0226     		movs	r6, #2
 494 00e2 A1E7     		b	.L21
 495              	.LVL59:
 496              	.L23:
 433:FWLIB/src/stm32f4xx_spi.c ****     }
 497              		.loc 1 433 7 is_stmt 1 view .LVU161
 433:FWLIB/src/stm32f4xx_spi.c ****     }
 498              		.loc 1 433 39 is_stmt 0 view .LVU162
 499 00e4 0D4C     		ldr	r4, .L33+12
 500 00e6 B4FBFEFE 		udiv	lr, r4, lr
 501              	.LVL60:
 433:FWLIB/src/stm32f4xx_spi.c ****     }
 502              		.loc 1 433 47 view .LVU163
 503 00ea 0CFB0EFC 		mul	ip, ip, lr
 504              	.LVL61:
 433:FWLIB/src/stm32f4xx_spi.c ****     }
 505              		.loc 1 433 14 view .LVU164
 506 00ee BCFBF3F3 		udiv	r3, ip, r3
 507              	.LVL62:
 433:FWLIB/src/stm32f4xx_spi.c ****     }
 508              		.loc 1 433 14 view .LVU165
 509 00f2 BAE7     		b	.L24
 510              	.L32:
 441:FWLIB/src/stm32f4xx_spi.c ****     }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 19


 511              		.loc 1 441 7 is_stmt 1 view .LVU166
 441:FWLIB/src/stm32f4xx_spi.c ****     }
 512              		.loc 1 441 35 is_stmt 0 view .LVU167
 513 00f4 1B0A     		lsrs	r3, r3, #8
 514              	.LVL63:
 441:FWLIB/src/stm32f4xx_spi.c ****     }
 515              		.loc 1 441 42 view .LVU168
 516 00f6 03EB8303 		add	r3, r3, r3, lsl #2
 517 00fa 5B00     		lsls	r3, r3, #1
 441:FWLIB/src/stm32f4xx_spi.c ****     }
 518              		.loc 1 441 64 view .LVU169
 519 00fc 8C68     		ldr	r4, [r1, #8]
 441:FWLIB/src/stm32f4xx_spi.c ****     }
 520              		.loc 1 441 48 view .LVU170
 521 00fe B3FBF4F3 		udiv	r3, r3, r4
 441:FWLIB/src/stm32f4xx_spi.c ****     }
 522              		.loc 1 441 13 view .LVU171
 523 0102 0533     		adds	r3, r3, #5
 524 0104 9BB2     		uxth	r3, r3
 525              	.LVL64:
 441:FWLIB/src/stm32f4xx_spi.c ****     }
 526              		.loc 1 441 13 view .LVU172
 527 0106 BFE7     		b	.L26
 528              	.LVL65:
 529              	.L28:
 376:FWLIB/src/stm32f4xx_spi.c ****     i2sdiv = (uint16_t)2;   
 530              		.loc 1 376 12 view .LVU173
 531 0108 4FF0000E 		mov	lr, #0
 377:FWLIB/src/stm32f4xx_spi.c ****   }
 532              		.loc 1 377 12 view .LVU174
 533 010c 0223     		movs	r3, #2
 534 010e C6E7     		b	.L20
 535              	.L34:
 536              		.align	2
 537              	.L33:
 538 0110 00380240 		.word	1073887232
 539 0114 00127A00 		.word	8000000
 540 0118 CDCCCCCC 		.word	-858993459
 541 011c 0024F400 		.word	16000000
 542              		.cfi_endproc
 543              	.LFE125:
 545              		.section	.text.SPI_StructInit,"ax",%progbits
 546              		.align	1
 547              		.global	SPI_StructInit
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 551              		.fpu fpv4-sp-d16
 553              	SPI_StructInit:
 554              	.LVL66:
 555              	.LFB126:
 489:FWLIB/src/stm32f4xx_spi.c **** 
 490:FWLIB/src/stm32f4xx_spi.c **** /**
 491:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Fills each SPI_InitStruct member with its default value.
 492:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure which will be initialized.
 493:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 494:FWLIB/src/stm32f4xx_spi.c ****   */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 20


 495:FWLIB/src/stm32f4xx_spi.c **** void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
 496:FWLIB/src/stm32f4xx_spi.c **** {
 556              		.loc 1 496 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 497:FWLIB/src/stm32f4xx_spi.c **** /*--------------- Reset SPI init structure parameters values -----------------*/
 498:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the SPI_Direction member */
 499:FWLIB/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 561              		.loc 1 499 3 view .LVU176
 562              		.loc 1 499 33 is_stmt 0 view .LVU177
 563 0000 0023     		movs	r3, #0
 564 0002 0380     		strh	r3, [r0]	@ movhi
 500:FWLIB/src/stm32f4xx_spi.c ****   /* initialize the SPI_Mode member */
 501:FWLIB/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 565              		.loc 1 501 3 is_stmt 1 view .LVU178
 566              		.loc 1 501 28 is_stmt 0 view .LVU179
 567 0004 4380     		strh	r3, [r0, #2]	@ movhi
 502:FWLIB/src/stm32f4xx_spi.c ****   /* initialize the SPI_DataSize member */
 503:FWLIB/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 568              		.loc 1 503 3 is_stmt 1 view .LVU180
 569              		.loc 1 503 32 is_stmt 0 view .LVU181
 570 0006 8380     		strh	r3, [r0, #4]	@ movhi
 504:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the SPI_CPOL member */
 505:FWLIB/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 571              		.loc 1 505 3 is_stmt 1 view .LVU182
 572              		.loc 1 505 28 is_stmt 0 view .LVU183
 573 0008 C380     		strh	r3, [r0, #6]	@ movhi
 506:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the SPI_CPHA member */
 507:FWLIB/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 574              		.loc 1 507 3 is_stmt 1 view .LVU184
 575              		.loc 1 507 28 is_stmt 0 view .LVU185
 576 000a 0381     		strh	r3, [r0, #8]	@ movhi
 508:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the SPI_NSS member */
 509:FWLIB/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 577              		.loc 1 509 3 is_stmt 1 view .LVU186
 578              		.loc 1 509 27 is_stmt 0 view .LVU187
 579 000c 4381     		strh	r3, [r0, #10]	@ movhi
 510:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the SPI_BaudRatePrescaler member */
 511:FWLIB/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 580              		.loc 1 511 3 is_stmt 1 view .LVU188
 581              		.loc 1 511 41 is_stmt 0 view .LVU189
 582 000e 8381     		strh	r3, [r0, #12]	@ movhi
 512:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the SPI_FirstBit member */
 513:FWLIB/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 583              		.loc 1 513 3 is_stmt 1 view .LVU190
 584              		.loc 1 513 32 is_stmt 0 view .LVU191
 585 0010 C381     		strh	r3, [r0, #14]	@ movhi
 514:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the SPI_CRCPolynomial member */
 515:FWLIB/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_CRCPolynomial = 7;
 586              		.loc 1 515 3 is_stmt 1 view .LVU192
 587              		.loc 1 515 37 is_stmt 0 view .LVU193
 588 0012 0723     		movs	r3, #7
 589 0014 0382     		strh	r3, [r0, #16]	@ movhi
 516:FWLIB/src/stm32f4xx_spi.c **** }
 590              		.loc 1 516 1 view .LVU194
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 21


 591 0016 7047     		bx	lr
 592              		.cfi_endproc
 593              	.LFE126:
 595              		.section	.text.I2S_StructInit,"ax",%progbits
 596              		.align	1
 597              		.global	I2S_StructInit
 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 601              		.fpu fpv4-sp-d16
 603              	I2S_StructInit:
 604              	.LVL67:
 605              	.LFB127:
 517:FWLIB/src/stm32f4xx_spi.c **** 
 518:FWLIB/src/stm32f4xx_spi.c **** /**
 519:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Fills each I2S_InitStruct member with its default value.
 520:FWLIB/src/stm32f4xx_spi.c ****   * @param  I2S_InitStruct: pointer to a I2S_InitTypeDef structure which will be initialized.
 521:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 522:FWLIB/src/stm32f4xx_spi.c ****   */
 523:FWLIB/src/stm32f4xx_spi.c **** void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
 524:FWLIB/src/stm32f4xx_spi.c **** {
 606              		.loc 1 524 1 is_stmt 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610              		@ link register save eliminated.
 525:FWLIB/src/stm32f4xx_spi.c **** /*--------------- Reset I2S init structure parameters values -----------------*/
 526:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the I2S_Mode member */
 527:FWLIB/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 611              		.loc 1 527 3 view .LVU196
 612              		.loc 1 527 28 is_stmt 0 view .LVU197
 613 0000 0023     		movs	r3, #0
 614 0002 0380     		strh	r3, [r0]	@ movhi
 528:FWLIB/src/stm32f4xx_spi.c ****   
 529:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the I2S_Standard member */
 530:FWLIB/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 615              		.loc 1 530 3 is_stmt 1 view .LVU198
 616              		.loc 1 530 32 is_stmt 0 view .LVU199
 617 0004 4380     		strh	r3, [r0, #2]	@ movhi
 531:FWLIB/src/stm32f4xx_spi.c ****   
 532:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the I2S_DataFormat member */
 533:FWLIB/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 618              		.loc 1 533 3 is_stmt 1 view .LVU200
 619              		.loc 1 533 34 is_stmt 0 view .LVU201
 620 0006 8380     		strh	r3, [r0, #4]	@ movhi
 534:FWLIB/src/stm32f4xx_spi.c ****   
 535:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the I2S_MCLKOutput member */
 536:FWLIB/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 621              		.loc 1 536 3 is_stmt 1 view .LVU202
 622              		.loc 1 536 34 is_stmt 0 view .LVU203
 623 0008 C380     		strh	r3, [r0, #6]	@ movhi
 537:FWLIB/src/stm32f4xx_spi.c ****   
 538:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the I2S_AudioFreq member */
 539:FWLIB/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 624              		.loc 1 539 3 is_stmt 1 view .LVU204
 625              		.loc 1 539 33 is_stmt 0 view .LVU205
 626 000a 0222     		movs	r2, #2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 22


 627 000c 8260     		str	r2, [r0, #8]
 540:FWLIB/src/stm32f4xx_spi.c ****   
 541:FWLIB/src/stm32f4xx_spi.c ****   /* Initialize the I2S_CPOL member */
 542:FWLIB/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 628              		.loc 1 542 3 is_stmt 1 view .LVU206
 629              		.loc 1 542 28 is_stmt 0 view .LVU207
 630 000e 8381     		strh	r3, [r0, #12]	@ movhi
 543:FWLIB/src/stm32f4xx_spi.c **** }
 631              		.loc 1 543 1 view .LVU208
 632 0010 7047     		bx	lr
 633              		.cfi_endproc
 634              	.LFE127:
 636              		.section	.text.SPI_Cmd,"ax",%progbits
 637              		.align	1
 638              		.global	SPI_Cmd
 639              		.syntax unified
 640              		.thumb
 641              		.thumb_func
 642              		.fpu fpv4-sp-d16
 644              	SPI_Cmd:
 645              	.LVL68:
 646              	.LFB128:
 544:FWLIB/src/stm32f4xx_spi.c **** 
 545:FWLIB/src/stm32f4xx_spi.c **** /**
 546:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the specified SPI peripheral.
 547:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 548:FWLIB/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx peripheral. 
 549:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 550:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 551:FWLIB/src/stm32f4xx_spi.c ****   */
 552:FWLIB/src/stm32f4xx_spi.c **** void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 553:FWLIB/src/stm32f4xx_spi.c **** {
 647              		.loc 1 553 1 is_stmt 1 view -0
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 0
 650              		@ frame_needed = 0, uses_anonymous_args = 0
 651              		@ link register save eliminated.
 554:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 555:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 652              		.loc 1 555 3 view .LVU210
 556:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 653              		.loc 1 556 3 view .LVU211
 557:FWLIB/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 654              		.loc 1 557 3 view .LVU212
 655              		.loc 1 557 6 is_stmt 0 view .LVU213
 656 0000 29B1     		cbz	r1, .L38
 558:FWLIB/src/stm32f4xx_spi.c ****   {
 559:FWLIB/src/stm32f4xx_spi.c ****     /* Enable the selected SPI peripheral */
 560:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_CR1_SPE;
 657              		.loc 1 560 5 is_stmt 1 view .LVU214
 658              		.loc 1 560 15 is_stmt 0 view .LVU215
 659 0002 0388     		ldrh	r3, [r0]
 660 0004 9BB2     		uxth	r3, r3
 661 0006 43F04003 		orr	r3, r3, #64
 662 000a 0380     		strh	r3, [r0]	@ movhi
 663 000c 7047     		bx	lr
 664              	.L38:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 23


 561:FWLIB/src/stm32f4xx_spi.c ****   }
 562:FWLIB/src/stm32f4xx_spi.c ****   else
 563:FWLIB/src/stm32f4xx_spi.c ****   {
 564:FWLIB/src/stm32f4xx_spi.c ****     /* Disable the selected SPI peripheral */
 565:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 665              		.loc 1 565 5 is_stmt 1 view .LVU216
 666              		.loc 1 565 15 is_stmt 0 view .LVU217
 667 000e 0388     		ldrh	r3, [r0]
 668 0010 9BB2     		uxth	r3, r3
 669 0012 23F04003 		bic	r3, r3, #64
 670 0016 9BB2     		uxth	r3, r3
 671 0018 0380     		strh	r3, [r0]	@ movhi
 566:FWLIB/src/stm32f4xx_spi.c ****   }
 567:FWLIB/src/stm32f4xx_spi.c **** }
 672              		.loc 1 567 1 view .LVU218
 673 001a 7047     		bx	lr
 674              		.cfi_endproc
 675              	.LFE128:
 677              		.section	.text.I2S_Cmd,"ax",%progbits
 678              		.align	1
 679              		.global	I2S_Cmd
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 683              		.fpu fpv4-sp-d16
 685              	I2S_Cmd:
 686              	.LVL69:
 687              	.LFB129:
 568:FWLIB/src/stm32f4xx_spi.c **** 
 569:FWLIB/src/stm32f4xx_spi.c **** /**
 570:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the specified SPI peripheral (in I2S mode).
 571:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 2 or 3 to select the SPI peripheral (or I2Sxext 
 572:FWLIB/src/stm32f4xx_spi.c ****   *         for full duplex mode).
 573:FWLIB/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx peripheral. 
 574:FWLIB/src/stm32f4xx_spi.c ****   *         This parameter can be: ENABLE or DISABLE.
 575:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 576:FWLIB/src/stm32f4xx_spi.c ****   */
 577:FWLIB/src/stm32f4xx_spi.c **** void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 578:FWLIB/src/stm32f4xx_spi.c **** {
 688              		.loc 1 578 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692              		@ link register save eliminated.
 579:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 580:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
 693              		.loc 1 580 3 view .LVU220
 581:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 694              		.loc 1 581 3 view .LVU221
 582:FWLIB/src/stm32f4xx_spi.c ****   
 583:FWLIB/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 695              		.loc 1 583 3 view .LVU222
 696              		.loc 1 583 6 is_stmt 0 view .LVU223
 697 0000 29B1     		cbz	r1, .L41
 584:FWLIB/src/stm32f4xx_spi.c ****   {
 585:FWLIB/src/stm32f4xx_spi.c ****     /* Enable the selected SPI peripheral (in I2S mode) */
 586:FWLIB/src/stm32f4xx_spi.c ****     SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 24


 698              		.loc 1 586 5 is_stmt 1 view .LVU224
 699              		.loc 1 586 19 is_stmt 0 view .LVU225
 700 0002 838B     		ldrh	r3, [r0, #28]
 701 0004 9BB2     		uxth	r3, r3
 702 0006 43F48063 		orr	r3, r3, #1024
 703 000a 8383     		strh	r3, [r0, #28]	@ movhi
 704 000c 7047     		bx	lr
 705              	.L41:
 587:FWLIB/src/stm32f4xx_spi.c ****   }
 588:FWLIB/src/stm32f4xx_spi.c ****   else
 589:FWLIB/src/stm32f4xx_spi.c ****   {
 590:FWLIB/src/stm32f4xx_spi.c ****     /* Disable the selected SPI peripheral in I2S mode */
 591:FWLIB/src/stm32f4xx_spi.c ****     SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 706              		.loc 1 591 5 is_stmt 1 view .LVU226
 707              		.loc 1 591 19 is_stmt 0 view .LVU227
 708 000e 838B     		ldrh	r3, [r0, #28]
 709 0010 9BB2     		uxth	r3, r3
 710 0012 23F48063 		bic	r3, r3, #1024
 711 0016 9BB2     		uxth	r3, r3
 712 0018 8383     		strh	r3, [r0, #28]	@ movhi
 592:FWLIB/src/stm32f4xx_spi.c ****   }
 593:FWLIB/src/stm32f4xx_spi.c **** }
 713              		.loc 1 593 1 view .LVU228
 714 001a 7047     		bx	lr
 715              		.cfi_endproc
 716              	.LFE129:
 718              		.section	.text.SPI_DataSizeConfig,"ax",%progbits
 719              		.align	1
 720              		.global	SPI_DataSizeConfig
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 724              		.fpu fpv4-sp-d16
 726              	SPI_DataSizeConfig:
 727              	.LVL70:
 728              	.LFB130:
 594:FWLIB/src/stm32f4xx_spi.c **** 
 595:FWLIB/src/stm32f4xx_spi.c **** /**
 596:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Configures the data size for the selected SPI.
 597:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 598:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_DataSize: specifies the SPI data size.
 599:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 600:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_DataSize_16b: Set data frame format to 16bit
 601:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_DataSize_8b: Set data frame format to 8bit
 602:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 603:FWLIB/src/stm32f4xx_spi.c ****   */
 604:FWLIB/src/stm32f4xx_spi.c **** void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
 605:FWLIB/src/stm32f4xx_spi.c **** {
 729              		.loc 1 605 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		@ link register save eliminated.
 606:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 607:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 734              		.loc 1 607 3 view .LVU230
 608:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DATASIZE(SPI_DataSize));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 25


 735              		.loc 1 608 3 view .LVU231
 609:FWLIB/src/stm32f4xx_spi.c ****   /* Clear DFF bit */
 610:FWLIB/src/stm32f4xx_spi.c ****   SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 736              		.loc 1 610 3 view .LVU232
 737              		.loc 1 610 13 is_stmt 0 view .LVU233
 738 0000 0388     		ldrh	r3, [r0]
 739 0002 9BB2     		uxth	r3, r3
 740 0004 23F40063 		bic	r3, r3, #2048
 741 0008 9BB2     		uxth	r3, r3
 742 000a 0380     		strh	r3, [r0]	@ movhi
 611:FWLIB/src/stm32f4xx_spi.c ****   /* Set new DFF bit value */
 612:FWLIB/src/stm32f4xx_spi.c ****   SPIx->CR1 |= SPI_DataSize;
 743              		.loc 1 612 3 is_stmt 1 view .LVU234
 744              		.loc 1 612 13 is_stmt 0 view .LVU235
 745 000c 0388     		ldrh	r3, [r0]
 746 000e 9BB2     		uxth	r3, r3
 747 0010 0B43     		orrs	r3, r3, r1
 748 0012 0380     		strh	r3, [r0]	@ movhi
 613:FWLIB/src/stm32f4xx_spi.c **** }
 749              		.loc 1 613 1 view .LVU236
 750 0014 7047     		bx	lr
 751              		.cfi_endproc
 752              	.LFE130:
 754              		.section	.text.SPI_BiDirectionalLineConfig,"ax",%progbits
 755              		.align	1
 756              		.global	SPI_BiDirectionalLineConfig
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 760              		.fpu fpv4-sp-d16
 762              	SPI_BiDirectionalLineConfig:
 763              	.LVL71:
 764              	.LFB131:
 614:FWLIB/src/stm32f4xx_spi.c **** 
 615:FWLIB/src/stm32f4xx_spi.c **** /**
 616:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Selects the data transfer direction in bidirectional mode for the specified SPI.
 617:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 618:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_Direction: specifies the data transfer direction in bidirectional mode. 
 619:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 620:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_Direction_Tx: Selects Tx transmission direction
 621:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_Direction_Rx: Selects Rx receive direction
 622:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 623:FWLIB/src/stm32f4xx_spi.c ****   */
 624:FWLIB/src/stm32f4xx_spi.c **** void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
 625:FWLIB/src/stm32f4xx_spi.c **** {
 765              		.loc 1 625 1 is_stmt 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769              		@ link register save eliminated.
 626:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 627:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 770              		.loc 1 627 3 view .LVU238
 628:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DIRECTION(SPI_Direction));
 771              		.loc 1 628 3 view .LVU239
 629:FWLIB/src/stm32f4xx_spi.c ****   if (SPI_Direction == SPI_Direction_Tx)
 772              		.loc 1 629 3 view .LVU240
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 26


 773              		.loc 1 629 6 is_stmt 0 view .LVU241
 774 0000 B1F5804F 		cmp	r1, #16384
 775 0004 06D0     		beq	.L47
 630:FWLIB/src/stm32f4xx_spi.c ****   {
 631:FWLIB/src/stm32f4xx_spi.c ****     /* Set the Tx only mode */
 632:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_Direction_Tx;
 633:FWLIB/src/stm32f4xx_spi.c ****   }
 634:FWLIB/src/stm32f4xx_spi.c ****   else
 635:FWLIB/src/stm32f4xx_spi.c ****   {
 636:FWLIB/src/stm32f4xx_spi.c ****     /* Set the Rx only mode */
 637:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR1 &= SPI_Direction_Rx;
 776              		.loc 1 637 5 is_stmt 1 view .LVU242
 777              		.loc 1 637 15 is_stmt 0 view .LVU243
 778 0006 0388     		ldrh	r3, [r0]
 779 0008 9BB2     		uxth	r3, r3
 780 000a 23F48043 		bic	r3, r3, #16384
 781 000e 9BB2     		uxth	r3, r3
 782 0010 0380     		strh	r3, [r0]	@ movhi
 638:FWLIB/src/stm32f4xx_spi.c ****   }
 639:FWLIB/src/stm32f4xx_spi.c **** }
 783              		.loc 1 639 1 view .LVU244
 784 0012 7047     		bx	lr
 785              	.L47:
 632:FWLIB/src/stm32f4xx_spi.c ****   }
 786              		.loc 1 632 5 is_stmt 1 view .LVU245
 632:FWLIB/src/stm32f4xx_spi.c ****   }
 787              		.loc 1 632 15 is_stmt 0 view .LVU246
 788 0014 0388     		ldrh	r3, [r0]
 789 0016 9BB2     		uxth	r3, r3
 790 0018 43F48043 		orr	r3, r3, #16384
 791 001c 0380     		strh	r3, [r0]	@ movhi
 792 001e 7047     		bx	lr
 793              		.cfi_endproc
 794              	.LFE131:
 796              		.section	.text.SPI_NSSInternalSoftwareConfig,"ax",%progbits
 797              		.align	1
 798              		.global	SPI_NSSInternalSoftwareConfig
 799              		.syntax unified
 800              		.thumb
 801              		.thumb_func
 802              		.fpu fpv4-sp-d16
 804              	SPI_NSSInternalSoftwareConfig:
 805              	.LVL72:
 806              	.LFB132:
 640:FWLIB/src/stm32f4xx_spi.c **** 
 641:FWLIB/src/stm32f4xx_spi.c **** /**
 642:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Configures internally by software the NSS pin for the selected SPI.
 643:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 644:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_NSSInternalSoft: specifies the SPI NSS internal state.
 645:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 646:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_NSSInternalSoft_Set: Set NSS pin internally
 647:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally
 648:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 649:FWLIB/src/stm32f4xx_spi.c ****   */
 650:FWLIB/src/stm32f4xx_spi.c **** void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
 651:FWLIB/src/stm32f4xx_spi.c **** {
 807              		.loc 1 651 1 is_stmt 1 view -0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 27


 808              		.cfi_startproc
 809              		@ args = 0, pretend = 0, frame = 0
 810              		@ frame_needed = 0, uses_anonymous_args = 0
 811              		@ link register save eliminated.
 652:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 653:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 812              		.loc 1 653 3 view .LVU248
 654:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
 813              		.loc 1 654 3 view .LVU249
 655:FWLIB/src/stm32f4xx_spi.c ****   if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 814              		.loc 1 655 3 view .LVU250
 815              		.loc 1 655 6 is_stmt 0 view .LVU251
 816 0000 4FF6FF63 		movw	r3, #65279
 817 0004 9942     		cmp	r1, r3
 818 0006 05D0     		beq	.L49
 656:FWLIB/src/stm32f4xx_spi.c ****   {
 657:FWLIB/src/stm32f4xx_spi.c ****     /* Set NSS pin internally by software */
 658:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 819              		.loc 1 658 5 is_stmt 1 view .LVU252
 820              		.loc 1 658 15 is_stmt 0 view .LVU253
 821 0008 0388     		ldrh	r3, [r0]
 822 000a 9BB2     		uxth	r3, r3
 823 000c 43F48073 		orr	r3, r3, #256
 824 0010 0380     		strh	r3, [r0]	@ movhi
 825 0012 7047     		bx	lr
 826              	.L49:
 659:FWLIB/src/stm32f4xx_spi.c ****   }
 660:FWLIB/src/stm32f4xx_spi.c ****   else
 661:FWLIB/src/stm32f4xx_spi.c ****   {
 662:FWLIB/src/stm32f4xx_spi.c ****     /* Reset NSS pin internally by software */
 663:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 827              		.loc 1 663 5 is_stmt 1 view .LVU254
 828              		.loc 1 663 15 is_stmt 0 view .LVU255
 829 0014 0388     		ldrh	r3, [r0]
 830 0016 9BB2     		uxth	r3, r3
 831 0018 23F48073 		bic	r3, r3, #256
 832 001c 9BB2     		uxth	r3, r3
 833 001e 0380     		strh	r3, [r0]	@ movhi
 664:FWLIB/src/stm32f4xx_spi.c ****   }
 665:FWLIB/src/stm32f4xx_spi.c **** }
 834              		.loc 1 665 1 view .LVU256
 835 0020 7047     		bx	lr
 836              		.cfi_endproc
 837              	.LFE132:
 839              		.section	.text.SPI_SSOutputCmd,"ax",%progbits
 840              		.align	1
 841              		.global	SPI_SSOutputCmd
 842              		.syntax unified
 843              		.thumb
 844              		.thumb_func
 845              		.fpu fpv4-sp-d16
 847              	SPI_SSOutputCmd:
 848              	.LVL73:
 849              	.LFB133:
 666:FWLIB/src/stm32f4xx_spi.c **** 
 667:FWLIB/src/stm32f4xx_spi.c **** /**
 668:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the SS output for the selected SPI.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 28


 669:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 670:FWLIB/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx SS output. 
 671:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 672:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 673:FWLIB/src/stm32f4xx_spi.c ****   */
 674:FWLIB/src/stm32f4xx_spi.c **** void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 675:FWLIB/src/stm32f4xx_spi.c **** {
 850              		.loc 1 675 1 is_stmt 1 view -0
 851              		.cfi_startproc
 852              		@ args = 0, pretend = 0, frame = 0
 853              		@ frame_needed = 0, uses_anonymous_args = 0
 854              		@ link register save eliminated.
 676:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 677:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 855              		.loc 1 677 3 view .LVU258
 678:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 856              		.loc 1 678 3 view .LVU259
 679:FWLIB/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 857              		.loc 1 679 3 view .LVU260
 858              		.loc 1 679 6 is_stmt 0 view .LVU261
 859 0000 29B1     		cbz	r1, .L52
 680:FWLIB/src/stm32f4xx_spi.c ****   {
 681:FWLIB/src/stm32f4xx_spi.c ****     /* Enable the selected SPI SS output */
 682:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 860              		.loc 1 682 5 is_stmt 1 view .LVU262
 861              		.loc 1 682 15 is_stmt 0 view .LVU263
 862 0002 8388     		ldrh	r3, [r0, #4]
 863 0004 9BB2     		uxth	r3, r3
 864 0006 43F00403 		orr	r3, r3, #4
 865 000a 8380     		strh	r3, [r0, #4]	@ movhi
 866 000c 7047     		bx	lr
 867              	.L52:
 683:FWLIB/src/stm32f4xx_spi.c ****   }
 684:FWLIB/src/stm32f4xx_spi.c ****   else
 685:FWLIB/src/stm32f4xx_spi.c ****   {
 686:FWLIB/src/stm32f4xx_spi.c ****     /* Disable the selected SPI SS output */
 687:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 868              		.loc 1 687 5 is_stmt 1 view .LVU264
 869              		.loc 1 687 15 is_stmt 0 view .LVU265
 870 000e 8388     		ldrh	r3, [r0, #4]
 871 0010 9BB2     		uxth	r3, r3
 872 0012 23F00403 		bic	r3, r3, #4
 873 0016 9BB2     		uxth	r3, r3
 874 0018 8380     		strh	r3, [r0, #4]	@ movhi
 688:FWLIB/src/stm32f4xx_spi.c ****   }
 689:FWLIB/src/stm32f4xx_spi.c **** }
 875              		.loc 1 689 1 view .LVU266
 876 001a 7047     		bx	lr
 877              		.cfi_endproc
 878              	.LFE133:
 880              		.section	.text.SPI_TIModeCmd,"ax",%progbits
 881              		.align	1
 882              		.global	SPI_TIModeCmd
 883              		.syntax unified
 884              		.thumb
 885              		.thumb_func
 886              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 29


 888              	SPI_TIModeCmd:
 889              	.LVL74:
 890              	.LFB134:
 690:FWLIB/src/stm32f4xx_spi.c **** 
 691:FWLIB/src/stm32f4xx_spi.c **** /**
 692:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the SPIx/I2Sx DMA interface.
 693:FWLIB/src/stm32f4xx_spi.c ****   *   
 694:FWLIB/src/stm32f4xx_spi.c ****   * @note   This function can be called only after the SPI_Init() function has 
 695:FWLIB/src/stm32f4xx_spi.c ****   *         been called. 
 696:FWLIB/src/stm32f4xx_spi.c ****   * @note   When TI mode is selected, the control bits SSM, SSI, CPOL and CPHA 
 697:FWLIB/src/stm32f4xx_spi.c ****   *         are not taken into consideration and are configured by hardware
 698:FWLIB/src/stm32f4xx_spi.c ****   *         respectively to the TI mode requirements.  
 699:FWLIB/src/stm32f4xx_spi.c ****   * 
 700:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 
 701:FWLIB/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the selected SPI TI communication mode.
 702:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 703:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 704:FWLIB/src/stm32f4xx_spi.c ****   */
 705:FWLIB/src/stm32f4xx_spi.c **** void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 706:FWLIB/src/stm32f4xx_spi.c **** {
 891              		.loc 1 706 1 is_stmt 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895              		@ link register save eliminated.
 707:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 708:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 896              		.loc 1 708 3 view .LVU268
 709:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 897              		.loc 1 709 3 view .LVU269
 710:FWLIB/src/stm32f4xx_spi.c **** 
 711:FWLIB/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 898              		.loc 1 711 3 view .LVU270
 899              		.loc 1 711 6 is_stmt 0 view .LVU271
 900 0000 29B1     		cbz	r1, .L55
 712:FWLIB/src/stm32f4xx_spi.c ****   {
 713:FWLIB/src/stm32f4xx_spi.c ****     /* Enable the TI mode for the selected SPI peripheral */
 714:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR2 |= SPI_CR2_FRF;
 901              		.loc 1 714 5 is_stmt 1 view .LVU272
 902              		.loc 1 714 15 is_stmt 0 view .LVU273
 903 0002 8388     		ldrh	r3, [r0, #4]
 904 0004 9BB2     		uxth	r3, r3
 905 0006 43F01003 		orr	r3, r3, #16
 906 000a 8380     		strh	r3, [r0, #4]	@ movhi
 907 000c 7047     		bx	lr
 908              	.L55:
 715:FWLIB/src/stm32f4xx_spi.c ****   }
 716:FWLIB/src/stm32f4xx_spi.c ****   else
 717:FWLIB/src/stm32f4xx_spi.c ****   {
 718:FWLIB/src/stm32f4xx_spi.c ****     /* Disable the TI mode for the selected SPI peripheral */
 719:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~SPI_CR2_FRF;
 909              		.loc 1 719 5 is_stmt 1 view .LVU274
 910              		.loc 1 719 15 is_stmt 0 view .LVU275
 911 000e 8388     		ldrh	r3, [r0, #4]
 912 0010 9BB2     		uxth	r3, r3
 913 0012 23F01003 		bic	r3, r3, #16
 914 0016 9BB2     		uxth	r3, r3
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 30


 915 0018 8380     		strh	r3, [r0, #4]	@ movhi
 720:FWLIB/src/stm32f4xx_spi.c ****   }
 721:FWLIB/src/stm32f4xx_spi.c **** }
 916              		.loc 1 721 1 view .LVU276
 917 001a 7047     		bx	lr
 918              		.cfi_endproc
 919              	.LFE134:
 921              		.section	.text.I2S_FullDuplexConfig,"ax",%progbits
 922              		.align	1
 923              		.global	I2S_FullDuplexConfig
 924              		.syntax unified
 925              		.thumb
 926              		.thumb_func
 927              		.fpu fpv4-sp-d16
 929              	I2S_FullDuplexConfig:
 930              	.LVL75:
 931              	.LFB135:
 722:FWLIB/src/stm32f4xx_spi.c **** 
 723:FWLIB/src/stm32f4xx_spi.c **** /**
 724:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Configures the full duplex mode for the I2Sx peripheral using its
 725:FWLIB/src/stm32f4xx_spi.c ****   *         extension I2Sxext according to the specified parameters in the 
 726:FWLIB/src/stm32f4xx_spi.c ****   *         I2S_InitStruct.
 727:FWLIB/src/stm32f4xx_spi.c ****   * @param  I2Sxext: where x can be  2 or 3 to select the I2S peripheral extension block.
 728:FWLIB/src/stm32f4xx_spi.c ****   * @param  I2S_InitStruct: pointer to an I2S_InitTypeDef structure that
 729:FWLIB/src/stm32f4xx_spi.c ****   *         contains the configuration information for the specified I2S peripheral
 730:FWLIB/src/stm32f4xx_spi.c ****   *         extension.
 731:FWLIB/src/stm32f4xx_spi.c ****   * 
 732:FWLIB/src/stm32f4xx_spi.c ****   * @note   The structure pointed by I2S_InitStruct parameter should be the same
 733:FWLIB/src/stm32f4xx_spi.c ****   *         used for the master I2S peripheral. In this case, if the master is 
 734:FWLIB/src/stm32f4xx_spi.c ****   *         configured as transmitter, the slave will be receiver and vice versa.
 735:FWLIB/src/stm32f4xx_spi.c ****   *         Or you can force a different mode by modifying the field I2S_Mode to the
 736:FWLIB/src/stm32f4xx_spi.c ****   *         value I2S_SlaveRx or I2S_SlaveTx independently of the master configuration.    
 737:FWLIB/src/stm32f4xx_spi.c ****   *         
 738:FWLIB/src/stm32f4xx_spi.c ****   * @note   The I2S full duplex extension can be configured in slave mode only.    
 739:FWLIB/src/stm32f4xx_spi.c ****   *  
 740:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 741:FWLIB/src/stm32f4xx_spi.c ****   */
 742:FWLIB/src/stm32f4xx_spi.c **** void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)
 743:FWLIB/src/stm32f4xx_spi.c **** {
 932              		.loc 1 743 1 is_stmt 1 view -0
 933              		.cfi_startproc
 934              		@ args = 0, pretend = 0, frame = 0
 935              		@ frame_needed = 0, uses_anonymous_args = 0
 936              		.loc 1 743 1 is_stmt 0 view .LVU278
 937 0000 00B5     		push	{lr}
 938              	.LCFI3:
 939              		.cfi_def_cfa_offset 4
 940              		.cfi_offset 14, -4
 744:FWLIB/src/stm32f4xx_spi.c ****   uint16_t tmpreg = 0, tmp = 0;
 941              		.loc 1 744 3 is_stmt 1 view .LVU279
 942              	.LVL76:
 745:FWLIB/src/stm32f4xx_spi.c ****   
 746:FWLIB/src/stm32f4xx_spi.c ****   /* Check the I2S parameters */
 747:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_EXT_PERIPH(I2Sxext));
 943              		.loc 1 747 3 view .LVU280
 748:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
 944              		.loc 1 748 3 view .LVU281
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 31


 749:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
 945              		.loc 1 749 3 view .LVU282
 750:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
 946              		.loc 1 750 3 view .LVU283
 751:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
 947              		.loc 1 751 3 view .LVU284
 752:FWLIB/src/stm32f4xx_spi.c **** 
 753:FWLIB/src/stm32f4xx_spi.c **** /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
 754:FWLIB/src/stm32f4xx_spi.c ****   /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
 755:FWLIB/src/stm32f4xx_spi.c ****   I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 948              		.loc 1 755 3 view .LVU285
 949              		.loc 1 755 20 is_stmt 0 view .LVU286
 950 0002 838B     		ldrh	r3, [r0, #28]
 951 0004 9BB2     		uxth	r3, r3
 952 0006 23F47B63 		bic	r3, r3, #4016
 953 000a 23F00F03 		bic	r3, r3, #15
 954 000e 9BB2     		uxth	r3, r3
 955 0010 8383     		strh	r3, [r0, #28]	@ movhi
 756:FWLIB/src/stm32f4xx_spi.c ****   I2Sxext->I2SPR = 0x0002;
 956              		.loc 1 756 3 is_stmt 1 view .LVU287
 957              		.loc 1 756 18 is_stmt 0 view .LVU288
 958 0012 0223     		movs	r3, #2
 959 0014 0384     		strh	r3, [r0, #32]	@ movhi
 757:FWLIB/src/stm32f4xx_spi.c ****   
 758:FWLIB/src/stm32f4xx_spi.c ****   /* Get the I2SCFGR register value */
 759:FWLIB/src/stm32f4xx_spi.c ****   tmpreg = I2Sxext->I2SCFGR;
 960              		.loc 1 759 3 is_stmt 1 view .LVU289
 961              		.loc 1 759 10 is_stmt 0 view .LVU290
 962 0016 838B     		ldrh	r3, [r0, #28]
 963 0018 9AB2     		uxth	r2, r3
 964              	.LVL77:
 760:FWLIB/src/stm32f4xx_spi.c ****   
 761:FWLIB/src/stm32f4xx_spi.c ****   /* Get the mode to be configured for the extended I2S */
 762:FWLIB/src/stm32f4xx_spi.c ****   if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_Slav
 965              		.loc 1 762 3 is_stmt 1 view .LVU291
 966              		.loc 1 762 22 is_stmt 0 view .LVU292
 967 001a 0B88     		ldrh	r3, [r1]
 968              		.loc 1 762 6 view .LVU293
 969 001c B3F5007F 		cmp	r3, #512
 970 0020 03D0     		beq	.L59
 971              		.loc 1 762 55 discriminator 1 view .LVU294
 972 0022 9BB9     		cbnz	r3, .L60
 763:FWLIB/src/stm32f4xx_spi.c ****   {
 764:FWLIB/src/stm32f4xx_spi.c ****     tmp = I2S_Mode_SlaveRx;
 973              		.loc 1 764 9 view .LVU295
 974 0024 4FF4807E 		mov	lr, #256
 975 0028 01E0     		b	.L58
 976              	.L59:
 977 002a 4FF4807E 		mov	lr, #256
 978              	.L58:
 979              	.LVL78:
 765:FWLIB/src/stm32f4xx_spi.c ****   }
 766:FWLIB/src/stm32f4xx_spi.c ****   else
 767:FWLIB/src/stm32f4xx_spi.c ****   {
 768:FWLIB/src/stm32f4xx_spi.c ****     if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterRx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_Sl
 769:FWLIB/src/stm32f4xx_spi.c ****     {
 770:FWLIB/src/stm32f4xx_spi.c ****       tmp = I2S_Mode_SlaveTx;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 32


 771:FWLIB/src/stm32f4xx_spi.c ****     }
 772:FWLIB/src/stm32f4xx_spi.c ****   }
 773:FWLIB/src/stm32f4xx_spi.c **** 
 774:FWLIB/src/stm32f4xx_spi.c ****  
 775:FWLIB/src/stm32f4xx_spi.c ****   /* Configure the I2S with the SPI_InitStruct values */
 776:FWLIB/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 980              		.loc 1 776 3 is_stmt 1 view .LVU296
 777:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 981              		.loc 1 777 44 is_stmt 0 view .LVU297
 982 002e 4B88     		ldrh	r3, [r1, #2]
 983              		.loc 1 777 86 view .LVU298
 984 0030 B1F804C0 		ldrh	ip, [r1, #4]
 778:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)I2S_InitStruct->I2S_CPOL))));
 985              		.loc 1 778 43 view .LVU299
 986 0034 8989     		ldrh	r1, [r1, #12]
 987              	.LVL79:
 777:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 988              		.loc 1 777 61 view .LVU300
 989 0036 4CEA0101 		orr	r1, ip, r1
 777:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 990              		.loc 1 777 19 view .LVU301
 991 003a 0B43     		orrs	r3, r3, r1
 776:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 992              		.loc 1 776 55 view .LVU302
 993 003c 43EA0E03 		orr	r3, r3, lr
 776:FWLIB/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 994              		.loc 1 776 10 view .LVU303
 995 0040 1343     		orrs	r3, r3, r2
 996 0042 43F40063 		orr	r3, r3, #2048
 997              	.LVL80:
 779:FWLIB/src/stm32f4xx_spi.c ****  
 780:FWLIB/src/stm32f4xx_spi.c ****   /* Write to SPIx I2SCFGR */  
 781:FWLIB/src/stm32f4xx_spi.c ****   I2Sxext->I2SCFGR = tmpreg;
 998              		.loc 1 781 3 is_stmt 1 view .LVU304
 999              		.loc 1 781 20 is_stmt 0 view .LVU305
 1000 0046 8383     		strh	r3, [r0, #28]	@ movhi
 782:FWLIB/src/stm32f4xx_spi.c **** }
 1001              		.loc 1 782 1 view .LVU306
 1002 0048 5DF804FB 		ldr	pc, [sp], #4
 1003              	.LVL81:
 1004              	.L60:
 770:FWLIB/src/stm32f4xx_spi.c ****     }
 1005              		.loc 1 770 11 view .LVU307
 1006 004c 4FF0000E 		mov	lr, #0
 1007 0050 EDE7     		b	.L58
 1008              		.cfi_endproc
 1009              	.LFE135:
 1011              		.section	.text.SPI_I2S_ReceiveData,"ax",%progbits
 1012              		.align	1
 1013              		.global	SPI_I2S_ReceiveData
 1014              		.syntax unified
 1015              		.thumb
 1016              		.thumb_func
 1017              		.fpu fpv4-sp-d16
 1019              	SPI_I2S_ReceiveData:
 1020              	.LVL82:
 1021              	.LFB136:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 33


 783:FWLIB/src/stm32f4xx_spi.c **** 
 784:FWLIB/src/stm32f4xx_spi.c **** /**
 785:FWLIB/src/stm32f4xx_spi.c ****   * @}
 786:FWLIB/src/stm32f4xx_spi.c ****   */
 787:FWLIB/src/stm32f4xx_spi.c **** 
 788:FWLIB/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group2 Data transfers functions
 789:FWLIB/src/stm32f4xx_spi.c ****  *  @brief   Data transfers functions
 790:FWLIB/src/stm32f4xx_spi.c ****  *
 791:FWLIB/src/stm32f4xx_spi.c **** @verbatim   
 792:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================
 793:FWLIB/src/stm32f4xx_spi.c ****                       ##### Data transfers functions #####
 794:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================  
 795:FWLIB/src/stm32f4xx_spi.c **** 
 796:FWLIB/src/stm32f4xx_spi.c ****  [..] This section provides a set of functions allowing to manage the SPI data 
 797:FWLIB/src/stm32f4xx_spi.c ****       transfers. In reception, data are received and then stored into an internal 
 798:FWLIB/src/stm32f4xx_spi.c ****       Rx buffer while. In transmission, data are first stored into an internal Tx 
 799:FWLIB/src/stm32f4xx_spi.c ****       buffer before being transmitted.
 800:FWLIB/src/stm32f4xx_spi.c **** 
 801:FWLIB/src/stm32f4xx_spi.c ****  [..] The read access of the SPI_DR register can be done using the SPI_I2S_ReceiveData()
 802:FWLIB/src/stm32f4xx_spi.c ****       function and returns the Rx buffered value. Whereas a write access to the SPI_DR 
 803:FWLIB/src/stm32f4xx_spi.c ****       can be done using SPI_I2S_SendData() function and stores the written data into 
 804:FWLIB/src/stm32f4xx_spi.c ****       Tx buffer.
 805:FWLIB/src/stm32f4xx_spi.c **** 
 806:FWLIB/src/stm32f4xx_spi.c **** @endverbatim
 807:FWLIB/src/stm32f4xx_spi.c ****   * @{
 808:FWLIB/src/stm32f4xx_spi.c ****   */
 809:FWLIB/src/stm32f4xx_spi.c **** 
 810:FWLIB/src/stm32f4xx_spi.c **** /**
 811:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Returns the most recent received data by the SPIx/I2Sx peripheral. 
 812:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
 813:FWLIB/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
 814:FWLIB/src/stm32f4xx_spi.c ****   * @retval The value of the received data.
 815:FWLIB/src/stm32f4xx_spi.c ****   */
 816:FWLIB/src/stm32f4xx_spi.c **** uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
 817:FWLIB/src/stm32f4xx_spi.c **** {
 1022              		.loc 1 817 1 is_stmt 1 view -0
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 0
 1025              		@ frame_needed = 0, uses_anonymous_args = 0
 1026              		@ link register save eliminated.
 818:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 819:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1027              		.loc 1 819 3 view .LVU309
 820:FWLIB/src/stm32f4xx_spi.c ****   
 821:FWLIB/src/stm32f4xx_spi.c ****   /* Return the data in the DR register */
 822:FWLIB/src/stm32f4xx_spi.c ****   return SPIx->DR;
 1028              		.loc 1 822 3 view .LVU310
 1029              		.loc 1 822 14 is_stmt 0 view .LVU311
 1030 0000 8089     		ldrh	r0, [r0, #12]
 1031              	.LVL83:
 823:FWLIB/src/stm32f4xx_spi.c **** }
 1032              		.loc 1 823 1 view .LVU312
 1033 0002 80B2     		uxth	r0, r0
 1034 0004 7047     		bx	lr
 1035              		.cfi_endproc
 1036              	.LFE136:
 1038              		.section	.text.SPI_I2S_SendData,"ax",%progbits
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 34


 1039              		.align	1
 1040              		.global	SPI_I2S_SendData
 1041              		.syntax unified
 1042              		.thumb
 1043              		.thumb_func
 1044              		.fpu fpv4-sp-d16
 1046              	SPI_I2S_SendData:
 1047              	.LVL84:
 1048              	.LFB137:
 824:FWLIB/src/stm32f4xx_spi.c **** 
 825:FWLIB/src/stm32f4xx_spi.c **** /**
 826:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Transmits a Data through the SPIx/I2Sx peripheral.
 827:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
 828:FWLIB/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
 829:FWLIB/src/stm32f4xx_spi.c ****   * @param  Data: Data to be transmitted.
 830:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 831:FWLIB/src/stm32f4xx_spi.c ****   */
 832:FWLIB/src/stm32f4xx_spi.c **** void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
 833:FWLIB/src/stm32f4xx_spi.c **** {
 1049              		.loc 1 833 1 is_stmt 1 view -0
 1050              		.cfi_startproc
 1051              		@ args = 0, pretend = 0, frame = 0
 1052              		@ frame_needed = 0, uses_anonymous_args = 0
 1053              		@ link register save eliminated.
 834:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 835:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1054              		.loc 1 835 3 view .LVU314
 836:FWLIB/src/stm32f4xx_spi.c ****   
 837:FWLIB/src/stm32f4xx_spi.c ****   /* Write in the DR register the data to be sent */
 838:FWLIB/src/stm32f4xx_spi.c ****   SPIx->DR = Data;
 1055              		.loc 1 838 3 view .LVU315
 1056              		.loc 1 838 12 is_stmt 0 view .LVU316
 1057 0000 8181     		strh	r1, [r0, #12]	@ movhi
 839:FWLIB/src/stm32f4xx_spi.c **** }
 1058              		.loc 1 839 1 view .LVU317
 1059 0002 7047     		bx	lr
 1060              		.cfi_endproc
 1061              	.LFE137:
 1063              		.section	.text.SPI_CalculateCRC,"ax",%progbits
 1064              		.align	1
 1065              		.global	SPI_CalculateCRC
 1066              		.syntax unified
 1067              		.thumb
 1068              		.thumb_func
 1069              		.fpu fpv4-sp-d16
 1071              	SPI_CalculateCRC:
 1072              	.LVL85:
 1073              	.LFB138:
 840:FWLIB/src/stm32f4xx_spi.c **** 
 841:FWLIB/src/stm32f4xx_spi.c **** /**
 842:FWLIB/src/stm32f4xx_spi.c ****   * @}
 843:FWLIB/src/stm32f4xx_spi.c ****   */
 844:FWLIB/src/stm32f4xx_spi.c **** 
 845:FWLIB/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group3 Hardware CRC Calculation functions
 846:FWLIB/src/stm32f4xx_spi.c ****  *  @brief   Hardware CRC Calculation functions
 847:FWLIB/src/stm32f4xx_spi.c ****  *
 848:FWLIB/src/stm32f4xx_spi.c **** @verbatim   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 35


 849:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================
 850:FWLIB/src/stm32f4xx_spi.c ****                  ##### Hardware CRC Calculation functions #####
 851:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================  
 852:FWLIB/src/stm32f4xx_spi.c **** 
 853:FWLIB/src/stm32f4xx_spi.c ****  [..] This section provides a set of functions allowing to manage the SPI CRC hardware 
 854:FWLIB/src/stm32f4xx_spi.c ****       calculation
 855:FWLIB/src/stm32f4xx_spi.c **** 
 856:FWLIB/src/stm32f4xx_spi.c ****  [..] SPI communication using CRC is possible through the following procedure:
 857:FWLIB/src/stm32f4xx_spi.c ****    (#) Program the Data direction, Polarity, Phase, First Data, Baud Rate Prescaler, 
 858:FWLIB/src/stm32f4xx_spi.c ****        Slave Management, Peripheral Mode and CRC Polynomial values using the SPI_Init()
 859:FWLIB/src/stm32f4xx_spi.c ****        function.
 860:FWLIB/src/stm32f4xx_spi.c ****    (#) Enable the CRC calculation using the SPI_CalculateCRC() function.
 861:FWLIB/src/stm32f4xx_spi.c ****    (#) Enable the SPI using the SPI_Cmd() function
 862:FWLIB/src/stm32f4xx_spi.c ****    (#) Before writing the last data to the TX buffer, set the CRCNext bit using the 
 863:FWLIB/src/stm32f4xx_spi.c ****        SPI_TransmitCRC() function to indicate that after transmission of the last 
 864:FWLIB/src/stm32f4xx_spi.c ****        data, the CRC should be transmitted.
 865:FWLIB/src/stm32f4xx_spi.c ****    (#) After transmitting the last data, the SPI transmits the CRC. The SPI_CR1_CRCNEXT
 866:FWLIB/src/stm32f4xx_spi.c ****         bit is reset. The CRC is also received and compared against the SPI_RXCRCR 
 867:FWLIB/src/stm32f4xx_spi.c ****         value. 
 868:FWLIB/src/stm32f4xx_spi.c ****         If the value does not match, the SPI_FLAG_CRCERR flag is set and an interrupt
 869:FWLIB/src/stm32f4xx_spi.c ****         can be generated when the SPI_I2S_IT_ERR interrupt is enabled.
 870:FWLIB/src/stm32f4xx_spi.c **** 
 871:FWLIB/src/stm32f4xx_spi.c ****  [..]
 872:FWLIB/src/stm32f4xx_spi.c ****    (@) It is advised not to read the calculated CRC values during the communication.
 873:FWLIB/src/stm32f4xx_spi.c **** 
 874:FWLIB/src/stm32f4xx_spi.c ****    (@) When the SPI is in slave mode, be careful to enable CRC calculation only 
 875:FWLIB/src/stm32f4xx_spi.c ****        when the clock is stable, that is, when the clock is in the steady state. 
 876:FWLIB/src/stm32f4xx_spi.c ****        If not, a wrong CRC calculation may be done. In fact, the CRC is sensitive 
 877:FWLIB/src/stm32f4xx_spi.c ****        to the SCK slave input clock as soon as CRCEN is set, and this, whatever 
 878:FWLIB/src/stm32f4xx_spi.c ****        the value of the SPE bit.
 879:FWLIB/src/stm32f4xx_spi.c **** 
 880:FWLIB/src/stm32f4xx_spi.c ****    (@) With high bitrate frequencies, be careful when transmitting the CRC.
 881:FWLIB/src/stm32f4xx_spi.c ****        As the number of used CPU cycles has to be as low as possible in the CRC 
 882:FWLIB/src/stm32f4xx_spi.c ****        transfer phase, it is forbidden to call software functions in the CRC 
 883:FWLIB/src/stm32f4xx_spi.c ****        transmission sequence to avoid errors in the last data and CRC reception. 
 884:FWLIB/src/stm32f4xx_spi.c ****        In fact, CRCNEXT bit has to be written before the end of the transmission/reception 
 885:FWLIB/src/stm32f4xx_spi.c ****        of the last data.
 886:FWLIB/src/stm32f4xx_spi.c **** 
 887:FWLIB/src/stm32f4xx_spi.c ****    (@) For high bit rate frequencies, it is advised to use the DMA mode to avoid the
 888:FWLIB/src/stm32f4xx_spi.c ****        degradation of the SPI speed performance due to CPU accesses impacting the 
 889:FWLIB/src/stm32f4xx_spi.c ****        SPI bandwidth.
 890:FWLIB/src/stm32f4xx_spi.c **** 
 891:FWLIB/src/stm32f4xx_spi.c ****    (@) When the STM32F4xx is configured as slave and the NSS hardware mode is 
 892:FWLIB/src/stm32f4xx_spi.c ****        used, the NSS pin needs to be kept low between the data phase and the CRC 
 893:FWLIB/src/stm32f4xx_spi.c ****        phase.
 894:FWLIB/src/stm32f4xx_spi.c **** 
 895:FWLIB/src/stm32f4xx_spi.c ****    (@) When the SPI is configured in slave mode with the CRC feature enabled, CRC
 896:FWLIB/src/stm32f4xx_spi.c ****        calculation takes place even if a high level is applied on the NSS pin. 
 897:FWLIB/src/stm32f4xx_spi.c ****        This may happen for example in case of a multi-slave environment where the 
 898:FWLIB/src/stm32f4xx_spi.c ****        communication master addresses slaves alternately.
 899:FWLIB/src/stm32f4xx_spi.c **** 
 900:FWLIB/src/stm32f4xx_spi.c ****    (@) Between a slave de-selection (high level on NSS) and a new slave selection 
 901:FWLIB/src/stm32f4xx_spi.c ****        (low level on NSS), the CRC value should be cleared on both master and slave
 902:FWLIB/src/stm32f4xx_spi.c ****        sides in order to resynchronize the master and slave for their respective 
 903:FWLIB/src/stm32f4xx_spi.c ****        CRC calculation.
 904:FWLIB/src/stm32f4xx_spi.c **** 
 905:FWLIB/src/stm32f4xx_spi.c ****    (@) To clear the CRC, follow the procedure below:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 36


 906:FWLIB/src/stm32f4xx_spi.c ****        (#@) Disable SPI using the SPI_Cmd() function
 907:FWLIB/src/stm32f4xx_spi.c ****        (#@) Disable the CRC calculation using the SPI_CalculateCRC() function.
 908:FWLIB/src/stm32f4xx_spi.c ****        (#@) Enable the CRC calculation using the SPI_CalculateCRC() function.
 909:FWLIB/src/stm32f4xx_spi.c ****        (#@) Enable SPI using the SPI_Cmd() function.
 910:FWLIB/src/stm32f4xx_spi.c **** 
 911:FWLIB/src/stm32f4xx_spi.c **** @endverbatim
 912:FWLIB/src/stm32f4xx_spi.c ****   * @{
 913:FWLIB/src/stm32f4xx_spi.c ****   */
 914:FWLIB/src/stm32f4xx_spi.c **** 
 915:FWLIB/src/stm32f4xx_spi.c **** /**
 916:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the CRC value calculation of the transferred bytes.
 917:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 918:FWLIB/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx CRC value calculation.
 919:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 920:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 921:FWLIB/src/stm32f4xx_spi.c ****   */
 922:FWLIB/src/stm32f4xx_spi.c **** void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
 923:FWLIB/src/stm32f4xx_spi.c **** {
 1074              		.loc 1 923 1 is_stmt 1 view -0
 1075              		.cfi_startproc
 1076              		@ args = 0, pretend = 0, frame = 0
 1077              		@ frame_needed = 0, uses_anonymous_args = 0
 1078              		@ link register save eliminated.
 924:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 925:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 1079              		.loc 1 925 3 view .LVU319
 926:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1080              		.loc 1 926 3 view .LVU320
 927:FWLIB/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 1081              		.loc 1 927 3 view .LVU321
 1082              		.loc 1 927 6 is_stmt 0 view .LVU322
 1083 0000 29B1     		cbz	r1, .L65
 928:FWLIB/src/stm32f4xx_spi.c ****   {
 929:FWLIB/src/stm32f4xx_spi.c ****     /* Enable the selected SPI CRC calculation */
 930:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_CR1_CRCEN;
 1084              		.loc 1 930 5 is_stmt 1 view .LVU323
 1085              		.loc 1 930 15 is_stmt 0 view .LVU324
 1086 0002 0388     		ldrh	r3, [r0]
 1087 0004 9BB2     		uxth	r3, r3
 1088 0006 43F40053 		orr	r3, r3, #8192
 1089 000a 0380     		strh	r3, [r0]	@ movhi
 1090 000c 7047     		bx	lr
 1091              	.L65:
 931:FWLIB/src/stm32f4xx_spi.c ****   }
 932:FWLIB/src/stm32f4xx_spi.c ****   else
 933:FWLIB/src/stm32f4xx_spi.c ****   {
 934:FWLIB/src/stm32f4xx_spi.c ****     /* Disable the selected SPI CRC calculation */
 935:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 1092              		.loc 1 935 5 is_stmt 1 view .LVU325
 1093              		.loc 1 935 15 is_stmt 0 view .LVU326
 1094 000e 0388     		ldrh	r3, [r0]
 1095 0010 9BB2     		uxth	r3, r3
 1096 0012 23F40053 		bic	r3, r3, #8192
 1097 0016 9BB2     		uxth	r3, r3
 1098 0018 0380     		strh	r3, [r0]	@ movhi
 936:FWLIB/src/stm32f4xx_spi.c ****   }
 937:FWLIB/src/stm32f4xx_spi.c **** }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 37


 1099              		.loc 1 937 1 view .LVU327
 1100 001a 7047     		bx	lr
 1101              		.cfi_endproc
 1102              	.LFE138:
 1104              		.section	.text.SPI_TransmitCRC,"ax",%progbits
 1105              		.align	1
 1106              		.global	SPI_TransmitCRC
 1107              		.syntax unified
 1108              		.thumb
 1109              		.thumb_func
 1110              		.fpu fpv4-sp-d16
 1112              	SPI_TransmitCRC:
 1113              	.LVL86:
 1114              	.LFB139:
 938:FWLIB/src/stm32f4xx_spi.c **** 
 939:FWLIB/src/stm32f4xx_spi.c **** /**
 940:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Transmit the SPIx CRC value.
 941:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 942:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
 943:FWLIB/src/stm32f4xx_spi.c ****   */
 944:FWLIB/src/stm32f4xx_spi.c **** void SPI_TransmitCRC(SPI_TypeDef* SPIx)
 945:FWLIB/src/stm32f4xx_spi.c **** {
 1115              		.loc 1 945 1 is_stmt 1 view -0
 1116              		.cfi_startproc
 1117              		@ args = 0, pretend = 0, frame = 0
 1118              		@ frame_needed = 0, uses_anonymous_args = 0
 1119              		@ link register save eliminated.
 946:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 947:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 1120              		.loc 1 947 3 view .LVU329
 948:FWLIB/src/stm32f4xx_spi.c ****   
 949:FWLIB/src/stm32f4xx_spi.c ****   /* Enable the selected SPI CRC transmission */
 950:FWLIB/src/stm32f4xx_spi.c ****   SPIx->CR1 |= SPI_CR1_CRCNEXT;
 1121              		.loc 1 950 3 view .LVU330
 1122              		.loc 1 950 13 is_stmt 0 view .LVU331
 1123 0000 0388     		ldrh	r3, [r0]
 1124 0002 9BB2     		uxth	r3, r3
 1125 0004 43F48053 		orr	r3, r3, #4096
 1126 0008 0380     		strh	r3, [r0]	@ movhi
 951:FWLIB/src/stm32f4xx_spi.c **** }
 1127              		.loc 1 951 1 view .LVU332
 1128 000a 7047     		bx	lr
 1129              		.cfi_endproc
 1130              	.LFE139:
 1132              		.section	.text.SPI_GetCRC,"ax",%progbits
 1133              		.align	1
 1134              		.global	SPI_GetCRC
 1135              		.syntax unified
 1136              		.thumb
 1137              		.thumb_func
 1138              		.fpu fpv4-sp-d16
 1140              	SPI_GetCRC:
 1141              	.LVL87:
 1142              	.LFB140:
 952:FWLIB/src/stm32f4xx_spi.c **** 
 953:FWLIB/src/stm32f4xx_spi.c **** /**
 954:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Returns the transmit or the receive CRC register value for the specified SPI.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 38


 955:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 956:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_CRC: specifies the CRC register to be read.
 957:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 958:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_CRC_Tx: Selects Tx CRC register
 959:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_CRC_Rx: Selects Rx CRC register
 960:FWLIB/src/stm32f4xx_spi.c ****   * @retval The selected CRC register value..
 961:FWLIB/src/stm32f4xx_spi.c ****   */
 962:FWLIB/src/stm32f4xx_spi.c **** uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
 963:FWLIB/src/stm32f4xx_spi.c **** {
 1143              		.loc 1 963 1 is_stmt 1 view -0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 964:FWLIB/src/stm32f4xx_spi.c ****   uint16_t crcreg = 0;
 1148              		.loc 1 964 3 view .LVU334
 965:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 966:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 1149              		.loc 1 966 3 view .LVU335
 967:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CRC(SPI_CRC));
 1150              		.loc 1 967 3 view .LVU336
 968:FWLIB/src/stm32f4xx_spi.c ****   if (SPI_CRC != SPI_CRC_Rx)
 1151              		.loc 1 968 3 view .LVU337
 1152              		.loc 1 968 6 is_stmt 0 view .LVU338
 1153 0000 0129     		cmp	r1, #1
 1154 0002 02D0     		beq	.L69
 969:FWLIB/src/stm32f4xx_spi.c ****   {
 970:FWLIB/src/stm32f4xx_spi.c ****     /* Get the Tx CRC register */
 971:FWLIB/src/stm32f4xx_spi.c ****     crcreg = SPIx->TXCRCR;
 1155              		.loc 1 971 5 is_stmt 1 view .LVU339
 1156              		.loc 1 971 12 is_stmt 0 view .LVU340
 1157 0004 008B     		ldrh	r0, [r0, #24]
 1158              	.LVL88:
 1159              		.loc 1 971 12 view .LVU341
 1160 0006 80B2     		uxth	r0, r0
 1161              	.LVL89:
 1162              		.loc 1 971 12 view .LVU342
 1163 0008 7047     		bx	lr
 1164              	.LVL90:
 1165              	.L69:
 972:FWLIB/src/stm32f4xx_spi.c ****   }
 973:FWLIB/src/stm32f4xx_spi.c ****   else
 974:FWLIB/src/stm32f4xx_spi.c ****   {
 975:FWLIB/src/stm32f4xx_spi.c ****     /* Get the Rx CRC register */
 976:FWLIB/src/stm32f4xx_spi.c ****     crcreg = SPIx->RXCRCR;
 1166              		.loc 1 976 5 is_stmt 1 view .LVU343
 1167              		.loc 1 976 12 is_stmt 0 view .LVU344
 1168 000a 808A     		ldrh	r0, [r0, #20]
 1169              	.LVL91:
 1170              		.loc 1 976 12 view .LVU345
 1171 000c 80B2     		uxth	r0, r0
 1172              	.LVL92:
 977:FWLIB/src/stm32f4xx_spi.c ****   }
 978:FWLIB/src/stm32f4xx_spi.c ****   /* Return the selected CRC register */
 979:FWLIB/src/stm32f4xx_spi.c ****   return crcreg;
 1173              		.loc 1 979 3 is_stmt 1 view .LVU346
 980:FWLIB/src/stm32f4xx_spi.c **** }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 39


 1174              		.loc 1 980 1 is_stmt 0 view .LVU347
 1175 000e 7047     		bx	lr
 1176              		.cfi_endproc
 1177              	.LFE140:
 1179              		.section	.text.SPI_GetCRCPolynomial,"ax",%progbits
 1180              		.align	1
 1181              		.global	SPI_GetCRCPolynomial
 1182              		.syntax unified
 1183              		.thumb
 1184              		.thumb_func
 1185              		.fpu fpv4-sp-d16
 1187              	SPI_GetCRCPolynomial:
 1188              	.LVL93:
 1189              	.LFB141:
 981:FWLIB/src/stm32f4xx_spi.c **** 
 982:FWLIB/src/stm32f4xx_spi.c **** /**
 983:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Returns the CRC Polynomial register value for the specified SPI.
 984:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 985:FWLIB/src/stm32f4xx_spi.c ****   * @retval The CRC Polynomial register value.
 986:FWLIB/src/stm32f4xx_spi.c ****   */
 987:FWLIB/src/stm32f4xx_spi.c **** uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)
 988:FWLIB/src/stm32f4xx_spi.c **** {
 1190              		.loc 1 988 1 is_stmt 1 view -0
 1191              		.cfi_startproc
 1192              		@ args = 0, pretend = 0, frame = 0
 1193              		@ frame_needed = 0, uses_anonymous_args = 0
 1194              		@ link register save eliminated.
 989:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
 990:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 1195              		.loc 1 990 3 view .LVU349
 991:FWLIB/src/stm32f4xx_spi.c ****   
 992:FWLIB/src/stm32f4xx_spi.c ****   /* Return the CRC polynomial register */
 993:FWLIB/src/stm32f4xx_spi.c ****   return SPIx->CRCPR;
 1196              		.loc 1 993 3 view .LVU350
 1197              		.loc 1 993 14 is_stmt 0 view .LVU351
 1198 0000 008A     		ldrh	r0, [r0, #16]
 1199              	.LVL94:
 994:FWLIB/src/stm32f4xx_spi.c **** }
 1200              		.loc 1 994 1 view .LVU352
 1201 0002 80B2     		uxth	r0, r0
 1202 0004 7047     		bx	lr
 1203              		.cfi_endproc
 1204              	.LFE141:
 1206              		.section	.text.SPI_I2S_DMACmd,"ax",%progbits
 1207              		.align	1
 1208              		.global	SPI_I2S_DMACmd
 1209              		.syntax unified
 1210              		.thumb
 1211              		.thumb_func
 1212              		.fpu fpv4-sp-d16
 1214              	SPI_I2S_DMACmd:
 1215              	.LVL95:
 1216              	.LFB142:
 995:FWLIB/src/stm32f4xx_spi.c **** 
 996:FWLIB/src/stm32f4xx_spi.c **** /**
 997:FWLIB/src/stm32f4xx_spi.c ****   * @}
 998:FWLIB/src/stm32f4xx_spi.c ****   */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 40


 999:FWLIB/src/stm32f4xx_spi.c **** 
1000:FWLIB/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group4 DMA transfers management functions
1001:FWLIB/src/stm32f4xx_spi.c ****  *  @brief   DMA transfers management functions
1002:FWLIB/src/stm32f4xx_spi.c ****   *
1003:FWLIB/src/stm32f4xx_spi.c **** @verbatim   
1004:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================
1005:FWLIB/src/stm32f4xx_spi.c ****                    ##### DMA transfers management functions #####
1006:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================  
1007:FWLIB/src/stm32f4xx_spi.c **** 
1008:FWLIB/src/stm32f4xx_spi.c **** @endverbatim
1009:FWLIB/src/stm32f4xx_spi.c ****   * @{
1010:FWLIB/src/stm32f4xx_spi.c ****   */
1011:FWLIB/src/stm32f4xx_spi.c **** 
1012:FWLIB/src/stm32f4xx_spi.c **** /**
1013:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the SPIx/I2Sx DMA interface.
1014:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1015:FWLIB/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1016:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_DMAReq: specifies the SPI DMA transfer request to be enabled or disabled. 
1017:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be any combination of the following values:
1018:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_DMAReq_Tx: Tx buffer DMA transfer request
1019:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_DMAReq_Rx: Rx buffer DMA transfer request
1020:FWLIB/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the selected SPI DMA transfer request.
1021:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
1022:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
1023:FWLIB/src/stm32f4xx_spi.c ****   */
1024:FWLIB/src/stm32f4xx_spi.c **** void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
1025:FWLIB/src/stm32f4xx_spi.c **** {
 1217              		.loc 1 1025 1 is_stmt 1 view -0
 1218              		.cfi_startproc
 1219              		@ args = 0, pretend = 0, frame = 0
 1220              		@ frame_needed = 0, uses_anonymous_args = 0
 1221              		@ link register save eliminated.
1026:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
1027:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1222              		.loc 1 1027 3 view .LVU354
1028:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1223              		.loc 1 1028 3 view .LVU355
1029:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
 1224              		.loc 1 1029 3 view .LVU356
1030:FWLIB/src/stm32f4xx_spi.c **** 
1031:FWLIB/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 1225              		.loc 1 1031 3 view .LVU357
 1226              		.loc 1 1031 6 is_stmt 0 view .LVU358
 1227 0000 22B1     		cbz	r2, .L73
1032:FWLIB/src/stm32f4xx_spi.c ****   {
1033:FWLIB/src/stm32f4xx_spi.c ****     /* Enable the selected SPI DMA requests */
1034:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR2 |= SPI_I2S_DMAReq;
 1228              		.loc 1 1034 5 is_stmt 1 view .LVU359
 1229              		.loc 1 1034 15 is_stmt 0 view .LVU360
 1230 0002 8388     		ldrh	r3, [r0, #4]
 1231 0004 9BB2     		uxth	r3, r3
 1232 0006 1943     		orrs	r1, r1, r3
 1233              	.LVL96:
 1234              		.loc 1 1034 15 view .LVU361
 1235 0008 8180     		strh	r1, [r0, #4]	@ movhi
 1236 000a 7047     		bx	lr
 1237              	.LVL97:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 41


 1238              	.L73:
1035:FWLIB/src/stm32f4xx_spi.c ****   }
1036:FWLIB/src/stm32f4xx_spi.c ****   else
1037:FWLIB/src/stm32f4xx_spi.c ****   {
1038:FWLIB/src/stm32f4xx_spi.c ****     /* Disable the selected SPI DMA requests */
1039:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 1239              		.loc 1 1039 5 is_stmt 1 view .LVU362
 1240              		.loc 1 1039 15 is_stmt 0 view .LVU363
 1241 000c 8388     		ldrh	r3, [r0, #4]
 1242              		.loc 1 1039 18 view .LVU364
 1243 000e C943     		mvns	r1, r1
 1244              	.LVL98:
 1245              		.loc 1 1039 18 view .LVU365
 1246 0010 89B2     		uxth	r1, r1
 1247              		.loc 1 1039 15 view .LVU366
 1248 0012 1940     		ands	r1, r1, r3
 1249 0014 8180     		strh	r1, [r0, #4]	@ movhi
1040:FWLIB/src/stm32f4xx_spi.c ****   }
1041:FWLIB/src/stm32f4xx_spi.c **** }
 1250              		.loc 1 1041 1 view .LVU367
 1251 0016 7047     		bx	lr
 1252              		.cfi_endproc
 1253              	.LFE142:
 1255              		.section	.text.SPI_I2S_ITConfig,"ax",%progbits
 1256              		.align	1
 1257              		.global	SPI_I2S_ITConfig
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1261              		.fpu fpv4-sp-d16
 1263              	SPI_I2S_ITConfig:
 1264              	.LVL99:
 1265              	.LFB143:
1042:FWLIB/src/stm32f4xx_spi.c **** 
1043:FWLIB/src/stm32f4xx_spi.c **** /**
1044:FWLIB/src/stm32f4xx_spi.c ****   * @}
1045:FWLIB/src/stm32f4xx_spi.c ****   */
1046:FWLIB/src/stm32f4xx_spi.c **** 
1047:FWLIB/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group5 Interrupts and flags management functions
1048:FWLIB/src/stm32f4xx_spi.c ****  *  @brief   Interrupts and flags management functions
1049:FWLIB/src/stm32f4xx_spi.c ****   *
1050:FWLIB/src/stm32f4xx_spi.c **** @verbatim   
1051:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================
1052:FWLIB/src/stm32f4xx_spi.c ****             ##### Interrupts and flags management functions #####
1053:FWLIB/src/stm32f4xx_spi.c ****  ===============================================================================  
1054:FWLIB/src/stm32f4xx_spi.c ****  
1055:FWLIB/src/stm32f4xx_spi.c ****  [..] This section provides a set of functions allowing to configure the SPI Interrupts 
1056:FWLIB/src/stm32f4xx_spi.c ****       sources and check or clear the flags or pending bits status.
1057:FWLIB/src/stm32f4xx_spi.c ****       The user should identify which mode will be used in his application to manage 
1058:FWLIB/src/stm32f4xx_spi.c ****       the communication: Polling mode, Interrupt mode or DMA mode. 
1059:FWLIB/src/stm32f4xx_spi.c ****     
1060:FWLIB/src/stm32f4xx_spi.c ****  *** Polling Mode ***
1061:FWLIB/src/stm32f4xx_spi.c ****  ====================
1062:FWLIB/src/stm32f4xx_spi.c **** [..] In Polling Mode, the SPI/I2S communication can be managed by 9 flags:
1063:FWLIB/src/stm32f4xx_spi.c ****   (#) SPI_I2S_FLAG_TXE : to indicate the status of the transmit buffer register
1064:FWLIB/src/stm32f4xx_spi.c ****   (#) SPI_I2S_FLAG_RXNE : to indicate the status of the receive buffer register
1065:FWLIB/src/stm32f4xx_spi.c ****   (#) SPI_I2S_FLAG_BSY : to indicate the state of the communication layer of the SPI.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 42


1066:FWLIB/src/stm32f4xx_spi.c ****   (#) SPI_FLAG_CRCERR : to indicate if a CRC Calculation error occur              
1067:FWLIB/src/stm32f4xx_spi.c ****   (#) SPI_FLAG_MODF : to indicate if a Mode Fault error occur
1068:FWLIB/src/stm32f4xx_spi.c ****   (#) SPI_I2S_FLAG_OVR : to indicate if an Overrun error occur
1069:FWLIB/src/stm32f4xx_spi.c ****   (#) I2S_FLAG_TIFRFE: to indicate a Frame Format error occurs.
1070:FWLIB/src/stm32f4xx_spi.c ****   (#) I2S_FLAG_UDR: to indicate an Underrun error occurs.
1071:FWLIB/src/stm32f4xx_spi.c ****   (#) I2S_FLAG_CHSIDE: to indicate Channel Side.
1072:FWLIB/src/stm32f4xx_spi.c **** 
1073:FWLIB/src/stm32f4xx_spi.c ****   (@) Do not use the BSY flag to handle each data transmission or reception. It is
1074:FWLIB/src/stm32f4xx_spi.c ****       better to use the TXE and RXNE flags instead.
1075:FWLIB/src/stm32f4xx_spi.c **** 
1076:FWLIB/src/stm32f4xx_spi.c ****  [..] In this Mode it is advised to use the following functions:
1077:FWLIB/src/stm32f4xx_spi.c ****    (+) FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
1078:FWLIB/src/stm32f4xx_spi.c ****    (+) void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
1079:FWLIB/src/stm32f4xx_spi.c **** 
1080:FWLIB/src/stm32f4xx_spi.c ****  *** Interrupt Mode ***
1081:FWLIB/src/stm32f4xx_spi.c ****  ======================
1082:FWLIB/src/stm32f4xx_spi.c ****  [..] In Interrupt Mode, the SPI communication can be managed by 3 interrupt sources
1083:FWLIB/src/stm32f4xx_spi.c ****       and 7 pending bits: 
1084:FWLIB/src/stm32f4xx_spi.c ****    (+) Pending Bits:
1085:FWLIB/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_TXE : to indicate the status of the transmit buffer register
1086:FWLIB/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_RXNE : to indicate the status of the receive buffer register
1087:FWLIB/src/stm32f4xx_spi.c ****        (##) SPI_IT_CRCERR : to indicate if a CRC Calculation error occur (available in SPI mode onl
1088:FWLIB/src/stm32f4xx_spi.c ****        (##) SPI_IT_MODF : to indicate if a Mode Fault error occur (available in SPI mode only)
1089:FWLIB/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_OVR : to indicate if an Overrun error occur
1090:FWLIB/src/stm32f4xx_spi.c ****        (##) I2S_IT_UDR : to indicate an Underrun Error occurs (available in I2S mode only).
1091:FWLIB/src/stm32f4xx_spi.c ****        (##) I2S_FLAG_TIFRFE : to indicate a Frame Format error occurs (available in TI mode only).
1092:FWLIB/src/stm32f4xx_spi.c **** 
1093:FWLIB/src/stm32f4xx_spi.c ****    (+) Interrupt Source:
1094:FWLIB/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_TXE: specifies the interrupt source for the Tx buffer empty 
1095:FWLIB/src/stm32f4xx_spi.c ****             interrupt.  
1096:FWLIB/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_RXNE : specifies the interrupt source for the Rx buffer not 
1097:FWLIB/src/stm32f4xx_spi.c ****             empty interrupt.
1098:FWLIB/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_ERR : specifies the interrupt source for the errors interrupt.
1099:FWLIB/src/stm32f4xx_spi.c **** 
1100:FWLIB/src/stm32f4xx_spi.c ****  [..] In this Mode it is advised to use the following functions:
1101:FWLIB/src/stm32f4xx_spi.c ****    (+) void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);
1102:FWLIB/src/stm32f4xx_spi.c ****    (+) ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
1103:FWLIB/src/stm32f4xx_spi.c ****    (+) void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
1104:FWLIB/src/stm32f4xx_spi.c **** 
1105:FWLIB/src/stm32f4xx_spi.c ****  *** DMA Mode ***
1106:FWLIB/src/stm32f4xx_spi.c ****  ================
1107:FWLIB/src/stm32f4xx_spi.c ****  [..] In DMA Mode, the SPI communication can be managed by 2 DMA Channel requests:
1108:FWLIB/src/stm32f4xx_spi.c ****    (#) SPI_I2S_DMAReq_Tx: specifies the Tx buffer DMA transfer request
1109:FWLIB/src/stm32f4xx_spi.c ****    (#) SPI_I2S_DMAReq_Rx: specifies the Rx buffer DMA transfer request
1110:FWLIB/src/stm32f4xx_spi.c **** 
1111:FWLIB/src/stm32f4xx_spi.c ****  [..] In this Mode it is advised to use the following function:
1112:FWLIB/src/stm32f4xx_spi.c ****    (+) void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState 
1113:FWLIB/src/stm32f4xx_spi.c ****        NewState);
1114:FWLIB/src/stm32f4xx_spi.c **** 
1115:FWLIB/src/stm32f4xx_spi.c **** @endverbatim
1116:FWLIB/src/stm32f4xx_spi.c ****   * @{
1117:FWLIB/src/stm32f4xx_spi.c ****   */
1118:FWLIB/src/stm32f4xx_spi.c **** 
1119:FWLIB/src/stm32f4xx_spi.c **** /**
1120:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the specified SPI/I2S interrupts.
1121:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1122:FWLIB/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 43


1123:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt source to be enabled or disabled. 
1124:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
1125:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_TXE: Tx buffer empty interrupt mask
1126:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_RXNE: Rx buffer not empty interrupt mask
1127:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_ERR: Error interrupt mask
1128:FWLIB/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the specified SPI interrupt.
1129:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
1130:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
1131:FWLIB/src/stm32f4xx_spi.c ****   */
1132:FWLIB/src/stm32f4xx_spi.c **** void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
1133:FWLIB/src/stm32f4xx_spi.c **** {
 1266              		.loc 1 1133 1 is_stmt 1 view -0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 0
 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 1270              		@ link register save eliminated.
1134:FWLIB/src/stm32f4xx_spi.c ****   uint16_t itpos = 0, itmask = 0 ;
 1271              		.loc 1 1134 3 view .LVU369
1135:FWLIB/src/stm32f4xx_spi.c ****   
1136:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
1137:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1272              		.loc 1 1137 3 view .LVU370
1138:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1273              		.loc 1 1138 3 view .LVU371
1139:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
 1274              		.loc 1 1139 3 view .LVU372
1140:FWLIB/src/stm32f4xx_spi.c **** 
1141:FWLIB/src/stm32f4xx_spi.c ****   /* Get the SPI IT index */
1142:FWLIB/src/stm32f4xx_spi.c ****   itpos = SPI_I2S_IT >> 4;
 1275              		.loc 1 1142 3 view .LVU373
 1276              		.loc 1 1142 9 is_stmt 0 view .LVU374
 1277 0000 0B09     		lsrs	r3, r1, #4
 1278              	.LVL100:
1143:FWLIB/src/stm32f4xx_spi.c **** 
1144:FWLIB/src/stm32f4xx_spi.c ****   /* Set the IT mask */
1145:FWLIB/src/stm32f4xx_spi.c ****   itmask = (uint16_t)1 << (uint16_t)itpos;
 1279              		.loc 1 1145 3 is_stmt 1 view .LVU375
 1280              		.loc 1 1145 24 is_stmt 0 view .LVU376
 1281 0002 0121     		movs	r1, #1
 1282              	.LVL101:
 1283              		.loc 1 1145 24 view .LVU377
 1284 0004 9940     		lsls	r1, r1, r3
 1285              		.loc 1 1145 10 view .LVU378
 1286 0006 89B2     		uxth	r1, r1
 1287              	.LVL102:
1146:FWLIB/src/stm32f4xx_spi.c **** 
1147:FWLIB/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 1288              		.loc 1 1147 3 is_stmt 1 view .LVU379
 1289              		.loc 1 1147 6 is_stmt 0 view .LVU380
 1290 0008 22B1     		cbz	r2, .L76
1148:FWLIB/src/stm32f4xx_spi.c ****   {
1149:FWLIB/src/stm32f4xx_spi.c ****     /* Enable the selected SPI interrupt */
1150:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR2 |= itmask;
 1291              		.loc 1 1150 5 is_stmt 1 view .LVU381
 1292              		.loc 1 1150 15 is_stmt 0 view .LVU382
 1293 000a 8388     		ldrh	r3, [r0, #4]
 1294              	.LVL103:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 44


 1295              		.loc 1 1150 15 view .LVU383
 1296 000c 9BB2     		uxth	r3, r3
 1297 000e 1943     		orrs	r1, r1, r3
 1298              	.LVL104:
 1299              		.loc 1 1150 15 view .LVU384
 1300 0010 8180     		strh	r1, [r0, #4]	@ movhi
 1301 0012 7047     		bx	lr
 1302              	.LVL105:
 1303              	.L76:
1151:FWLIB/src/stm32f4xx_spi.c ****   }
1152:FWLIB/src/stm32f4xx_spi.c ****   else
1153:FWLIB/src/stm32f4xx_spi.c ****   {
1154:FWLIB/src/stm32f4xx_spi.c ****     /* Disable the selected SPI interrupt */
1155:FWLIB/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~itmask;
 1304              		.loc 1 1155 5 is_stmt 1 view .LVU385
 1305              		.loc 1 1155 15 is_stmt 0 view .LVU386
 1306 0014 8388     		ldrh	r3, [r0, #4]
 1307              	.LVL106:
 1308              		.loc 1 1155 18 view .LVU387
 1309 0016 C943     		mvns	r1, r1
 1310              	.LVL107:
 1311              		.loc 1 1155 18 view .LVU388
 1312 0018 89B2     		uxth	r1, r1
 1313              	.LVL108:
 1314              		.loc 1 1155 15 view .LVU389
 1315 001a 1940     		ands	r1, r1, r3
 1316 001c 8180     		strh	r1, [r0, #4]	@ movhi
1156:FWLIB/src/stm32f4xx_spi.c ****   }
1157:FWLIB/src/stm32f4xx_spi.c **** }
 1317              		.loc 1 1157 1 view .LVU390
 1318 001e 7047     		bx	lr
 1319              		.cfi_endproc
 1320              	.LFE143:
 1322              		.section	.text.SPI_I2S_GetFlagStatus,"ax",%progbits
 1323              		.align	1
 1324              		.global	SPI_I2S_GetFlagStatus
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1328              		.fpu fpv4-sp-d16
 1330              	SPI_I2S_GetFlagStatus:
 1331              	.LVL109:
 1332              	.LFB144:
1158:FWLIB/src/stm32f4xx_spi.c **** 
1159:FWLIB/src/stm32f4xx_spi.c **** /**
1160:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Checks whether the specified SPIx/I2Sx flag is set or not.
1161:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1162:FWLIB/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1163:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_FLAG: specifies the SPI flag to check. 
1164:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
1165:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_TXE: Transmit buffer empty flag.
1166:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_RXNE: Receive buffer not empty flag.
1167:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_BSY: Busy flag.
1168:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_OVR: Overrun flag.
1169:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_FLAG_MODF: Mode Fault flag.
1170:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_FLAG_CRCERR: CRC Error flag.
1171:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_TIFRFE: Format Error.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 45


1172:FWLIB/src/stm32f4xx_spi.c ****   *            @arg I2S_FLAG_UDR: Underrun Error flag.
1173:FWLIB/src/stm32f4xx_spi.c ****   *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
1174:FWLIB/src/stm32f4xx_spi.c ****   * @retval The new state of SPI_I2S_FLAG (SET or RESET).
1175:FWLIB/src/stm32f4xx_spi.c ****   */
1176:FWLIB/src/stm32f4xx_spi.c **** FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
1177:FWLIB/src/stm32f4xx_spi.c **** {
 1333              		.loc 1 1177 1 is_stmt 1 view -0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
1178:FWLIB/src/stm32f4xx_spi.c ****   FlagStatus bitstatus = RESET;
 1338              		.loc 1 1178 3 view .LVU392
1179:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
1180:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1339              		.loc 1 1180 3 view .LVU393
1181:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
 1340              		.loc 1 1181 3 view .LVU394
1182:FWLIB/src/stm32f4xx_spi.c ****   
1183:FWLIB/src/stm32f4xx_spi.c ****   /* Check the status of the specified SPI flag */
1184:FWLIB/src/stm32f4xx_spi.c ****   if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 1341              		.loc 1 1184 3 view .LVU395
 1342              		.loc 1 1184 12 is_stmt 0 view .LVU396
 1343 0000 0389     		ldrh	r3, [r0, #8]
 1344              		.loc 1 1184 6 view .LVU397
 1345 0002 1942     		tst	r1, r3
 1346 0004 01D0     		beq	.L80
1185:FWLIB/src/stm32f4xx_spi.c ****   {
1186:FWLIB/src/stm32f4xx_spi.c ****     /* SPI_I2S_FLAG is set */
1187:FWLIB/src/stm32f4xx_spi.c ****     bitstatus = SET;
 1347              		.loc 1 1187 15 view .LVU398
 1348 0006 0120     		movs	r0, #1
 1349              	.LVL110:
 1350              		.loc 1 1187 15 view .LVU399
 1351 0008 7047     		bx	lr
 1352              	.LVL111:
 1353              	.L80:
1188:FWLIB/src/stm32f4xx_spi.c ****   }
1189:FWLIB/src/stm32f4xx_spi.c ****   else
1190:FWLIB/src/stm32f4xx_spi.c ****   {
1191:FWLIB/src/stm32f4xx_spi.c ****     /* SPI_I2S_FLAG is reset */
1192:FWLIB/src/stm32f4xx_spi.c ****     bitstatus = RESET;
 1354              		.loc 1 1192 15 view .LVU400
 1355 000a 0020     		movs	r0, #0
 1356              	.LVL112:
1193:FWLIB/src/stm32f4xx_spi.c ****   }
1194:FWLIB/src/stm32f4xx_spi.c ****   /* Return the SPI_I2S_FLAG status */
1195:FWLIB/src/stm32f4xx_spi.c ****   return  bitstatus;
 1357              		.loc 1 1195 3 is_stmt 1 view .LVU401
1196:FWLIB/src/stm32f4xx_spi.c **** }
 1358              		.loc 1 1196 1 is_stmt 0 view .LVU402
 1359 000c 7047     		bx	lr
 1360              		.cfi_endproc
 1361              	.LFE144:
 1363              		.section	.text.SPI_I2S_ClearFlag,"ax",%progbits
 1364              		.align	1
 1365              		.global	SPI_I2S_ClearFlag
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 46


 1366              		.syntax unified
 1367              		.thumb
 1368              		.thumb_func
 1369              		.fpu fpv4-sp-d16
 1371              	SPI_I2S_ClearFlag:
 1372              	.LVL113:
 1373              	.LFB145:
1197:FWLIB/src/stm32f4xx_spi.c **** 
1198:FWLIB/src/stm32f4xx_spi.c **** /**
1199:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Clears the SPIx CRC Error (CRCERR) flag.
1200:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1201:FWLIB/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1202:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_FLAG: specifies the SPI flag to clear. 
1203:FWLIB/src/stm32f4xx_spi.c ****   *          This function clears only CRCERR flag.
1204:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_FLAG_CRCERR: CRC Error flag.  
1205:FWLIB/src/stm32f4xx_spi.c ****   *  
1206:FWLIB/src/stm32f4xx_spi.c ****   * @note   OVR (OverRun error) flag is cleared by software sequence: a read 
1207:FWLIB/src/stm32f4xx_spi.c ****   *          operation to SPI_DR register (SPI_I2S_ReceiveData()) followed by a read 
1208:FWLIB/src/stm32f4xx_spi.c ****   *          operation to SPI_SR register (SPI_I2S_GetFlagStatus()).
1209:FWLIB/src/stm32f4xx_spi.c ****   * @note   UDR (UnderRun error) flag is cleared by a read operation to 
1210:FWLIB/src/stm32f4xx_spi.c ****   *          SPI_SR register (SPI_I2S_GetFlagStatus()).   
1211:FWLIB/src/stm32f4xx_spi.c ****   * @note   MODF (Mode Fault) flag is cleared by software sequence: a read/write 
1212:FWLIB/src/stm32f4xx_spi.c ****   *          operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by a 
1213:FWLIB/src/stm32f4xx_spi.c ****   *          write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
1214:FWLIB/src/stm32f4xx_spi.c ****   *  
1215:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
1216:FWLIB/src/stm32f4xx_spi.c ****   */
1217:FWLIB/src/stm32f4xx_spi.c **** void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
1218:FWLIB/src/stm32f4xx_spi.c **** {
 1374              		.loc 1 1218 1 is_stmt 1 view -0
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 0
 1377              		@ frame_needed = 0, uses_anonymous_args = 0
 1378              		@ link register save eliminated.
1219:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
1220:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1379              		.loc 1 1220 3 view .LVU404
1221:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
 1380              		.loc 1 1221 3 view .LVU405
1222:FWLIB/src/stm32f4xx_spi.c ****     
1223:FWLIB/src/stm32f4xx_spi.c ****   /* Clear the selected SPI CRC Error (CRCERR) flag */
1224:FWLIB/src/stm32f4xx_spi.c ****   SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 1381              		.loc 1 1224 3 view .LVU406
 1382              		.loc 1 1224 14 is_stmt 0 view .LVU407
 1383 0000 C943     		mvns	r1, r1
 1384              	.LVL114:
 1385              		.loc 1 1224 14 view .LVU408
 1386 0002 89B2     		uxth	r1, r1
 1387              		.loc 1 1224 12 view .LVU409
 1388 0004 0181     		strh	r1, [r0, #8]	@ movhi
1225:FWLIB/src/stm32f4xx_spi.c **** }
 1389              		.loc 1 1225 1 view .LVU410
 1390 0006 7047     		bx	lr
 1391              		.cfi_endproc
 1392              	.LFE145:
 1394              		.section	.text.SPI_I2S_GetITStatus,"ax",%progbits
 1395              		.align	1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 47


 1396              		.global	SPI_I2S_GetITStatus
 1397              		.syntax unified
 1398              		.thumb
 1399              		.thumb_func
 1400              		.fpu fpv4-sp-d16
 1402              	SPI_I2S_GetITStatus:
 1403              	.LVL115:
 1404              	.LFB146:
1226:FWLIB/src/stm32f4xx_spi.c **** 
1227:FWLIB/src/stm32f4xx_spi.c **** /**
1228:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Checks whether the specified SPIx/I2Sx interrupt has occurred or not.
1229:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1230:FWLIB/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.  
1231:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt source to check. 
1232:FWLIB/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
1233:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_TXE: Transmit buffer empty interrupt.
1234:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_RXNE: Receive buffer not empty interrupt.
1235:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_OVR: Overrun interrupt.
1236:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_IT_MODF: Mode Fault interrupt.
1237:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_IT_CRCERR: CRC Error interrupt.
1238:FWLIB/src/stm32f4xx_spi.c ****   *            @arg I2S_IT_UDR: Underrun interrupt.  
1239:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
1240:FWLIB/src/stm32f4xx_spi.c ****   * @retval The new state of SPI_I2S_IT (SET or RESET).
1241:FWLIB/src/stm32f4xx_spi.c ****   */
1242:FWLIB/src/stm32f4xx_spi.c **** ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
1243:FWLIB/src/stm32f4xx_spi.c **** {
 1405              		.loc 1 1243 1 is_stmt 1 view -0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 0
 1408              		@ frame_needed = 0, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
1244:FWLIB/src/stm32f4xx_spi.c ****   ITStatus bitstatus = RESET;
 1410              		.loc 1 1244 3 view .LVU412
1245:FWLIB/src/stm32f4xx_spi.c ****   uint16_t itpos = 0, itmask = 0, enablestatus = 0;
 1411              		.loc 1 1245 3 view .LVU413
1246:FWLIB/src/stm32f4xx_spi.c **** 
1247:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
1248:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1412              		.loc 1 1248 3 view .LVU414
1249:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
 1413              		.loc 1 1249 3 view .LVU415
1250:FWLIB/src/stm32f4xx_spi.c **** 
1251:FWLIB/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S_IT index */
1252:FWLIB/src/stm32f4xx_spi.c ****   itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 1414              		.loc 1 1252 3 view .LVU416
 1415              		.loc 1 1252 31 is_stmt 0 view .LVU417
 1416 0000 01F00F02 		and	r2, r1, #15
 1417              		.loc 1 1252 16 view .LVU418
 1418 0004 0123     		movs	r3, #1
 1419 0006 03FA02F2 		lsl	r2, r3, r2
 1420              	.LVL116:
1253:FWLIB/src/stm32f4xx_spi.c **** 
1254:FWLIB/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S_IT IT mask */
1255:FWLIB/src/stm32f4xx_spi.c ****   itmask = SPI_I2S_IT >> 4;
 1421              		.loc 1 1255 3 is_stmt 1 view .LVU419
 1422              		.loc 1 1255 10 is_stmt 0 view .LVU420
 1423 000a 0909     		lsrs	r1, r1, #4
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 48


 1424              	.LVL117:
1256:FWLIB/src/stm32f4xx_spi.c **** 
1257:FWLIB/src/stm32f4xx_spi.c ****   /* Set the IT mask */
1258:FWLIB/src/stm32f4xx_spi.c ****   itmask = 0x01 << itmask;
 1425              		.loc 1 1258 3 is_stmt 1 view .LVU421
 1426              		.loc 1 1258 17 is_stmt 0 view .LVU422
 1427 000c 03FA01F1 		lsl	r1, r3, r1
 1428              	.LVL118:
1259:FWLIB/src/stm32f4xx_spi.c **** 
1260:FWLIB/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S_IT enable bit status */
1261:FWLIB/src/stm32f4xx_spi.c ****   enablestatus = (SPIx->CR2 & itmask) ;
 1429              		.loc 1 1261 3 is_stmt 1 view .LVU423
 1430              		.loc 1 1261 23 is_stmt 0 view .LVU424
 1431 0010 8388     		ldrh	r3, [r0, #4]
 1432 0012 9BB2     		uxth	r3, r3
 1433              		.loc 1 1261 16 view .LVU425
 1434 0014 1940     		ands	r1, r1, r3
 1435              	.LVL119:
1262:FWLIB/src/stm32f4xx_spi.c **** 
1263:FWLIB/src/stm32f4xx_spi.c ****   /* Check the status of the specified SPI interrupt */
1264:FWLIB/src/stm32f4xx_spi.c ****   if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 1436              		.loc 1 1264 3 is_stmt 1 view .LVU426
 1437              		.loc 1 1264 13 is_stmt 0 view .LVU427
 1438 0016 0389     		ldrh	r3, [r0, #8]
 1439 0018 9BB2     		uxth	r3, r3
 1440              		.loc 1 1264 6 view .LVU428
 1441 001a 1A42     		tst	r2, r3
 1442 001c 02D0     		beq	.L84
 1443              		.loc 1 1264 47 discriminator 1 view .LVU429
 1444 001e 19B9     		cbnz	r1, .L85
1265:FWLIB/src/stm32f4xx_spi.c ****   {
1266:FWLIB/src/stm32f4xx_spi.c ****     /* SPI_I2S_IT is set */
1267:FWLIB/src/stm32f4xx_spi.c ****     bitstatus = SET;
1268:FWLIB/src/stm32f4xx_spi.c ****   }
1269:FWLIB/src/stm32f4xx_spi.c ****   else
1270:FWLIB/src/stm32f4xx_spi.c ****   {
1271:FWLIB/src/stm32f4xx_spi.c ****     /* SPI_I2S_IT is reset */
1272:FWLIB/src/stm32f4xx_spi.c ****     bitstatus = RESET;
 1445              		.loc 1 1272 15 view .LVU430
 1446 0020 0020     		movs	r0, #0
 1447              	.LVL120:
 1448              		.loc 1 1272 15 view .LVU431
 1449 0022 7047     		bx	lr
 1450              	.LVL121:
 1451              	.L84:
 1452              		.loc 1 1272 15 view .LVU432
 1453 0024 0020     		movs	r0, #0
 1454              	.LVL122:
 1455              		.loc 1 1272 15 view .LVU433
 1456 0026 7047     		bx	lr
 1457              	.LVL123:
 1458              	.L85:
1267:FWLIB/src/stm32f4xx_spi.c ****   }
 1459              		.loc 1 1267 15 view .LVU434
 1460 0028 0120     		movs	r0, #1
 1461              	.LVL124:
1273:FWLIB/src/stm32f4xx_spi.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 49


1274:FWLIB/src/stm32f4xx_spi.c ****   /* Return the SPI_I2S_IT status */
1275:FWLIB/src/stm32f4xx_spi.c ****   return bitstatus;
 1462              		.loc 1 1275 3 is_stmt 1 view .LVU435
1276:FWLIB/src/stm32f4xx_spi.c **** }
 1463              		.loc 1 1276 1 is_stmt 0 view .LVU436
 1464 002a 7047     		bx	lr
 1465              		.cfi_endproc
 1466              	.LFE146:
 1468              		.section	.text.SPI_I2S_ClearITPendingBit,"ax",%progbits
 1469              		.align	1
 1470              		.global	SPI_I2S_ClearITPendingBit
 1471              		.syntax unified
 1472              		.thumb
 1473              		.thumb_func
 1474              		.fpu fpv4-sp-d16
 1476              	SPI_I2S_ClearITPendingBit:
 1477              	.LVL125:
 1478              	.LFB147:
1277:FWLIB/src/stm32f4xx_spi.c **** 
1278:FWLIB/src/stm32f4xx_spi.c **** /**
1279:FWLIB/src/stm32f4xx_spi.c ****   * @brief  Clears the SPIx CRC Error (CRCERR) interrupt pending bit.
1280:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1281:FWLIB/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.  
1282:FWLIB/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt pending bit to clear.
1283:FWLIB/src/stm32f4xx_spi.c ****   *         This function clears only CRCERR interrupt pending bit.   
1284:FWLIB/src/stm32f4xx_spi.c ****   *            @arg SPI_IT_CRCERR: CRC Error interrupt.
1285:FWLIB/src/stm32f4xx_spi.c ****   *   
1286:FWLIB/src/stm32f4xx_spi.c ****   * @note   OVR (OverRun Error) interrupt pending bit is cleared by software 
1287:FWLIB/src/stm32f4xx_spi.c ****   *          sequence: a read operation to SPI_DR register (SPI_I2S_ReceiveData()) 
1288:FWLIB/src/stm32f4xx_spi.c ****   *          followed by a read operation to SPI_SR register (SPI_I2S_GetITStatus()).
1289:FWLIB/src/stm32f4xx_spi.c ****   * @note   UDR (UnderRun Error) interrupt pending bit is cleared by a read 
1290:FWLIB/src/stm32f4xx_spi.c ****   *          operation to SPI_SR register (SPI_I2S_GetITStatus()).   
1291:FWLIB/src/stm32f4xx_spi.c ****   * @note   MODF (Mode Fault) interrupt pending bit is cleared by software sequence:
1292:FWLIB/src/stm32f4xx_spi.c ****   *          a read/write operation to SPI_SR register (SPI_I2S_GetITStatus()) 
1293:FWLIB/src/stm32f4xx_spi.c ****   *          followed by a write operation to SPI_CR1 register (SPI_Cmd() to enable 
1294:FWLIB/src/stm32f4xx_spi.c ****   *          the SPI).
1295:FWLIB/src/stm32f4xx_spi.c ****   * @retval None
1296:FWLIB/src/stm32f4xx_spi.c ****   */
1297:FWLIB/src/stm32f4xx_spi.c **** void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
1298:FWLIB/src/stm32f4xx_spi.c **** {
 1479              		.loc 1 1298 1 is_stmt 1 view -0
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 0
 1482              		@ frame_needed = 0, uses_anonymous_args = 0
 1483              		@ link register save eliminated.
1299:FWLIB/src/stm32f4xx_spi.c ****   uint16_t itpos = 0;
 1484              		.loc 1 1299 3 view .LVU438
1300:FWLIB/src/stm32f4xx_spi.c ****   /* Check the parameters */
1301:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1485              		.loc 1 1301 3 view .LVU439
1302:FWLIB/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
 1486              		.loc 1 1302 3 view .LVU440
1303:FWLIB/src/stm32f4xx_spi.c **** 
1304:FWLIB/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S IT index */
1305:FWLIB/src/stm32f4xx_spi.c ****   itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 1487              		.loc 1 1305 3 view .LVU441
 1488              		.loc 1 1305 31 is_stmt 0 view .LVU442
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 50


 1489 0000 01F00F01 		and	r1, r1, #15
 1490              	.LVL126:
 1491              		.loc 1 1305 16 view .LVU443
 1492 0004 0123     		movs	r3, #1
 1493 0006 8B40     		lsls	r3, r3, r1
 1494              		.loc 1 1305 9 view .LVU444
 1495 0008 9BB2     		uxth	r3, r3
 1496              	.LVL127:
1306:FWLIB/src/stm32f4xx_spi.c **** 
1307:FWLIB/src/stm32f4xx_spi.c ****   /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
1308:FWLIB/src/stm32f4xx_spi.c ****   SPIx->SR = (uint16_t)~itpos;
 1497              		.loc 1 1308 3 is_stmt 1 view .LVU445
 1498              		.loc 1 1308 14 is_stmt 0 view .LVU446
 1499 000a DB43     		mvns	r3, r3
 1500              	.LVL128:
 1501              		.loc 1 1308 14 view .LVU447
 1502 000c 9BB2     		uxth	r3, r3
 1503              	.LVL129:
 1504              		.loc 1 1308 12 view .LVU448
 1505 000e 0381     		strh	r3, [r0, #8]	@ movhi
1309:FWLIB/src/stm32f4xx_spi.c **** }
 1506              		.loc 1 1309 1 view .LVU449
 1507 0010 7047     		bx	lr
 1508              		.cfi_endproc
 1509              	.LFE147:
 1511              		.text
 1512              	.Letext0:
 1513              		.file 2 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 1514              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 1515              		.file 4 "USER/stm32f4xx.h"
 1516              		.file 5 "FWLIB/inc/stm32f4xx_spi.h"
 1517              		.file 6 "FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 51


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_spi.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:18     .text.SPI_I2S_DeInit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:26     .text.SPI_I2S_DeInit:0000000000000000 SPI_I2S_DeInit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:169    .text.SPI_I2S_DeInit:00000000000000ac $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:179    .text.SPI_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:186    .text.SPI_Init:0000000000000000 SPI_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:275    .text.I2S_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:282    .text.I2S_Init:0000000000000000 I2S_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:538    .text.I2S_Init:0000000000000110 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:546    .text.SPI_StructInit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:553    .text.SPI_StructInit:0000000000000000 SPI_StructInit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:596    .text.I2S_StructInit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:603    .text.I2S_StructInit:0000000000000000 I2S_StructInit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:637    .text.SPI_Cmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:644    .text.SPI_Cmd:0000000000000000 SPI_Cmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:678    .text.I2S_Cmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:685    .text.I2S_Cmd:0000000000000000 I2S_Cmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:719    .text.SPI_DataSizeConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:726    .text.SPI_DataSizeConfig:0000000000000000 SPI_DataSizeConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:755    .text.SPI_BiDirectionalLineConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:762    .text.SPI_BiDirectionalLineConfig:0000000000000000 SPI_BiDirectionalLineConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:797    .text.SPI_NSSInternalSoftwareConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:804    .text.SPI_NSSInternalSoftwareConfig:0000000000000000 SPI_NSSInternalSoftwareConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:840    .text.SPI_SSOutputCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:847    .text.SPI_SSOutputCmd:0000000000000000 SPI_SSOutputCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:881    .text.SPI_TIModeCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:888    .text.SPI_TIModeCmd:0000000000000000 SPI_TIModeCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:922    .text.I2S_FullDuplexConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:929    .text.I2S_FullDuplexConfig:0000000000000000 I2S_FullDuplexConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1012   .text.SPI_I2S_ReceiveData:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1019   .text.SPI_I2S_ReceiveData:0000000000000000 SPI_I2S_ReceiveData
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1039   .text.SPI_I2S_SendData:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1046   .text.SPI_I2S_SendData:0000000000000000 SPI_I2S_SendData
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1064   .text.SPI_CalculateCRC:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1071   .text.SPI_CalculateCRC:0000000000000000 SPI_CalculateCRC
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1105   .text.SPI_TransmitCRC:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1112   .text.SPI_TransmitCRC:0000000000000000 SPI_TransmitCRC
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1133   .text.SPI_GetCRC:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1140   .text.SPI_GetCRC:0000000000000000 SPI_GetCRC
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1180   .text.SPI_GetCRCPolynomial:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1187   .text.SPI_GetCRCPolynomial:0000000000000000 SPI_GetCRCPolynomial
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1207   .text.SPI_I2S_DMACmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1214   .text.SPI_I2S_DMACmd:0000000000000000 SPI_I2S_DMACmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1256   .text.SPI_I2S_ITConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1263   .text.SPI_I2S_ITConfig:0000000000000000 SPI_I2S_ITConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1323   .text.SPI_I2S_GetFlagStatus:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1330   .text.SPI_I2S_GetFlagStatus:0000000000000000 SPI_I2S_GetFlagStatus
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1364   .text.SPI_I2S_ClearFlag:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1371   .text.SPI_I2S_ClearFlag:0000000000000000 SPI_I2S_ClearFlag
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1395   .text.SPI_I2S_GetITStatus:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1402   .text.SPI_I2S_GetITStatus:0000000000000000 SPI_I2S_GetITStatus
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1469   .text.SPI_I2S_ClearITPendingBit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s:1476   .text.SPI_I2S_ClearITPendingBit:0000000000000000 SPI_I2S_ClearITPendingBit

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccMNK9Qv.s 			page 52


RCC_APB1PeriphResetCmd
