<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'insertion_sort/array' to 'insertion_sort/array_r' to avoid the conflict with HDL keywords or other object names." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:34:37.476+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:34:32.852+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:34:32.077+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set.&#xD;&#xA;&#xD;&#xA;****** xsim v2016.2 (64-bit)&#xD;&#xA;  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016&#xD;&#xA;  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/insertion_sort/xsim_script.tcl&#xD;&#xA;# xsim {insertion_sort} -autoloadwcfg -tclbatch {insertion_sort.tcl}&#xD;&#xA;Vivado Simulator 2016.2&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source insertion_sort.tcl&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 25635 ns  Iteration: 1  Process: /apatb_insertion_sort_top/generate_sim_done_proc  File: D:/trabajo_DSE_EnrLuc/hls/insertion_sort/insertion_sort/solution1/sim/vhdl/insertion_sort.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 25635 ns  Iteration: 1  Process: /apatb_insertion_sort_top/generate_sim_done_proc  File: D:/trabajo_DSE_EnrLuc/hls/insertion_sort/insertion_sort/solution1/sim/vhdl/insertion_sort.autotb.vhd&#xD;&#xA;$finish called at time : 25635 ns&#xD;&#xA;## quit" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:09.919+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:07.736+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:04.897+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:04.314+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:34:56.318+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:34:55.523+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.&#xD;&#xA;Running Vector-less Activity Propagation...&#xD;&#xA;&#xD;&#xA;Finished Running Vector-less Activity Propagation" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:40:03.415+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-328] Router estimated timing not met.&#xD;&#xA;Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.&#xD;&#xA;Phase 10 Post Router Timing | Checksum: 1b468aef9&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1132.426 ; gain = 38.363" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:58.400+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 12ab4df99&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1132.426 ; gain = 38.363&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 12ab4df99&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1132.426 ; gain = 38.363&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 12ab4df99&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1132.426 ; gain = 38.363&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 12ab4df99&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1132.426 ; gain = 38.363&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 14fe88ace&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1132.426 ; gain = 38.363" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:48.380+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.151+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.137+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.124+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.113+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.101+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.081+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.062+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.048+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.035+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:24.009+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.997+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.977+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.962+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.948+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.936+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.920+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.906+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.892+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.854+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.841+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.815+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.794+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.774+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.759+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.738+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.711+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.698+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.685+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.672+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.659+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.636+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.622+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.603+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.589+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.575+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.548+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.517+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.503+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.481+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.463+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.448+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.430+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.412+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.394+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.374+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.361+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.341+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.327+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.310+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.292+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.267+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.248+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.234+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.220+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.204+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.184+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.153+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.138+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.126+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.115+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:39:23.097+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set.&#xD;&#xA;&#xD;&#xA;****** Vivado v2016.2 (64-bit)&#xD;&#xA;  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016&#xD;&#xA;  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source insertion_sort.tcl -notrace&#xD;&#xA;Command: open_checkpoint D:/trabajo_DSE_EnrLuc/hls/insertion_sort/insertion_sort/solution1/impl/vhdl/project.runs/impl_1/insertion_sort.dcp&#xD;&#xA;&#xD;&#xA;Starting open_checkpoint Task&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 207.082 ; gain = 0.000" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:38:43.022+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:38:38.022+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set.&#xD;&#xA;&#xD;&#xA;*** Running vivado&#xD;&#xA;    with args -log insertion_sort.vdi -applog -m64 -messageDb vivado.pb -mode batch -source insertion_sort.tcl -notrace&#xD;&#xA;" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:38:38.011+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:38:28.016+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (insertion_sort_AXILiteS_s_axi_U/rstate_reg[1]) is unused and will be removed from module insertion_sort.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 709.066 ; gain = 501.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Parallel Area Optimization  : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 709.066 ; gain = 501.977&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 709.066 ; gain = 501.977&#xD;&#xA;---------------------------------------------------------------------------------" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:38:05.029+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (insertion_sort_AXILiteS_s_axi_U/wstate_reg[2]) is unused and will be removed from module insertion_sort." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:37:20.019+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set.&#xD;&#xA;&#xD;&#xA;****** Vivado v2016.2 (64-bit)&#xD;&#xA;  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016&#xD;&#xA;  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source insertion_sort.tcl -notrace&#xD;&#xA;Command: synth_design -top insertion_sort -part xc7z020clg484-1 -no_iobuf -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:36:00.006+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:59.991+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set.&#xD;&#xA;[Sat Jan 11 11:35:49 2020] Launched synth_1...&#xD;&#xA;Run output will be captured here: D:/trabajo_DSE_EnrLuc/hls/insertion_sort/insertion_sort/solution1/impl/vhdl/project.runs/synth_1/runme.log&#xD;&#xA;[Sat Jan 11 11:35:49 2020] Waiting for synth_1 to finish...&#xD;&#xA;&#xD;&#xA;*** Running vivado&#xD;&#xA;    with args -log insertion_sort.vds -m64 -mode batch -messageDb vivado.pb -notrace -source insertion_sort.tcl&#xD;&#xA;" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:59.981+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:49.712+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set.&#xD;&#xA;&#xD;&#xA;****** Vivado v2016.2 (64-bit)&#xD;&#xA;  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016&#xD;&#xA;  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source run_vivado.tcl -notrace" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:49.690+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:44.312+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set.&#xD;&#xA;&#xD;&#xA;****** Vivado v2016.2 (64-bit)&#xD;&#xA;  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016&#xD;&#xA;  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source run_ippack.tcl -notrace" projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:42.316+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:36.940+0100" type="Warning"/>
        <logs message="WARNING: %XIL_PA_NO_XILINX_OVERRIDE% is set to 1.&#xD;&#xA;         When %XIL_PA_NO_XILINX_OVERRIDE% is enabled&#xD;&#xA;         %XILINX%, %MYXILINX%, and %PATH% must be manually set." projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:35.270+0100" type="Warning"/>
        <logs message="WARNING: %XILINX% contains multiple entries. Setting&#xD;&#xA;         %XIL_PA_NO_XILINX_OVERRIDE% to 1.&#xD;&#xA; " projectName="insertion_sort" solutionName="solution1" date="2020-01-11T11:35:34.495+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
