#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Sep 30 04:32:51 2024
# Process ID: 1149384
# Current directory: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1
# Command line: vivado -log top_display.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_display.tcl -notrace
# Log file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1/top_display.vdi
# Journal file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1/vivado.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 32, Host memory: 676201 MB
#-----------------------------------------------------------
source top_display.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.266 ; gain = 0.000 ; free physical = 610312 ; free virtual = 638426
Command: link_design -top top_display -part xcvu9p-flga2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Project 1-454] Reading design checkpoint '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p.dcp' for cell 'serial_and_pix_clks'
INFO: [Project 1-454] Reading design checkpoint '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'bth/framebuffer'
INFO: [Project 1-454] Reading design checkpoint '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core.dcp' for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_1'
INFO: [Project 1-454] Reading design checkpoint '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core.dcp' for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_inv_two_pi'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3178.289 ; gain = 0.000 ; free physical = 608934 ; free virtual = 637048
INFO: [Netlist 29-17] Analyzing 12460 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. serial_and_pix_clks/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'serial_and_pix_clks/clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_480p'. The XDC file /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_480p/clk_wiz_480p_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_480p'. The XDC file /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_480p/clk_wiz_480p.xdc will not be read for any cell of this module.
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p_board.xdc] for cell 'serial_and_pix_clks/inst'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p_board.xdc] for cell 'serial_and_pix_clks/inst'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xdc] for cell 'serial_and_pix_clks/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3777.207 ; gain = 23.750 ; free physical = 608405 ; free virtual = 636519
INFO: [Timing 38-35] Done setting XDC timing constraints. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xdc:57]
get_clocks: Time (s): cpu = 00:02:12 ; elapsed = 00:00:27 . Memory (MB): peak = 4618.488 ; gain = 841.281 ; free physical = 607498 ; free virtual = 635612
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xdc] for cell 'serial_and_pix_clks/inst'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:21]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:28]
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_480p'. The XDC file /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_480p/clk_wiz_480p_late.xdc will not be read for any cell of this module.
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p_late.xdc] for cell 'serial_and_pix_clks/inst'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p_late.xdc] for cell 'serial_and_pix_clks/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4618.488 ; gain = 0.000 ; free physical = 607979 ; free virtual = 636093
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 375 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 367 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

15 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:03:20 ; elapsed = 00:01:44 . Memory (MB): peak = 4618.488 ; gain = 1928.223 ; free physical = 607979 ; free virtual = 636093
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4690.523 ; gain = 64.031 ; free physical = 607952 ; free virtual = 636066

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:21]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a333c5a9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:22 . Memory (MB): peak = 4690.523 ; gain = 0.000 ; free physical = 607481 ; free virtual = 635594

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter CounterX[10]_i_1 into driver instance bth/CounterX[10]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter raymarcher/msg[epsilon][64]_i_1 into driver instance raymarcher/msg[epsilon][53]_i_2, which resulted in an inversion of 55 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 241 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 134def6e5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 4867.750 ; gain = 11.289 ; free physical = 607695 ; free virtual = 635809
INFO: [Opt 31-389] Phase Retarget created 3715 cells and removed 3724 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fc8dcc70

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 4867.750 ; gain = 11.289 ; free physical = 607694 ; free virtual = 635807
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 5 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2085fb6ed

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 4867.750 ; gain = 11.289 ; free physical = 607675 ; free virtual = 635788
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1100 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 2085fb6ed

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 4867.750 ; gain = 11.289 ; free physical = 607667 ; free virtual = 635780
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c04f4f28

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 4867.750 ; gain = 11.289 ; free physical = 607680 ; free virtual = 635793
INFO: [Opt 31-389] Phase Shift Register Optimization created 39 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c04f4f28

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 4867.750 ; gain = 11.289 ; free physical = 607667 ; free virtual = 635781
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3715  |            3724  |                                              1  |
|  Constant propagation         |               1  |               5  |                                              0  |
|  Sweep                        |               0  |            1100  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              39  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4867.750 ; gain = 0.000 ; free physical = 607688 ; free virtual = 635801
Ending Logic Optimization Task | Checksum: 1a5712c87

Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 4867.750 ; gain = 11.289 ; free physical = 607688 ; free virtual = 635801

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:21]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 80 BRAM(s) out of a total of 155 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 155 newly gated: 310 Total Ports: 310
Ending PowerOpt Patch Enables Task | Checksum: 198029705

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 607333 ; free virtual = 635446
Ending Power Optimization Task | Checksum: 198029705

Time (s): cpu = 00:02:47 ; elapsed = 00:00:50 . Memory (MB): peak = 6169.223 ; gain = 1301.473 ; free physical = 607569 ; free virtual = 635682

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:21]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19a9aaf8d

Time (s): cpu = 00:02:12 ; elapsed = 00:00:32 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 607572 ; free virtual = 635686
Ending Final Cleanup Task | Checksum: 19a9aaf8d

Time (s): cpu = 00:02:16 ; elapsed = 00:00:36 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 607574 ; free virtual = 635688

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 607574 ; free virtual = 635688
Ending Netlist Obfuscation Task | Checksum: 19a9aaf8d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 607574 ; free virtual = 635688
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:33 ; elapsed = 00:02:47 . Memory (MB): peak = 6169.223 ; gain = 1550.734 ; free physical = 607575 ; free virtual = 635688
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:21]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 607210 ; free virtual = 635328
INFO: [Common 17-1381] The checkpoint '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1/top_display_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:07 ; elapsed = 00:00:49 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 607229 ; free virtual = 635390
INFO: [runtcl-4] Executing : report_drc -file top_display_drc_opted.rpt -pb top_display_drc_opted.pb -rpx top_display_drc_opted.rpx
Command: report_drc -file top_display_drc_opted.rpt -pb top_display_drc_opted.pb -rpx top_display_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1/top_display_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:02 ; elapsed = 00:00:50 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 606369 ; free virtual = 634528
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 606257 ; free virtual = 634416
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 195482ca3

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 606257 ; free virtual = 634416
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 606261 ; free virtual = 634420

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c0595562

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 6169.223 ; gain = 0.000 ; free physical = 606343 ; free virtual = 634502

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b5ec956b

Time (s): cpu = 00:03:03 ; elapsed = 00:01:21 . Memory (MB): peak = 6678.219 ; gain = 508.996 ; free physical = 606044 ; free virtual = 634203

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b5ec956b

Time (s): cpu = 00:03:04 ; elapsed = 00:01:21 . Memory (MB): peak = 6678.219 ; gain = 508.996 ; free physical = 606045 ; free virtual = 634205
Phase 1 Placer Initialization | Checksum: 1b5ec956b

Time (s): cpu = 00:03:05 ; elapsed = 00:01:22 . Memory (MB): peak = 6678.219 ; gain = 508.996 ; free physical = 606036 ; free virtual = 634195

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 166802ad6

Time (s): cpu = 00:04:32 ; elapsed = 00:02:01 . Memory (MB): peak = 6758.258 ; gain = 589.035 ; free physical = 606008 ; free virtual = 634167

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1bbc84dbc

Time (s): cpu = 00:04:45 ; elapsed = 00:02:14 . Memory (MB): peak = 6758.258 ; gain = 589.035 ; free physical = 605997 ; free virtual = 634157

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1bbc84dbc

Time (s): cpu = 00:04:56 ; elapsed = 00:02:24 . Memory (MB): peak = 7045.090 ; gain = 875.867 ; free physical = 605746 ; free virtual = 633906

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1d3e39246

Time (s): cpu = 00:05:19 ; elapsed = 00:02:34 . Memory (MB): peak = 7075.105 ; gain = 905.883 ; free physical = 605746 ; free virtual = 633906

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1d3e39246

Time (s): cpu = 00:05:25 ; elapsed = 00:02:41 . Memory (MB): peak = 7075.105 ; gain = 905.883 ; free physical = 605747 ; free virtual = 633907
Phase 2.1.1 Partition Driven Placement | Checksum: 1d3e39246

Time (s): cpu = 00:05:25 ; elapsed = 00:02:41 . Memory (MB): peak = 7075.105 ; gain = 905.883 ; free physical = 605750 ; free virtual = 633910
Phase 2.1 Floorplanning | Checksum: 1d3e39246

Time (s): cpu = 00:05:26 ; elapsed = 00:02:41 . Memory (MB): peak = 7075.105 ; gain = 905.883 ; free physical = 605751 ; free virtual = 633911

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7075.105 ; gain = 0.000 ; free physical = 605747 ; free virtual = 633907

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1d3e39246

Time (s): cpu = 00:05:26 ; elapsed = 00:02:42 . Memory (MB): peak = 7075.105 ; gain = 905.883 ; free physical = 605746 ; free virtual = 633905

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1d3e39246

Time (s): cpu = 00:05:26 ; elapsed = 00:02:42 . Memory (MB): peak = 7075.105 ; gain = 905.883 ; free physical = 605746 ; free virtual = 633905

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1d3e39246

Time (s): cpu = 00:05:27 ; elapsed = 00:02:42 . Memory (MB): peak = 7075.105 ; gain = 905.883 ; free physical = 605747 ; free virtual = 633907

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 303 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 82 nets or LUTs. Breaked 0 LUT, combined 82 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 3 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7647.695 ; gain = 0.000 ; free physical = 605540 ; free virtual = 633700
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7647.695 ; gain = 0.000 ; free physical = 605557 ; free virtual = 633717

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             82  |                    82  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             82  |                    83  |           0  |           5  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: deca0059

Time (s): cpu = 00:10:09 ; elapsed = 00:05:17 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605581 ; free virtual = 633741
Phase 2.5 Global Placement Core | Checksum: d0f538d6

Time (s): cpu = 00:11:03 ; elapsed = 00:05:52 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605582 ; free virtual = 633742
Phase 2 Global Placement | Checksum: d0f538d6

Time (s): cpu = 00:11:03 ; elapsed = 00:05:52 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605617 ; free virtual = 633777

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1861b1dae

Time (s): cpu = 00:11:35 ; elapsed = 00:06:12 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605530 ; free virtual = 633690

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10cfd3559

Time (s): cpu = 00:14:44 ; elapsed = 00:08:26 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605371 ; free virtual = 633531

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 10066009a

Time (s): cpu = 00:14:56 ; elapsed = 00:08:35 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605340 ; free virtual = 633500

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: c8cc2dbb

Time (s): cpu = 00:14:59 ; elapsed = 00:08:38 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605335 ; free virtual = 633495

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 19d453d34

Time (s): cpu = 00:15:14 ; elapsed = 00:08:53 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605266 ; free virtual = 633426
Phase 3.3 Small Shape DP | Checksum: 160b27f5b

Time (s): cpu = 00:15:23 ; elapsed = 00:08:57 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605370 ; free virtual = 633530

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 104904e08

Time (s): cpu = 00:15:35 ; elapsed = 00:09:09 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605379 ; free virtual = 633539

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 16442dbbc

Time (s): cpu = 00:15:39 ; elapsed = 00:09:12 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605388 ; free virtual = 633548
Phase 3 Detail Placement | Checksum: 16442dbbc

Time (s): cpu = 00:15:40 ; elapsed = 00:09:14 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605377 ; free virtual = 633537

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:21]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15803d2cf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.369 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 135008f9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 7647.695 ; gain = 0.000 ; free physical = 605267 ; free virtual = 633427
INFO: [Place 46-35] Processed net raymarcher/ss/msdi_1/tp/tp/act1/CEA1, inserted BUFG to drive 5319 loads.
INFO: [Place 46-45] Replicated bufg driver raymarcher/ss/msdi_1/tp/tp/act1/out_valid_reg_reg[36]__0_replica
INFO: [Place 46-35] Processed net raymarcher/ss/msdi_2/tp/tp/act1/CEA1, inserted BUFG to drive 5319 loads.
INFO: [Place 46-45] Replicated bufg driver raymarcher/ss/msdi_2/tp/tp/act1/out_valid_reg_reg[36]__0_replica
INFO: [Place 46-35] Processed net raymarcher/ss/msdi_3/tp/tp/act1/CEA1, inserted BUFG to drive 5319 loads.
INFO: [Place 46-45] Replicated bufg driver raymarcher/ss/msdi_3/tp/tp/act1/out_valid_reg_reg[36]__0_replica
INFO: [Place 46-35] Processed net raymarcher/ss/msdi_4/tp/tp/act1/CEA1, inserted BUFG to drive 5319 loads.
INFO: [Place 46-45] Replicated bufg driver raymarcher/ss/msdi_4/tp/tp/act1/out_valid_reg_reg[36]__0_replica
INFO: [Place 46-35] Processed net raymarcher/ss/msdi_1/tc/tc/sc1/valid1_0, inserted BUFG to drive 5061 loads.
INFO: [Place 46-45] Replicated bufg driver raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]__0_replica
INFO: [Place 46-35] Processed net raymarcher/ss/msdi_2/tc/tc/sc1/valid1_0, inserted BUFG to drive 5061 loads.
INFO: [Place 46-45] Replicated bufg driver raymarcher/ss/msdi_2/tc/tc/sc1/out_valid_reg_reg[41]__0_replica
INFO: [Place 46-35] Processed net raymarcher/ss/msdi_3/tc/tc/sc1/valid1_0, inserted BUFG to drive 5061 loads.
INFO: [Place 46-45] Replicated bufg driver raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]__0_replica
INFO: [Place 46-35] Processed net raymarcher/ss/msdi_4/tc/tc/sc1/valid1, inserted BUFG to drive 5061 loads.
INFO: [Place 46-45] Replicated bufg driver raymarcher/ss/msdi_4/tc/tc/sc1/out_valid_reg_reg[41]__0_replica
INFO: [Place 46-56] BUFG insertion identified 8 candidate nets. Inserted BUFG: 8, Replicated BUFG Driver: 8, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d034a701

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 7647.695 ; gain = 0.000 ; free physical = 605253 ; free virtual = 633414
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aa50bfe1

Time (s): cpu = 00:21:14 ; elapsed = 00:11:21 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605270 ; free virtual = 633430

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1aa50bfe1

Time (s): cpu = 00:21:16 ; elapsed = 00:11:23 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605270 ; free virtual = 633430

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.369. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 21f622fe0

Time (s): cpu = 00:21:28 ; elapsed = 00:11:34 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605286 ; free virtual = 633447

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.369. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 21f622fe0

Time (s): cpu = 00:21:30 ; elapsed = 00:11:37 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605275 ; free virtual = 633435

Time (s): cpu = 00:21:30 ; elapsed = 00:11:37 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605278 ; free virtual = 633439
Phase 4.1 Post Commit Optimization | Checksum: 21f622fe0

Time (s): cpu = 00:21:32 ; elapsed = 00:11:39 . Memory (MB): peak = 7647.695 ; gain = 1478.473 ; free physical = 605279 ; free virtual = 633440
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605387 ; free virtual = 633547

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 283c7f281

Time (s): cpu = 00:22:18 ; elapsed = 00:12:24 . Memory (MB): peak = 7962.383 ; gain = 1793.160 ; free physical = 605434 ; free virtual = 633594

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 283c7f281

Time (s): cpu = 00:22:20 ; elapsed = 00:12:25 . Memory (MB): peak = 7962.383 ; gain = 1793.160 ; free physical = 605432 ; free virtual = 633593
Phase 4.3 Placer Reporting | Checksum: 283c7f281

Time (s): cpu = 00:22:21 ; elapsed = 00:12:27 . Memory (MB): peak = 7962.383 ; gain = 1793.160 ; free physical = 605440 ; free virtual = 633600

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605446 ; free virtual = 633607

Time (s): cpu = 00:22:21 ; elapsed = 00:12:27 . Memory (MB): peak = 7962.383 ; gain = 1793.160 ; free physical = 605446 ; free virtual = 633607
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 30c09ec31

Time (s): cpu = 00:22:23 ; elapsed = 00:12:29 . Memory (MB): peak = 7962.383 ; gain = 1793.160 ; free physical = 605443 ; free virtual = 633604
Ending Placer Task | Checksum: 22e51b343

Time (s): cpu = 00:22:23 ; elapsed = 00:12:29 . Memory (MB): peak = 7962.383 ; gain = 1793.160 ; free physical = 605448 ; free virtual = 633609
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:22:41 ; elapsed = 00:12:39 . Memory (MB): peak = 7962.383 ; gain = 1793.160 ; free physical = 606132 ; free virtual = 634292
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605800 ; free virtual = 634271
report_design_analysis: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605780 ; free virtual = 634258
INFO: [Common 17-1381] The checkpoint '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1/top_display_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 606052 ; free virtual = 634283
INFO: [runtcl-4] Executing : report_io -file top_display_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:01 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605999 ; free virtual = 634230
INFO: [runtcl-4] Executing : report_utilization -file top_display_utilization_placed.rpt -pb top_display_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 606087 ; free virtual = 634318
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_display_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.88 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 606077 ; free virtual = 634308
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:30 ; elapsed = 00:00:40 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605890 ; free virtual = 634121
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605541 ; free virtual = 634083
INFO: [Common 17-1381] The checkpoint '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1/top_display_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605858 ; free virtual = 634161
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cf1c3dfd ConstDB: 0 ShapeSum: facfb2a5 RouteDB: 6465c2a1
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605391 ; free virtual = 633692
Post Restoration Checksum: NetGraph: c084004a NumContArr: ee6d97b7 Constraints: d9ad8aa0 Timing: 0
Phase 1 Build RT Design | Checksum: 2889f22a1

Time (s): cpu = 00:03:56 ; elapsed = 00:00:45 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605356 ; free virtual = 633657

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2889f22a1

Time (s): cpu = 00:03:58 ; elapsed = 00:00:47 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605198 ; free virtual = 633500

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2889f22a1

Time (s): cpu = 00:03:58 ; elapsed = 00:00:48 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605185 ; free virtual = 633486

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 203eb39f2

Time (s): cpu = 00:04:20 ; elapsed = 00:01:02 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605185 ; free virtual = 633486

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 228df7b61

Time (s): cpu = 00:06:09 ; elapsed = 00:01:34 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605057 ; free virtual = 633358
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.637  | TNS=0.000  | WHS=-0.414 | THS=-29.822|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 155821
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 153650
  Number of Partially Routed Nets     = 2171
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27fc20e51

Time (s): cpu = 00:09:55 ; elapsed = 00:02:31 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605064 ; free virtual = 633365

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27fc20e51

Time (s): cpu = 00:09:55 ; elapsed = 00:02:32 . Memory (MB): peak = 7962.383 ; gain = 0.000 ; free physical = 605075 ; free virtual = 633376
Phase 3 Initial Routing | Checksum: 1c66ec3d5

Time (s): cpu = 00:11:19 ; elapsed = 00:03:00 . Memory (MB): peak = 7970.383 ; gain = 8.000 ; free physical = 604881 ; free virtual = 633183

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6578
 Number of Nodes with overlaps = 211
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.690  | TNS=0.000  | WHS=-0.024 | THS=-0.173 |

Phase 4.1 Global Iteration 0 | Checksum: 2cafd7396

Time (s): cpu = 00:17:38 ; elapsed = 00:05:26 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604815 ; free virtual = 633116

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.690  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23dc631e4

Time (s): cpu = 00:18:37 ; elapsed = 00:05:44 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604846 ; free virtual = 633148
Phase 4 Rip-up And Reroute | Checksum: 23dc631e4

Time (s): cpu = 00:18:37 ; elapsed = 00:05:45 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604847 ; free virtual = 633149

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 291276d0d

Time (s): cpu = 00:18:40 ; elapsed = 00:05:46 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604865 ; free virtual = 633167

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 291276d0d

Time (s): cpu = 00:18:40 ; elapsed = 00:05:46 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604865 ; free virtual = 633166
Phase 5 Delay and Skew Optimization | Checksum: 291276d0d

Time (s): cpu = 00:18:41 ; elapsed = 00:05:47 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604869 ; free virtual = 633171

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ceb9bceb

Time (s): cpu = 00:20:50 ; elapsed = 00:06:28 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604852 ; free virtual = 633154
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.690  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2974c148a

Time (s): cpu = 00:20:51 ; elapsed = 00:06:29 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604865 ; free virtual = 633167
Phase 6 Post Hold Fix | Checksum: 2974c148a

Time (s): cpu = 00:20:51 ; elapsed = 00:06:30 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604865 ; free virtual = 633167

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.86732 %
  Global Horizontal Routing Utilization  = 1.71891 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c6d94345

Time (s): cpu = 00:21:00 ; elapsed = 00:06:33 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604853 ; free virtual = 633155

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c6d94345

Time (s): cpu = 00:21:01 ; elapsed = 00:06:34 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604854 ; free virtual = 633155

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2c6d94345

Time (s): cpu = 00:21:21 ; elapsed = 00:06:48 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604871 ; free virtual = 633172

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2c6d94345

Time (s): cpu = 00:21:22 ; elapsed = 00:06:49 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604874 ; free virtual = 633176

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.690  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2c6d94345

Time (s): cpu = 00:22:12 ; elapsed = 00:06:58 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 604882 ; free virtual = 633184
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:22:13 ; elapsed = 00:06:59 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 605266 ; free virtual = 633567

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:24:02 ; elapsed = 00:07:29 . Memory (MB): peak = 8034.414 ; gain = 72.031 ; free physical = 605266 ; free virtual = 633568
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 8034.414 ; gain = 0.000 ; free physical = 604887 ; free virtual = 633551
report_design_analysis: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 8034.414 ; gain = 0.000 ; free physical = 604806 ; free virtual = 633475
INFO: [Common 17-1381] The checkpoint '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1/top_display_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:36 ; elapsed = 00:00:54 . Memory (MB): peak = 8034.414 ; gain = 0.000 ; free physical = 605131 ; free virtual = 633518
INFO: [runtcl-4] Executing : report_drc -file top_display_drc_routed.rpt -pb top_display_drc_routed.pb -rpx top_display_drc_routed.rpx
Command: report_drc -file top_display_drc_routed.rpt -pb top_display_drc_routed.pb -rpx top_display_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1/top_display_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:49 ; elapsed = 00:00:52 . Memory (MB): peak = 8034.414 ; gain = 0.000 ; free physical = 604831 ; free virtual = 633217
INFO: [runtcl-4] Executing : report_methodology -file top_display_methodology_drc_routed.rpt -pb top_display_methodology_drc_routed.pb -rpx top_display_methodology_drc_routed.rpx
Command: report_methodology -file top_display_methodology_drc_routed.rpt -pb top_display_methodology_drc_routed.pb -rpx top_display_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:21]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/impl_1/top_display_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:29 ; elapsed = 00:00:46 . Memory (MB): peak = 8034.414 ; gain = 0.000 ; free physical = 604865 ; free virtual = 633251
INFO: [runtcl-4] Executing : report_power -file top_display_power_routed.rpt -pb top_display_power_summary_routed.pb -rpx top_display_power_routed.rpx
Command: report_power -file top_display_power_routed.rpt -pb top_display_power_summary_routed.pb -rpx top_display_power_routed.rpx
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:21]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
149 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:15 ; elapsed = 00:00:54 . Memory (MB): peak = 8034.414 ; gain = 0.000 ; free physical = 604679 ; free virtual = 633073
INFO: [runtcl-4] Executing : report_route_status -file top_display_route_status.rpt -pb top_display_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_display_timing_summary_routed.rpt -pb top_display_timing_summary_routed.pb -rpx top_display_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 8034.414 ; gain = 0.000 ; free physical = 604648 ; free virtual = 633044
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_display_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_display_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 8034.414 ; gain = 0.000 ; free physical = 604663 ; free virtual = 633059
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_display_bus_skew_routed.rpt -pb top_display_bus_skew_routed.pb -rpx top_display_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_display.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP bth/addrb0 output bth/addrb0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/fm1/ output raymarcher/fm1//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/fm2/ output raymarcher/fm2//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/fm3/ output raymarcher/fm3//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/ld/approxmult_dst1/fm/ output raymarcher/ss/ld/approxmult_dst1/fm//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/ld/approxmult_dst2/fm/ output raymarcher/ss/ld/approxmult_dst2/fm//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/ld/approxmult_dst3/fm/ output raymarcher/ss/ld/approxmult_dst3/fm//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/ output raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_1/tp/tp/act1/fmatan2scale/ output raymarcher/ss/msdi_1/tp/tp/act1/fmatan2scale//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_1/tp/tp/act2/fmatan2scale/ output raymarcher/ss/msdi_1/tp/tp/act2/fmatan2scale//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/ output raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_2/tp/tp/act1/fmatan2scale/ output raymarcher/ss/msdi_2/tp/tp/act1/fmatan2scale//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/ output raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/ output raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/ output raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_3/tp/tp/act2/fmatan2scale/ output raymarcher/ss/msdi_3/tp/tp/act2/fmatan2scale//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/ output raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/ output raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP raymarcher/ss/msdi_4/tp/tp/act2/fmatan2scale/ output raymarcher/ss/msdi_4/tp/tp/act2/fmatan2scale//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP bth/addrb0 multiplier stage bth/addrb0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_display.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:01 ; elapsed = 00:01:44 . Memory (MB): peak = 8523.133 ; gain = 488.719 ; free physical = 604550 ; free virtual = 633024
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 05:07:51 2024...
