# ERROR: No extended dataflow license exists
# vsim -novopt -t ps lib_tb_top.tb_top -l /home/jorisp/GitHub/VHDL_code/MAX7219/scripts/../transcripts/MAX_STATIC_00_transcript.txt -do "/home/jorisp/GitHub/VHDL_code/MAX7219/scripts/../do_files/run_files/MAX_STATIC_00_run.do" -G/tb_top/SCN_FILE_PATH=/home/jorisp/GitHub/VHDL_code/MAX7219/scripts/../scenarios/scn_lib_max7219_static/MAX_STATIC_00.txt 
# Start time: 12:05:56 on Mar 07,2021
# Loading sv_std.std
# Loading sv_std.mti_fli
# Loading lib_tb_top.tb_top_sv_unit
# Loading lib_tb_top.tb_top
# Loading lib_tb_top.clk_gen
# Loading lib_tb_top.wait_event_intf
# Loading lib_tb_top.set_injector_intf
# Loading lib_tb_top.wait_duration_intf
# Loading lib_tb_top.check_level_intf
# Loading lib_tb_top.wait_event_wrapper
# Loading lib_tb_top.wait_event_tb
# Loading lib_tb_top.set_injector_wrapper
# Loading lib_tb_top.set_injector_tb
# Loading lib_tb_top.max7219_checker_wrapper_sv_unit
# Loading lib_tb_top.max7219_checker_wrapper
# Loading lib_tb_top.max7219_checker_sv_unit
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(206): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv
# Loading lib_tb_top.max7219_checker
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_tb_top.pkg_max7219
# Loading lib_tb_top.pkg_max7219_controller
# Loading lib_tb_top.max7219_display_controller(behv)
# Loading lib_tb_top.max7219_display_sequencer(behv)
# Loading lib_tb_top.max7219_config_if(behv)
# Loading lib_tb_top.max7219_cmd_decod(behv)
# Loading lib_tb_top.tdpram_sclk(behv)
# Loading lib_tb_top.max7219_ram_decod(behv)
# Loading lib_tb_top.max7219_scroller_ctrl(behv)
# Loading lib_tb_top.max7219_ram2scroller_if(behv)
# Loading lib_tb_top.max7219_scroller_if(behv)
# Loading lib_tb_top.max7219_mux_sel(behv)
# Loading lib_tb_top.max7219_if(behv)
# do /home/jorisp/GitHub/VHDL_code/MAX7219/scripts/../do_files/run_files/MAX_STATIC_00_run.do
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jorisp  Hostname: jorisp-VirtualBox  ProcessID: 4910
#           Attempting to use alternate WLF file "./wlftkJiSRE".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkJiSRE
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_en'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_me'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_we'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_addr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_wdata'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 9
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/o_rdata'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_start_ptr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_last_ptr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_ptr_val'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 13
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_loop'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 14
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/o_ptr_equality'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 15
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/i_max7219_if_done'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 16
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/o_max7219_if_start'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/o_max7219_if_en_load'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/o_max7219_if_data'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/s_me_decod'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/s_we_decod'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/s_addr_decod'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/s_wdata_decod'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/s_rdata_decod'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/clk'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/rst_n'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/i_en'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/o_me'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/o_we'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/o_addr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/i_rdata'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/i_start_ptr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/i_last_ptr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/i_ptr_val'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/i_loop'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/o_ptr_equality'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/o_start'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/o_en_load'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/o_data'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/i_done'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_decod_busy'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_start_ram_access'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_me'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_we'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_me_p1'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_me_p2'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_rdata_valid'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_en_load'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_decod_done'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_start'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_inc_done'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_max_cnt_valid'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_start_cnt'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_cnt_done'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_ptr_equality'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_update_ptr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_data'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_addr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_rdata'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_cnt_32b'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_max_cnt_32b'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_start_ptr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/max7219_ram_decod_inst_0/s_last_ptr'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/clk'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/rst_n'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/i_start'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/i_en_load'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/i_data'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/o_max7219_load'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/o_max7219_data'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/o_max7219_clk'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/o_done'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_data'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_en_load'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_start'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_init_data'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_en_clk'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_max7219_data'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_max7219_clk'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_max7219_clk_p'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_max7219_clk_f_edge'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_max7219_clk_r_edge'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_max7219_load'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_start_r_edge'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_done'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_cnt_15'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_cnt_16'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_cnt_half_period'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_load_px'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/tb_top/i_max7219_if_0/s_end_frame'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/tb_top/i_dut/tdpram_inst_0/v_ram'.
# Executing ONERROR command at macro ./../do_files/waves/MAX_STATIC_00_wave.do line 91
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# WTR RST_N
# 
# Waiting for a rising edge ...
# Wait_event : No timeout
# WTR detected            210.00 ns
# 
# WAIT 100 ns
# 
# WAIT duration :         100 ns
# 
# SET EN 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0900
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x001
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0900
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x002
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0900
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x003
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0900
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x004
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0900
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x005
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0900
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x006
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0900
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x007
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x1900
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x08
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0A01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x009
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0A01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x00A
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0A01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x00B
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0A01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x00C
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0A01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x00D
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0A01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x00E
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0A01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x00F
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x1A01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x10
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0B07
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x011
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0B07
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x012
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0B07
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x013
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0B07
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x014
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0B07
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x015
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0B07
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x016
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0B07
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x017
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x1B07
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x18
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0C01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x019
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0C01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x01A
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0C01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x01B
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0C01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x01C
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0C01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x01D
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0C01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x01E
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0C01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x01F
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x1C01
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x20
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0F00
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x021
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0F00
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x022
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0F00
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x023
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0F00
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x024
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0F00
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x025
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0F00
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x026
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x0F00
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x027
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x1F00
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET START_PTR 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET LAST_PTR 0x28
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTRS CLK
# 
# Waiting for a rising edge ...
# SET PTR_VAL 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTRS CLK
# 
# Waiting for a rising edge ...
# SET PTR_VAL 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTR PTR_EQUALITY 1 ms
# 
# Waiting for a rising edge ...
# Timeout :           1 ms
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(383): Non-existent associative array entry. Returning default value.
# Error: Timeout reach :        1001350.00 ns
# 
# SET DISPLAY_REG_MATRIX_N 0xFF
# 
# 
# WAIT 1 us
# 
# WAIT duration :           1 us
# Matrix :           0
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           1
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           2
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           3
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           4
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           5
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           6
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           7
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# 
# SET DISPLAY_SCREEN_MATRIX 1
# 
# 
# WAIT 1 us
# 
# WAIT duration :           1 us
#                                                                 
#                                                                 
#                                                                 
#                                                                 
#                                                                 
#                                                                 
#                                                                 
#                                                                 
# 
# SET DISPLAY_REG_MATRIX_N 0x00
# 
# 
# WAIT 1 us
# 
# WAIT duration :           1 us
# 
# SET DISPLAY_SCREEN_MATRIX 0
# 
# 
# WAIT 1 us
# 
# WAIT duration :           1 us
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x29
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x01FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x02A
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x01FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x02B
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x01FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x02C
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x01FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x02D
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x01FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x02E
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x01FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x02F
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x01FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x030
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x11FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x31
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x02FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x032
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x02FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x033
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x02FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x034
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x02FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x035
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x02FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x036
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x02FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x037
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x02FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x038
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x12FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x39
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x03FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x03A
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x03FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x03B
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x03FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x03C
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x03FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x03D
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x03FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x03E
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x03FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x03F
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x03FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x040
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x13FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x41
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x04FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x042
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x04FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x043
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x04FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x044
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x04FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x045
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x04FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x046
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x04FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x047
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x04FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x048
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x14FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x49
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x05FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x04A
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x05FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x04B
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x05FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x04C
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x05FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x04D
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x05FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x04E
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x05FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x04F
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x05FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x050
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x15FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x51
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x06FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x052
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x06FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x053
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x06FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x054
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x06FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x055
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x06FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x056
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x06FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x057
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x06FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x058
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x16FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x59
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x07FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x05A
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x07FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x05B
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x07FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x05C
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x07FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x05D
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x07FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x05E
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x07FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x05F
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x07FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x060
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x17FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x61
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x08FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x062
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x08FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x063
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x08FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x064
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x08FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x065
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x08FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x066
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x08FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x067
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x08FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x068
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET WDATA 0x18FF
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET WE 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# SET START_PTR 0x29
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# SET LAST_PTR 0x69
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(282): Non-existent associative array entry. Returning default value.
# 
# WTRS CLK
# 
# Waiting for a rising edge ...
# SET PTR_VAL 1
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTRS CLK
# 
# Waiting for a rising edge ...
# SET PTR_VAL 0
# 
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(287): Non-existent associative array entry. Returning default value.
# 
# WTR PTR_EQUALITY 1 ms
# 
# Waiting for a rising edge ...
# Timeout :           1 ms
# ** Warning: (vsim-3829) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(383): Non-existent associative array entry. Returning default value.
# Error: Timeout reach :        2007090.00 ns
# 
# SET DISPLAY_REG_MATRIX_N 0xFF
# 
# 
# WAIT 1 us
# 
# WAIT duration :           1 us
# Matrix :           0
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           1
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           2
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           3
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           4
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           5
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           6
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# Matrix :           7
# Register @0: No-Op        - Data : 00
# Register @1: Digit_0      - Data : 00
# Register @2: Digit_1      - Data : 00
# Register @3: Digit_2      - Data : 00
# Register @4: Digit_3      - Data : 00
# Register @5: Digit_4      - Data : 00
# Register @6: Digit_5      - Data : 00
# Register @7: Digit_6      - Data : 00
# Register @8: Digit_7      - Data : 00
# Register @9: Decode_Mode  - Data : aa
# Register @A: Intensity    - Data : bb
# Register @B: Scan_Limit   - Data : cc
# Register @C: Shutdown     - Data : dd
# Register @F: Display_Test - Data : 00
# 
# 
# SET DISPLAY_SCREEN_MATRIX 1
# 
# 
# WAIT 1 us
# 
# WAIT duration :           1 us
#                                                                 
#                                                                 
#                                                                 
#                                                                 
#                                                                 
#                                                                 
#                                                                 
#                                                                 
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(125)
#    Time: 2009150 ns  Iteration: 1  Instance: /tb_top
# End time: 12:06:11 on Mar 07,2021, Elapsed time: 0:00:15
# Errors: 4, Warnings: 275
