# 2x1 Multiplexer (MUX) â€“ Verilog

## ðŸ§  Project Overview

This project implements a **2x1 Multiplexer (MUX)** using **three different modeling styles** in Verilog:

1. Behavioral modeling with `if-else`
2. Behavioral modeling with `case` statement
3. Gate-level modeling using basic logic gates  

A 2x1 MUX selects one of two inputs (`a` or `b`) based on a **select line (`sel`)** and routes it to the output `y`.

---

## âœ… Key Features

- Implements **three styles** of MUX design:
  - **If-Else** (Behavioral)
  - **Case** (Behavioral)
  - **Gate-Level** (Structural)
- **Inputs:**
  - `a`, `b` â€“ Data inputs  
  - `sel` â€“ Select signal  
- **Output:**
  - `y` â€“ Selected output  

---

## ðŸ“‚ Files Included

- `mux2x1_ifelse.v` â€“ Design using `if-else`
- `mux2x1_ifelse_tb.v` â€“ Testbench for `if-else` design  
- `mux2x1_case.v` â€“ Design using `case` statement  
- `mux2x1_case_tb.v` â€“ Testbench for `case` design  
- `mux2x1_gate.v` â€“ Design using logic gates  
- `mux2x1_gate_tb.v` â€“ Testbench for gate-level design  
- `mux2x1_waveform.png` â€“ Simulation waveform screenshot  
- `README.md` â€“ Documentation for this module  

---

## âš™ï¸ How a 2x1 MUX Works

A **2x1 multiplexer** passes one of the two input signals to the output based on the select line:

| `sel` | Output `y` |
|-------|-------------|
| 0     | `a`         |
| 1     | `b`         |

Essentially,  

y = (sel) ? b : a

---

## ðŸ§© Design 1: If-Else Modeling

### ðŸ“˜ Design File: `mux2x1_ifelse.v`

Implements MUX behavior using `if-else` inside an `always` block.

### ðŸ§ª Testbench Output

| SEL | A | B | Y |
|-----|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

---

## ðŸ§© Design 2: Case Statement Modeling

### ðŸ“˜ Design File: `mux2x1_case.v`

Implements MUX behavior using `case` selection.

### ðŸ§ª Testbench Outputs

| SEL | A | B | Y |
|-----|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

---

## ðŸ§© Design 3: Gate-Level Modeling

### ðŸ“˜ Design File: `mux2x1_gate.v`

Implements MUX function using **basic logic gates (AND, OR, NOT)**:
y = (a & ~sel) | (b & sel)

### ðŸ§ª Testbench's Output

| SEL | A | B | Y |
|-----|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

---

## ðŸ–¼ Waveform

**2x1 MUX  Waveform**
![2x1 MUX  Waveform](mux2x1_waveform.png)

---

## ðŸ›  Tools Used

- **Verilog** â€“ RTL design and testbenches  
- **Verdi** â€“ Waveform visualization (`$fsdbDumpvars`)  
- **Icarus Verilog / VCS / ModelSim** â€“ Simulation  

---

> ðŸ’¡ This project demonstrates how the same digital circuit can be implemented using **different abstraction levels** in Verilog â€” a key skill for mastering RTL design and verification in VLSI.
