module accel_br (instr, instr_ID, Db_ID, WriteRegister_ID, accel_zero);
    input logic [31:0] instr;
    input logic [31:0] instr_ID;
    input logic [4:0] WriteRegister_ID;
    input logic [63:0] Db_ID;
    output logic accel_zero;

    always_comb begin
        if ((instr[31:24] == 8'hB4) && (instr[4:0] == instr_ID) && (Db_ID == 0)) begin
            accel_zero = 1;
        end
        else accel_Zero = 0;
    end
endmodule