#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001ad0f1aa050 .scope module, "uart_tx_tb" "uart_tx_tb" 2 4;
 .timescale -12 -12;
v000001ad0f21af30_0 .var "clk", 0 0;
v000001ad0f21b4d0_0 .var "rst_n", 0 0;
v000001ad0f2198b0_0 .var "tx_data", 7 0;
v000001ad0f21b2f0_0 .net "tx_rdy", 0 0, v000001ad0f1aa820_0;  1 drivers
v000001ad0f21ac10_0 .var "tx_vld", 0 0;
v000001ad0f21a3f0_0 .net "uart_tx", 0 0, v000001ad0f21ae90_0;  1 drivers
S_000001ad0f16e470 .scope module, "u_uart_tx" "uart_tx" 2 36, 3 1 0, S_000001ad0f1aa050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_vld";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_rdy";
    .port_info 5 /OUTPUT 1 "uart_tx";
L_000001ad0f1c4330 .functor AND 1, L_000001ad0f21b250, L_000001ad0f21a530, C4<1>, C4<1>;
L_000001ad0f1c4560 .functor BUFZ 1, L_000001ad0f1c4330, C4<0>, C4<0>, C4<0>;
L_000001ad0f1c4090 .functor AND 1, L_000001ad0f1c4560, L_000001ad0f219a90, C4<1>, C4<1>;
L_000001ad0f1c3a70 .functor AND 1, v000001ad0f21ac10_0, L_000001ad0f219b30, C4<1>, C4<1>;
v000001ad0f1aaa00_0 .net *"_ivl_0", 31 0, L_000001ad0f2199f0;  1 drivers
v000001ad0f1ab220_0 .net *"_ivl_10", 0 0, L_000001ad0f21a530;  1 drivers
L_000001ad0f21b950 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v000001ad0f1aa500_0 .net/2u *"_ivl_16", 31 0, L_000001ad0f21b950;  1 drivers
v000001ad0f1aa640_0 .net *"_ivl_18", 0 0, L_000001ad0f219a90;  1 drivers
v000001ad0f1aad20_0 .net *"_ivl_23", 0 0, L_000001ad0f219b30;  1 drivers
L_000001ad0f21b878 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad0f1aa5a0_0 .net *"_ivl_3", 30 0, L_000001ad0f21b878;  1 drivers
L_000001ad0f21b8c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ad0f1aae60_0 .net/2u *"_ivl_4", 31 0, L_000001ad0f21b8c0;  1 drivers
L_000001ad0f21b908 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v000001ad0f1aaf00_0 .net/2u *"_ivl_8", 31 0, L_000001ad0f21b908;  1 drivers
v000001ad0f1aaaa0_0 .net "add_cnt1", 0 0, L_000001ad0f21b250;  1 drivers
v000001ad0f1aab40_0 .net "add_cnt2", 0 0, L_000001ad0f1c4560;  1 drivers
v000001ad0f1aa320_0 .net "clk", 0 0, v000001ad0f21af30_0;  1 drivers
v000001ad0f1aa6e0_0 .var "cnt1", 31 0;
v000001ad0f1aabe0_0 .var "cnt2", 31 0;
v000001ad0f1ab0e0_0 .net "end_cnt1", 0 0, L_000001ad0f1c4330;  1 drivers
v000001ad0f1aafa0_0 .net "end_cnt2", 0 0, L_000001ad0f1c4090;  1 drivers
v000001ad0f1ab040_0 .var "flag", 0 0;
v000001ad0f1aa3c0_0 .net "rst_n", 0 0, v000001ad0f21b4d0_0;  1 drivers
v000001ad0f1aac80_0 .net "tx_data", 7 0, v000001ad0f2198b0_0;  1 drivers
v000001ad0f1aa780_0 .var "tx_data_tmp", 9 0;
v000001ad0f1aa820_0 .var "tx_rdy", 0 0;
v000001ad0f1aa8c0_0 .net "tx_start", 0 0, L_000001ad0f1c3a70;  1 drivers
v000001ad0f1aa960_0 .net "tx_vld", 0 0, v000001ad0f21ac10_0;  1 drivers
v000001ad0f21ae90_0 .var "uart_tx", 0 0;
E_000001ad0f1adcd0 .event anyedge, v000001ad0f1ab040_0, v000001ad0f1aa960_0;
E_000001ad0f1ad3d0/0 .event negedge, v000001ad0f1aa3c0_0;
E_000001ad0f1ad3d0/1 .event posedge, v000001ad0f1aa320_0;
E_000001ad0f1ad3d0 .event/or E_000001ad0f1ad3d0/0, E_000001ad0f1ad3d0/1;
L_000001ad0f2199f0 .concat [ 1 31 0 0], v000001ad0f1ab040_0, L_000001ad0f21b878;
L_000001ad0f21b250 .cmp/eq 32, L_000001ad0f2199f0, L_000001ad0f21b8c0;
L_000001ad0f21a530 .cmp/eq 32, v000001ad0f1aa6e0_0, L_000001ad0f21b908;
L_000001ad0f219a90 .cmp/eq 32, v000001ad0f1aabe0_0, L_000001ad0f21b950;
L_000001ad0f219b30 .reduce/nor v000001ad0f1ab040_0;
    .scope S_000001ad0f16e470;
T_0 ;
    %wait E_000001ad0f1ad3d0;
    %load/vec4 v000001ad0f1aa3c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad0f1aa6e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ad0f1aaaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ad0f1ab0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad0f1aa6e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001ad0f1aa6e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ad0f1aa6e0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ad0f16e470;
T_1 ;
    %wait E_000001ad0f1ad3d0;
    %load/vec4 v000001ad0f1aa3c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad0f1aabe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ad0f1aab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001ad0f1aafa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad0f1aabe0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001ad0f1aabe0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ad0f1aabe0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ad0f16e470;
T_2 ;
    %wait E_000001ad0f1ad3d0;
    %load/vec4 v000001ad0f1aa3c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad0f1ab040_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ad0f1aa8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad0f1ab040_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001ad0f1aafa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad0f1ab040_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ad0f16e470;
T_3 ;
    %wait E_000001ad0f1ad3d0;
    %load/vec4 v000001ad0f1aa3c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ad0f1aa780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ad0f1aa8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ad0f1aac80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001ad0f1aa780_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ad0f16e470;
T_4 ;
    %wait E_000001ad0f1ad3d0;
    %load/vec4 v000001ad0f1aa3c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad0f21ae90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ad0f1aaaa0_0;
    %load/vec4 v000001ad0f1aa6e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001ad0f1aa780_0;
    %load/vec4 v000001ad0f1aabe0_0;
    %part/u 1;
    %assign/vec4 v000001ad0f21ae90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ad0f16e470;
T_5 ;
    %wait E_000001ad0f1adcd0;
    %load/vec4 v000001ad0f1ab040_0;
    %flag_set/vec4 8;
    %load/vec4 v000001ad0f1aa960_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad0f1aa820_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad0f1aa820_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ad0f1aa050;
T_6 ;
    %vpi_call 2 14 "$dumpfile", "uart_tx.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ad0f1aa050 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001ad0f1aa050;
T_7 ;
    %delay 5, 0;
    %load/vec4 v000001ad0f21af30_0;
    %inv;
    %store/vec4 v000001ad0f21af30_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ad0f1aa050;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad0f21af30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad0f21b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad0f21ac10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ad0f2198b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad0f21b4d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad0f21ac10_0, 0, 1;
    %pushi/vec4 105, 0, 8;
    %store/vec4 v000001ad0f2198b0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad0f21ac10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ad0f2198b0_0, 0, 8;
    %delay 2000, 0;
    %vpi_call 2 33 "$stop" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tx_tb.v";
    "uart_tx.v";
