// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLBNonBlock_1(
  input         clock,
  input         reset,
  input         io_sfence_valid,
  input         io_sfence_bits_rs1,
  input         io_sfence_bits_rs2,
  input  [49:0] io_sfence_bits_addr,
  input  [15:0] io_sfence_bits_id,
  input         io_sfence_bits_flushPipe,
  input         io_sfence_bits_hv,
  input         io_sfence_bits_hg,
  input  [3:0]  io_csr_satp_mode,
  input  [15:0] io_csr_satp_asid,
  input         io_csr_satp_changed,
  input  [3:0]  io_csr_vsatp_mode,
  input  [15:0] io_csr_vsatp_asid,
  input         io_csr_vsatp_changed,
  input  [3:0]  io_csr_hgatp_mode,
  input  [15:0] io_csr_hgatp_vmid,
  input         io_csr_hgatp_changed,
  input         io_csr_priv_mxr,
  input         io_csr_priv_sum,
  input         io_csr_priv_vmxr,
  input         io_csr_priv_vsum,
  input         io_csr_priv_virt,
  input         io_csr_priv_spvp,
  input  [1:0]  io_csr_priv_imode,
  input  [1:0]  io_csr_priv_dmode,
  input  [1:0]  io_csr_pmm_mseccfg,
  input  [1:0]  io_csr_pmm_menvcfg,
  input  [1:0]  io_csr_pmm_henvcfg,
  input  [1:0]  io_csr_pmm_hstatus,
  input  [1:0]  io_csr_pmm_senvcfg,
  input         io_requestor_0_req_valid,
  input  [49:0] io_requestor_0_req_bits_vaddr,
  input  [63:0] io_requestor_0_req_bits_fullva,
  input         io_requestor_0_req_bits_checkfullva,
  input  [2:0]  io_requestor_0_req_bits_cmd,
  input         io_requestor_0_req_bits_hyperinst,
  input         io_requestor_0_req_bits_debug_robIdx_flag,
  input  [5:0]  io_requestor_0_req_bits_debug_robIdx_value,
  output        io_requestor_0_resp_valid,
  output [47:0] io_requestor_0_resp_bits_paddr_0,
  output [63:0] io_requestor_0_resp_bits_gpaddr_0,
  output [63:0] io_requestor_0_resp_bits_fullva,
  output [1:0]  io_requestor_0_resp_bits_pbmt_0,
  output        io_requestor_0_resp_bits_miss,
  output        io_requestor_0_resp_bits_isForVSnonLeafPTE,
  output        io_requestor_0_resp_bits_excp_0_vaNeedExt,
  output        io_requestor_0_resp_bits_excp_0_isHyper,
  output        io_requestor_0_resp_bits_excp_0_gpf_ld,
  output        io_requestor_0_resp_bits_excp_0_gpf_st,
  output        io_requestor_0_resp_bits_excp_0_pf_ld,
  output        io_requestor_0_resp_bits_excp_0_pf_st,
  output        io_requestor_0_resp_bits_excp_0_af_ld,
  output        io_requestor_0_resp_bits_excp_0_af_st,
  input         io_requestor_1_req_valid,
  input  [49:0] io_requestor_1_req_bits_vaddr,
  input  [63:0] io_requestor_1_req_bits_fullva,
  input         io_requestor_1_req_bits_checkfullva,
  input  [2:0]  io_requestor_1_req_bits_cmd,
  input         io_requestor_1_req_bits_hyperinst,
  input         io_requestor_1_req_bits_debug_robIdx_flag,
  input  [5:0]  io_requestor_1_req_bits_debug_robIdx_value,
  output        io_requestor_1_resp_valid,
  output [47:0] io_requestor_1_resp_bits_paddr_0,
  output [63:0] io_requestor_1_resp_bits_gpaddr_0,
  output [63:0] io_requestor_1_resp_bits_fullva,
  output [1:0]  io_requestor_1_resp_bits_pbmt_0,
  output        io_requestor_1_resp_bits_miss,
  output        io_requestor_1_resp_bits_isForVSnonLeafPTE,
  output        io_requestor_1_resp_bits_excp_0_vaNeedExt,
  output        io_requestor_1_resp_bits_excp_0_isHyper,
  output        io_requestor_1_resp_bits_excp_0_gpf_ld,
  output        io_requestor_1_resp_bits_excp_0_gpf_st,
  output        io_requestor_1_resp_bits_excp_0_pf_ld,
  output        io_requestor_1_resp_bits_excp_0_pf_st,
  output        io_requestor_1_resp_bits_excp_0_af_ld,
  output        io_requestor_1_resp_bits_excp_0_af_st,
  input         io_redirect_valid,
  input         io_redirect_bits_robIdx_flag,
  input  [5:0]  io_redirect_bits_robIdx_value,
  input         io_redirect_bits_level,
  output        io_ptw_req_0_valid,
  output [37:0] io_ptw_req_0_bits_vpn,
  output [1:0]  io_ptw_req_0_bits_s2xlate,
  output        io_ptw_req_0_bits_getGpa,
  output        io_ptw_req_1_valid,
  output [37:0] io_ptw_req_1_bits_vpn,
  output [1:0]  io_ptw_req_1_bits_s2xlate,
  output        io_ptw_req_1_bits_getGpa,
  input         io_ptw_resp_valid,
  input  [1:0]  io_ptw_resp_bits_s2xlate,
  input  [34:0] io_ptw_resp_bits_s1_entry_tag,
  input  [15:0] io_ptw_resp_bits_s1_entry_asid,
  input  [13:0] io_ptw_resp_bits_s1_entry_vmid,
  input         io_ptw_resp_bits_s1_entry_n,
  input  [1:0]  io_ptw_resp_bits_s1_entry_pbmt,
  input         io_ptw_resp_bits_s1_entry_perm_d,
  input         io_ptw_resp_bits_s1_entry_perm_a,
  input         io_ptw_resp_bits_s1_entry_perm_g,
  input         io_ptw_resp_bits_s1_entry_perm_u,
  input         io_ptw_resp_bits_s1_entry_perm_x,
  input         io_ptw_resp_bits_s1_entry_perm_w,
  input         io_ptw_resp_bits_s1_entry_perm_r,
  input  [1:0]  io_ptw_resp_bits_s1_entry_level,
  input         io_ptw_resp_bits_s1_entry_v,
  input  [40:0] io_ptw_resp_bits_s1_entry_ppn,
  input  [2:0]  io_ptw_resp_bits_s1_addr_low,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_0,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_1,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_2,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_3,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_4,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_5,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_6,
  input  [2:0]  io_ptw_resp_bits_s1_ppn_low_7,
  input         io_ptw_resp_bits_s1_valididx_0,
  input         io_ptw_resp_bits_s1_valididx_1,
  input         io_ptw_resp_bits_s1_valididx_2,
  input         io_ptw_resp_bits_s1_valididx_3,
  input         io_ptw_resp_bits_s1_valididx_4,
  input         io_ptw_resp_bits_s1_valididx_5,
  input         io_ptw_resp_bits_s1_valididx_6,
  input         io_ptw_resp_bits_s1_valididx_7,
  input         io_ptw_resp_bits_s1_pteidx_0,
  input         io_ptw_resp_bits_s1_pteidx_1,
  input         io_ptw_resp_bits_s1_pteidx_2,
  input         io_ptw_resp_bits_s1_pteidx_3,
  input         io_ptw_resp_bits_s1_pteidx_4,
  input         io_ptw_resp_bits_s1_pteidx_5,
  input         io_ptw_resp_bits_s1_pteidx_6,
  input         io_ptw_resp_bits_s1_pteidx_7,
  input         io_ptw_resp_bits_s1_pf,
  input         io_ptw_resp_bits_s1_af,
  input  [37:0] io_ptw_resp_bits_s2_entry_tag,
  input  [13:0] io_ptw_resp_bits_s2_entry_vmid,
  input         io_ptw_resp_bits_s2_entry_n,
  input  [1:0]  io_ptw_resp_bits_s2_entry_pbmt,
  input  [37:0] io_ptw_resp_bits_s2_entry_ppn,
  input         io_ptw_resp_bits_s2_entry_perm_d,
  input         io_ptw_resp_bits_s2_entry_perm_a,
  input         io_ptw_resp_bits_s2_entry_perm_g,
  input         io_ptw_resp_bits_s2_entry_perm_u,
  input         io_ptw_resp_bits_s2_entry_perm_x,
  input         io_ptw_resp_bits_s2_entry_perm_w,
  input         io_ptw_resp_bits_s2_entry_perm_r,
  input  [1:0]  io_ptw_resp_bits_s2_entry_level,
  input         io_ptw_resp_bits_s2_gpf,
  input         io_ptw_resp_bits_s2_gaf,
  input         io_ptw_resp_bits_getGpa,
  output        io_pmp_0_valid,
  output [47:0] io_pmp_0_bits_addr,
  output [2:0]  io_pmp_0_bits_cmd,
  output        io_pmp_1_valid,
  output [47:0] io_pmp_1_bits_addr,
  output [2:0]  io_pmp_1_bits_cmd
);

  wire             hasGpf_1;
  wire             hasGpf_0;
  wire             need_gpa_wire;
  wire             _entries_io_r_resp_0_bits_hit;
  wire [35:0]      _entries_io_r_resp_0_bits_ppn_0;
  wire [1:0]       _entries_io_r_resp_0_bits_pbmt_0;
  wire [1:0]       _entries_io_r_resp_0_bits_g_pbmt_0;
  wire             _entries_io_r_resp_0_bits_perm_0_pf;
  wire             _entries_io_r_resp_0_bits_perm_0_af;
  wire             _entries_io_r_resp_0_bits_perm_0_v;
  wire             _entries_io_r_resp_0_bits_perm_0_d;
  wire             _entries_io_r_resp_0_bits_perm_0_a;
  wire             _entries_io_r_resp_0_bits_perm_0_u;
  wire             _entries_io_r_resp_0_bits_perm_0_x;
  wire             _entries_io_r_resp_0_bits_perm_0_w;
  wire             _entries_io_r_resp_0_bits_perm_0_r;
  wire             _entries_io_r_resp_0_bits_g_perm_0_pf;
  wire             _entries_io_r_resp_0_bits_g_perm_0_af;
  wire             _entries_io_r_resp_0_bits_g_perm_0_d;
  wire             _entries_io_r_resp_0_bits_g_perm_0_a;
  wire             _entries_io_r_resp_0_bits_g_perm_0_x;
  wire             _entries_io_r_resp_0_bits_g_perm_0_w;
  wire             _entries_io_r_resp_0_bits_g_perm_0_r;
  wire [1:0]       _entries_io_r_resp_0_bits_s2xlate_0;
  wire             _entries_io_r_resp_1_bits_hit;
  wire [35:0]      _entries_io_r_resp_1_bits_ppn_0;
  wire [1:0]       _entries_io_r_resp_1_bits_pbmt_0;
  wire [1:0]       _entries_io_r_resp_1_bits_g_pbmt_0;
  wire             _entries_io_r_resp_1_bits_perm_0_pf;
  wire             _entries_io_r_resp_1_bits_perm_0_af;
  wire             _entries_io_r_resp_1_bits_perm_0_v;
  wire             _entries_io_r_resp_1_bits_perm_0_d;
  wire             _entries_io_r_resp_1_bits_perm_0_a;
  wire             _entries_io_r_resp_1_bits_perm_0_u;
  wire             _entries_io_r_resp_1_bits_perm_0_x;
  wire             _entries_io_r_resp_1_bits_perm_0_w;
  wire             _entries_io_r_resp_1_bits_perm_0_r;
  wire             _entries_io_r_resp_1_bits_g_perm_0_pf;
  wire             _entries_io_r_resp_1_bits_g_perm_0_af;
  wire             _entries_io_r_resp_1_bits_g_perm_0_d;
  wire             _entries_io_r_resp_1_bits_g_perm_0_a;
  wire             _entries_io_r_resp_1_bits_g_perm_0_x;
  wire             _entries_io_r_resp_1_bits_g_perm_0_w;
  wire             _entries_io_r_resp_1_bits_g_perm_0_r;
  wire [1:0]       _entries_io_r_resp_1_bits_s2xlate_0;
  wire [3:0]       _csr_delay_io_out_satp_mode;
  wire [15:0]      _csr_delay_io_out_satp_asid;
  wire             _csr_delay_io_out_satp_changed;
  wire [3:0]       _csr_delay_io_out_vsatp_mode;
  wire [15:0]      _csr_delay_io_out_vsatp_asid;
  wire             _csr_delay_io_out_vsatp_changed;
  wire [3:0]       _csr_delay_io_out_hgatp_mode;
  wire [15:0]      _csr_delay_io_out_hgatp_vmid;
  wire             _csr_delay_io_out_hgatp_changed;
  wire             _csr_delay_io_out_priv_mxr;
  wire             _csr_delay_io_out_priv_sum;
  wire             _csr_delay_io_out_priv_vmxr;
  wire             _csr_delay_io_out_priv_vsum;
  wire             _csr_delay_io_out_priv_virt;
  wire             _csr_delay_io_out_priv_spvp;
  wire [1:0]       _csr_delay_io_out_priv_imode;
  wire [1:0]       _csr_delay_io_out_priv_dmode;
  wire [1:0]       _csr_delay_io_out_pmm_mseccfg;
  wire [1:0]       _csr_delay_io_out_pmm_menvcfg;
  wire [1:0]       _csr_delay_io_out_pmm_henvcfg;
  wire [1:0]       _csr_delay_io_out_pmm_hstatus;
  wire [1:0]       _csr_delay_io_out_pmm_senvcfg;
  wire             _sfence_delay_io_out_valid;
  wire             _sfence_delay_io_out_bits_rs1;
  wire             _sfence_delay_io_out_bits_rs2;
  wire [49:0]      _sfence_delay_io_out_bits_addr;
  wire [15:0]      _sfence_delay_io_out_bits_id;
  wire             _sfence_delay_io_out_bits_hv;
  wire             _sfence_delay_io_out_bits_hg;
  reg  [49:0]      req_out_0_vaddr;
  reg  [63:0]      req_out_0_fullva;
  reg  [2:0]       req_out_0_cmd;
  reg              req_out_0_hyperinst;
  reg              req_out_0_debug_robIdx_flag;
  reg  [5:0]       req_out_0_debug_robIdx_value;
  reg  [49:0]      req_out_1_vaddr;
  reg  [63:0]      req_out_1_fullva;
  reg  [2:0]       req_out_1_cmd;
  reg              req_out_1_hyperinst;
  reg              req_out_1_debug_robIdx_flag;
  reg  [5:0]       req_out_1_debug_robIdx_value;
  reg              req_out_v_0;
  reg              req_out_v_1;
  wire             isHyperInst_0 = req_out_v_0 & req_out_0_hyperinst;
  wire             isHyperInst_1 = req_out_v_1 & req_out_1_hyperinst;
  wire [1:0]       _GEN = {1'h0, _csr_delay_io_out_priv_spvp};
  wire [1:0]       mode_0 = isHyperInst_0 ? _GEN : _csr_delay_io_out_priv_dmode;
  wire [1:0]       mode_1 = isHyperInst_1 ? _GEN : _csr_delay_io_out_priv_dmode;
  reg              virt_out_0;
  reg              virt_out_1;
  wire             _req_out_s2xlate_T = virt_out_0 | isHyperInst_0;
  wire             _req_out_s2xlate_T_10 = virt_out_1 | isHyperInst_1;
  wire             _pres2xlateEnable_T =
    _csr_delay_io_out_priv_virt | io_requestor_0_req_bits_hyperinst;
  wire             _req_s2xlate_T_16 = _csr_delay_io_out_vsatp_mode == 4'h0;
  wire [1:0]       _GEN_0 = {1'h0, _csr_delay_io_out_hgatp_mode == 4'h0};
  wire [1:0]       req_in_s2xlate_0 =
    _pres2xlateEnable_T
      ? ((|_csr_delay_io_out_vsatp_mode) & (|_csr_delay_io_out_hgatp_mode)
           ? 2'h3
           : _req_s2xlate_T_16 ? 2'h2 : _GEN_0)
      : 2'h0;
  wire             _pres2xlateEnable_T_6 =
    _csr_delay_io_out_priv_virt | io_requestor_1_req_bits_hyperinst;
  wire [1:0]       req_in_s2xlate_1 =
    _pres2xlateEnable_T_6
      ? ((|_csr_delay_io_out_vsatp_mode) & (|_csr_delay_io_out_hgatp_mode)
           ? 2'h3
           : _req_s2xlate_T_16 ? 2'h2 : _GEN_0)
      : 2'h0;
  wire [1:0]       req_out_s2xlate_0 =
    _req_out_s2xlate_T
      ? ((|_csr_delay_io_out_vsatp_mode) & (|_csr_delay_io_out_hgatp_mode)
           ? 2'h3
           : _req_s2xlate_T_16 ? 2'h2 : _GEN_0)
      : 2'h0;
  wire [1:0]       req_out_s2xlate_1 =
    _req_out_s2xlate_T_10
      ? ((|_csr_delay_io_out_vsatp_mode) & (|_csr_delay_io_out_hgatp_mode)
           ? 2'h3
           : _req_s2xlate_T_16 ? 2'h2 : _GEN_0)
      : 2'h0;
  reg              need_gpa;
  reg              need_gpa_robidx_flag;
  reg  [5:0]       need_gpa_robidx_value;
  reg  [37:0]      need_gpa_vpn;
  reg  [43:0]      resp_gpa_gvpn;
  reg              resp_gpa_refill;
  reg  [1:0]       resp_s1_level;
  reg              resp_s1_isLeaf;
  reg              resp_s1_isFakePte;
  wire             Sv39Enable = _csr_delay_io_out_satp_mode == 4'h8;
  wire             Sv48Enable = _csr_delay_io_out_satp_mode == 4'h9;
  wire             Sv39vsEnable = _csr_delay_io_out_vsatp_mode == 4'h8;
  wire             Sv48vsEnable = _csr_delay_io_out_vsatp_mode == 4'h9;
  wire             Sv39x4Enable = _csr_delay_io_out_hgatp_mode == 4'h8;
  wire             Sv48x4Enable = _csr_delay_io_out_hgatp_mode == 4'h9;
  wire             _s2xlateEnable_T = isHyperInst_0 | virt_out_0;
  wire             _prevmEnable_T_7 = Sv39Enable | Sv48Enable;
  wire             _s2xlateEnable_T_5 = mode_0 != 2'h3;
  wire             _s2xlateEnable_T_6 = isHyperInst_1 | virt_out_1;
  wire             _s2xlateEnable_T_11 = mode_1 != 2'h3;
  wire             _pres2xlateEnable_T_7 = Sv39vsEnable | Sv48vsEnable;
  wire             _portTranslateEnable_T =
    ~_s2xlateEnable_T & _prevmEnable_T_7 & _s2xlateEnable_T_5 | _s2xlateEnable_T
    & (_pres2xlateEnable_T_7 | Sv39x4Enable | Sv48x4Enable) & _s2xlateEnable_T_5;
  wire             _portTranslateEnable_T_2 =
    ~_s2xlateEnable_T_6 & _prevmEnable_T_7 & _s2xlateEnable_T_11 | _s2xlateEnable_T_6
    & (_pres2xlateEnable_T_7 | Sv39x4Enable | Sv48x4Enable) & _s2xlateEnable_T_11;
  reg  [63:0]      io_requestor_0_resp_bits_fullva_r;
  reg  [63:0]      io_requestor_1_resp_bits_fullva_r;
  wire             ptw_just_back_vmid_hit =
    {2'h0, io_ptw_resp_bits_s1_entry_vmid} == _csr_delay_io_out_hgatp_vmid;
  wire             _GEN_1 = io_ptw_resp_bits_s1_entry_level != 2'h2;
  wire             _ptw_just_back_noS2_hit_level_match_T_19 =
    io_ptw_resp_bits_s1_entry_level == 2'h1;
  wire             _ptw_just_back_noS2_hit_level_match_T_21 =
    io_ptw_resp_bits_s1_entry_level == 2'h0;
  wire [7:0]       _GEN_2 =
    {{io_ptw_resp_bits_s1_valididx_7},
     {io_ptw_resp_bits_s1_valididx_6},
     {io_ptw_resp_bits_s1_valididx_5},
     {io_ptw_resp_bits_s1_valididx_4},
     {io_ptw_resp_bits_s1_valididx_3},
     {io_ptw_resp_bits_s1_valididx_2},
     {io_ptw_resp_bits_s1_valididx_1},
     {io_ptw_resp_bits_s1_valididx_0}};
  wire             ptw_just_back_onlyS2_hit_vmid_hit =
    {2'h0, io_ptw_resp_bits_s2_entry_vmid} == _csr_delay_io_out_hgatp_vmid;
  wire             _GEN_3 = io_ptw_resp_bits_s2_entry_level != 2'h2;
  wire             _ptw_just_back_onlyS2_hit_level_match_T_19 =
    io_ptw_resp_bits_s2_entry_level == 2'h1;
  wire             _ptw_just_back_onlyS2_hit_level_match_T_21 =
    io_ptw_resp_bits_s2_entry_level == 2'h0;
  wire             _ptw_just_back_n_T_1 = io_ptw_resp_bits_s2xlate == 2'h1;
  wire             _ptw_just_back_level_T_4 =
    io_ptw_resp_bits_s1_entry_level < io_ptw_resp_bits_s2_entry_level;
  wire             _GEN_4 = _ptw_just_back_n_T_1 | _ptw_just_back_level_T_4;
  wire             ptw_just_back_vasid_hit =
    io_ptw_resp_bits_s1_entry_asid == _csr_delay_io_out_vsatp_asid;
  wire             _ptw_just_back_T_13 = io_ptw_resp_bits_s2xlate == 2'h2;
  reg              readResult_p_hit_last_REG;
  reg  [35:0]      readResult_p_ppn;
  reg  [1:0]       readResult_p_pbmt;
  reg              readResult_p_perm_pf;
  reg              readResult_p_perm_af;
  reg              readResult_p_perm_v;
  reg              readResult_p_perm_d;
  reg              readResult_p_perm_a;
  reg              readResult_p_perm_u;
  reg              readResult_p_perm_x;
  reg              readResult_p_perm_w;
  reg              readResult_p_perm_r;
  wire             _readResult_resp_s1_isLeaf_T_3 =
    io_ptw_resp_bits_s1_entry_perm_r | io_ptw_resp_bits_s1_entry_perm_x;
  reg  [43:0]      readResult_p_gvpn;
  reg  [1:0]       readResult_p_g_pbmt;
  reg              readResult_p_g_perm_pf;
  reg              readResult_p_g_perm_af;
  reg              readResult_p_g_perm_d;
  reg              readResult_p_g_perm_a;
  reg              readResult_p_g_perm_x;
  reg              readResult_p_g_perm_w;
  reg              readResult_p_g_perm_r;
  reg  [1:0]       readResult_p_s2xlate;
  reg  [1:0]       readResult_p_s1_level;
  reg              readResult_p_s1_isLeaf;
  reg              readResult_p_s1_isFakePte;
  wire             onlyS2 = req_out_s2xlate_0 == 2'h2;
  wire             readResult_need_gpa_vpn_hit = need_gpa_vpn == req_out_0_vaddr[49:12];
  wire             readResult_isitlb = req_out_0_cmd[1:0] == 2'h2;
  wire [6:0]       _readResult_lastCycleRedirect_flushItself_T_1 =
    {req_out_0_debug_robIdx_flag, req_out_0_debug_robIdx_value};
  wire [6:0]       _readResult_flushItself_T_6 =
    {io_redirect_bits_robIdx_flag, io_redirect_bits_robIdx_value};
  reg              readResult_lastCycleRedirect_REG_valid;
  reg              readResult_lastCycleRedirect_REG_bits_robIdx_flag;
  reg  [5:0]       readResult_lastCycleRedirect_REG_bits_robIdx_value;
  reg              readResult_lastCycleRedirect_REG_bits_level;
  wire             readResult_lastCycleRedirect =
    readResult_lastCycleRedirect_REG_valid
    & (readResult_lastCycleRedirect_REG_bits_level
       & _readResult_lastCycleRedirect_flushItself_T_1 == {readResult_lastCycleRedirect_REG_bits_robIdx_flag,
                                                           readResult_lastCycleRedirect_REG_bits_robIdx_value}
       | req_out_0_debug_robIdx_flag ^ readResult_lastCycleRedirect_REG_bits_robIdx_flag
       ^ req_out_0_debug_robIdx_value > readResult_lastCycleRedirect_REG_bits_robIdx_value);
  wire [6:0]       _readResult_flushItself_T_5 =
    {need_gpa_robidx_flag, need_gpa_robidx_value};
  wire             readResult_differentFlag =
    need_gpa_robidx_flag ^ io_redirect_bits_robIdx_flag;
  wire             readResult_compare =
    need_gpa_robidx_value > io_redirect_bits_robIdx_value;
  wire             _readResult_T_5 =
    ~readResult_isitlb & io_redirect_valid
    & (io_redirect_bits_level & _readResult_flushItself_T_5 == _readResult_flushItself_T_6
       | readResult_differentFlag ^ readResult_compare);
  wire             _readResult_T_25 =
    req_out_v_0 & ~readResult_p_hit_last_REG
    & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit) & ~onlyS2 & hasGpf_0 & ~need_gpa
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & _readResult_lastCycleRedirect_flushItself_T_1 == _readResult_flushItself_T_6
           | req_out_0_debug_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ req_out_0_debug_robIdx_value > io_redirect_bits_robIdx_value))
    & ~readResult_lastCycleRedirect;
  wire [1:0]       readResult_level =
    (|io_ptw_resp_bits_s2xlate)
      ? ((&io_ptw_resp_bits_s2xlate)
           ? (_ptw_just_back_level_T_4
                ? io_ptw_resp_bits_s1_entry_level
                : io_ptw_resp_bits_s2_entry_level)
           : io_ptw_resp_bits_s2xlate == 2'h2
               ? io_ptw_resp_bits_s2_entry_level
               : io_ptw_resp_bits_s1_entry_level)
      : io_ptw_resp_bits_s1_entry_level;
  wire [2:0]       _GEN_5 =
    {io_ptw_resp_bits_s1_pteidx_7,
     io_ptw_resp_bits_s1_pteidx_6,
     io_ptw_resp_bits_s1_pteidx_5};
  wire [2:0]       _GEN_6 =
    {io_ptw_resp_bits_s1_pteidx_3,
     io_ptw_resp_bits_s1_pteidx_2,
     io_ptw_resp_bits_s1_pteidx_1};
  wire [2:0]       _readResult_s1tag_T_2 = _GEN_5 | _GEN_6;
  wire [3:0][37:0] _GEN_7 =
    {{{io_ptw_resp_bits_s1_entry_tag[34:24], need_gpa_vpn[26:0]}},
     {{io_ptw_resp_bits_s1_entry_tag[34:15], need_gpa_vpn[17:0]}},
     {{io_ptw_resp_bits_s1_entry_tag[34:6], need_gpa_vpn[8:0]}},
     {{io_ptw_resp_bits_s1_entry_tag,
       |{io_ptw_resp_bits_s1_pteidx_7,
         io_ptw_resp_bits_s1_pteidx_6,
         io_ptw_resp_bits_s1_pteidx_5,
         io_ptw_resp_bits_s1_pteidx_4},
       |(_readResult_s1tag_T_2[2:1]),
       _readResult_s1tag_T_2[2] | _readResult_s1tag_T_2[0]}}};
  wire [3:0][37:0] _GEN_8 =
    {{{io_ptw_resp_bits_s2_entry_tag[37:27], need_gpa_vpn[26:0]}},
     {{io_ptw_resp_bits_s2_entry_tag[37:18], need_gpa_vpn[17:0]}},
     {{io_ptw_resp_bits_s2_entry_tag[37:9], need_gpa_vpn[8:0]}},
     {io_ptw_resp_bits_s2_entry_tag}};
  wire             _readResult_T_31 =
    io_ptw_resp_valid & need_gpa
    & need_gpa_vpn == (_ptw_just_back_T_13
                         ? _GEN_8[readResult_level]
                         : _GEN_7[readResult_level]);
  wire             _GEN_9 = _readResult_T_5 | _readResult_T_25;
  wire             _GEN_10 = _GEN_9 | ~_readResult_T_31;
  wire             hit_read_0 = _entries_io_r_resp_0_bits_hit | readResult_p_hit_last_REG;
  wire             miss_read_0 =
    ~hit_read_0 & _portTranslateEnable_T | hasGpf_0 & ~readResult_p_hit_last_REG
    & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit) & ~onlyS2
    & ~readResult_lastCycleRedirect;
  wire [1:0]       readResult_0_6_0 =
    readResult_p_hit_last_REG ? readResult_p_pbmt : _entries_io_r_resp_0_bits_pbmt_0;
  wire             readResult_0_4_0_pf =
    readResult_p_hit_last_REG
      ? readResult_p_perm_pf
      : _entries_io_r_resp_0_bits_perm_0_pf;
  wire             readResult_0_4_0_af =
    readResult_p_hit_last_REG
      ? readResult_p_perm_af
      : _entries_io_r_resp_0_bits_perm_0_af;
  wire             readResult_0_4_0_v =
    readResult_p_hit_last_REG ? readResult_p_perm_v : _entries_io_r_resp_0_bits_perm_0_v;
  wire             readResult_0_4_0_a =
    readResult_p_hit_last_REG ? readResult_p_perm_a : _entries_io_r_resp_0_bits_perm_0_a;
  wire             readResult_0_4_0_u =
    readResult_p_hit_last_REG ? readResult_p_perm_u : _entries_io_r_resp_0_bits_perm_0_u;
  wire             readResult_0_4_0_x =
    readResult_p_hit_last_REG ? readResult_p_perm_x : _entries_io_r_resp_0_bits_perm_0_x;
  wire             readResult_0_4_0_w =
    readResult_p_hit_last_REG ? readResult_p_perm_w : _entries_io_r_resp_0_bits_perm_0_w;
  wire             readResult_0_4_0_r =
    readResult_p_hit_last_REG ? readResult_p_perm_r : _entries_io_r_resp_0_bits_perm_0_r;
  wire             readResult_isFakePte_0 =
    readResult_p_hit_last_REG ? readResult_p_s1_isFakePte : resp_s1_isFakePte;
  wire [1:0]       readResult_0_7_0 =
    readResult_p_hit_last_REG ? readResult_p_g_pbmt : _entries_io_r_resp_0_bits_g_pbmt_0;
  wire             readResult_0_5_0_pf =
    readResult_p_hit_last_REG
      ? readResult_p_g_perm_pf
      : _entries_io_r_resp_0_bits_g_perm_0_pf;
  wire             readResult_0_5_0_a =
    readResult_p_hit_last_REG
      ? readResult_p_g_perm_a
      : _entries_io_r_resp_0_bits_g_perm_0_a;
  wire             readResult_0_5_0_x =
    readResult_p_hit_last_REG
      ? readResult_p_g_perm_x
      : _entries_io_r_resp_0_bits_g_perm_0_x;
  wire [63:0]      readResult_crossPageVaddr =
    readResult_isitlb | req_out_0_fullva[12] != req_out_0_vaddr[12]
      ? {16'h0, req_out_0_vaddr[47:0]}
      : req_out_0_fullva;
  wire [3:0][8:0]  _GEN_11 =
    {{readResult_crossPageVaddr[47:39]},
     {readResult_crossPageVaddr[38:30]},
     {readResult_crossPageVaddr[29:21]},
     {readResult_crossPageVaddr[20:12]}};
  wire [47:0]      io_pmp_0_bits_addr_0 =
    _portTranslateEnable_T
      ? {readResult_p_hit_last_REG ? readResult_p_ppn : _entries_io_r_resp_0_bits_ppn_0,
         req_out_0_vaddr[11:0]}
      : req_out_0_vaddr[47:0];
  reg              readResult_p_hit_last_REG_1;
  reg  [35:0]      readResult_p_ppn_1;
  reg  [1:0]       readResult_p_pbmt_1;
  reg              readResult_p_perm_1_pf;
  reg              readResult_p_perm_1_af;
  reg              readResult_p_perm_1_v;
  reg              readResult_p_perm_1_d;
  reg              readResult_p_perm_1_a;
  reg              readResult_p_perm_1_u;
  reg              readResult_p_perm_1_x;
  reg              readResult_p_perm_1_w;
  reg              readResult_p_perm_1_r;
  reg  [43:0]      readResult_p_gvpn_1;
  reg  [1:0]       readResult_p_g_pbmt_1;
  reg              readResult_p_g_perm_1_pf;
  reg              readResult_p_g_perm_1_af;
  reg              readResult_p_g_perm_1_d;
  reg              readResult_p_g_perm_1_a;
  reg              readResult_p_g_perm_1_x;
  reg              readResult_p_g_perm_1_w;
  reg              readResult_p_g_perm_1_r;
  reg  [1:0]       readResult_p_s2xlate_1;
  reg  [1:0]       readResult_p_s1_level_1;
  reg              readResult_p_s1_isLeaf_1;
  reg              readResult_p_s1_isFakePte_1;
  wire             onlyS2_1 = req_out_s2xlate_1 == 2'h2;
  wire             readResult_need_gpa_vpn_hit_1 = need_gpa_vpn == req_out_1_vaddr[49:12];
  wire             readResult_isitlb_1 = req_out_1_cmd[1:0] == 2'h2;
  wire [6:0]       _readResult_lastCycleRedirect_flushItself_T_5 =
    {req_out_1_debug_robIdx_flag, req_out_1_debug_robIdx_value};
  reg              readResult_lastCycleRedirect_REG_1_valid;
  reg              readResult_lastCycleRedirect_REG_1_bits_robIdx_flag;
  reg  [5:0]       readResult_lastCycleRedirect_REG_1_bits_robIdx_value;
  reg              readResult_lastCycleRedirect_REG_1_bits_level;
  wire             readResult_lastCycleRedirect_1 =
    readResult_lastCycleRedirect_REG_1_valid
    & (readResult_lastCycleRedirect_REG_1_bits_level
       & _readResult_lastCycleRedirect_flushItself_T_5 == {readResult_lastCycleRedirect_REG_1_bits_robIdx_flag,
                                                           readResult_lastCycleRedirect_REG_1_bits_robIdx_value}
       | req_out_1_debug_robIdx_flag ^ readResult_lastCycleRedirect_REG_1_bits_robIdx_flag
       ^ req_out_1_debug_robIdx_value > readResult_lastCycleRedirect_REG_1_bits_robIdx_value);
  wire             _readResult_T_40 =
    ~readResult_isitlb_1 & io_redirect_valid
    & (io_redirect_bits_level & _readResult_flushItself_T_5 == _readResult_flushItself_T_6
       | readResult_differentFlag ^ readResult_compare);
  wire             _readResult_T_60 =
    req_out_v_1 & ~readResult_p_hit_last_REG_1
    & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit_1) & ~onlyS2_1 & hasGpf_1
    & ~need_gpa
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & _readResult_lastCycleRedirect_flushItself_T_5 == _readResult_flushItself_T_6
           | req_out_1_debug_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ req_out_1_debug_robIdx_value > io_redirect_bits_robIdx_value))
    & ~readResult_lastCycleRedirect_1;
  assign need_gpa_wire =
    ~_readResult_T_40 & _readResult_T_60 | ~_readResult_T_5 & _readResult_T_25;
  wire [1:0]       readResult_level_2 =
    (|io_ptw_resp_bits_s2xlate)
      ? ((&io_ptw_resp_bits_s2xlate)
           ? (_ptw_just_back_level_T_4
                ? io_ptw_resp_bits_s1_entry_level
                : io_ptw_resp_bits_s2_entry_level)
           : io_ptw_resp_bits_s2xlate == 2'h2
               ? io_ptw_resp_bits_s2_entry_level
               : io_ptw_resp_bits_s1_entry_level)
      : io_ptw_resp_bits_s1_entry_level;
  wire [2:0]       _readResult_s1tag_T_10 = _GEN_5 | _GEN_6;
  wire [3:0][37:0] _GEN_12 =
    {{{io_ptw_resp_bits_s1_entry_tag[34:24], need_gpa_vpn[26:0]}},
     {{io_ptw_resp_bits_s1_entry_tag[34:15], need_gpa_vpn[17:0]}},
     {{io_ptw_resp_bits_s1_entry_tag[34:6], need_gpa_vpn[8:0]}},
     {{io_ptw_resp_bits_s1_entry_tag,
       |{io_ptw_resp_bits_s1_pteidx_7,
         io_ptw_resp_bits_s1_pteidx_6,
         io_ptw_resp_bits_s1_pteidx_5,
         io_ptw_resp_bits_s1_pteidx_4},
       |(_readResult_s1tag_T_10[2:1]),
       _readResult_s1tag_T_10[2] | _readResult_s1tag_T_10[0]}}};
  wire [3:0][37:0] _GEN_13 =
    {{{io_ptw_resp_bits_s2_entry_tag[37:27], need_gpa_vpn[26:0]}},
     {{io_ptw_resp_bits_s2_entry_tag[37:18], need_gpa_vpn[17:0]}},
     {{io_ptw_resp_bits_s2_entry_tag[37:9], need_gpa_vpn[8:0]}},
     {io_ptw_resp_bits_s2_entry_tag}};
  wire             _readResult_T_66 =
    io_ptw_resp_valid & need_gpa
    & need_gpa_vpn == (_ptw_just_back_T_13
                         ? _GEN_13[readResult_level_2]
                         : _GEN_12[readResult_level_2]);
  wire             _GEN_14 = _readResult_T_40 | _readResult_T_60;
  wire             _GEN_15 = _GEN_14 | ~_readResult_T_66;
  wire             hit_read_1 =
    _entries_io_r_resp_1_bits_hit | readResult_p_hit_last_REG_1;
  wire             miss_read_1 =
    ~hit_read_1 & _portTranslateEnable_T_2 | hasGpf_1 & ~readResult_p_hit_last_REG_1
    & ~(resp_gpa_refill & readResult_need_gpa_vpn_hit_1) & ~onlyS2_1
    & ~readResult_lastCycleRedirect_1;
  wire [1:0]       readResult_1_6_0 =
    readResult_p_hit_last_REG_1 ? readResult_p_pbmt_1 : _entries_io_r_resp_1_bits_pbmt_0;
  wire             readResult_1_4_0_pf =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_pf
      : _entries_io_r_resp_1_bits_perm_0_pf;
  wire             readResult_1_4_0_af =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_af
      : _entries_io_r_resp_1_bits_perm_0_af;
  wire             readResult_1_4_0_v =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_v
      : _entries_io_r_resp_1_bits_perm_0_v;
  wire             readResult_1_4_0_a =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_a
      : _entries_io_r_resp_1_bits_perm_0_a;
  wire             readResult_1_4_0_u =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_u
      : _entries_io_r_resp_1_bits_perm_0_u;
  wire             readResult_1_4_0_x =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_x
      : _entries_io_r_resp_1_bits_perm_0_x;
  wire             readResult_1_4_0_w =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_w
      : _entries_io_r_resp_1_bits_perm_0_w;
  wire             readResult_1_4_0_r =
    readResult_p_hit_last_REG_1
      ? readResult_p_perm_1_r
      : _entries_io_r_resp_1_bits_perm_0_r;
  wire             readResult_isFakePte_1_0 =
    readResult_p_hit_last_REG_1 ? readResult_p_s1_isFakePte_1 : resp_s1_isFakePte;
  wire [1:0]       readResult_1_7_0 =
    readResult_p_hit_last_REG_1
      ? readResult_p_g_pbmt_1
      : _entries_io_r_resp_1_bits_g_pbmt_0;
  wire             readResult_1_5_0_pf =
    readResult_p_hit_last_REG_1
      ? readResult_p_g_perm_1_pf
      : _entries_io_r_resp_1_bits_g_perm_0_pf;
  wire             readResult_1_5_0_a =
    readResult_p_hit_last_REG_1
      ? readResult_p_g_perm_1_a
      : _entries_io_r_resp_1_bits_g_perm_0_a;
  wire             readResult_1_5_0_x =
    readResult_p_hit_last_REG_1
      ? readResult_p_g_perm_1_x
      : _entries_io_r_resp_1_bits_g_perm_0_x;
  wire [63:0]      readResult_crossPageVaddr_1 =
    readResult_isitlb_1 | req_out_1_fullva[12] != req_out_1_vaddr[12]
      ? {16'h0, req_out_1_vaddr[47:0]}
      : req_out_1_fullva;
  wire [3:0][8:0]  _GEN_16 =
    {{readResult_crossPageVaddr_1[47:39]},
     {readResult_crossPageVaddr_1[38:30]},
     {readResult_crossPageVaddr_1[29:21]},
     {readResult_crossPageVaddr_1[20:12]}};
  wire [47:0]      io_pmp_1_bits_addr_0 =
    _portTranslateEnable_T_2
      ? {readResult_p_hit_last_REG_1
           ? readResult_p_ppn_1
           : _entries_io_r_resp_1_bits_ppn_0,
         req_out_1_vaddr[11:0]}
      : req_out_1_vaddr[47:0];
  wire [3:0][1:0]  _GEN_17 =
    {{(|readResult_0_6_0) ? readResult_0_6_0 : readResult_0_7_0},
     {readResult_0_7_0},
     {readResult_0_6_0},
     {readResult_0_6_0}};
  wire             _s2_valid_T = onlyS2 | (&req_out_s2xlate_0);
  wire             af_2 =
    ~onlyS2 & readResult_0_4_0_af | _s2_valid_T
    & (readResult_p_hit_last_REG
         ? readResult_p_g_perm_af
         : _entries_io_r_resp_0_bits_g_perm_0_af);
  wire             _isSt_T_2 = req_out_0_cmd == 3'h5;
  wire             isLd = ~(|(req_out_0_cmd[1:0])) & ~_isSt_T_2;
  wire             isSt = req_out_0_cmd[1:0] == 2'h1 | _isSt_T_2;
  wire             isInst = req_out_0_cmd[1:0] == 2'h2;
  wire             stUpdate =
    (~readResult_0_4_0_a
     | ~(readResult_p_hit_last_REG
           ? readResult_p_perm_d
           : _entries_io_r_resp_0_bits_perm_0_d)) & isSt;
  wire             _modeCheck_T_8 =
    mode_0 == 2'h0 & ~readResult_0_4_0_u | mode_0 == 2'h1 & readResult_0_4_0_u
    & ~(_req_out_s2xlate_T ? _csr_delay_io_out_priv_vsum : _csr_delay_io_out_priv_sum);
  wire             stPf =
    (~(~_modeCheck_T_8 & readResult_0_4_0_w) | readResult_0_4_0_pf) & isSt;
  wire             isFakePte =
    ~readResult_0_4_0_v & ~readResult_0_4_0_pf & ~readResult_0_4_0_af & ~onlyS2;
  wire             isNonLeaf =
    ~(readResult_0_4_0_r | readResult_0_4_0_w | readResult_0_4_0_x) & readResult_0_4_0_v
    & ~readResult_0_4_0_pf & ~readResult_0_4_0_af;
  wire             s1_valid = _portTranslateEnable_T & ~onlyS2;
  wire             s2_valid = _portTranslateEnable_T & _s2_valid_T;
  wire             fault_valid = s1_valid | s2_valid;
  wire             _io_requestor_0_resp_bits_excp_0_pf_ld_T_1 =
    (~(~_modeCheck_T_8
       & (readResult_0_4_0_r
          | (_req_out_s2xlate_T & _csr_delay_io_out_priv_vmxr
             | _csr_delay_io_out_priv_mxr) & readResult_0_4_0_x)) | readResult_0_4_0_pf)
    & isLd | ~readResult_0_4_0_a & isLd;
  wire             hasPf =
    (_io_requestor_0_resp_bits_excp_0_pf_ld_T_1 | stPf | stUpdate
     | (~(~_modeCheck_T_8 & readResult_0_4_0_x) | readResult_0_4_0_pf) & isInst
     | ~readResult_0_4_0_a & isInst) & s1_valid & ~af_2 & ~isFakePte & ~isNonLeaf;
  reg              REG;
  reg              io_requestor_0_resp_bits_excp_0_pf_ld_REG;
  reg              io_requestor_0_resp_bits_excp_0_pf_st_REG;
  reg              io_requestor_0_resp_bits_excp_0_gpf_ld_REG;
  reg              io_requestor_0_resp_bits_excp_0_gpf_st_REG;
  reg              io_requestor_0_resp_bits_excp_0_af_ld_REG;
  reg              io_requestor_0_resp_bits_excp_0_af_st_REG;
  wire             io_requestor_0_resp_bits_excp_0_gpf_ld_0 =
    REG
      ? io_requestor_0_resp_bits_excp_0_gpf_ld_REG & isLd
      : ((~((readResult_p_hit_last_REG
               ? readResult_p_g_perm_r
               : _entries_io_r_resp_0_bits_g_perm_0_r) | _csr_delay_io_out_priv_mxr
            & readResult_0_5_0_x) | readResult_0_5_0_pf) & isLd | ~readResult_0_5_0_a
         & isLd) & s2_valid & ~af_2 & ~hasPf;
  wire             io_requestor_0_resp_bits_excp_0_gpf_st_0 =
    REG
      ? io_requestor_0_resp_bits_excp_0_gpf_st_REG & isSt
      : ((~(readResult_p_hit_last_REG
              ? readResult_p_g_perm_w
              : _entries_io_r_resp_0_bits_g_perm_0_w) | readResult_0_5_0_pf) & isSt
         | (~readResult_0_5_0_a
            | ~(readResult_p_hit_last_REG
                  ? readResult_p_g_perm_d
                  : _entries_io_r_resp_0_bits_g_perm_0_d)) & isSt) & s2_valid & ~af_2
        & ~hasPf;
  assign hasGpf_0 =
    hit_read_0
    & (io_requestor_0_resp_bits_excp_0_gpf_ld_0 | io_requestor_0_resp_bits_excp_0_gpf_st_0
       | ~REG
       & ((~readResult_0_5_0_x | readResult_0_5_0_pf) & isInst | ~readResult_0_5_0_a
          & isInst) & s2_valid & ~af_2 & ~hasPf);
  wire [3:0][1:0]  _GEN_18 =
    {{(|readResult_1_6_0) ? readResult_1_6_0 : readResult_1_7_0},
     {readResult_1_7_0},
     {readResult_1_6_0},
     {readResult_1_6_0}};
  wire             _s2_valid_T_1 = onlyS2_1 | (&req_out_s2xlate_1);
  wire             af_3 =
    ~onlyS2_1 & readResult_1_4_0_af | _s2_valid_T_1
    & (readResult_p_hit_last_REG_1
         ? readResult_p_g_perm_1_af
         : _entries_io_r_resp_1_bits_g_perm_0_af);
  wire             _isSt_T_5 = req_out_1_cmd == 3'h5;
  wire             isLd_1 = ~(|(req_out_1_cmd[1:0])) & ~_isSt_T_5;
  wire             isSt_1 = req_out_1_cmd[1:0] == 2'h1 | _isSt_T_5;
  wire             isInst_1 = req_out_1_cmd[1:0] == 2'h2;
  wire             stUpdate_1 =
    (~readResult_1_4_0_a
     | ~(readResult_p_hit_last_REG_1
           ? readResult_p_perm_1_d
           : _entries_io_r_resp_1_bits_perm_0_d)) & isSt_1;
  wire             _modeCheck_T_17 =
    mode_1 == 2'h0 & ~readResult_1_4_0_u | mode_1 == 2'h1 & readResult_1_4_0_u
    & ~(_req_out_s2xlate_T_10 ? _csr_delay_io_out_priv_vsum : _csr_delay_io_out_priv_sum);
  wire             stPf_1 =
    (~(~_modeCheck_T_17 & readResult_1_4_0_w) | readResult_1_4_0_pf) & isSt_1;
  wire             isFakePte_1 =
    ~readResult_1_4_0_v & ~readResult_1_4_0_pf & ~readResult_1_4_0_af & ~onlyS2_1;
  wire             isNonLeaf_1 =
    ~(readResult_1_4_0_r | readResult_1_4_0_w | readResult_1_4_0_x) & readResult_1_4_0_v
    & ~readResult_1_4_0_pf & ~readResult_1_4_0_af;
  wire             s1_valid_1 = _portTranslateEnable_T_2 & ~onlyS2_1;
  wire             s2_valid_1 = _portTranslateEnable_T_2 & _s2_valid_T_1;
  wire             fault_valid_1 = s1_valid_1 | s2_valid_1;
  wire             _io_requestor_1_resp_bits_excp_0_pf_ld_T_1 =
    (~(~_modeCheck_T_17
       & (readResult_1_4_0_r
          | (_req_out_s2xlate_T_10 & _csr_delay_io_out_priv_vmxr
             | _csr_delay_io_out_priv_mxr) & readResult_1_4_0_x)) | readResult_1_4_0_pf)
    & isLd_1 | ~readResult_1_4_0_a & isLd_1;
  wire             hasPf_1 =
    (_io_requestor_1_resp_bits_excp_0_pf_ld_T_1 | stPf_1 | stUpdate_1
     | (~(~_modeCheck_T_17 & readResult_1_4_0_x) | readResult_1_4_0_pf) & isInst_1
     | ~readResult_1_4_0_a & isInst_1) & s1_valid_1 & ~af_3 & ~isFakePte_1 & ~isNonLeaf_1;
  reg              REG_1;
  reg              io_requestor_1_resp_bits_excp_0_pf_ld_REG;
  reg              io_requestor_1_resp_bits_excp_0_pf_st_REG;
  reg              io_requestor_1_resp_bits_excp_0_gpf_ld_REG;
  reg              io_requestor_1_resp_bits_excp_0_gpf_st_REG;
  reg              io_requestor_1_resp_bits_excp_0_af_ld_REG;
  reg              io_requestor_1_resp_bits_excp_0_af_st_REG;
  wire             io_requestor_1_resp_bits_excp_0_gpf_ld_0 =
    REG_1
      ? io_requestor_1_resp_bits_excp_0_gpf_ld_REG & isLd_1
      : ((~((readResult_p_hit_last_REG_1
               ? readResult_p_g_perm_1_r
               : _entries_io_r_resp_1_bits_g_perm_0_r) | _csr_delay_io_out_priv_mxr
            & readResult_1_5_0_x) | readResult_1_5_0_pf) & isLd_1 | ~readResult_1_5_0_a
         & isLd_1) & s2_valid_1 & ~af_3 & ~hasPf_1;
  wire             io_requestor_1_resp_bits_excp_0_gpf_st_0 =
    REG_1
      ? io_requestor_1_resp_bits_excp_0_gpf_st_REG & isSt_1
      : ((~(readResult_p_hit_last_REG_1
              ? readResult_p_g_perm_1_w
              : _entries_io_r_resp_1_bits_g_perm_0_w) | readResult_1_5_0_pf) & isSt_1
         | (~readResult_1_5_0_a
            | ~(readResult_p_hit_last_REG_1
                  ? readResult_p_g_perm_1_d
                  : _entries_io_r_resp_1_bits_g_perm_0_d)) & isSt_1) & s2_valid_1 & ~af_3
        & ~hasPf_1;
  assign hasGpf_1 =
    hit_read_1
    & (io_requestor_1_resp_bits_excp_0_gpf_ld_0 | io_requestor_1_resp_bits_excp_0_gpf_st_0
       | ~REG_1
       & ((~readResult_1_5_0_x | readResult_1_5_0_pf) & isInst_1 | ~readResult_1_5_0_a
          & isInst_1) & s2_valid_1 & ~af_3 & ~hasPf_1);
  wire [1:0]       req_s2xlate =
    virt_out_0 | req_out_0_hyperinst
      ? ((|_csr_delay_io_out_vsatp_mode) & (|_csr_delay_io_out_hgatp_mode)
           ? 2'h3
           : _req_s2xlate_T_16 ? 2'h2 : _GEN_0)
      : 2'h0;
  wire             ptw_just_back_noS2_hit_tag_match_1 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == req_out_0_vaddr[29:21];
  wire             ptw_just_back_noS2_hit_tag_match_2 =
    io_ptw_resp_bits_s1_entry_tag[23:15] == req_out_0_vaddr[38:30];
  wire             ptw_just_back_noS2_hit_tag_match_3 =
    io_ptw_resp_bits_s1_entry_tag[34:24] == req_out_0_vaddr[49:39];
  wire             _ptw_just_back_noS2_hit_level_match_T_3 =
    ptw_just_back_noS2_hit_tag_match_3 & ptw_just_back_noS2_hit_tag_match_2;
  wire             ptw_just_back_onlyS2_hit_tag_match_1 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == req_out_0_vaddr[29:21];
  wire             ptw_just_back_onlyS2_hit_tag_match_2 =
    io_ptw_resp_bits_s2_entry_tag[26:18] == req_out_0_vaddr[38:30];
  wire             ptw_just_back_onlyS2_hit_tag_match_3 =
    io_ptw_resp_bits_s2_entry_tag[37:27] == req_out_0_vaddr[49:39];
  wire             _ptw_just_back_onlyS2_hit_level_match_T_3 =
    ptw_just_back_onlyS2_hit_tag_match_3 & ptw_just_back_onlyS2_hit_tag_match_2;
  wire [1:0]       ptw_just_back_level =
    _GEN_4 ? io_ptw_resp_bits_s1_entry_level : io_ptw_resp_bits_s2_entry_level;
  wire             ptw_just_back_tag_match_1 =
    req_out_0_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];
  wire             ptw_just_back_tag_match_2 =
    req_out_0_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];
  wire             ptw_just_back_tag_match_3 =
    req_out_0_vaddr[49:39] == io_ptw_resp_bits_s1_entry_tag[34:24];
  wire             _ptw_just_back_level_match_T_3 =
    ptw_just_back_tag_match_3 & ptw_just_back_tag_match_2;
  reg  [1:0]       ptw_resp_bits_reg_s2xlate;
  reg  [34:0]      ptw_resp_bits_reg_s1_entry_tag;
  reg  [15:0]      ptw_resp_bits_reg_s1_entry_asid;
  reg  [13:0]      ptw_resp_bits_reg_s1_entry_vmid;
  reg              ptw_resp_bits_reg_s1_entry_n;
  reg  [1:0]       ptw_resp_bits_reg_s1_entry_level;
  reg  [2:0]       ptw_resp_bits_reg_s1_addr_low;
  reg              ptw_resp_bits_reg_s1_valididx_0;
  reg              ptw_resp_bits_reg_s1_valididx_1;
  reg              ptw_resp_bits_reg_s1_valididx_2;
  reg              ptw_resp_bits_reg_s1_valididx_3;
  reg              ptw_resp_bits_reg_s1_valididx_4;
  reg              ptw_resp_bits_reg_s1_valididx_5;
  reg              ptw_resp_bits_reg_s1_valididx_6;
  reg              ptw_resp_bits_reg_s1_valididx_7;
  reg  [37:0]      ptw_resp_bits_reg_s2_entry_tag;
  reg  [13:0]      ptw_resp_bits_reg_s2_entry_vmid;
  reg              ptw_resp_bits_reg_s2_entry_n;
  reg  [1:0]       ptw_resp_bits_reg_s2_entry_level;
  reg              ptw_already_back_last_REG;
  wire             ptw_already_back_vmid_hit =
    {2'h0, ptw_resp_bits_reg_s1_entry_vmid} == _csr_delay_io_out_hgatp_vmid;
  wire             ptw_already_back_noS2_hit_tag_match_1 =
    ptw_resp_bits_reg_s1_entry_tag[14:6] == req_out_0_vaddr[29:21];
  wire             ptw_already_back_noS2_hit_tag_match_2 =
    ptw_resp_bits_reg_s1_entry_tag[23:15] == req_out_0_vaddr[38:30];
  wire             ptw_already_back_noS2_hit_tag_match_3 =
    ptw_resp_bits_reg_s1_entry_tag[34:24] == req_out_0_vaddr[49:39];
  wire             _ptw_already_back_noS2_hit_level_match_T_3 =
    ptw_already_back_noS2_hit_tag_match_3 & ptw_already_back_noS2_hit_tag_match_2;
  wire [7:0]       _GEN_19 =
    {{ptw_resp_bits_reg_s1_valididx_7},
     {ptw_resp_bits_reg_s1_valididx_6},
     {ptw_resp_bits_reg_s1_valididx_5},
     {ptw_resp_bits_reg_s1_valididx_4},
     {ptw_resp_bits_reg_s1_valididx_3},
     {ptw_resp_bits_reg_s1_valididx_2},
     {ptw_resp_bits_reg_s1_valididx_1},
     {ptw_resp_bits_reg_s1_valididx_0}};
  wire             ptw_already_back_onlyS2_hit_tag_match_1 =
    ptw_resp_bits_reg_s2_entry_tag[17:9] == req_out_0_vaddr[29:21];
  wire             ptw_already_back_onlyS2_hit_tag_match_2 =
    ptw_resp_bits_reg_s2_entry_tag[26:18] == req_out_0_vaddr[38:30];
  wire             ptw_already_back_onlyS2_hit_tag_match_3 =
    ptw_resp_bits_reg_s2_entry_tag[37:27] == req_out_0_vaddr[49:39];
  wire             _ptw_already_back_onlyS2_hit_level_match_T_3 =
    ptw_already_back_onlyS2_hit_tag_match_3 & ptw_already_back_onlyS2_hit_tag_match_2;
  wire             _ptw_already_back_n_T = ptw_resp_bits_reg_s2xlate == 2'h1;
  wire [1:0]       ptw_already_back_level =
    _ptw_already_back_n_T
    | ptw_resp_bits_reg_s1_entry_level < ptw_resp_bits_reg_s2_entry_level
      ? ptw_resp_bits_reg_s1_entry_level
      : ptw_resp_bits_reg_s2_entry_level;
  wire             ptw_already_back_tag_match_1 =
    req_out_0_vaddr[29:21] == ptw_resp_bits_reg_s1_entry_tag[14:6];
  wire             ptw_already_back_tag_match_2 =
    req_out_0_vaddr[38:30] == ptw_resp_bits_reg_s1_entry_tag[23:15];
  wire             ptw_already_back_tag_match_3 =
    req_out_0_vaddr[49:39] == ptw_resp_bits_reg_s1_entry_tag[34:24];
  wire             _ptw_already_back_level_match_T_3 =
    ptw_already_back_tag_match_3 & ptw_already_back_tag_match_2;
  wire [1:0]       req_s2xlate_1 =
    virt_out_1 | req_out_1_hyperinst
      ? ((|_csr_delay_io_out_vsatp_mode) & (|_csr_delay_io_out_hgatp_mode)
           ? 2'h3
           : _req_s2xlate_T_16 ? 2'h2 : _GEN_0)
      : 2'h0;
  wire             ptw_just_back_noS2_hit_tag_match_1_1 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == req_out_1_vaddr[29:21];
  wire             ptw_just_back_noS2_hit_tag_match_1_2 =
    io_ptw_resp_bits_s1_entry_tag[23:15] == req_out_1_vaddr[38:30];
  wire             ptw_just_back_noS2_hit_tag_match_1_3 =
    io_ptw_resp_bits_s1_entry_tag[34:24] == req_out_1_vaddr[49:39];
  wire             _ptw_just_back_noS2_hit_level_match_T_14 =
    ptw_just_back_noS2_hit_tag_match_1_3 & ptw_just_back_noS2_hit_tag_match_1_2;
  wire             ptw_just_back_onlyS2_hit_tag_match_1_1 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == req_out_1_vaddr[29:21];
  wire             ptw_just_back_onlyS2_hit_tag_match_1_2 =
    io_ptw_resp_bits_s2_entry_tag[26:18] == req_out_1_vaddr[38:30];
  wire             ptw_just_back_onlyS2_hit_tag_match_1_3 =
    io_ptw_resp_bits_s2_entry_tag[37:27] == req_out_1_vaddr[49:39];
  wire             _ptw_just_back_onlyS2_hit_level_match_T_14 =
    ptw_just_back_onlyS2_hit_tag_match_1_3 & ptw_just_back_onlyS2_hit_tag_match_1_2;
  wire [1:0]       ptw_just_back_level_1 =
    _GEN_4 ? io_ptw_resp_bits_s1_entry_level : io_ptw_resp_bits_s2_entry_level;
  wire             ptw_just_back_tag_match_1_1 =
    req_out_1_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];
  wire             ptw_just_back_tag_match_1_2 =
    req_out_1_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];
  wire             ptw_just_back_tag_match_1_3 =
    req_out_1_vaddr[49:39] == io_ptw_resp_bits_s1_entry_tag[34:24];
  wire             _ptw_just_back_level_match_T_14 =
    ptw_just_back_tag_match_1_3 & ptw_just_back_tag_match_1_2;
  reg  [1:0]       ptw_resp_bits_reg_1_s2xlate;
  reg  [34:0]      ptw_resp_bits_reg_1_s1_entry_tag;
  reg  [15:0]      ptw_resp_bits_reg_1_s1_entry_asid;
  reg  [13:0]      ptw_resp_bits_reg_1_s1_entry_vmid;
  reg              ptw_resp_bits_reg_1_s1_entry_n;
  reg  [1:0]       ptw_resp_bits_reg_1_s1_entry_level;
  reg  [2:0]       ptw_resp_bits_reg_1_s1_addr_low;
  reg              ptw_resp_bits_reg_1_s1_valididx_0;
  reg              ptw_resp_bits_reg_1_s1_valididx_1;
  reg              ptw_resp_bits_reg_1_s1_valididx_2;
  reg              ptw_resp_bits_reg_1_s1_valididx_3;
  reg              ptw_resp_bits_reg_1_s1_valididx_4;
  reg              ptw_resp_bits_reg_1_s1_valididx_5;
  reg              ptw_resp_bits_reg_1_s1_valididx_6;
  reg              ptw_resp_bits_reg_1_s1_valididx_7;
  reg  [37:0]      ptw_resp_bits_reg_1_s2_entry_tag;
  reg  [13:0]      ptw_resp_bits_reg_1_s2_entry_vmid;
  reg              ptw_resp_bits_reg_1_s2_entry_n;
  reg  [1:0]       ptw_resp_bits_reg_1_s2_entry_level;
  reg              ptw_already_back_last_REG_1;
  wire             ptw_already_back_vmid_hit_1 =
    {2'h0, ptw_resp_bits_reg_1_s1_entry_vmid} == _csr_delay_io_out_hgatp_vmid;
  wire             ptw_already_back_noS2_hit_tag_match_1_1 =
    ptw_resp_bits_reg_1_s1_entry_tag[14:6] == req_out_1_vaddr[29:21];
  wire             ptw_already_back_noS2_hit_tag_match_1_2 =
    ptw_resp_bits_reg_1_s1_entry_tag[23:15] == req_out_1_vaddr[38:30];
  wire             ptw_already_back_noS2_hit_tag_match_1_3 =
    ptw_resp_bits_reg_1_s1_entry_tag[34:24] == req_out_1_vaddr[49:39];
  wire             _ptw_already_back_noS2_hit_level_match_T_14 =
    ptw_already_back_noS2_hit_tag_match_1_3 & ptw_already_back_noS2_hit_tag_match_1_2;
  wire [7:0]       _GEN_20 =
    {{ptw_resp_bits_reg_1_s1_valididx_7},
     {ptw_resp_bits_reg_1_s1_valididx_6},
     {ptw_resp_bits_reg_1_s1_valididx_5},
     {ptw_resp_bits_reg_1_s1_valididx_4},
     {ptw_resp_bits_reg_1_s1_valididx_3},
     {ptw_resp_bits_reg_1_s1_valididx_2},
     {ptw_resp_bits_reg_1_s1_valididx_1},
     {ptw_resp_bits_reg_1_s1_valididx_0}};
  wire             ptw_already_back_onlyS2_hit_tag_match_1_1 =
    ptw_resp_bits_reg_1_s2_entry_tag[17:9] == req_out_1_vaddr[29:21];
  wire             ptw_already_back_onlyS2_hit_tag_match_1_2 =
    ptw_resp_bits_reg_1_s2_entry_tag[26:18] == req_out_1_vaddr[38:30];
  wire             ptw_already_back_onlyS2_hit_tag_match_1_3 =
    ptw_resp_bits_reg_1_s2_entry_tag[37:27] == req_out_1_vaddr[49:39];
  wire             _ptw_already_back_onlyS2_hit_level_match_T_14 =
    ptw_already_back_onlyS2_hit_tag_match_1_3 & ptw_already_back_onlyS2_hit_tag_match_1_2;
  wire             _ptw_already_back_n_T_1 = ptw_resp_bits_reg_1_s2xlate == 2'h1;
  wire [1:0]       ptw_already_back_level_1 =
    _ptw_already_back_n_T_1
    | ptw_resp_bits_reg_1_s1_entry_level < ptw_resp_bits_reg_1_s2_entry_level
      ? ptw_resp_bits_reg_1_s1_entry_level
      : ptw_resp_bits_reg_1_s2_entry_level;
  wire             ptw_already_back_tag_match_1_1 =
    req_out_1_vaddr[29:21] == ptw_resp_bits_reg_1_s1_entry_tag[14:6];
  wire             ptw_already_back_tag_match_1_2 =
    req_out_1_vaddr[38:30] == ptw_resp_bits_reg_1_s1_entry_tag[23:15];
  wire             ptw_already_back_tag_match_1_3 =
    req_out_1_vaddr[49:39] == ptw_resp_bits_reg_1_s1_entry_tag[34:24];
  wire             _ptw_already_back_level_match_T_14 =
    ptw_already_back_tag_match_1_3 & ptw_already_back_tag_match_1_2;
  wire             readResult_onlyS2 = req_in_s2xlate_0 == 2'h2;
  wire             readResult_onlyS2_1 = req_in_s2xlate_1 == 2'h2;
  wire [1:0]       premode_0 =
    io_requestor_0_req_bits_hyperinst ? _GEN : _csr_delay_io_out_priv_dmode;
  wire [1:0]       premode_1 =
    io_requestor_1_req_bits_hyperinst ? _GEN : _csr_delay_io_out_priv_dmode;
  wire             _pres2xlateEnable_T_5 = premode_0 != 2'h3;
  wire             prevmEnable_0 =
    ~_pres2xlateEnable_T & _prevmEnable_T_7 & _pres2xlateEnable_T_5;
  wire             _pres2xlateEnable_T_11 = premode_1 != 2'h3;
  wire             prevmEnable_1 =
    ~_pres2xlateEnable_T_6 & _prevmEnable_T_7 & _pres2xlateEnable_T_11;
  wire             pres2xlateEnable_0 =
    _pres2xlateEnable_T & (_pres2xlateEnable_T_7 | Sv39x4Enable | Sv48x4Enable)
    & _pres2xlateEnable_T_5;
  wire             pres2xlateEnable_1 =
    _pres2xlateEnable_T_6 & (_pres2xlateEnable_T_7 | Sv39x4Enable | Sv48x4Enable)
    & _pres2xlateEnable_T_11;
  wire             _GEN_21 = premode_0 == 2'h1;
  wire             _GEN_22 = _csr_delay_io_out_priv_imode == 2'h0;
  wire [1:0]       pmm =
    (&premode_0)
      ? _csr_delay_io_out_pmm_mseccfg
      : ~_pres2xlateEnable_T & _GEN_21
          ? _csr_delay_io_out_pmm_menvcfg
          : _pres2xlateEnable_T & _GEN_21
              ? _csr_delay_io_out_pmm_henvcfg
              : io_requestor_0_req_bits_hyperinst & _GEN_22
                  ? _csr_delay_io_out_pmm_hstatus
                  : premode_0 == 2'h0 ? _csr_delay_io_out_pmm_senvcfg : 2'h0;
  wire             _GEN_23 = pmm == 2'h2;
  wire [63:0]      EffectiveVa_0 =
    prevmEnable_0 | pres2xlateEnable_0 & (|_csr_delay_io_out_vsatp_mode)
      ? (_GEN_23
           ? {{7{io_requestor_0_req_bits_fullva[56]}},
              io_requestor_0_req_bits_fullva[56:0]}
           : (&pmm)
               ? {{16{io_requestor_0_req_bits_fullva[47]}},
                  io_requestor_0_req_bits_fullva[47:0]}
               : io_requestor_0_req_bits_fullva)
      : _GEN_23
          ? {7'h0, io_requestor_0_req_bits_fullva[56:0]}
          : (&pmm)
              ? {16'h0, io_requestor_0_req_bits_fullva[47:0]}
              : io_requestor_0_req_bits_fullva;
  wire             pf48 = {{16{EffectiveVa_0[47]}}, EffectiveVa_0[47:0]} != EffectiveVa_0;
  wire             pf39 = {{25{EffectiveVa_0[38]}}, EffectiveVa_0[38:0]} != EffectiveVa_0;
  wire             _GEN_24 =
    io_requestor_0_req_valid & io_requestor_0_req_bits_checkfullva;
  wire             _GEN_25 = prevmEnable_0 | pres2xlateEnable_0;
  wire             _GEN_26 = req_in_s2xlate_0 == 2'h2;
  wire             pregpf_0 =
    _GEN_24 & _GEN_25 & _GEN_26
    & (Sv48x4Enable
         ? (|(EffectiveVa_0[63:50]))
         : Sv39x4Enable & (|(EffectiveVa_0[63:41])));
  wire             prepf_0 =
    _GEN_24 & _GEN_25 & ~_GEN_26
    & (req_in_s2xlate_0 == 2'h1 | (&req_in_s2xlate_0)
         ? (Sv48vsEnable ? pf48 : Sv39vsEnable & pf39)
         : Sv48Enable ? pf48 : Sv39Enable & pf39);
  wire             preaf_0 = _GEN_24 & ~_GEN_25 & (|(EffectiveVa_0[63:48]));
  wire             _GEN_27 = premode_1 == 2'h1;
  wire [1:0]       pmm_1 =
    (&premode_1)
      ? _csr_delay_io_out_pmm_mseccfg
      : ~_pres2xlateEnable_T_6 & _GEN_27
          ? _csr_delay_io_out_pmm_menvcfg
          : _pres2xlateEnable_T_6 & _GEN_27
              ? _csr_delay_io_out_pmm_henvcfg
              : io_requestor_1_req_bits_hyperinst & _GEN_22
                  ? _csr_delay_io_out_pmm_hstatus
                  : premode_1 == 2'h0 ? _csr_delay_io_out_pmm_senvcfg : 2'h0;
  wire             _GEN_28 = pmm_1 == 2'h2;
  wire [63:0]      EffectiveVa_1 =
    prevmEnable_1 | pres2xlateEnable_1 & (|_csr_delay_io_out_vsatp_mode)
      ? (_GEN_28
           ? {{7{io_requestor_1_req_bits_fullva[56]}},
              io_requestor_1_req_bits_fullva[56:0]}
           : (&pmm_1)
               ? {{16{io_requestor_1_req_bits_fullva[47]}},
                  io_requestor_1_req_bits_fullva[47:0]}
               : io_requestor_1_req_bits_fullva)
      : _GEN_28
          ? {7'h0, io_requestor_1_req_bits_fullva[56:0]}
          : (&pmm_1)
              ? {16'h0, io_requestor_1_req_bits_fullva[47:0]}
              : io_requestor_1_req_bits_fullva;
  wire             pf48_1 =
    {{16{EffectiveVa_1[47]}}, EffectiveVa_1[47:0]} != EffectiveVa_1;
  wire             pf39_1 =
    {{25{EffectiveVa_1[38]}}, EffectiveVa_1[38:0]} != EffectiveVa_1;
  wire             _GEN_29 =
    io_requestor_1_req_valid & io_requestor_1_req_bits_checkfullva;
  wire             _GEN_30 = prevmEnable_1 | pres2xlateEnable_1;
  wire             _GEN_31 = req_in_s2xlate_1 == 2'h2;
  wire             pregpf_1 =
    _GEN_29 & _GEN_30 & _GEN_31
    & (Sv48x4Enable
         ? (|(EffectiveVa_1[63:50]))
         : Sv39x4Enable & (|(EffectiveVa_1[63:41])));
  wire             prepf_1 =
    _GEN_29 & _GEN_30 & ~_GEN_31
    & (req_in_s2xlate_1 == 2'h1 | (&req_in_s2xlate_1)
         ? (Sv48vsEnable ? pf48_1 : Sv39vsEnable & pf39_1)
         : Sv48Enable ? pf48_1 : Sv39Enable & pf39_1);
  wire             preaf_1 = _GEN_29 & ~_GEN_30 & (|(EffectiveVa_1[63:48]));
  wire [7:0][2:0]  _GEN_32 =
    {{io_ptw_resp_bits_s1_ppn_low_7},
     {io_ptw_resp_bits_s1_ppn_low_6},
     {io_ptw_resp_bits_s1_ppn_low_5},
     {io_ptw_resp_bits_s1_ppn_low_4},
     {io_ptw_resp_bits_s1_ppn_low_3},
     {io_ptw_resp_bits_s1_ppn_low_2},
     {io_ptw_resp_bits_s1_ppn_low_1},
     {io_ptw_resp_bits_s1_ppn_low_0}};
  wire [43:0]      _GEN_33 = {6'h0, io_ptw_resp_bits_s2_entry_tag};
  wire [2:0]       _GEN_34 = _GEN_32[need_gpa_vpn[2:0]];
  wire [3:0][43:0] _GEN_35 =
    {{{io_ptw_resp_bits_s1_entry_ppn[40:24], need_gpa_vpn[26:0]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:15], need_gpa_vpn[17:0]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:6], need_gpa_vpn[8:0]}},
     {io_ptw_resp_bits_s1_entry_n
        ? {io_ptw_resp_bits_s1_entry_ppn[40:1], need_gpa_vpn[3:0]}
        : {io_ptw_resp_bits_s1_entry_ppn, _GEN_34}}};
  wire [2:0]       _GEN_36 = _GEN_32[need_gpa_vpn[2:0]];
  wire [3:0][43:0] _GEN_37 =
    {{{io_ptw_resp_bits_s1_entry_ppn[40:24], need_gpa_vpn[26:0]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:15], need_gpa_vpn[17:0]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:6], need_gpa_vpn[8:0]}},
     {io_ptw_resp_bits_s1_entry_n
        ? {io_ptw_resp_bits_s1_entry_ppn[40:1], need_gpa_vpn[3:0]}
        : {io_ptw_resp_bits_s1_entry_ppn, _GEN_36}}};
  wire [2:0]       _GEN_38 = _GEN_32[io_requestor_0_req_bits_vaddr[14:12]];
  wire [3:0][43:0] _GEN_39 =
    {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_0_req_bits_vaddr[38:12]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_0_req_bits_vaddr[29:12]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_0_req_bits_vaddr[20:12]}},
     {io_ptw_resp_bits_s1_entry_n
        ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_0_req_bits_vaddr[15:12]}
        : {io_ptw_resp_bits_s1_entry_ppn, _GEN_38}}};
  wire [26:0]      readResult_gvpn =
    readResult_onlyS2
      ? io_requestor_0_req_bits_vaddr[38:12]
      : _GEN_39[io_ptw_resp_bits_s1_entry_level][26:0];
  wire [2:0]       _GEN_40 = _GEN_32[io_requestor_1_req_bits_vaddr[14:12]];
  wire [3:0][43:0] _GEN_41 =
    {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_1_req_bits_vaddr[38:12]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_1_req_bits_vaddr[29:12]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_1_req_bits_vaddr[20:12]}},
     {io_ptw_resp_bits_s1_entry_n
        ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_1_req_bits_vaddr[15:12]}
        : {io_ptw_resp_bits_s1_entry_ppn, _GEN_40}}};
  wire [26:0]      readResult_gvpn_2 =
    readResult_onlyS2_1
      ? io_requestor_1_req_bits_vaddr[38:12]
      : _GEN_41[io_ptw_resp_bits_s1_entry_level][26:0];
  wire [3:0][37:0] _GEN_42 =
    {{{io_ptw_resp_bits_s2_entry_ppn[37:27], readResult_gvpn}},
     {{io_ptw_resp_bits_s2_entry_ppn[37:18], readResult_gvpn[17:0]}},
     {{io_ptw_resp_bits_s2_entry_ppn[37:9], readResult_gvpn[8:0]}},
     {io_ptw_resp_bits_s2_entry_n
        ? {io_ptw_resp_bits_s2_entry_ppn[37:4], readResult_gvpn[3:0]}
        : io_ptw_resp_bits_s2_entry_ppn}};
  wire [3:0][43:0] _GEN_43 =
    {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_0_req_bits_vaddr[38:12]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_0_req_bits_vaddr[29:12]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_0_req_bits_vaddr[20:12]}},
     {io_ptw_resp_bits_s1_entry_n
        ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_0_req_bits_vaddr[15:12]}
        : {io_ptw_resp_bits_s1_entry_ppn, _GEN_38}}};
  wire [3:0][37:0] _GEN_44 =
    {{{io_ptw_resp_bits_s2_entry_ppn[37:27], readResult_gvpn_2}},
     {{io_ptw_resp_bits_s2_entry_ppn[37:18], readResult_gvpn_2[17:0]}},
     {{io_ptw_resp_bits_s2_entry_ppn[37:9], readResult_gvpn_2[8:0]}},
     {io_ptw_resp_bits_s2_entry_n
        ? {io_ptw_resp_bits_s2_entry_ppn[37:4], readResult_gvpn_2[3:0]}
        : io_ptw_resp_bits_s2_entry_ppn}};
  wire [3:0][43:0] _GEN_45 =
    {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_1_req_bits_vaddr[38:12]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_1_req_bits_vaddr[29:12]}},
     {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_1_req_bits_vaddr[20:12]}},
     {io_ptw_resp_bits_s1_entry_n
        ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_1_req_bits_vaddr[15:12]}
        : {io_ptw_resp_bits_s1_entry_ppn, _GEN_40}}};
  always @(posedge clock) begin
    if (io_requestor_0_req_valid) begin
      req_out_0_vaddr <= io_requestor_0_req_bits_vaddr;
      req_out_0_fullva <= EffectiveVa_0;
      req_out_0_cmd <= io_requestor_0_req_bits_cmd;
      req_out_0_hyperinst <= io_requestor_0_req_bits_hyperinst;
      req_out_0_debug_robIdx_flag <= io_requestor_0_req_bits_debug_robIdx_flag;
      req_out_0_debug_robIdx_value <= io_requestor_0_req_bits_debug_robIdx_value;
      virt_out_0 <= _csr_delay_io_out_priv_virt;
      io_requestor_0_resp_bits_fullva_r <= EffectiveVa_0;
    end
    if (io_requestor_1_req_valid) begin
      req_out_1_vaddr <= io_requestor_1_req_bits_vaddr;
      req_out_1_fullva <= EffectiveVa_1;
      req_out_1_cmd <= io_requestor_1_req_bits_cmd;
      req_out_1_hyperinst <= io_requestor_1_req_bits_hyperinst;
      req_out_1_debug_robIdx_flag <= io_requestor_1_req_bits_debug_robIdx_flag;
      req_out_1_debug_robIdx_value <= io_requestor_1_req_bits_debug_robIdx_value;
      virt_out_1 <= _csr_delay_io_out_priv_virt;
      io_requestor_1_resp_bits_fullva_r <= EffectiveVa_1;
    end
    if (_readResult_T_40 | ~_readResult_T_60) begin
      if (_readResult_T_5 | ~_readResult_T_25) begin
      end
      else begin
        need_gpa_robidx_flag <= req_out_0_debug_robIdx_flag;
        need_gpa_robidx_value <= req_out_0_debug_robIdx_value;
      end
    end
    else begin
      need_gpa_robidx_flag <= req_out_1_debug_robIdx_flag;
      need_gpa_robidx_value <= req_out_1_debug_robIdx_value;
    end
    if (_readResult_T_40)
      need_gpa_vpn <= 38'h0;
    else if (_readResult_T_60)
      need_gpa_vpn <= req_out_1_vaddr[49:12];
    else if (_readResult_T_5)
      need_gpa_vpn <= 38'h0;
    else if (_readResult_T_25)
      need_gpa_vpn <= req_out_0_vaddr[49:12];
    if (_GEN_15) begin
      if (_GEN_10) begin
      end
      else
        resp_gpa_gvpn <=
          _ptw_just_back_T_13
            ? _GEN_33
            : ~(_readResult_resp_s1_isLeaf_T_3 | io_ptw_resp_bits_s1_entry_perm_w)
              & io_ptw_resp_bits_s1_entry_v & ~io_ptw_resp_bits_s1_pf
              & ~io_ptw_resp_bits_s1_af
                ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_34}
                : _GEN_35[io_ptw_resp_bits_s1_entry_level];
    end
    else
      resp_gpa_gvpn <=
        _ptw_just_back_T_13
          ? _GEN_33
          : ~(_readResult_resp_s1_isLeaf_T_3 | io_ptw_resp_bits_s1_entry_perm_w)
            & io_ptw_resp_bits_s1_entry_v & ~io_ptw_resp_bits_s1_pf
            & ~io_ptw_resp_bits_s1_af
              ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_36}
              : _GEN_37[io_ptw_resp_bits_s1_entry_level];
    if (io_ptw_resp_valid) begin
      readResult_p_ppn <=
        readResult_onlyS2 | (&req_in_s2xlate_0)
          ? _GEN_42[io_ptw_resp_bits_s2_entry_level][35:0]
          : _GEN_39[io_ptw_resp_bits_s1_entry_level][35:0];
      readResult_p_pbmt <= io_ptw_resp_bits_s1_entry_pbmt;
      readResult_p_perm_pf <= io_ptw_resp_bits_s1_pf;
      readResult_p_perm_af <= io_ptw_resp_bits_s1_af;
      readResult_p_perm_v <= io_ptw_resp_bits_s1_entry_v;
      readResult_p_perm_d <= io_ptw_resp_bits_s1_entry_perm_d;
      readResult_p_perm_a <= io_ptw_resp_bits_s1_entry_perm_a;
      readResult_p_perm_u <= io_ptw_resp_bits_s1_entry_perm_u;
      readResult_p_perm_x <= io_ptw_resp_bits_s1_entry_perm_x;
      readResult_p_perm_w <= io_ptw_resp_bits_s1_entry_perm_w;
      readResult_p_perm_r <= io_ptw_resp_bits_s1_entry_perm_r;
      readResult_p_gvpn <=
        readResult_onlyS2
          ? _GEN_33
          : ~(_readResult_resp_s1_isLeaf_T_3 | io_ptw_resp_bits_s1_entry_perm_w)
            & io_ptw_resp_bits_s1_entry_v & ~io_ptw_resp_bits_s1_pf
            & ~io_ptw_resp_bits_s1_af
              ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_38}
              : _GEN_43[io_ptw_resp_bits_s1_entry_level];
      readResult_p_g_pbmt <= io_ptw_resp_bits_s2_entry_pbmt;
      readResult_p_g_perm_pf <= io_ptw_resp_bits_s2_gpf;
      readResult_p_g_perm_af <= io_ptw_resp_bits_s2_gaf;
      readResult_p_g_perm_d <= io_ptw_resp_bits_s2_entry_perm_d;
      readResult_p_g_perm_a <= io_ptw_resp_bits_s2_entry_perm_a;
      readResult_p_g_perm_x <= io_ptw_resp_bits_s2_entry_perm_x;
      readResult_p_g_perm_w <= io_ptw_resp_bits_s2_entry_perm_w;
      readResult_p_g_perm_r <= io_ptw_resp_bits_s2_entry_perm_r;
      readResult_p_s2xlate <= io_ptw_resp_bits_s2xlate;
      readResult_p_s1_level <= io_ptw_resp_bits_s1_entry_level;
      readResult_p_s1_isLeaf <=
        (_readResult_resp_s1_isLeaf_T_3 | io_ptw_resp_bits_s1_entry_perm_w)
        & io_ptw_resp_bits_s1_entry_v;
      readResult_p_s1_isFakePte <=
        ~io_ptw_resp_bits_s1_pf & ~io_ptw_resp_bits_s1_entry_v & ~io_ptw_resp_bits_s1_af;
      readResult_p_ppn_1 <=
        readResult_onlyS2_1 | (&req_in_s2xlate_1)
          ? _GEN_44[io_ptw_resp_bits_s2_entry_level][35:0]
          : _GEN_41[io_ptw_resp_bits_s1_entry_level][35:0];
      readResult_p_pbmt_1 <= io_ptw_resp_bits_s1_entry_pbmt;
      readResult_p_perm_1_pf <= io_ptw_resp_bits_s1_pf;
      readResult_p_perm_1_af <= io_ptw_resp_bits_s1_af;
      readResult_p_perm_1_v <= io_ptw_resp_bits_s1_entry_v;
      readResult_p_perm_1_d <= io_ptw_resp_bits_s1_entry_perm_d;
      readResult_p_perm_1_a <= io_ptw_resp_bits_s1_entry_perm_a;
      readResult_p_perm_1_u <= io_ptw_resp_bits_s1_entry_perm_u;
      readResult_p_perm_1_x <= io_ptw_resp_bits_s1_entry_perm_x;
      readResult_p_perm_1_w <= io_ptw_resp_bits_s1_entry_perm_w;
      readResult_p_perm_1_r <= io_ptw_resp_bits_s1_entry_perm_r;
      readResult_p_gvpn_1 <=
        readResult_onlyS2_1
          ? _GEN_33
          : ~(_readResult_resp_s1_isLeaf_T_3 | io_ptw_resp_bits_s1_entry_perm_w)
            & io_ptw_resp_bits_s1_entry_v & ~io_ptw_resp_bits_s1_pf
            & ~io_ptw_resp_bits_s1_af
              ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_40}
              : _GEN_45[io_ptw_resp_bits_s1_entry_level];
      readResult_p_g_pbmt_1 <= io_ptw_resp_bits_s2_entry_pbmt;
      readResult_p_g_perm_1_pf <= io_ptw_resp_bits_s2_gpf;
      readResult_p_g_perm_1_af <= io_ptw_resp_bits_s2_gaf;
      readResult_p_g_perm_1_d <= io_ptw_resp_bits_s2_entry_perm_d;
      readResult_p_g_perm_1_a <= io_ptw_resp_bits_s2_entry_perm_a;
      readResult_p_g_perm_1_x <= io_ptw_resp_bits_s2_entry_perm_x;
      readResult_p_g_perm_1_w <= io_ptw_resp_bits_s2_entry_perm_w;
      readResult_p_g_perm_1_r <= io_ptw_resp_bits_s2_entry_perm_r;
      readResult_p_s2xlate_1 <= io_ptw_resp_bits_s2xlate;
      readResult_p_s1_level_1 <= io_ptw_resp_bits_s1_entry_level;
      readResult_p_s1_isLeaf_1 <=
        (_readResult_resp_s1_isLeaf_T_3 | io_ptw_resp_bits_s1_entry_perm_w)
        & io_ptw_resp_bits_s1_entry_v;
      readResult_p_s1_isFakePte_1 <=
        ~io_ptw_resp_bits_s1_pf & ~io_ptw_resp_bits_s1_entry_v & ~io_ptw_resp_bits_s1_af;
      ptw_resp_bits_reg_s2xlate <= io_ptw_resp_bits_s2xlate;
      ptw_resp_bits_reg_s1_entry_tag <= io_ptw_resp_bits_s1_entry_tag;
      ptw_resp_bits_reg_s1_entry_asid <= io_ptw_resp_bits_s1_entry_asid;
      ptw_resp_bits_reg_s1_entry_vmid <= io_ptw_resp_bits_s1_entry_vmid;
      ptw_resp_bits_reg_s1_entry_n <= io_ptw_resp_bits_s1_entry_n;
      ptw_resp_bits_reg_s1_entry_level <= io_ptw_resp_bits_s1_entry_level;
      ptw_resp_bits_reg_s1_addr_low <= io_ptw_resp_bits_s1_addr_low;
      ptw_resp_bits_reg_s1_valididx_0 <= io_ptw_resp_bits_s1_valididx_0;
      ptw_resp_bits_reg_s1_valididx_1 <= io_ptw_resp_bits_s1_valididx_1;
      ptw_resp_bits_reg_s1_valididx_2 <= io_ptw_resp_bits_s1_valididx_2;
      ptw_resp_bits_reg_s1_valididx_3 <= io_ptw_resp_bits_s1_valididx_3;
      ptw_resp_bits_reg_s1_valididx_4 <= io_ptw_resp_bits_s1_valididx_4;
      ptw_resp_bits_reg_s1_valididx_5 <= io_ptw_resp_bits_s1_valididx_5;
      ptw_resp_bits_reg_s1_valididx_6 <= io_ptw_resp_bits_s1_valididx_6;
      ptw_resp_bits_reg_s1_valididx_7 <= io_ptw_resp_bits_s1_valididx_7;
      ptw_resp_bits_reg_s2_entry_tag <= io_ptw_resp_bits_s2_entry_tag;
      ptw_resp_bits_reg_s2_entry_vmid <= io_ptw_resp_bits_s2_entry_vmid;
      ptw_resp_bits_reg_s2_entry_n <= io_ptw_resp_bits_s2_entry_n;
      ptw_resp_bits_reg_s2_entry_level <= io_ptw_resp_bits_s2_entry_level;
      ptw_resp_bits_reg_1_s2xlate <= io_ptw_resp_bits_s2xlate;
      ptw_resp_bits_reg_1_s1_entry_tag <= io_ptw_resp_bits_s1_entry_tag;
      ptw_resp_bits_reg_1_s1_entry_asid <= io_ptw_resp_bits_s1_entry_asid;
      ptw_resp_bits_reg_1_s1_entry_vmid <= io_ptw_resp_bits_s1_entry_vmid;
      ptw_resp_bits_reg_1_s1_entry_n <= io_ptw_resp_bits_s1_entry_n;
      ptw_resp_bits_reg_1_s1_entry_level <= io_ptw_resp_bits_s1_entry_level;
      ptw_resp_bits_reg_1_s1_addr_low <= io_ptw_resp_bits_s1_addr_low;
      ptw_resp_bits_reg_1_s1_valididx_0 <= io_ptw_resp_bits_s1_valididx_0;
      ptw_resp_bits_reg_1_s1_valididx_1 <= io_ptw_resp_bits_s1_valididx_1;
      ptw_resp_bits_reg_1_s1_valididx_2 <= io_ptw_resp_bits_s1_valididx_2;
      ptw_resp_bits_reg_1_s1_valididx_3 <= io_ptw_resp_bits_s1_valididx_3;
      ptw_resp_bits_reg_1_s1_valididx_4 <= io_ptw_resp_bits_s1_valididx_4;
      ptw_resp_bits_reg_1_s1_valididx_5 <= io_ptw_resp_bits_s1_valididx_5;
      ptw_resp_bits_reg_1_s1_valididx_6 <= io_ptw_resp_bits_s1_valididx_6;
      ptw_resp_bits_reg_1_s1_valididx_7 <= io_ptw_resp_bits_s1_valididx_7;
      ptw_resp_bits_reg_1_s2_entry_tag <= io_ptw_resp_bits_s2_entry_tag;
      ptw_resp_bits_reg_1_s2_entry_vmid <= io_ptw_resp_bits_s2_entry_vmid;
      ptw_resp_bits_reg_1_s2_entry_n <= io_ptw_resp_bits_s2_entry_n;
      ptw_resp_bits_reg_1_s2_entry_level <= io_ptw_resp_bits_s2_entry_level;
    end
    readResult_lastCycleRedirect_REG_valid <= io_redirect_valid;
    readResult_lastCycleRedirect_REG_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    readResult_lastCycleRedirect_REG_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    readResult_lastCycleRedirect_REG_bits_level <= io_redirect_bits_level;
    readResult_lastCycleRedirect_REG_1_valid <= io_redirect_valid;
    readResult_lastCycleRedirect_REG_1_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    readResult_lastCycleRedirect_REG_1_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    readResult_lastCycleRedirect_REG_1_bits_level <= io_redirect_bits_level;
    REG <= prepf_0 | pregpf_0 | preaf_0;
    io_requestor_0_resp_bits_excp_0_pf_ld_REG <= prepf_0;
    io_requestor_0_resp_bits_excp_0_pf_st_REG <= prepf_0;
    io_requestor_0_resp_bits_excp_0_gpf_ld_REG <= pregpf_0;
    io_requestor_0_resp_bits_excp_0_gpf_st_REG <= pregpf_0;
    io_requestor_0_resp_bits_excp_0_af_ld_REG <= preaf_0;
    io_requestor_0_resp_bits_excp_0_af_st_REG <= preaf_0;
    REG_1 <= prepf_1 | pregpf_1 | preaf_1;
    io_requestor_1_resp_bits_excp_0_pf_ld_REG <= prepf_1;
    io_requestor_1_resp_bits_excp_0_pf_st_REG <= prepf_1;
    io_requestor_1_resp_bits_excp_0_gpf_ld_REG <= pregpf_1;
    io_requestor_1_resp_bits_excp_0_gpf_st_REG <= pregpf_1;
    io_requestor_1_resp_bits_excp_0_af_ld_REG <= preaf_1;
    io_requestor_1_resp_bits_excp_0_af_st_REG <= preaf_1;
  end // always @(posedge)
  wire             readResult_resp_hit_noS2_hit_tag_match_1 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == io_requestor_0_req_bits_vaddr[29:21];
  wire             readResult_resp_hit_noS2_hit_tag_match_2 =
    io_ptw_resp_bits_s1_entry_tag[23:15] == io_requestor_0_req_bits_vaddr[38:30];
  wire             readResult_resp_hit_noS2_hit_tag_match_3 =
    io_ptw_resp_bits_s1_entry_tag[34:24] == io_requestor_0_req_bits_vaddr[49:39];
  wire             _readResult_resp_hit_noS2_hit_level_match_T_3 =
    readResult_resp_hit_noS2_hit_tag_match_3 & readResult_resp_hit_noS2_hit_tag_match_2;
  wire             readResult_resp_hit_onlyS2_hit_tag_match_1 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == io_requestor_0_req_bits_vaddr[29:21];
  wire             readResult_resp_hit_onlyS2_hit_tag_match_2 =
    io_ptw_resp_bits_s2_entry_tag[26:18] == io_requestor_0_req_bits_vaddr[38:30];
  wire             readResult_resp_hit_onlyS2_hit_tag_match_3 =
    io_ptw_resp_bits_s2_entry_tag[37:27] == io_requestor_0_req_bits_vaddr[49:39];
  wire             _readResult_resp_hit_onlyS2_hit_level_match_T_3 =
    readResult_resp_hit_onlyS2_hit_tag_match_3
    & readResult_resp_hit_onlyS2_hit_tag_match_2;
  wire [1:0]       readResult_resp_hit_level =
    _GEN_4 ? io_ptw_resp_bits_s1_entry_level : io_ptw_resp_bits_s2_entry_level;
  wire             readResult_resp_hit_tag_match_1 =
    io_requestor_0_req_bits_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];
  wire             readResult_resp_hit_tag_match_2 =
    io_requestor_0_req_bits_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];
  wire             readResult_resp_hit_tag_match_3 =
    io_requestor_0_req_bits_vaddr[49:39] == io_ptw_resp_bits_s1_entry_tag[34:24];
  wire             _readResult_resp_hit_level_match_T_3 =
    readResult_resp_hit_tag_match_3 & readResult_resp_hit_tag_match_2;
  wire             readResult_resp_hit_noS2_hit_tag_match_1_1 =
    io_ptw_resp_bits_s1_entry_tag[14:6] == io_requestor_1_req_bits_vaddr[29:21];
  wire             readResult_resp_hit_noS2_hit_tag_match_1_2 =
    io_ptw_resp_bits_s1_entry_tag[23:15] == io_requestor_1_req_bits_vaddr[38:30];
  wire             readResult_resp_hit_noS2_hit_tag_match_1_3 =
    io_ptw_resp_bits_s1_entry_tag[34:24] == io_requestor_1_req_bits_vaddr[49:39];
  wire             _readResult_resp_hit_noS2_hit_level_match_T_14 =
    readResult_resp_hit_noS2_hit_tag_match_1_3
    & readResult_resp_hit_noS2_hit_tag_match_1_2;
  wire             readResult_resp_hit_onlyS2_hit_tag_match_1_1 =
    io_ptw_resp_bits_s2_entry_tag[17:9] == io_requestor_1_req_bits_vaddr[29:21];
  wire             readResult_resp_hit_onlyS2_hit_tag_match_1_2 =
    io_ptw_resp_bits_s2_entry_tag[26:18] == io_requestor_1_req_bits_vaddr[38:30];
  wire             readResult_resp_hit_onlyS2_hit_tag_match_1_3 =
    io_ptw_resp_bits_s2_entry_tag[37:27] == io_requestor_1_req_bits_vaddr[49:39];
  wire             _readResult_resp_hit_onlyS2_hit_level_match_T_14 =
    readResult_resp_hit_onlyS2_hit_tag_match_1_3
    & readResult_resp_hit_onlyS2_hit_tag_match_1_2;
  wire [1:0]       readResult_resp_hit_level_1 =
    _GEN_4 ? io_ptw_resp_bits_s1_entry_level : io_ptw_resp_bits_s2_entry_level;
  wire             readResult_resp_hit_tag_match_1_1 =
    io_requestor_1_req_bits_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];
  wire             readResult_resp_hit_tag_match_1_2 =
    io_requestor_1_req_bits_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];
  wire             readResult_resp_hit_tag_match_1_3 =
    io_requestor_1_req_bits_vaddr[49:39] == io_ptw_resp_bits_s1_entry_tag[34:24];
  wire             _readResult_resp_hit_level_match_T_14 =
    readResult_resp_hit_tag_match_1_3 & readResult_resp_hit_tag_match_1_2;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      req_out_v_0 <= 1'h0;
      req_out_v_1 <= 1'h0;
      need_gpa <= 1'h0;
      resp_gpa_refill <= 1'h0;
      resp_s1_level <= 2'h0;
      resp_s1_isLeaf <= 1'h0;
      resp_s1_isFakePte <= 1'h0;
      readResult_p_hit_last_REG <= 1'h0;
      readResult_p_hit_last_REG_1 <= 1'h0;
      ptw_already_back_last_REG <= 1'h0;
      ptw_already_back_last_REG_1 <= 1'h0;
    end
    else begin
      req_out_v_0 <= io_requestor_0_req_valid;
      req_out_v_1 <= io_requestor_1_req_valid;
      need_gpa <=
        ~(req_out_v_1 & hasGpf_1 & resp_gpa_refill & readResult_need_gpa_vpn_hit_1
          | _readResult_T_40)
        & (_readResult_T_60
           | ~(req_out_v_0 & hasGpf_0 & resp_gpa_refill & readResult_need_gpa_vpn_hit
               | _readResult_T_5) & (_readResult_T_25 | need_gpa));
      resp_gpa_refill <=
        ~_GEN_14 & (_readResult_T_66 | ~_GEN_9 & (_readResult_T_31 | resp_gpa_refill));
      if (_GEN_14) begin
        if (_GEN_10) begin
        end
        else
          resp_s1_level <= io_ptw_resp_bits_s1_entry_level;
      end
      else if (_readResult_T_66 | ~_GEN_10)
        resp_s1_level <= io_ptw_resp_bits_s1_entry_level;
      if (_GEN_15) begin
        if (_GEN_10) begin
        end
        else begin
          resp_s1_isLeaf <=
            (_readResult_resp_s1_isLeaf_T_3 | io_ptw_resp_bits_s1_entry_perm_w)
            & io_ptw_resp_bits_s1_entry_v;
          resp_s1_isFakePte <=
            ~io_ptw_resp_bits_s1_pf & ~io_ptw_resp_bits_s1_entry_v
            & ~io_ptw_resp_bits_s1_af;
        end
      end
      else begin
        resp_s1_isLeaf <=
          (_readResult_resp_s1_isLeaf_T_3 | io_ptw_resp_bits_s1_entry_perm_w)
          & io_ptw_resp_bits_s1_entry_v;
        resp_s1_isFakePte <=
          ~io_ptw_resp_bits_s1_pf & ~io_ptw_resp_bits_s1_entry_v
          & ~io_ptw_resp_bits_s1_af;
      end
      readResult_p_hit_last_REG <=
        ((|io_ptw_resp_bits_s2xlate)
           ? (_ptw_just_back_T_13
                ? ptw_just_back_onlyS2_hit_vmid_hit
                  & (_ptw_just_back_onlyS2_hit_level_match_T_21
                       ? _readResult_resp_hit_onlyS2_hit_level_match_T_3
                         & readResult_resp_hit_onlyS2_hit_tag_match_1
                         & (io_ptw_resp_bits_s2_entry_n
                              ? io_ptw_resp_bits_s2_entry_tag[8:4] == io_requestor_0_req_bits_vaddr[20:16]
                              : io_ptw_resp_bits_s2_entry_tag[8:0] == io_requestor_0_req_bits_vaddr[20:12])
                       : _ptw_just_back_onlyS2_hit_level_match_T_19
                           ? _readResult_resp_hit_onlyS2_hit_level_match_T_3
                             & readResult_resp_hit_onlyS2_hit_tag_match_1
                           : (_GEN_3 | readResult_resp_hit_onlyS2_hit_tag_match_2)
                             & readResult_resp_hit_onlyS2_hit_tag_match_3)
                : (readResult_resp_hit_level == 2'h0
                     ? _readResult_resp_hit_level_match_T_3
                       & readResult_resp_hit_tag_match_1
                       & ((_ptw_just_back_n_T_1
                             ? io_ptw_resp_bits_s1_entry_n
                             : io_ptw_resp_bits_s1_entry_n
                               & (|io_ptw_resp_bits_s2_entry_level)
                               | io_ptw_resp_bits_s2_entry_n
                               & (|io_ptw_resp_bits_s1_entry_level)
                               | io_ptw_resp_bits_s1_entry_n
                               & io_ptw_resp_bits_s2_entry_n)
                            ? io_requestor_0_req_bits_vaddr[20:16] == io_ptw_resp_bits_s1_entry_tag[5:1]
                            : io_requestor_0_req_bits_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],
                                                                       io_ptw_resp_bits_s1_addr_low})
                     : readResult_resp_hit_level == 2'h1
                         ? _readResult_resp_hit_level_match_T_3
                           & readResult_resp_hit_tag_match_1
                         : (readResult_resp_hit_level != 2'h2
                            | readResult_resp_hit_tag_match_2)
                           & readResult_resp_hit_tag_match_3) & ptw_just_back_vmid_hit
                  & ptw_just_back_vasid_hit)
           : io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)
                                                  ? _csr_delay_io_out_vsatp_asid
                                                  : _csr_delay_io_out_satp_asid)
             & (~(|io_ptw_resp_bits_s2xlate) | ptw_just_back_vmid_hit)
             & (_ptw_just_back_noS2_hit_level_match_T_21
                  ? _readResult_resp_hit_noS2_hit_level_match_T_3
                    & readResult_resp_hit_noS2_hit_tag_match_1
                    & (io_ptw_resp_bits_s1_entry_n
                         ? io_ptw_resp_bits_s1_entry_tag[5:1] == io_requestor_0_req_bits_vaddr[20:16]
                         : io_ptw_resp_bits_s1_entry_tag[5:0] == io_requestor_0_req_bits_vaddr[20:15])
                  : _ptw_just_back_noS2_hit_level_match_T_19
                      ? _readResult_resp_hit_noS2_hit_level_match_T_3
                        & readResult_resp_hit_noS2_hit_tag_match_1
                      : (_GEN_1 | readResult_resp_hit_noS2_hit_tag_match_2)
                        & readResult_resp_hit_noS2_hit_tag_match_3)
             & _GEN_2[io_requestor_0_req_bits_vaddr[14:12]]) & io_ptw_resp_valid
        & req_in_s2xlate_0 == io_ptw_resp_bits_s2xlate;
      readResult_p_hit_last_REG_1 <=
        ((|io_ptw_resp_bits_s2xlate)
           ? (_ptw_just_back_T_13
                ? ptw_just_back_onlyS2_hit_vmid_hit
                  & (_ptw_just_back_onlyS2_hit_level_match_T_21
                       ? _readResult_resp_hit_onlyS2_hit_level_match_T_14
                         & readResult_resp_hit_onlyS2_hit_tag_match_1_1
                         & (io_ptw_resp_bits_s2_entry_n
                              ? io_ptw_resp_bits_s2_entry_tag[8:4] == io_requestor_1_req_bits_vaddr[20:16]
                              : io_ptw_resp_bits_s2_entry_tag[8:0] == io_requestor_1_req_bits_vaddr[20:12])
                       : _ptw_just_back_onlyS2_hit_level_match_T_19
                           ? _readResult_resp_hit_onlyS2_hit_level_match_T_14
                             & readResult_resp_hit_onlyS2_hit_tag_match_1_1
                           : (_GEN_3 | readResult_resp_hit_onlyS2_hit_tag_match_1_2)
                             & readResult_resp_hit_onlyS2_hit_tag_match_1_3)
                : (readResult_resp_hit_level_1 == 2'h0
                     ? _readResult_resp_hit_level_match_T_14
                       & readResult_resp_hit_tag_match_1_1
                       & ((_ptw_just_back_n_T_1
                             ? io_ptw_resp_bits_s1_entry_n
                             : io_ptw_resp_bits_s1_entry_n
                               & (|io_ptw_resp_bits_s2_entry_level)
                               | io_ptw_resp_bits_s2_entry_n
                               & (|io_ptw_resp_bits_s1_entry_level)
                               | io_ptw_resp_bits_s1_entry_n
                               & io_ptw_resp_bits_s2_entry_n)
                            ? io_requestor_1_req_bits_vaddr[20:16] == io_ptw_resp_bits_s1_entry_tag[5:1]
                            : io_requestor_1_req_bits_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],
                                                                       io_ptw_resp_bits_s1_addr_low})
                     : readResult_resp_hit_level_1 == 2'h1
                         ? _readResult_resp_hit_level_match_T_14
                           & readResult_resp_hit_tag_match_1_1
                         : (readResult_resp_hit_level_1 != 2'h2
                            | readResult_resp_hit_tag_match_1_2)
                           & readResult_resp_hit_tag_match_1_3) & ptw_just_back_vmid_hit
                  & ptw_just_back_vasid_hit)
           : io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)
                                                  ? _csr_delay_io_out_vsatp_asid
                                                  : _csr_delay_io_out_satp_asid)
             & (~(|io_ptw_resp_bits_s2xlate) | ptw_just_back_vmid_hit)
             & (_ptw_just_back_noS2_hit_level_match_T_21
                  ? _readResult_resp_hit_noS2_hit_level_match_T_14
                    & readResult_resp_hit_noS2_hit_tag_match_1_1
                    & (io_ptw_resp_bits_s1_entry_n
                         ? io_ptw_resp_bits_s1_entry_tag[5:1] == io_requestor_1_req_bits_vaddr[20:16]
                         : io_ptw_resp_bits_s1_entry_tag[5:0] == io_requestor_1_req_bits_vaddr[20:15])
                  : _ptw_just_back_noS2_hit_level_match_T_19
                      ? _readResult_resp_hit_noS2_hit_level_match_T_14
                        & readResult_resp_hit_noS2_hit_tag_match_1_1
                      : (_GEN_1 | readResult_resp_hit_noS2_hit_tag_match_1_2)
                        & readResult_resp_hit_noS2_hit_tag_match_1_3)
             & _GEN_2[io_requestor_1_req_bits_vaddr[14:12]]) & io_ptw_resp_valid
        & req_in_s2xlate_1 == io_ptw_resp_bits_s2xlate;
      ptw_already_back_last_REG <= io_ptw_resp_valid;
      ptw_already_back_last_REG_1 <= io_ptw_resp_valid;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:79];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h50; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        req_out_0_vaddr = {_RANDOM[7'h0], _RANDOM[7'h1][17:0]};
        req_out_0_fullva = {_RANDOM[7'h1][31:18], _RANDOM[7'h2], _RANDOM[7'h3][17:0]};
        req_out_0_cmd = _RANDOM[7'h3][21:19];
        req_out_0_hyperinst = _RANDOM[7'h3][22];
        req_out_0_debug_robIdx_flag = _RANDOM[7'h7][21];
        req_out_0_debug_robIdx_value = _RANDOM[7'h7][27:22];
        req_out_1_vaddr = {_RANDOM[7'h7][31:29], _RANDOM[7'h8], _RANDOM[7'h9][14:0]};
        req_out_1_fullva = {_RANDOM[7'h9][31:15], _RANDOM[7'hA], _RANDOM[7'hB][14:0]};
        req_out_1_cmd = _RANDOM[7'hB][18:16];
        req_out_1_hyperinst = _RANDOM[7'hB][19];
        req_out_1_debug_robIdx_flag = _RANDOM[7'hF][18];
        req_out_1_debug_robIdx_value = _RANDOM[7'hF][24:19];
        req_out_v_0 = _RANDOM[7'hF][26];
        req_out_v_1 = _RANDOM[7'hF][27];
        virt_out_0 = _RANDOM[7'hF][28];
        virt_out_1 = _RANDOM[7'hF][29];
        need_gpa = _RANDOM[7'hF][30];
        need_gpa_robidx_flag = _RANDOM[7'hF][31];
        need_gpa_robidx_value = _RANDOM[7'h10][5:0];
        need_gpa_vpn = {_RANDOM[7'h10][31:6], _RANDOM[7'h11][11:0]};
        resp_gpa_gvpn = {_RANDOM[7'h11][31:12], _RANDOM[7'h12][23:0]};
        resp_gpa_refill = _RANDOM[7'h12][24];
        resp_s1_level = _RANDOM[7'h12][26:25];
        resp_s1_isLeaf = _RANDOM[7'h12][27];
        resp_s1_isFakePte = _RANDOM[7'h12][28];
        io_requestor_0_resp_bits_fullva_r =
          {_RANDOM[7'h12][31], _RANDOM[7'h13], _RANDOM[7'h14][30:0]};
        io_requestor_1_resp_bits_fullva_r =
          {_RANDOM[7'h14][31], _RANDOM[7'h15], _RANDOM[7'h16][30:0]};
        readResult_p_hit_last_REG = _RANDOM[7'h17][15];
        readResult_p_ppn = {_RANDOM[7'h17][31:16], _RANDOM[7'h18][19:0]};
        readResult_p_pbmt = _RANDOM[7'h18][21:20];
        readResult_p_perm_pf = _RANDOM[7'h18][22];
        readResult_p_perm_af = _RANDOM[7'h18][23];
        readResult_p_perm_v = _RANDOM[7'h18][24];
        readResult_p_perm_d = _RANDOM[7'h18][25];
        readResult_p_perm_a = _RANDOM[7'h18][26];
        readResult_p_perm_u = _RANDOM[7'h18][28];
        readResult_p_perm_x = _RANDOM[7'h18][29];
        readResult_p_perm_w = _RANDOM[7'h18][30];
        readResult_p_perm_r = _RANDOM[7'h18][31];
        readResult_p_gvpn = {_RANDOM[7'h19], _RANDOM[7'h1A][11:0]};
        readResult_p_g_pbmt = _RANDOM[7'h1A][13:12];
        readResult_p_g_perm_pf = _RANDOM[7'h1A][14];
        readResult_p_g_perm_af = _RANDOM[7'h1A][15];
        readResult_p_g_perm_d = _RANDOM[7'h1A][17];
        readResult_p_g_perm_a = _RANDOM[7'h1A][18];
        readResult_p_g_perm_x = _RANDOM[7'h1A][21];
        readResult_p_g_perm_w = _RANDOM[7'h1A][22];
        readResult_p_g_perm_r = _RANDOM[7'h1A][23];
        readResult_p_s2xlate = _RANDOM[7'h1A][25:24];
        readResult_p_s1_level = _RANDOM[7'h1A][27:26];
        readResult_p_s1_isLeaf = _RANDOM[7'h1A][28];
        readResult_p_s1_isFakePte = _RANDOM[7'h1A][29];
        readResult_lastCycleRedirect_REG_valid = _RANDOM[7'h1A][30];
        readResult_lastCycleRedirect_REG_bits_robIdx_flag = _RANDOM[7'h1B][0];
        readResult_lastCycleRedirect_REG_bits_robIdx_value = _RANDOM[7'h1B][6:1];
        readResult_lastCycleRedirect_REG_bits_level = _RANDOM[7'h1B][15];
        readResult_p_hit_last_REG_1 = _RANDOM[7'h2A][2];
        readResult_p_ppn_1 = {_RANDOM[7'h2A][31:3], _RANDOM[7'h2B][6:0]};
        readResult_p_pbmt_1 = _RANDOM[7'h2B][8:7];
        readResult_p_perm_1_pf = _RANDOM[7'h2B][9];
        readResult_p_perm_1_af = _RANDOM[7'h2B][10];
        readResult_p_perm_1_v = _RANDOM[7'h2B][11];
        readResult_p_perm_1_d = _RANDOM[7'h2B][12];
        readResult_p_perm_1_a = _RANDOM[7'h2B][13];
        readResult_p_perm_1_u = _RANDOM[7'h2B][15];
        readResult_p_perm_1_x = _RANDOM[7'h2B][16];
        readResult_p_perm_1_w = _RANDOM[7'h2B][17];
        readResult_p_perm_1_r = _RANDOM[7'h2B][18];
        readResult_p_gvpn_1 = {_RANDOM[7'h2B][31:19], _RANDOM[7'h2C][30:0]};
        readResult_p_g_pbmt_1 = {_RANDOM[7'h2C][31], _RANDOM[7'h2D][0]};
        readResult_p_g_perm_1_pf = _RANDOM[7'h2D][1];
        readResult_p_g_perm_1_af = _RANDOM[7'h2D][2];
        readResult_p_g_perm_1_d = _RANDOM[7'h2D][4];
        readResult_p_g_perm_1_a = _RANDOM[7'h2D][5];
        readResult_p_g_perm_1_x = _RANDOM[7'h2D][8];
        readResult_p_g_perm_1_w = _RANDOM[7'h2D][9];
        readResult_p_g_perm_1_r = _RANDOM[7'h2D][10];
        readResult_p_s2xlate_1 = _RANDOM[7'h2D][12:11];
        readResult_p_s1_level_1 = _RANDOM[7'h2D][14:13];
        readResult_p_s1_isLeaf_1 = _RANDOM[7'h2D][15];
        readResult_p_s1_isFakePte_1 = _RANDOM[7'h2D][16];
        readResult_lastCycleRedirect_REG_1_valid = _RANDOM[7'h2D][17];
        readResult_lastCycleRedirect_REG_1_bits_robIdx_flag = _RANDOM[7'h2D][19];
        readResult_lastCycleRedirect_REG_1_bits_robIdx_value = _RANDOM[7'h2D][25:20];
        readResult_lastCycleRedirect_REG_1_bits_level = _RANDOM[7'h2E][2];
        REG = _RANDOM[7'h3C][22];
        io_requestor_0_resp_bits_excp_0_pf_ld_REG = _RANDOM[7'h3C][23];
        io_requestor_0_resp_bits_excp_0_pf_st_REG = _RANDOM[7'h3C][24];
        io_requestor_0_resp_bits_excp_0_gpf_ld_REG = _RANDOM[7'h3C][25];
        io_requestor_0_resp_bits_excp_0_gpf_st_REG = _RANDOM[7'h3C][26];
        io_requestor_0_resp_bits_excp_0_af_ld_REG = _RANDOM[7'h3C][27];
        io_requestor_0_resp_bits_excp_0_af_st_REG = _RANDOM[7'h3C][28];
        REG_1 = _RANDOM[7'h3C][30];
        io_requestor_1_resp_bits_excp_0_pf_ld_REG = _RANDOM[7'h3C][31];
        io_requestor_1_resp_bits_excp_0_pf_st_REG = _RANDOM[7'h3D][0];
        io_requestor_1_resp_bits_excp_0_gpf_ld_REG = _RANDOM[7'h3D][1];
        io_requestor_1_resp_bits_excp_0_gpf_st_REG = _RANDOM[7'h3D][2];
        io_requestor_1_resp_bits_excp_0_af_ld_REG = _RANDOM[7'h3D][3];
        io_requestor_1_resp_bits_excp_0_af_st_REG = _RANDOM[7'h3D][4];
        ptw_resp_bits_reg_s2xlate = _RANDOM[7'h3D][6:5];
        ptw_resp_bits_reg_s1_entry_tag = {_RANDOM[7'h3D][31:7], _RANDOM[7'h3E][9:0]};
        ptw_resp_bits_reg_s1_entry_asid = _RANDOM[7'h3E][25:10];
        ptw_resp_bits_reg_s1_entry_vmid = {_RANDOM[7'h3E][31:26], _RANDOM[7'h3F][7:0]};
        ptw_resp_bits_reg_s1_entry_n = _RANDOM[7'h3F][8];
        ptw_resp_bits_reg_s1_entry_level = _RANDOM[7'h3F][19:18];
        ptw_resp_bits_reg_s1_addr_low = {_RANDOM[7'h40][31], _RANDOM[7'h41][1:0]};
        ptw_resp_bits_reg_s1_valididx_0 = _RANDOM[7'h41][26];
        ptw_resp_bits_reg_s1_valididx_1 = _RANDOM[7'h41][27];
        ptw_resp_bits_reg_s1_valididx_2 = _RANDOM[7'h41][28];
        ptw_resp_bits_reg_s1_valididx_3 = _RANDOM[7'h41][29];
        ptw_resp_bits_reg_s1_valididx_4 = _RANDOM[7'h41][30];
        ptw_resp_bits_reg_s1_valididx_5 = _RANDOM[7'h41][31];
        ptw_resp_bits_reg_s1_valididx_6 = _RANDOM[7'h42][0];
        ptw_resp_bits_reg_s1_valididx_7 = _RANDOM[7'h42][1];
        ptw_resp_bits_reg_s2_entry_tag = {_RANDOM[7'h42][31:12], _RANDOM[7'h43][17:0]};
        ptw_resp_bits_reg_s2_entry_vmid = _RANDOM[7'h44][15:2];
        ptw_resp_bits_reg_s2_entry_n = _RANDOM[7'h44][16];
        ptw_resp_bits_reg_s2_entry_level = _RANDOM[7'h46][1:0];
        ptw_already_back_last_REG = _RANDOM[7'h46][14];
        ptw_resp_bits_reg_1_s2xlate = _RANDOM[7'h46][17:16];
        ptw_resp_bits_reg_1_s1_entry_tag = {_RANDOM[7'h46][31:18], _RANDOM[7'h47][20:0]};
        ptw_resp_bits_reg_1_s1_entry_asid = {_RANDOM[7'h47][31:21], _RANDOM[7'h48][4:0]};
        ptw_resp_bits_reg_1_s1_entry_vmid = _RANDOM[7'h48][18:5];
        ptw_resp_bits_reg_1_s1_entry_n = _RANDOM[7'h48][19];
        ptw_resp_bits_reg_1_s1_entry_level = _RANDOM[7'h48][30:29];
        ptw_resp_bits_reg_1_s1_addr_low = _RANDOM[7'h4A][12:10];
        ptw_resp_bits_reg_1_s1_valididx_0 = _RANDOM[7'h4B][5];
        ptw_resp_bits_reg_1_s1_valididx_1 = _RANDOM[7'h4B][6];
        ptw_resp_bits_reg_1_s1_valididx_2 = _RANDOM[7'h4B][7];
        ptw_resp_bits_reg_1_s1_valididx_3 = _RANDOM[7'h4B][8];
        ptw_resp_bits_reg_1_s1_valididx_4 = _RANDOM[7'h4B][9];
        ptw_resp_bits_reg_1_s1_valididx_5 = _RANDOM[7'h4B][10];
        ptw_resp_bits_reg_1_s1_valididx_6 = _RANDOM[7'h4B][11];
        ptw_resp_bits_reg_1_s1_valididx_7 = _RANDOM[7'h4B][12];
        ptw_resp_bits_reg_1_s2_entry_tag = {_RANDOM[7'h4B][31:23], _RANDOM[7'h4C][28:0]};
        ptw_resp_bits_reg_1_s2_entry_vmid = _RANDOM[7'h4D][26:13];
        ptw_resp_bits_reg_1_s2_entry_n = _RANDOM[7'h4D][27];
        ptw_resp_bits_reg_1_s2_entry_level = _RANDOM[7'h4F][12:11];
        ptw_already_back_last_REG_1 = _RANDOM[7'h4F][25];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        req_out_v_0 = 1'h0;
        req_out_v_1 = 1'h0;
        need_gpa = 1'h0;
        resp_gpa_refill = 1'h0;
        resp_s1_level = 2'h0;
        resp_s1_isLeaf = 1'h0;
        resp_s1_isFakePte = 1'h0;
        readResult_p_hit_last_REG = 1'h0;
        readResult_p_hit_last_REG_1 = 1'h0;
        ptw_already_back_last_REG = 1'h0;
        ptw_already_back_last_REG_1 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DelayN_9 sfence_delay (
    .clock                 (clock),
    .io_in_valid           (io_sfence_valid),
    .io_in_bits_rs1        (io_sfence_bits_rs1),
    .io_in_bits_rs2        (io_sfence_bits_rs2),
    .io_in_bits_addr       (io_sfence_bits_addr),
    .io_in_bits_id         (io_sfence_bits_id),
    .io_in_bits_flushPipe  (io_sfence_bits_flushPipe),
    .io_in_bits_hv         (io_sfence_bits_hv),
    .io_in_bits_hg         (io_sfence_bits_hg),
    .io_out_valid          (_sfence_delay_io_out_valid),
    .io_out_bits_rs1       (_sfence_delay_io_out_bits_rs1),
    .io_out_bits_rs2       (_sfence_delay_io_out_bits_rs2),
    .io_out_bits_addr      (_sfence_delay_io_out_bits_addr),
    .io_out_bits_id        (_sfence_delay_io_out_bits_id),
    .io_out_bits_flushPipe (/* unused */),
    .io_out_bits_hv        (_sfence_delay_io_out_bits_hv),
    .io_out_bits_hg        (_sfence_delay_io_out_bits_hg)
  );
  DelayN_7 csr_delay (
    .clock                (clock),
    .io_in_satp_mode      (io_csr_satp_mode),
    .io_in_satp_asid      (io_csr_satp_asid),
    .io_in_satp_changed   (io_csr_satp_changed),
    .io_in_vsatp_mode     (io_csr_vsatp_mode),
    .io_in_vsatp_asid     (io_csr_vsatp_asid),
    .io_in_vsatp_changed  (io_csr_vsatp_changed),
    .io_in_hgatp_mode     (io_csr_hgatp_mode),
    .io_in_hgatp_vmid     (io_csr_hgatp_vmid),
    .io_in_hgatp_changed  (io_csr_hgatp_changed),
    .io_in_priv_mxr       (io_csr_priv_mxr),
    .io_in_priv_sum       (io_csr_priv_sum),
    .io_in_priv_vmxr      (io_csr_priv_vmxr),
    .io_in_priv_vsum      (io_csr_priv_vsum),
    .io_in_priv_virt      (io_csr_priv_virt),
    .io_in_priv_spvp      (io_csr_priv_spvp),
    .io_in_priv_imode     (io_csr_priv_imode),
    .io_in_priv_dmode     (io_csr_priv_dmode),
    .io_in_pmm_mseccfg    (io_csr_pmm_mseccfg),
    .io_in_pmm_menvcfg    (io_csr_pmm_menvcfg),
    .io_in_pmm_henvcfg    (io_csr_pmm_henvcfg),
    .io_in_pmm_hstatus    (io_csr_pmm_hstatus),
    .io_in_pmm_senvcfg    (io_csr_pmm_senvcfg),
    .io_out_satp_mode     (_csr_delay_io_out_satp_mode),
    .io_out_satp_asid     (_csr_delay_io_out_satp_asid),
    .io_out_satp_changed  (_csr_delay_io_out_satp_changed),
    .io_out_vsatp_mode    (_csr_delay_io_out_vsatp_mode),
    .io_out_vsatp_asid    (_csr_delay_io_out_vsatp_asid),
    .io_out_vsatp_changed (_csr_delay_io_out_vsatp_changed),
    .io_out_hgatp_mode    (_csr_delay_io_out_hgatp_mode),
    .io_out_hgatp_vmid    (_csr_delay_io_out_hgatp_vmid),
    .io_out_hgatp_changed (_csr_delay_io_out_hgatp_changed),
    .io_out_priv_mxr      (_csr_delay_io_out_priv_mxr),
    .io_out_priv_sum      (_csr_delay_io_out_priv_sum),
    .io_out_priv_vmxr     (_csr_delay_io_out_priv_vmxr),
    .io_out_priv_vsum     (_csr_delay_io_out_priv_vsum),
    .io_out_priv_virt     (_csr_delay_io_out_priv_virt),
    .io_out_priv_spvp     (_csr_delay_io_out_priv_spvp),
    .io_out_priv_imode    (_csr_delay_io_out_priv_imode),
    .io_out_priv_dmode    (_csr_delay_io_out_priv_dmode),
    .io_out_pmm_mseccfg   (_csr_delay_io_out_pmm_mseccfg),
    .io_out_pmm_menvcfg   (_csr_delay_io_out_pmm_menvcfg),
    .io_out_pmm_henvcfg   (_csr_delay_io_out_pmm_henvcfg),
    .io_out_pmm_hstatus   (_csr_delay_io_out_pmm_hstatus),
    .io_out_pmm_senvcfg   (_csr_delay_io_out_pmm_senvcfg)
  );
  TlbStorageWrapper_2 entries (
    .clock                          (clock),
    .reset                          (reset),
    .io_sfence_valid                (_sfence_delay_io_out_valid),
    .io_sfence_bits_rs1             (_sfence_delay_io_out_bits_rs1),
    .io_sfence_bits_rs2             (_sfence_delay_io_out_bits_rs2),
    .io_sfence_bits_addr            (_sfence_delay_io_out_bits_addr),
    .io_sfence_bits_id              (_sfence_delay_io_out_bits_id),
    .io_sfence_bits_hv              (_sfence_delay_io_out_bits_hv),
    .io_sfence_bits_hg              (_sfence_delay_io_out_bits_hg),
    .io_csr_satp_asid               (_csr_delay_io_out_satp_asid),
    .io_csr_vsatp_asid              (_csr_delay_io_out_vsatp_asid),
    .io_csr_hgatp_vmid              (_csr_delay_io_out_hgatp_vmid),
    .io_csr_priv_virt               (_csr_delay_io_out_priv_virt),
    .io_r_req_0_valid               (io_requestor_0_req_valid),
    .io_r_req_0_bits_vpn            (io_requestor_0_req_bits_vaddr[49:12]),
    .io_r_req_0_bits_s2xlate        (req_in_s2xlate_0),
    .io_r_req_1_valid               (io_requestor_1_req_valid),
    .io_r_req_1_bits_vpn            (io_requestor_1_req_bits_vaddr[49:12]),
    .io_r_req_1_bits_s2xlate        (req_in_s2xlate_1),
    .io_r_resp_0_bits_hit           (_entries_io_r_resp_0_bits_hit),
    .io_r_resp_0_bits_ppn_0         (_entries_io_r_resp_0_bits_ppn_0),
    .io_r_resp_0_bits_pbmt_0        (_entries_io_r_resp_0_bits_pbmt_0),
    .io_r_resp_0_bits_g_pbmt_0      (_entries_io_r_resp_0_bits_g_pbmt_0),
    .io_r_resp_0_bits_perm_0_pf     (_entries_io_r_resp_0_bits_perm_0_pf),
    .io_r_resp_0_bits_perm_0_af     (_entries_io_r_resp_0_bits_perm_0_af),
    .io_r_resp_0_bits_perm_0_v      (_entries_io_r_resp_0_bits_perm_0_v),
    .io_r_resp_0_bits_perm_0_d      (_entries_io_r_resp_0_bits_perm_0_d),
    .io_r_resp_0_bits_perm_0_a      (_entries_io_r_resp_0_bits_perm_0_a),
    .io_r_resp_0_bits_perm_0_u      (_entries_io_r_resp_0_bits_perm_0_u),
    .io_r_resp_0_bits_perm_0_x      (_entries_io_r_resp_0_bits_perm_0_x),
    .io_r_resp_0_bits_perm_0_w      (_entries_io_r_resp_0_bits_perm_0_w),
    .io_r_resp_0_bits_perm_0_r      (_entries_io_r_resp_0_bits_perm_0_r),
    .io_r_resp_0_bits_g_perm_0_pf   (_entries_io_r_resp_0_bits_g_perm_0_pf),
    .io_r_resp_0_bits_g_perm_0_af   (_entries_io_r_resp_0_bits_g_perm_0_af),
    .io_r_resp_0_bits_g_perm_0_d    (_entries_io_r_resp_0_bits_g_perm_0_d),
    .io_r_resp_0_bits_g_perm_0_a    (_entries_io_r_resp_0_bits_g_perm_0_a),
    .io_r_resp_0_bits_g_perm_0_x    (_entries_io_r_resp_0_bits_g_perm_0_x),
    .io_r_resp_0_bits_g_perm_0_w    (_entries_io_r_resp_0_bits_g_perm_0_w),
    .io_r_resp_0_bits_g_perm_0_r    (_entries_io_r_resp_0_bits_g_perm_0_r),
    .io_r_resp_0_bits_s2xlate_0     (_entries_io_r_resp_0_bits_s2xlate_0),
    .io_r_resp_1_bits_hit           (_entries_io_r_resp_1_bits_hit),
    .io_r_resp_1_bits_ppn_0         (_entries_io_r_resp_1_bits_ppn_0),
    .io_r_resp_1_bits_pbmt_0        (_entries_io_r_resp_1_bits_pbmt_0),
    .io_r_resp_1_bits_g_pbmt_0      (_entries_io_r_resp_1_bits_g_pbmt_0),
    .io_r_resp_1_bits_perm_0_pf     (_entries_io_r_resp_1_bits_perm_0_pf),
    .io_r_resp_1_bits_perm_0_af     (_entries_io_r_resp_1_bits_perm_0_af),
    .io_r_resp_1_bits_perm_0_v      (_entries_io_r_resp_1_bits_perm_0_v),
    .io_r_resp_1_bits_perm_0_d      (_entries_io_r_resp_1_bits_perm_0_d),
    .io_r_resp_1_bits_perm_0_a      (_entries_io_r_resp_1_bits_perm_0_a),
    .io_r_resp_1_bits_perm_0_u      (_entries_io_r_resp_1_bits_perm_0_u),
    .io_r_resp_1_bits_perm_0_x      (_entries_io_r_resp_1_bits_perm_0_x),
    .io_r_resp_1_bits_perm_0_w      (_entries_io_r_resp_1_bits_perm_0_w),
    .io_r_resp_1_bits_perm_0_r      (_entries_io_r_resp_1_bits_perm_0_r),
    .io_r_resp_1_bits_g_perm_0_pf   (_entries_io_r_resp_1_bits_g_perm_0_pf),
    .io_r_resp_1_bits_g_perm_0_af   (_entries_io_r_resp_1_bits_g_perm_0_af),
    .io_r_resp_1_bits_g_perm_0_d    (_entries_io_r_resp_1_bits_g_perm_0_d),
    .io_r_resp_1_bits_g_perm_0_a    (_entries_io_r_resp_1_bits_g_perm_0_a),
    .io_r_resp_1_bits_g_perm_0_x    (_entries_io_r_resp_1_bits_g_perm_0_x),
    .io_r_resp_1_bits_g_perm_0_w    (_entries_io_r_resp_1_bits_g_perm_0_w),
    .io_r_resp_1_bits_g_perm_0_r    (_entries_io_r_resp_1_bits_g_perm_0_r),
    .io_r_resp_1_bits_s2xlate_0     (_entries_io_r_resp_1_bits_s2xlate_0),
    .io_w_valid
      (io_ptw_resp_valid & ~io_ptw_resp_bits_getGpa & ~need_gpa & ~need_gpa_wire
       & ~(_sfence_delay_io_out_valid | _csr_delay_io_out_satp_changed
           | _csr_delay_io_out_vsatp_changed | _csr_delay_io_out_hgatp_changed)),
    .io_w_bits_data_s2xlate         (io_ptw_resp_bits_s2xlate),
    .io_w_bits_data_s1_entry_tag    (io_ptw_resp_bits_s1_entry_tag),
    .io_w_bits_data_s1_entry_asid   (io_ptw_resp_bits_s1_entry_asid),
    .io_w_bits_data_s1_entry_vmid   (io_ptw_resp_bits_s1_entry_vmid),
    .io_w_bits_data_s1_entry_n      (io_ptw_resp_bits_s1_entry_n),
    .io_w_bits_data_s1_entry_pbmt   (io_ptw_resp_bits_s1_entry_pbmt),
    .io_w_bits_data_s1_entry_perm_d (io_ptw_resp_bits_s1_entry_perm_d),
    .io_w_bits_data_s1_entry_perm_a (io_ptw_resp_bits_s1_entry_perm_a),
    .io_w_bits_data_s1_entry_perm_g (io_ptw_resp_bits_s1_entry_perm_g),
    .io_w_bits_data_s1_entry_perm_u (io_ptw_resp_bits_s1_entry_perm_u),
    .io_w_bits_data_s1_entry_perm_x (io_ptw_resp_bits_s1_entry_perm_x),
    .io_w_bits_data_s1_entry_perm_w (io_ptw_resp_bits_s1_entry_perm_w),
    .io_w_bits_data_s1_entry_perm_r (io_ptw_resp_bits_s1_entry_perm_r),
    .io_w_bits_data_s1_entry_level  (io_ptw_resp_bits_s1_entry_level),
    .io_w_bits_data_s1_entry_v      (io_ptw_resp_bits_s1_entry_v),
    .io_w_bits_data_s1_entry_ppn    (io_ptw_resp_bits_s1_entry_ppn),
    .io_w_bits_data_s1_ppn_low_0    (io_ptw_resp_bits_s1_ppn_low_0),
    .io_w_bits_data_s1_ppn_low_1    (io_ptw_resp_bits_s1_ppn_low_1),
    .io_w_bits_data_s1_ppn_low_2    (io_ptw_resp_bits_s1_ppn_low_2),
    .io_w_bits_data_s1_ppn_low_3    (io_ptw_resp_bits_s1_ppn_low_3),
    .io_w_bits_data_s1_ppn_low_4    (io_ptw_resp_bits_s1_ppn_low_4),
    .io_w_bits_data_s1_ppn_low_5    (io_ptw_resp_bits_s1_ppn_low_5),
    .io_w_bits_data_s1_ppn_low_6    (io_ptw_resp_bits_s1_ppn_low_6),
    .io_w_bits_data_s1_ppn_low_7    (io_ptw_resp_bits_s1_ppn_low_7),
    .io_w_bits_data_s1_valididx_0   (io_ptw_resp_bits_s1_valididx_0),
    .io_w_bits_data_s1_valididx_1   (io_ptw_resp_bits_s1_valididx_1),
    .io_w_bits_data_s1_valididx_2   (io_ptw_resp_bits_s1_valididx_2),
    .io_w_bits_data_s1_valididx_3   (io_ptw_resp_bits_s1_valididx_3),
    .io_w_bits_data_s1_valididx_4   (io_ptw_resp_bits_s1_valididx_4),
    .io_w_bits_data_s1_valididx_5   (io_ptw_resp_bits_s1_valididx_5),
    .io_w_bits_data_s1_valididx_6   (io_ptw_resp_bits_s1_valididx_6),
    .io_w_bits_data_s1_valididx_7   (io_ptw_resp_bits_s1_valididx_7),
    .io_w_bits_data_s1_pteidx_0     (io_ptw_resp_bits_s1_pteidx_0),
    .io_w_bits_data_s1_pteidx_1     (io_ptw_resp_bits_s1_pteidx_1),
    .io_w_bits_data_s1_pteidx_2     (io_ptw_resp_bits_s1_pteidx_2),
    .io_w_bits_data_s1_pteidx_3     (io_ptw_resp_bits_s1_pteidx_3),
    .io_w_bits_data_s1_pteidx_4     (io_ptw_resp_bits_s1_pteidx_4),
    .io_w_bits_data_s1_pteidx_5     (io_ptw_resp_bits_s1_pteidx_5),
    .io_w_bits_data_s1_pteidx_6     (io_ptw_resp_bits_s1_pteidx_6),
    .io_w_bits_data_s1_pteidx_7     (io_ptw_resp_bits_s1_pteidx_7),
    .io_w_bits_data_s1_pf           (io_ptw_resp_bits_s1_pf),
    .io_w_bits_data_s1_af           (io_ptw_resp_bits_s1_af),
    .io_w_bits_data_s2_entry_tag    (io_ptw_resp_bits_s2_entry_tag),
    .io_w_bits_data_s2_entry_vmid   (io_ptw_resp_bits_s2_entry_vmid),
    .io_w_bits_data_s2_entry_n      (io_ptw_resp_bits_s2_entry_n),
    .io_w_bits_data_s2_entry_pbmt   (io_ptw_resp_bits_s2_entry_pbmt),
    .io_w_bits_data_s2_entry_ppn    (io_ptw_resp_bits_s2_entry_ppn),
    .io_w_bits_data_s2_entry_perm_d (io_ptw_resp_bits_s2_entry_perm_d),
    .io_w_bits_data_s2_entry_perm_a (io_ptw_resp_bits_s2_entry_perm_a),
    .io_w_bits_data_s2_entry_perm_g (io_ptw_resp_bits_s2_entry_perm_g),
    .io_w_bits_data_s2_entry_perm_u (io_ptw_resp_bits_s2_entry_perm_u),
    .io_w_bits_data_s2_entry_perm_x (io_ptw_resp_bits_s2_entry_perm_x),
    .io_w_bits_data_s2_entry_perm_w (io_ptw_resp_bits_s2_entry_perm_w),
    .io_w_bits_data_s2_entry_perm_r (io_ptw_resp_bits_s2_entry_perm_r),
    .io_w_bits_data_s2_entry_level  (io_ptw_resp_bits_s2_entry_level),
    .io_w_bits_data_s2_gpf          (io_ptw_resp_bits_s2_gpf),
    .io_w_bits_data_s2_gaf          (io_ptw_resp_bits_s2_gaf)
  );
  assign io_requestor_0_resp_valid = req_out_v_0;
  assign io_requestor_0_resp_bits_paddr_0 = io_pmp_0_bits_addr_0;
  assign io_requestor_0_resp_bits_gpaddr_0 =
    REG
      ? req_out_0_fullva
      : (readResult_p_hit_last_REG
           ? readResult_p_s2xlate
           : _entries_io_r_resp_0_bits_s2xlate_0) == 2'h2
          ? readResult_crossPageVaddr
          : {8'h0,
             readResult_p_hit_last_REG ? readResult_p_gvpn : resp_gpa_gvpn,
             (readResult_p_hit_last_REG ? readResult_p_s1_isLeaf : resp_s1_isLeaf)
               ? readResult_crossPageVaddr[11:0]
               : {_GEN_11[{readResult_isFakePte_0 & Sv39vsEnable, 1'h0}
                    | {2{readResult_isFakePte_0 & Sv48vsEnable}}
                    | (readResult_isFakePte_0
                         ? 2'h0
                         : 2'((readResult_p_hit_last_REG
                                 ? readResult_p_s1_level
                                 : resp_s1_level) - 2'h1))],
                  3'h0}};
  assign io_requestor_0_resp_bits_fullva = io_requestor_0_resp_bits_fullva_r;
  assign io_requestor_0_resp_bits_pbmt_0 =
    _portTranslateEnable_T ? _GEN_17[req_out_s2xlate_0] : 2'h0;
  assign io_requestor_0_resp_bits_miss = ~REG & miss_read_0;
  assign io_requestor_0_resp_bits_isForVSnonLeafPTE = ~REG & (isNonLeaf | isFakePte);
  assign io_requestor_0_resp_bits_excp_0_vaNeedExt = ~REG;
  assign io_requestor_0_resp_bits_excp_0_isHyper = isHyperInst_0;
  assign io_requestor_0_resp_bits_excp_0_gpf_ld =
    io_requestor_0_resp_bits_excp_0_gpf_ld_0;
  assign io_requestor_0_resp_bits_excp_0_gpf_st =
    io_requestor_0_resp_bits_excp_0_gpf_st_0;
  assign io_requestor_0_resp_bits_excp_0_pf_ld =
    REG
      ? io_requestor_0_resp_bits_excp_0_pf_ld_REG & isLd
      : _io_requestor_0_resp_bits_excp_0_pf_ld_T_1 & s1_valid & ~af_2 & ~isFakePte
        & ~isNonLeaf;
  assign io_requestor_0_resp_bits_excp_0_pf_st =
    REG
      ? io_requestor_0_resp_bits_excp_0_pf_st_REG & isSt
      : (stPf | stUpdate) & s1_valid & ~af_2 & ~isFakePte & ~isNonLeaf;
  assign io_requestor_0_resp_bits_excp_0_af_ld =
    REG
      ? io_requestor_0_resp_bits_excp_0_af_ld_REG & ~(|(req_out_0_cmd[1:0]))
      : af_2 & ~(|(req_out_0_cmd[1:0])) & fault_valid;
  assign io_requestor_0_resp_bits_excp_0_af_st =
    REG
      ? io_requestor_0_resp_bits_excp_0_af_st_REG & req_out_0_cmd[1:0] == 2'h1
      : af_2 & req_out_0_cmd[1:0] == 2'h1 & fault_valid;
  assign io_requestor_1_resp_valid = req_out_v_1;
  assign io_requestor_1_resp_bits_paddr_0 = io_pmp_1_bits_addr_0;
  assign io_requestor_1_resp_bits_gpaddr_0 =
    REG_1
      ? req_out_1_fullva
      : (readResult_p_hit_last_REG_1
           ? readResult_p_s2xlate_1
           : _entries_io_r_resp_1_bits_s2xlate_0) == 2'h2
          ? readResult_crossPageVaddr_1
          : {8'h0,
             readResult_p_hit_last_REG_1 ? readResult_p_gvpn_1 : resp_gpa_gvpn,
             (readResult_p_hit_last_REG_1 ? readResult_p_s1_isLeaf_1 : resp_s1_isLeaf)
               ? readResult_crossPageVaddr_1[11:0]
               : {_GEN_16[{readResult_isFakePte_1_0 & Sv39vsEnable, 1'h0}
                    | {2{readResult_isFakePte_1_0 & Sv48vsEnable}}
                    | (readResult_isFakePte_1_0
                         ? 2'h0
                         : 2'((readResult_p_hit_last_REG_1
                                 ? readResult_p_s1_level_1
                                 : resp_s1_level) - 2'h1))],
                  3'h0}};
  assign io_requestor_1_resp_bits_fullva = io_requestor_1_resp_bits_fullva_r;
  assign io_requestor_1_resp_bits_pbmt_0 =
    _portTranslateEnable_T_2 ? _GEN_18[req_out_s2xlate_1] : 2'h0;
  assign io_requestor_1_resp_bits_miss = ~REG_1 & miss_read_1;
  assign io_requestor_1_resp_bits_isForVSnonLeafPTE =
    ~REG_1 & (isNonLeaf_1 | isFakePte_1);
  assign io_requestor_1_resp_bits_excp_0_vaNeedExt = ~REG_1;
  assign io_requestor_1_resp_bits_excp_0_isHyper = isHyperInst_1;
  assign io_requestor_1_resp_bits_excp_0_gpf_ld =
    io_requestor_1_resp_bits_excp_0_gpf_ld_0;
  assign io_requestor_1_resp_bits_excp_0_gpf_st =
    io_requestor_1_resp_bits_excp_0_gpf_st_0;
  assign io_requestor_1_resp_bits_excp_0_pf_ld =
    REG_1
      ? io_requestor_1_resp_bits_excp_0_pf_ld_REG & isLd_1
      : _io_requestor_1_resp_bits_excp_0_pf_ld_T_1 & s1_valid_1 & ~af_3 & ~isFakePte_1
        & ~isNonLeaf_1;
  assign io_requestor_1_resp_bits_excp_0_pf_st =
    REG_1
      ? io_requestor_1_resp_bits_excp_0_pf_st_REG & isSt_1
      : (stPf_1 | stUpdate_1) & s1_valid_1 & ~af_3 & ~isFakePte_1 & ~isNonLeaf_1;
  assign io_requestor_1_resp_bits_excp_0_af_ld =
    REG_1
      ? io_requestor_1_resp_bits_excp_0_af_ld_REG & ~(|(req_out_1_cmd[1:0]))
      : af_3 & ~(|(req_out_1_cmd[1:0])) & fault_valid_1;
  assign io_requestor_1_resp_bits_excp_0_af_st =
    REG_1
      ? io_requestor_1_resp_bits_excp_0_af_st_REG & req_out_1_cmd[1:0] == 2'h1
      : af_3 & req_out_1_cmd[1:0] == 2'h1 & fault_valid_1;
  assign io_ptw_req_0_valid =
    req_out_v_0 & miss_read_0
    & ~(io_ptw_resp_valid & req_s2xlate == io_ptw_resp_bits_s2xlate
        & ((|io_ptw_resp_bits_s2xlate)
             ? (_ptw_just_back_T_13
                  ? ptw_just_back_onlyS2_hit_vmid_hit
                    & (_ptw_just_back_onlyS2_hit_level_match_T_21
                         ? _ptw_just_back_onlyS2_hit_level_match_T_3
                           & ptw_just_back_onlyS2_hit_tag_match_1
                           & (io_ptw_resp_bits_s2_entry_n
                                ? io_ptw_resp_bits_s2_entry_tag[8:4] == req_out_0_vaddr[20:16]
                                : io_ptw_resp_bits_s2_entry_tag[8:0] == req_out_0_vaddr[20:12])
                         : _ptw_just_back_onlyS2_hit_level_match_T_19
                             ? _ptw_just_back_onlyS2_hit_level_match_T_3
                               & ptw_just_back_onlyS2_hit_tag_match_1
                             : (_GEN_3 | ptw_just_back_onlyS2_hit_tag_match_2)
                               & ptw_just_back_onlyS2_hit_tag_match_3)
                  : (ptw_just_back_level == 2'h0
                       ? _ptw_just_back_level_match_T_3 & ptw_just_back_tag_match_1
                         & ((_ptw_just_back_n_T_1
                               ? io_ptw_resp_bits_s1_entry_n
                               : io_ptw_resp_bits_s1_entry_n
                                 & (|io_ptw_resp_bits_s2_entry_level)
                                 | io_ptw_resp_bits_s2_entry_n
                                 & (|io_ptw_resp_bits_s1_entry_level)
                                 | io_ptw_resp_bits_s1_entry_n
                                 & io_ptw_resp_bits_s2_entry_n)
                              ? req_out_0_vaddr[20:16] == io_ptw_resp_bits_s1_entry_tag[5:1]
                              : req_out_0_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],
                                                           io_ptw_resp_bits_s1_addr_low})
                       : ptw_just_back_level == 2'h1
                           ? _ptw_just_back_level_match_T_3 & ptw_just_back_tag_match_1
                           : (ptw_just_back_level != 2'h2 | ptw_just_back_tag_match_2)
                             & ptw_just_back_tag_match_3) & ptw_just_back_vmid_hit
                    & ptw_just_back_vasid_hit)
             : io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)
                                                    ? _csr_delay_io_out_vsatp_asid
                                                    : _csr_delay_io_out_satp_asid)
               & (~(|io_ptw_resp_bits_s2xlate) | ptw_just_back_vmid_hit)
               & (_ptw_just_back_noS2_hit_level_match_T_21
                    ? _ptw_just_back_noS2_hit_level_match_T_3
                      & ptw_just_back_noS2_hit_tag_match_1
                      & (io_ptw_resp_bits_s1_entry_n
                           ? io_ptw_resp_bits_s1_entry_tag[5:1] == req_out_0_vaddr[20:16]
                           : io_ptw_resp_bits_s1_entry_tag[5:0] == req_out_0_vaddr[20:15])
                    : _ptw_just_back_noS2_hit_level_match_T_19
                        ? _ptw_just_back_noS2_hit_level_match_T_3
                          & ptw_just_back_noS2_hit_tag_match_1
                        : (_GEN_1 | ptw_just_back_noS2_hit_tag_match_2)
                          & ptw_just_back_noS2_hit_tag_match_3)
               & _GEN_2[req_out_0_vaddr[14:12]]) | ptw_already_back_last_REG
        & req_s2xlate == ptw_resp_bits_reg_s2xlate
        & (ptw_resp_bits_reg_s2xlate == 2'h0
             ? ptw_resp_bits_reg_s1_entry_asid == ((|ptw_resp_bits_reg_s2xlate)
                                                     ? _csr_delay_io_out_vsatp_asid
                                                     : _csr_delay_io_out_satp_asid)
               & (~(|ptw_resp_bits_reg_s2xlate) | ptw_already_back_vmid_hit)
               & (ptw_resp_bits_reg_s1_entry_level == 2'h0
                    ? _ptw_already_back_noS2_hit_level_match_T_3
                      & ptw_already_back_noS2_hit_tag_match_1
                      & (ptw_resp_bits_reg_s1_entry_n
                           ? ptw_resp_bits_reg_s1_entry_tag[5:1] == req_out_0_vaddr[20:16]
                           : ptw_resp_bits_reg_s1_entry_tag[5:0] == req_out_0_vaddr[20:15])
                    : ptw_resp_bits_reg_s1_entry_level == 2'h1
                        ? _ptw_already_back_noS2_hit_level_match_T_3
                          & ptw_already_back_noS2_hit_tag_match_1
                        : (ptw_resp_bits_reg_s1_entry_level != 2'h2
                           | ptw_already_back_noS2_hit_tag_match_2)
                          & ptw_already_back_noS2_hit_tag_match_3)
               & _GEN_19[req_out_0_vaddr[14:12]]
             : ptw_resp_bits_reg_s2xlate == 2'h2
                 ? {2'h0, ptw_resp_bits_reg_s2_entry_vmid} == _csr_delay_io_out_hgatp_vmid
                   & (ptw_resp_bits_reg_s2_entry_level == 2'h0
                        ? _ptw_already_back_onlyS2_hit_level_match_T_3
                          & ptw_already_back_onlyS2_hit_tag_match_1
                          & (ptw_resp_bits_reg_s2_entry_n
                               ? ptw_resp_bits_reg_s2_entry_tag[8:4] == req_out_0_vaddr[20:16]
                               : ptw_resp_bits_reg_s2_entry_tag[8:0] == req_out_0_vaddr[20:12])
                        : ptw_resp_bits_reg_s2_entry_level == 2'h1
                            ? _ptw_already_back_onlyS2_hit_level_match_T_3
                              & ptw_already_back_onlyS2_hit_tag_match_1
                            : (ptw_resp_bits_reg_s2_entry_level != 2'h2
                               | ptw_already_back_onlyS2_hit_tag_match_2)
                              & ptw_already_back_onlyS2_hit_tag_match_3)
                 : (ptw_already_back_level == 2'h0
                      ? _ptw_already_back_level_match_T_3 & ptw_already_back_tag_match_1
                        & ((_ptw_already_back_n_T
                              ? ptw_resp_bits_reg_s1_entry_n
                              : ptw_resp_bits_reg_s1_entry_n
                                & (|ptw_resp_bits_reg_s2_entry_level)
                                | ptw_resp_bits_reg_s2_entry_n
                                & (|ptw_resp_bits_reg_s1_entry_level)
                                | ptw_resp_bits_reg_s1_entry_n
                                & ptw_resp_bits_reg_s2_entry_n)
                             ? req_out_0_vaddr[20:16] == ptw_resp_bits_reg_s1_entry_tag[5:1]
                             : req_out_0_vaddr[20:12] == {ptw_resp_bits_reg_s1_entry_tag[5:0],
                                                          ptw_resp_bits_reg_s1_addr_low})
                      : ptw_already_back_level == 2'h1
                          ? _ptw_already_back_level_match_T_3
                            & ptw_already_back_tag_match_1
                          : (ptw_already_back_level != 2'h2
                             | ptw_already_back_tag_match_2)
                            & ptw_already_back_tag_match_3) & ptw_already_back_vmid_hit
                   & ptw_resp_bits_reg_s1_entry_asid == _csr_delay_io_out_vsatp_asid))
    & ~(need_gpa & need_gpa_vpn != req_out_0_vaddr[49:12] & ~resp_gpa_refill);
  assign io_ptw_req_0_bits_vpn = req_out_0_vaddr[49:12];
  assign io_ptw_req_0_bits_s2xlate = req_s2xlate;
  assign io_ptw_req_0_bits_getGpa = hasGpf_0 & hit_read_0;
  assign io_ptw_req_1_valid =
    req_out_v_1 & miss_read_1
    & ~(io_ptw_resp_valid & req_s2xlate_1 == io_ptw_resp_bits_s2xlate
        & ((|io_ptw_resp_bits_s2xlate)
             ? (_ptw_just_back_T_13
                  ? ptw_just_back_onlyS2_hit_vmid_hit
                    & (_ptw_just_back_onlyS2_hit_level_match_T_21
                         ? _ptw_just_back_onlyS2_hit_level_match_T_14
                           & ptw_just_back_onlyS2_hit_tag_match_1_1
                           & (io_ptw_resp_bits_s2_entry_n
                                ? io_ptw_resp_bits_s2_entry_tag[8:4] == req_out_1_vaddr[20:16]
                                : io_ptw_resp_bits_s2_entry_tag[8:0] == req_out_1_vaddr[20:12])
                         : _ptw_just_back_onlyS2_hit_level_match_T_19
                             ? _ptw_just_back_onlyS2_hit_level_match_T_14
                               & ptw_just_back_onlyS2_hit_tag_match_1_1
                             : (_GEN_3 | ptw_just_back_onlyS2_hit_tag_match_1_2)
                               & ptw_just_back_onlyS2_hit_tag_match_1_3)
                  : (ptw_just_back_level_1 == 2'h0
                       ? _ptw_just_back_level_match_T_14 & ptw_just_back_tag_match_1_1
                         & ((_ptw_just_back_n_T_1
                               ? io_ptw_resp_bits_s1_entry_n
                               : io_ptw_resp_bits_s1_entry_n
                                 & (|io_ptw_resp_bits_s2_entry_level)
                                 | io_ptw_resp_bits_s2_entry_n
                                 & (|io_ptw_resp_bits_s1_entry_level)
                                 | io_ptw_resp_bits_s1_entry_n
                                 & io_ptw_resp_bits_s2_entry_n)
                              ? req_out_1_vaddr[20:16] == io_ptw_resp_bits_s1_entry_tag[5:1]
                              : req_out_1_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],
                                                           io_ptw_resp_bits_s1_addr_low})
                       : ptw_just_back_level_1 == 2'h1
                           ? _ptw_just_back_level_match_T_14 & ptw_just_back_tag_match_1_1
                           : (ptw_just_back_level_1 != 2'h2 | ptw_just_back_tag_match_1_2)
                             & ptw_just_back_tag_match_1_3) & ptw_just_back_vmid_hit
                    & ptw_just_back_vasid_hit)
             : io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)
                                                    ? _csr_delay_io_out_vsatp_asid
                                                    : _csr_delay_io_out_satp_asid)
               & (~(|io_ptw_resp_bits_s2xlate) | ptw_just_back_vmid_hit)
               & (_ptw_just_back_noS2_hit_level_match_T_21
                    ? _ptw_just_back_noS2_hit_level_match_T_14
                      & ptw_just_back_noS2_hit_tag_match_1_1
                      & (io_ptw_resp_bits_s1_entry_n
                           ? io_ptw_resp_bits_s1_entry_tag[5:1] == req_out_1_vaddr[20:16]
                           : io_ptw_resp_bits_s1_entry_tag[5:0] == req_out_1_vaddr[20:15])
                    : _ptw_just_back_noS2_hit_level_match_T_19
                        ? _ptw_just_back_noS2_hit_level_match_T_14
                          & ptw_just_back_noS2_hit_tag_match_1_1
                        : (_GEN_1 | ptw_just_back_noS2_hit_tag_match_1_2)
                          & ptw_just_back_noS2_hit_tag_match_1_3)
               & _GEN_2[req_out_1_vaddr[14:12]]) | ptw_already_back_last_REG_1
        & req_s2xlate_1 == ptw_resp_bits_reg_1_s2xlate
        & (ptw_resp_bits_reg_1_s2xlate == 2'h0
             ? ptw_resp_bits_reg_1_s1_entry_asid == ((|ptw_resp_bits_reg_1_s2xlate)
                                                       ? _csr_delay_io_out_vsatp_asid
                                                       : _csr_delay_io_out_satp_asid)
               & (~(|ptw_resp_bits_reg_1_s2xlate) | ptw_already_back_vmid_hit_1)
               & (ptw_resp_bits_reg_1_s1_entry_level == 2'h0
                    ? _ptw_already_back_noS2_hit_level_match_T_14
                      & ptw_already_back_noS2_hit_tag_match_1_1
                      & (ptw_resp_bits_reg_1_s1_entry_n
                           ? ptw_resp_bits_reg_1_s1_entry_tag[5:1] == req_out_1_vaddr[20:16]
                           : ptw_resp_bits_reg_1_s1_entry_tag[5:0] == req_out_1_vaddr[20:15])
                    : ptw_resp_bits_reg_1_s1_entry_level == 2'h1
                        ? _ptw_already_back_noS2_hit_level_match_T_14
                          & ptw_already_back_noS2_hit_tag_match_1_1
                        : (ptw_resp_bits_reg_1_s1_entry_level != 2'h2
                           | ptw_already_back_noS2_hit_tag_match_1_2)
                          & ptw_already_back_noS2_hit_tag_match_1_3)
               & _GEN_20[req_out_1_vaddr[14:12]]
             : ptw_resp_bits_reg_1_s2xlate == 2'h2
                 ? {2'h0,
                    ptw_resp_bits_reg_1_s2_entry_vmid} == _csr_delay_io_out_hgatp_vmid
                   & (ptw_resp_bits_reg_1_s2_entry_level == 2'h0
                        ? _ptw_already_back_onlyS2_hit_level_match_T_14
                          & ptw_already_back_onlyS2_hit_tag_match_1_1
                          & (ptw_resp_bits_reg_1_s2_entry_n
                               ? ptw_resp_bits_reg_1_s2_entry_tag[8:4] == req_out_1_vaddr[20:16]
                               : ptw_resp_bits_reg_1_s2_entry_tag[8:0] == req_out_1_vaddr[20:12])
                        : ptw_resp_bits_reg_1_s2_entry_level == 2'h1
                            ? _ptw_already_back_onlyS2_hit_level_match_T_14
                              & ptw_already_back_onlyS2_hit_tag_match_1_1
                            : (ptw_resp_bits_reg_1_s2_entry_level != 2'h2
                               | ptw_already_back_onlyS2_hit_tag_match_1_2)
                              & ptw_already_back_onlyS2_hit_tag_match_1_3)
                 : (ptw_already_back_level_1 == 2'h0
                      ? _ptw_already_back_level_match_T_14
                        & ptw_already_back_tag_match_1_1
                        & ((_ptw_already_back_n_T_1
                              ? ptw_resp_bits_reg_1_s1_entry_n
                              : ptw_resp_bits_reg_1_s1_entry_n
                                & (|ptw_resp_bits_reg_1_s2_entry_level)
                                | ptw_resp_bits_reg_1_s2_entry_n
                                & (|ptw_resp_bits_reg_1_s1_entry_level)
                                | ptw_resp_bits_reg_1_s1_entry_n
                                & ptw_resp_bits_reg_1_s2_entry_n)
                             ? req_out_1_vaddr[20:16] == ptw_resp_bits_reg_1_s1_entry_tag[5:1]
                             : req_out_1_vaddr[20:12] == {ptw_resp_bits_reg_1_s1_entry_tag[5:0],
                                                          ptw_resp_bits_reg_1_s1_addr_low})
                      : ptw_already_back_level_1 == 2'h1
                          ? _ptw_already_back_level_match_T_14
                            & ptw_already_back_tag_match_1_1
                          : (ptw_already_back_level_1 != 2'h2
                             | ptw_already_back_tag_match_1_2)
                            & ptw_already_back_tag_match_1_3)
                   & ptw_already_back_vmid_hit_1
                   & ptw_resp_bits_reg_1_s1_entry_asid == _csr_delay_io_out_vsatp_asid))
    & ~(need_gpa & need_gpa_vpn != req_out_1_vaddr[49:12] & ~resp_gpa_refill);
  assign io_ptw_req_1_bits_vpn = req_out_1_vaddr[49:12];
  assign io_ptw_req_1_bits_s2xlate = req_s2xlate_1;
  assign io_ptw_req_1_bits_getGpa = hasGpf_1 & hit_read_1;
  assign io_pmp_0_valid = req_out_v_0;
  assign io_pmp_0_bits_addr = io_pmp_0_bits_addr_0;
  assign io_pmp_0_bits_cmd = req_out_0_cmd;
  assign io_pmp_1_valid = req_out_v_1;
  assign io_pmp_1_bits_addr = io_pmp_1_bits_addr_0;
  assign io_pmp_1_bits_cmd = req_out_1_cmd;
endmodule

