0.6
2018.2
Jun 14 2018
20:41:02
D:/coding/Verilog/encoder 8 to 3 with pri/encoder 8 to 3 with pri.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/coding/Verilog/encoder 8 to 3 with pri/encoder 8 to 3 with pri.srcs/sim_1/new/encoder_w0_tb.v,1638972253,verilog,,,,encoder_wo_tb,,,,,,,,
D:/coding/Verilog/encoder 8 to 3 with pri/encoder 8 to 3 with pri.srcs/sources_1/new/encoder_wo.v,1638972096,verilog,,D:/coding/Verilog/encoder 8 to 3 with pri/encoder 8 to 3 with pri.srcs/sim_1/new/encoder_w0_tb.v,,encoder_wo,,,,,,,,
