<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="./">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>å®éªŒ5ã€ä¼ è¾“æ¥å£UART &mdash; æ•°å­—ç³»ç»Ÿè®¾è®¡ä¸å®è·µ-å®éªŒ  documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="_static/css/theme.css?v=19f00094" />

  
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="_static/jquery.js?v=5d32c60e"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="_static/documentation_options.js?v=5929fcd5"></script>
        <script src="_static/doctools.js?v=9a2dae69"></script>
        <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="å®éªŒ6ã€åˆè¯†é€»è¾‘ç»¼åˆ" href="lab6.html" />
    <link rel="prev" title="å®éªŒ4ã€æœ‰é™çŠ¶æ€æœº" href="lab4.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            æ•°å­—ç³»ç»Ÿè®¾è®¡ä¸å®è·µ-å®éªŒ
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">ç›®å½•:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="install.html">å®éªŒ0ã€å®éªŒå‡†å¤‡</a></li>
<li class="toctree-l1"><a class="reference internal" href="lab1.html">å®éªŒ1ã€ç»„åˆé€»è¾‘</a></li>
<li class="toctree-l1"><a class="reference internal" href="lab2.html">å®éªŒ2ã€æ—¶åºé€»è¾‘</a></li>
<li class="toctree-l1"><a class="reference internal" href="lab3.html">å®éªŒ3ã€Verilogé‡Œè´¹è§£çš„æ¦‚å¿µ</a></li>
<li class="toctree-l1"><a class="reference internal" href="lab4.html">å®éªŒ4ã€æœ‰é™çŠ¶æ€æœº</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">å®éªŒ5ã€ä¼ è¾“æ¥å£UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id1">æ•™ç¨‹</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id2">ç¬¬ä¸€æ­¥ï¼šäº†è§£UARTåè®®</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-txrx-interfaces">ç¬¬äºŒæ­¥ï¼šè¯»ä¸€ä¸‹UART TXä¸RX interfacesï¼ˆæ¥å£ï¼‰æ•°å­—ç”µè·¯çš„ä»£ç </a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-tx">ç¬¬ä¸‰æ­¥ï¼šå†™ä¸€ä¸ªä¸çŸ¥ç–²å€¦å‘é€â€6â€çš„UART TXè®¾è®¡</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#interface">â€“ç‰¹åˆ«æ³¨æ„interfaceç”¨æ³•â€“</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#id3">ç¬¬å››æ­¥ï¼šåœ¨ä»¿çœŸå‰èƒ½è¯»æ‡‚ç¤ºä¾‹ç¨‹åºåœ¨å¹²å•¥</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#fpgapc666">â€“æˆ‘ä»¬å¯ä»¥å…ˆç”¨å®é™…FPGAä¸PCè¯•ä¸€ä¸‹â€œä¸åœå‘é€666â€ç¨‹åºçš„é€šä¿¡â€“</a></li>
<li class="toctree-l4"><a class="reference internal" href="#id4">â€“æœ€ç»ˆå†è¯•ç€ä¸ä»¿çœŸçš„æƒ…å†µè¯»ä¸€ä¸‹ä¸‹é¢çš„ä»£ç â€“</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id5">ç»ƒä¹ </a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lab6.html">å®éªŒ6ã€åˆè¯†é€»è¾‘ç»¼åˆ</a></li>
<li class="toctree-l1"><a class="reference internal" href="lab7.html">å®éªŒ7ã€Macroåº”ç”¨-å­˜å‚¨å™¨</a></li>
<li class="toctree-l1"><a class="reference internal" href="lab8.html">å®éªŒ8ã€çŸ©é˜µä¹˜æ³•å™¨åŠè®¾è®¡ä¼˜åŒ–ï¼ˆè¯¾ç¨‹ç«èµ›å¤§ä½œä¸šï¼‰</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">æ•°å­—ç³»ç»Ÿè®¾è®¡ä¸å®è·µ-å®éªŒ</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">å®éªŒ5ã€ä¼ è¾“æ¥å£UART</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/lab5.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="uart">
<h1>å®éªŒ5ã€ä¼ è¾“æ¥å£UART<a class="headerlink" href="#uart" title="Link to this heading">ïƒ</a></h1>
<section id="id1">
<h2>æ•™ç¨‹<a class="headerlink" href="#id1" title="Link to this heading">ïƒ</a></h2>
<p>æˆ‘ä»¬çš„ç›®æ ‡æ˜¯ç†Ÿæ‚‰UARTçš„è®¾è®¡ä¸åº”ç”¨</p>
<section id="id2">
<h3>ç¬¬ä¸€æ­¥ï¼šäº†è§£UARTåè®®<a class="headerlink" href="#id2" title="Link to this heading">ïƒ</a></h3>
<p>æ¨èæ•™ç¨‹ï¼š<a class="reference external" href="https://learn.sparkfun.com/tutorials/serial-communication/all">https://learn.sparkfun.com/tutorials/serial-communication/all</a></p>
</section>
<section id="uart-txrx-interfaces">
<h3>ç¬¬äºŒæ­¥ï¼šè¯»ä¸€ä¸‹UART TXä¸RX interfacesï¼ˆæ¥å£ï¼‰æ•°å­—ç”µè·¯çš„ä»£ç <a class="headerlink" href="#uart-txrx-interfaces" title="Link to this heading">ïƒ</a></h3>
<p>æ¥è‡ªAlinxçš„UARTæ¥å£å®ç°ï¼š
<a class="reference download internal" download="" href="_downloads/72da80c35cd47eea8b2bb28e96af8f12/uart.v"><span class="xref download myst">uart.v</span></a></p>
<p>å®ƒæœ¬è´¨ä¸Šæ˜¯ä¸€ä¸ªçŠ¶æ€æœºï¼Œç»“åˆç¬¬ä¸€æ­¥çš„åè®®â€œè§„å®šâ€ï¼Œçœ‹ä¸€ä¸‹å®ƒçš„çŠ¶æ€æ˜¯æ€ä¹ˆè·³è½¬çš„å³å®¹æ˜“è¯»æ‡‚ã€‚</p>
</section>
<section id="uart-tx">
<h3>ç¬¬ä¸‰æ­¥ï¼šå†™ä¸€ä¸ªä¸çŸ¥ç–²å€¦å‘é€â€6â€çš„UART TXè®¾è®¡<a class="headerlink" href="#uart-tx" title="Link to this heading">ïƒ</a></h3>
<p>äº†è§£äº†UARTçš„åŸºæœ¬åŸç†åï¼Œæˆ‘ä»¬è¯•ç€å†™ä¸€ä¸ªä¸åœå‘é€â€6â€(å½“ç„¶æ˜¯ASCIIç å•¦)çš„æ•°å­—ç”µè·¯æ¨¡å—ï¼Œç„¶åç”¨PCæ¥æ¥æ”¶ä¸€ä¸‹ã€‚</p>
<section id="interface">
<h4>â€“ç‰¹åˆ«æ³¨æ„interfaceç”¨æ³•â€“<a class="headerlink" href="#interface" title="Link to this heading">ïƒ</a></h4>
<p>TX pinè¯´æ˜ï¼š</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Bit Width</p></th>
<th class="head"><p>Function</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>I</p></td>
<td><p>1</p></td>
<td><p>system clock</p></td>
</tr>
<tr class="row-odd"><td><p>rst_n</p></td>
<td><p>I</p></td>
<td><p>1</p></td>
<td><p>async reset, low active</p></td>
</tr>
<tr class="row-even"><td><p>tx_data</p></td>
<td><p>I</p></td>
<td><p>8</p></td>
<td><p>data to send (1byte)</p></td>
</tr>
<tr class="row-odd"><td><p>tx_data_valid</p></td>
<td><p>I</p></td>
<td><p>1</p></td>
<td><p>ok to send? high active</p></td>
</tr>
<tr class="row-even"><td><p>tx_data_ready</p></td>
<td><p>O</p></td>
<td><p>1</p></td>
<td><p>tx interface status. 1: ready to send; 0: busy</p></td>
</tr>
<tr class="row-odd"><td><p>tx_pin</p></td>
<td><p>O</p></td>
<td><p>1</p></td>
<td><p>tx pin</p></td>
</tr>
</tbody>
</table>
<p>RX pinè¯´æ˜ï¼š</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Bit Width</p></th>
<th class="head"><p>Function</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>I</p></td>
<td><p>1</p></td>
<td><p>system clock</p></td>
</tr>
<tr class="row-odd"><td><p>rst_n</p></td>
<td><p>I</p></td>
<td><p>1</p></td>
<td><p>async reset, low active</p></td>
</tr>
<tr class="row-even"><td><p>rx_data</p></td>
<td><p>O</p></td>
<td><p>8</p></td>
<td><p>received data (1byte)</p></td>
</tr>
<tr class="row-odd"><td><p>rx_data_valid</p></td>
<td><p>O</p></td>
<td><p>1</p></td>
<td><p>received done? high active</p></td>
</tr>
<tr class="row-even"><td><p>rx_data_ready</p></td>
<td><p>I</p></td>
<td><p>1</p></td>
<td><p>ready to receive? high active</p></td>
</tr>
<tr class="row-odd"><td><p>rx_pin</p></td>
<td><p>I</p></td>
<td><p>1</p></td>
<td><p>rx pin</p></td>
</tr>
</tbody>
</table>
<p>éœ€è¦æ£€æŸ¥çš„ç«¯å£ï¼š</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Bit Width</p></th>
<th class="head"><p>Function</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>tx_data_ready</p></td>
<td><p>O</p></td>
<td><p>1</p></td>
<td><p>tx interface status. 1: ready to send; 0: busy</p></td>
</tr>
<tr class="row-odd"><td><p>rx_data_valid</p></td>
<td><p>O</p></td>
<td><p>1</p></td>
<td><p>received done? high active</p></td>
</tr>
</tbody>
</table>
<p>éœ€è¦Interfaceç”¨æˆ·æ§åˆ¶çš„ä¿¡å·ï¼š</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Bit Width</p></th>
<th class="head"><p>Function</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>tx_data_valid</p></td>
<td><p>I</p></td>
<td><p>1</p></td>
<td><p>ok to send? high active</p></td>
</tr>
<tr class="row-odd"><td><p>rx_data_ready</p></td>
<td><p>I</p></td>
<td><p>1</p></td>
<td><p>ready to receive? high active</p></td>
</tr>
</tbody>
</table>
<p>æˆ‘ä»¬å…ˆå†™ä¸€ä¸ªæ•°å­—ç”µè·¯æ¨¡å—æ¥åˆ©ç”¨UART TX interfaceï¼Œåœ¨resetä¹‹åï¼ŒæŠŠâ€6â€(æ³¨æ„è¿™é‡Œæ˜¯ASCIIç ,ä¸æ˜¯8â€™d6;å½“ç„¶æƒ³ä¼ 8â€™d6ä¹Ÿæ²¡æœ‰é—®é¢˜çš„)çš„ç å­—ä¸åœåœ°æ‰”å‘tx_dataï¼š</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span><span class="w"> </span><span class="n">test1</span>
<span class="p">(</span>
<span class="k">input</span><span class="w">	</span><span class="n">sys_clk</span><span class="p">,</span><span class="w">       </span><span class="c1">//system clock 50Mhz on board</span>
<span class="k">input</span><span class="w">	</span><span class="n">rstb</span><span class="p">,</span><span class="w">        </span><span class="c1">//reset ,low active</span>
<span class="k">output</span><span class="w">	</span><span class="n">uart_tx</span><span class="w">      </span><span class="c1">//fpga send data</span>
<span class="p">);</span>

<span class="k">parameter</span><span class="w"> </span><span class="n">CLK_FRE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">50</span><span class="p">;</span><span class="c1">//Mhz</span>
<span class="k">localparam</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">STATE_RESET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">STATE_SEND</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="p">;</span>
<span class="c1">// communication interface</span>
<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> 	</span><span class="n">tx_data</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> 		</span><span class="n">tx_data_valid</span><span class="p">;</span>

<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> 	</span><span class="n">state</span><span class="p">;</span>

<span class="c1">// State transfer</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sys_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rstb</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">	</span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rstb</span><span class="p">)</span>
<span class="w">	</span><span class="k">begin</span>
<span class="w">		</span><span class="n">tx_data</span><span class="w"> 		</span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">		</span><span class="n">tx_data_valid</span><span class="w"> 	</span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">		</span><span class="n">state</span><span class="w"> 			</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">STATE_RESET</span><span class="p">;</span>
<span class="w">	</span><span class="k">end</span>
<span class="w">	</span><span class="k">else</span>
<span class="w">		</span><span class="k">case</span><span class="p">(</span><span class="n">state</span><span class="p">)</span>
<span class="w">			</span><span class="nl">STATE_SEND:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">				</span><span class="k">if</span><span class="p">(</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">tx_data_ready</span><span class="p">)</span><span class="c1">//last byte sent is complete</span>
<span class="w">				</span><span class="k">begin</span>
<span class="w">					</span><span class="c1">// &quot;6&quot; is 8&#39;b00110110;</span>
<span class="w">					</span><span class="c1">// send from LSB to MSB: 01101100</span>
<span class="w">					</span><span class="n">tx_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;6&quot;</span><span class="p">;</span>
<span class="w">					</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">				</span><span class="k">end</span>
<span class="w">				</span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">tx_data_valid</span><span class="p">)</span>
<span class="w">				</span><span class="k">begin</span>
<span class="w">					</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">				</span><span class="k">end</span>
<span class="w">			</span><span class="k">end</span>
<span class="w">			</span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span><span class="c1">//STATE_RESET</span>
<span class="w">				</span><span class="n">state</span><span class="w"> 	</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">STATE_SEND</span><span class="p">;</span>
<span class="w">			</span><span class="k">end</span>
<span class="w">		</span><span class="k">endcase</span>
<span class="k">end</span>

<span class="c1">// UART Interface</span>
<span class="n">uart_tx</span><span class="w"> </span><span class="p">#</span>
<span class="p">(</span>
<span class="p">.</span><span class="n">CLK_FRE</span><span class="p">(</span><span class="n">CLK_FRE</span><span class="p">),</span>
<span class="p">.</span><span class="n">BAUD_RATE</span><span class="p">(</span><span class="mh">115200</span><span class="p">)</span>
<span class="p">)</span><span class="w"> </span><span class="n">uart_tx_inst</span>
<span class="p">(</span>
<span class="p">.</span><span class="n">clk</span><span class="w"> 			</span><span class="p">(</span><span class="n">sys_clk</span><span class="p">),</span>
<span class="p">.</span><span class="n">rst_n</span><span class="w"> 			</span><span class="p">(</span><span class="n">rstb</span><span class="p">),</span>
<span class="p">.</span><span class="n">tx_data</span><span class="w">  		</span><span class="p">(</span><span class="n">tx_data</span><span class="p">),</span>
<span class="p">.</span><span class="n">tx_data_valid</span><span class="w">	</span><span class="p">(</span><span class="n">tx_data_valid</span><span class="p">),</span>
<span class="p">.</span><span class="n">tx_data_ready</span><span class="w">	</span><span class="p">(</span><span class="n">tx_data_ready</span><span class="p">),</span>
<span class="p">.</span><span class="n">tx_pin</span><span class="w"> 		</span><span class="p">(</span><span class="n">uart_tx</span><span class="p">)</span>
<span class="p">);</span>
<span class="k">endmodule</span>
</pre></div>
</div>
<p>å¯ä»¥å†™ä¸€ä¸ªtestbenchæ¥ä»¿çœŸéªŒè¯ä¸€ä¸‹ï¼š</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ns</span>
<span class="no">`include</span><span class="w"> </span><span class="s">&quot;uart.v&quot;</span>
<span class="k">module</span><span class="w"> </span><span class="n">test_top</span><span class="p">;</span>

<span class="kt">reg</span><span class="w"> </span><span class="n">sys_clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">rstb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">uart_rx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="kt">wire</span><span class="w"> </span><span class="n">uart_tx</span><span class="p">;</span>

<span class="k">always</span><span class="w"> </span><span class="p">#</span><span class="mh">1</span><span class="w"> </span><span class="n">sys_clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">sys_clk</span><span class="p">;</span>

<span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">	</span><span class="p">#</span><span class="mh">2</span><span class="w"> </span><span class="n">rstb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">	</span><span class="p">#</span><span class="mh">100000</span><span class="w"> </span><span class="nb">$finish</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">	</span><span class="n">$dumpfile</span><span class="p">(</span><span class="s">&quot;wave.vcd&quot;</span><span class="p">);</span>
<span class="w">	</span><span class="n">$dumpvars</span><span class="p">(</span><span class="mh">0</span><span class="p">,</span><span class="n">test_top</span><span class="p">);</span>
<span class="k">end</span>

<span class="n">test1</span><span class="w"> </span><span class="n">u1</span><span class="p">(</span>
<span class="p">.</span><span class="n">sys_clk</span><span class="p">(</span><span class="n">sys_clk</span><span class="p">),</span>
<span class="p">.</span><span class="n">rstb</span><span class="p">(</span><span class="n">rstb</span><span class="p">),</span>
<span class="p">.</span><span class="n">uart_tx</span><span class="p">(</span><span class="n">uart_tx</span><span class="p">)</span>
<span class="p">);</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p>ä¸è¿‡éœ€è¦æ³¨æ„çš„æ˜¯ï¼ŒUARTçš„æ³¢ç‰¹ç‡è®¾ä¸º115200ï¼ˆæ„æ€æ˜¯TX RXçš„å˜åŒ–é€Ÿåº¦ä¸º115200 bps, bit per secondï¼‰ï¼Œè€Œuart interface (txæˆ–rx)éƒ½æ˜¯ç”¨50MHzçš„æ—¶é’Ÿå»é‡‡æ ·çš„ï¼Œæ‰€ä»¥æ¯bit UART tx_pinæˆ–rx_pinçš„å˜åŒ–éƒ½éœ€è¦ 50M/115200â‰ˆ435ä¸ªå‘¨æœŸï¼Œæ‰€ä»¥ä»¿çœŸçš„æ—¶å€™ä¸€å®šå¤šä»¿ä¸€ä¼šï¼Œæ¯”å¦‚æ”¾åä¸‡ä¸ªcycle <code class="docutils literal notranslate"><span class="pre">#100000</span> <span class="pre">$finish</span></code>ã€‚</p>
<p>å¸¦æ ‡è®°çš„ç»“æœå¦‚ä¸‹ï¼š</p>
<p><img alt="screen_shot_results" src="_images/screenshot_6.png" /></p>
<p>ç¡®å®ä¸åœåœ°åœ¨å‘é€å­—ç¬¦â€œ6â€ï¼›ä¸Šå›¾ä¸­æ ‡è®°å¼€å§‹çš„â€œ0â€å’Œç»“æŸçš„â€œ1â€åˆ†åˆ«ä¸ºUARTåè®®(protocol)ä¸­çš„èµ·å§‹ä½ä¸ç»“æŸä½ï¼Œå›å»çœ‹ä¸€ä¸‹<a class="reference download internal" download="" href="_downloads/72da80c35cd47eea8b2bb28e96af8f12/uart.v"><span class="xref download myst">uart.v</span></a>ä¸­çš„interfaceè®¾è®¡ç¬¬150è¡Œï¼šå‘é€æœ€åä¸€ä½å¯¹åº”çš„stateå«S_STOPï¼Œå¯¹åº”çš„è¾“å‡ºtx_reg=1ã€‚</p>
<p>å…¶å®è¿˜æœ‰å…¶å®ƒUARTå˜ç§åè®®ï¼Œä¼šåœ¨data bitä¸stop bitä¸­é—´å‘é€1bitçš„(å¥‡å¶)æ ¡éªŒbitï¼Œä½†æ˜¯æˆ‘ä»¬è¿™é‡Œçš„è®¾è®¡<a class="reference download internal" download="" href="_downloads/72da80c35cd47eea8b2bb28e96af8f12/uart.v"><span class="xref download myst">uart.v</span></a>å¹¶æ²¡æœ‰æŠŠæ£€éªŒä½è®¾è®¡è¿›å»ã€‚</p>
</section>
</section>
<section id="id3">
<h3>ç¬¬å››æ­¥ï¼šåœ¨ä»¿çœŸå‰èƒ½è¯»æ‡‚ç¤ºä¾‹ç¨‹åºåœ¨å¹²å•¥<a class="headerlink" href="#id3" title="Link to this heading">ïƒ</a></h3>
<p>Alinxçš„å®˜æ–¹æ•™ç¨‹æä¾›äº†ä¸€ä¸ªç¤ºä¾‹æ•™ç¨‹ï¼š<a class="reference download internal" download="" href="_downloads/5362aa4b28767a4454d5d38c310b2765/04.%E4%B8%B2%E5%8F%A3%E6%94%B6%E5%8F%91%E5%AE%9E%E9%AA%8C.pdf"><span class="xref download myst">ä¸²å£æ”¶å‘å®éªŒ</span></a>ã€‚</p>
<section id="fpgapc666">
<h4>â€“æˆ‘ä»¬å¯ä»¥å…ˆç”¨å®é™…FPGAä¸PCè¯•ä¸€ä¸‹â€œä¸åœå‘é€666â€ç¨‹åºçš„é€šä¿¡â€“<a class="headerlink" href="#fpgapc666" title="Link to this heading">ïƒ</a></h4>
<p>æ ¹æ®ä¸Šé¢çš„<em>ä¸²å£æ”¶å‘å®éªŒ</em>ç¤ºä¾‹æ•™ç¨‹ï¼Œè¯•ç€è¿ä¸€ä¸‹æˆ‘ä»¬è‡ªå·±çš„Verilogæ•°å­—ç”µè·¯è®¾è®¡ï¼š</p>
<section id="fpga">
<h5>FPGAç«¯:<a class="headerlink" href="#fpga" title="Link to this heading">ïƒ</a></h5>
<p>é€šè¿‡vivadoæŠŠä¸Šé¢çš„test1 moduleçƒ§åˆ°æˆ‘ä»¬çš„FPGAä¸­å»ï¼Œè®°å¾—ç»‘å®šIOï¼›</p>
<p>FPGAçš„constraint:</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="nv">set_property</span><span class="w"> </span>CFGBVS<span class="w"> </span>VCCO<span class="w"> </span><span class="k">[</span><span class="nv">current_design</span><span class="k">]</span>
<span class="nv">set_property</span><span class="w"> </span>CONFIG_VOLTAGE<span class="w"> </span><span class="mf">3.3</span><span class="w"> </span><span class="k">[</span><span class="nv">current_design</span><span class="k">]</span>

<span class="nv">set_property</span><span class="w"> </span>BITSTREAM.CONFIG.SPI_BUSWIDTH<span class="w"> </span><span class="mi">4</span><span class="w"> </span><span class="k">[</span><span class="nv">current_design</span><span class="k">]</span><span class="w"> </span>
set_property<span class="w"> </span>CONFIG_MODE<span class="w"> </span>SPIx4<span class="w"> </span><span class="k">[</span><span class="nv">current_design</span><span class="k">]</span><span class="w"> </span>
set_property<span class="w"> </span>BITSTREAM.CONFIG.CONFIGRATE<span class="w"> </span><span class="mi">50</span><span class="w"> </span><span class="k">[</span><span class="nv">current_design</span><span class="k">]</span><span class="w"> </span>

create_clock<span class="w"> </span><span class="o">-</span>period<span class="w"> </span><span class="mi">20</span><span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>sys_clk<span class="k">]</span>
<span class="nv">set_property</span><span class="w"> </span>IOSTANDARD<span class="w"> </span>LVCMOS33<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span><span class="k">{</span><span class="nv">sys_clk</span><span class="k">}]</span>
<span class="nv">set_property</span><span class="w"> </span>PACKAGE_PIN<span class="w"> </span>Y18<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span><span class="k">{</span><span class="nv">sys_clk</span><span class="k">}]</span>

<span class="nv">set_property</span><span class="w"> </span>IOSTANDARD<span class="w"> </span>LVCMOS33<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span><span class="k">{</span><span class="nv">rstb</span><span class="k">}]</span>
<span class="nv">set_property</span><span class="w"> </span>PACKAGE_PIN<span class="w"> </span>F20<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span><span class="k">{</span><span class="nv">rstb</span><span class="k">}]</span>

<span class="c"># set_property IOSTANDARD LVCMOS33 [get_ports uart_rx]</span>
<span class="c"># set_property PACKAGE_PIN G15 [get_ports uart_rx]</span>

<span class="nv">set_property</span><span class="w"> </span>IOSTANDARD<span class="w"> </span>LVCMOS33<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>uart_tx<span class="k">]</span>
<span class="nv">set_property</span><span class="w"> </span>PACKAGE_PIN<span class="w"> </span>G16<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>uart_tx<span class="k">]</span>
</pre></div>
</div>
</section>
<section id="pc">
<h5>PCç«¯<a class="headerlink" href="#pc" title="Link to this heading">ïƒ</a></h5>
<p>å¯ä»¥ç”¨pythonæä¾›çš„åŒ… <a class="reference external" href="https://pyserial.readthedocs.io/en/latest/shortintro.html">pyserial</a>ï¼Œæ³¨æ„ä½¿ç”¨ä¹‹å‰éœ€è¦å…ˆå®‰è£… (<code class="docutils literal notranslate"><span class="pre">pip</span> <span class="pre">install</span> <span class="pre">pyserial</span></code>)ï¼Œå…·ä½“çš„å®‰è£…æµç¨‹è§ï¼š<a class="reference external" href="https://pyserial.readthedocs.io/en/latest/pyserial.html#installation">here</a></p>
<p>åœ¨å°†ä¸Šé¢çš„FPGAè®¾è®¡ç¨‹åºçƒ§å½•åˆ°FPGAä¹‹åï¼Œè¿æ¥A7035Bå¼€å‘æ¿ä¸Šçš„UARTå£åˆ°PCçš„USBç«¯ï¼š</p>
<p><img alt="connection_picture" src="_images/screenshot_7.jpg" /></p>
<p>è‡ªå·±å†™ä¸ªç®€å•çš„æ¥æ”¶ç¨‹åºï¼š</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">serial</span>
<span class="n">ser</span> <span class="o">=</span> <span class="n">serial</span><span class="o">.</span><span class="n">Serial</span><span class="p">(</span><span class="s1">&#39;/dev/ttyUSB0&#39;</span><span class="p">)</span>
<span class="c1"># ser = serial.Serial(&#39;COM1&#39;) </span>
<span class="n">ser</span><span class="o">.</span><span class="n">baudrate</span> <span class="o">=</span> <span class="mi">115200</span>
<span class="nb">print</span><span class="p">(</span><span class="n">ser</span><span class="o">.</span><span class="n">read</span><span class="p">(</span><span class="mi">3</span><span class="p">))</span> <span class="c1">#æ”¶3ä¸ªbyteï¼Œç†è®ºä¸Šåº”è¯¥ä¼šå‡ºç°â€œ666â€</span>
</pre></div>
</div>
<p>æ³¨æ„ï¼šä¸åŒæ“ä½œç³»ç»Ÿå¯¹äºæ¥å£çš„å‘½ä»¤è§„åˆ™ä¸å¤ªä¸€æ ·ï¼Œwindowsçš„è¯åº”è¯¥ç±»ä¼¼äº<code class="docutils literal notranslate"><span class="pre">COM1</span></code>ã€<code class="docutils literal notranslate"><span class="pre">COM2</span></code>è¿™ç§ï¼Œéœ€è¦å»è®¾å¤‡ç®¡ç†å™¨å»æ‰¾å¯¹åº”çš„æ¥å£ï¼›Linux/MACOSçš„åº”è¯¥ç±»ä¼¼äºä¸Šé¢çš„<code class="docutils literal notranslate"><span class="pre">/dev/ttyUSB0</span></code>æˆ–è€…<code class="docutils literal notranslate"><span class="pre">/dev/tty.usbserial0</span></code>.</p>
<p>æˆåŠŸçš„è¯ç»“æœåº”è¯¥ä¸ºï¼š</p>
<p><img alt="connection_picture" src="_images/screenshot_8.png" /></p>
<p>è¿™æ ·æˆ‘ä»¬å°±å…ˆå®Œæˆä¸€æ¬¡ç®€å•æ•°å­—èŠ¯ç‰‡ä¸ä¸Šä½æœºä¹‹é—´çš„é€šä¿¡å¯¹æ¥ï¼ğŸ›°</p>
</section>
</section>
<section id="id4">
<h4>â€“æœ€ç»ˆå†è¯•ç€ä¸ä»¿çœŸçš„æƒ…å†µè¯»ä¸€ä¸‹ä¸‹é¢çš„ä»£ç â€“<a class="headerlink" href="#id4" title="Link to this heading">ïƒ</a></h4>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span><span class="w"> </span><span class="n">uart_test</span>
<span class="p">(</span>
<span class="k">input</span><span class="w">                           </span><span class="n">sys_clk</span><span class="p">,</span><span class="w">       </span><span class="c1">//system clock 50Mhz on board</span>
<span class="k">input</span><span class="w">                           </span><span class="n">rst_n</span><span class="p">,</span><span class="w">        </span><span class="c1">//reset ,low active</span>
<span class="k">input</span><span class="w">                           </span><span class="n">uart_rx</span><span class="p">,</span><span class="w">      </span><span class="c1">//fpga receive data</span>
<span class="k">output</span><span class="w">                          </span><span class="n">uart_tx</span><span class="w">      </span><span class="c1">//fpga send data</span>
<span class="p">);</span>

<span class="k">parameter</span><span class="w">                       </span><span class="n">CLK_FRE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">50</span><span class="p">;</span><span class="c1">//Mhz</span>
<span class="k">localparam</span><span class="w">                       </span><span class="n">IDLE</span><span class="w"> </span><span class="o">=</span><span class="w">  </span><span class="mh">0</span><span class="p">;</span>
<span class="k">localparam</span><span class="w">                       </span><span class="n">SEND</span><span class="w"> </span><span class="o">=</span><span class="w">  </span><span class="mh">1</span><span class="p">;</span><span class="w">   </span><span class="c1">//send HELLO ALINX\r\n</span>
<span class="k">localparam</span><span class="w">                       </span><span class="n">WAIT</span><span class="w"> </span><span class="o">=</span><span class="w">  </span><span class="mh">2</span><span class="p">;</span><span class="w">   </span><span class="c1">//wait 1 second and send uart received data</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                         </span><span class="n">tx_data</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                         </span><span class="n">tx_str</span><span class="p">;</span>
<span class="kt">reg</span><span class="w">                              </span><span class="n">tx_data_valid</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">                             </span><span class="n">tx_data_ready</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                         </span><span class="n">tx_cnt</span><span class="p">;</span>
<span class="kt">wire</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                        </span><span class="n">rx_data</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">                             </span><span class="n">rx_data_valid</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">                             </span><span class="n">rx_data_ready</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                        </span><span class="n">wait_cnt</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                         </span><span class="n">state</span><span class="p">;</span>

<span class="k">assign</span><span class="w"> </span><span class="n">rx_data_ready</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="c1">//always can receive data,</span>
<span class="c1">//if HELLO ALINX\r\n is being sent, the received data is discarded</span>
<span class="cm">/*************************************************************************</span>
<span class="cm">1 second sends a packet HELLO ALINX\r\n , FPGA has been receiving state</span>
<span class="cm">****************************************************************************/</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sys_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rst_n</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">	</span><span class="k">if</span><span class="p">(</span><span class="n">rst_n</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<span class="w">	</span><span class="k">begin</span>
<span class="w">		</span><span class="n">wait_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">		</span><span class="n">tx_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">		</span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">		</span><span class="n">tx_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">		</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">	</span><span class="k">end</span>
<span class="w">	</span><span class="k">else</span>
<span class="w">	</span><span class="k">case</span><span class="p">(</span><span class="n">state</span><span class="p">)</span>
<span class="w">		</span><span class="nl">IDLE:</span>
<span class="w">			</span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">SEND</span><span class="p">;</span>
<span class="w">		</span><span class="nl">SEND:</span>
<span class="w">		</span><span class="k">begin</span>
<span class="w">			</span><span class="n">wait_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">			</span><span class="n">tx_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">tx_str</span><span class="p">;</span>

<span class="w">			</span><span class="k">if</span><span class="p">(</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">tx_data_ready</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">tx_cnt</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d12</span><span class="p">)</span><span class="c1">//Send 12 bytes data</span>
<span class="w">			</span><span class="k">begin</span>
<span class="w">				</span><span class="n">tx_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">tx_cnt</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d1</span><span class="p">;</span><span class="w"> </span><span class="c1">//Send data counter</span>
<span class="w">			</span><span class="k">end</span>
<span class="w">			</span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">tx_data_ready</span><span class="p">)</span><span class="c1">//last byte sent is complete</span>
<span class="w">			</span><span class="k">begin</span>
<span class="w">				</span><span class="n">tx_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">				</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">				</span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">WAIT</span><span class="p">;</span>
<span class="w">			</span><span class="k">end</span>
<span class="w">			</span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">tx_data_valid</span><span class="p">)</span>
<span class="w">			</span><span class="k">begin</span>
<span class="w">				</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">			</span><span class="k">end</span>
<span class="w">		</span><span class="k">end</span>
<span class="w">		</span><span class="nl">WAIT:</span>
<span class="w">		</span><span class="k">begin</span>
<span class="w">			</span><span class="n">wait_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wait_cnt</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">;</span>

<span class="w">			</span><span class="k">if</span><span class="p">(</span><span class="n">rx_data_valid</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
<span class="w">			</span><span class="k">begin</span>
<span class="w">				</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">				</span><span class="n">tx_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">rx_data</span><span class="p">;</span><span class="w">   </span><span class="c1">// send uart received data</span>
<span class="w">			</span><span class="k">end</span>
<span class="w">			</span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">tx_data_ready</span><span class="p">)</span>
<span class="w">			</span><span class="k">begin</span>
<span class="w">				</span><span class="n">tx_data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">			</span><span class="k">end</span>
<span class="w">			</span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wait_cnt</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">CLK_FRE</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="mh">1000000</span><span class="p">)</span><span class="w"> </span><span class="c1">// wait for 1 second</span>
<span class="w">				</span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">SEND</span><span class="p">;</span>
<span class="w">		</span><span class="k">end</span>
<span class="w">		</span><span class="k">default</span><span class="o">:</span>
<span class="w">			</span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">	</span><span class="k">endcase</span>
<span class="k">end</span>
<span class="cm">/*************************************************************************</span>
<span class="cm">combinational logic  Send &quot;HELLO ALINX\r\n&quot;</span>
<span class="cm">****************************************************************************/</span>
<span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">	</span><span class="k">case</span><span class="p">(</span><span class="n">tx_cnt</span><span class="p">)</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;H&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d1</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;E&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d2</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;L&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d3</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;L&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d4</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;O&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d5</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot; &quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d6</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;A&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d7</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;L&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d8</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;I&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d9</span><span class="w"> </span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;N&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d10</span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;X&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d11</span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;</span><span class="se">\r</span><span class="s">&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="mh">8</span><span class="mi">&#39;d12</span><span class="o">:</span><span class="w">  </span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">;</span>
<span class="w">		</span><span class="k">default</span><span class="o">:</span><span class="n">tx_str</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">	</span><span class="k">endcase</span>
<span class="k">end</span>
<span class="cm">/***************************************************************************</span>
<span class="cm">calling uart_tx module and uart_rx module</span>
<span class="cm">****************************************************************************/</span>
<span class="n">uart_rx</span><span class="p">#</span>
<span class="p">(</span>
<span class="p">.</span><span class="n">CLK_FRE</span><span class="p">(</span><span class="n">CLK_FRE</span><span class="p">),</span>
<span class="p">.</span><span class="n">BAUD_RATE</span><span class="p">(</span><span class="mh">115200</span><span class="p">)</span>
<span class="p">)</span><span class="w"> </span><span class="n">uart_rx_inst</span>
<span class="p">(</span>
<span class="p">.</span><span class="n">clk</span><span class="w">                        </span><span class="p">(</span><span class="n">sys_clk</span><span class="w">                  </span><span class="p">),</span>
<span class="p">.</span><span class="n">rst_n</span><span class="w">                      </span><span class="p">(</span><span class="n">rst_n</span><span class="w">                    </span><span class="p">),</span>
<span class="p">.</span><span class="n">rx_data</span><span class="w">                    </span><span class="p">(</span><span class="n">rx_data</span><span class="w">                  </span><span class="p">),</span>
<span class="p">.</span><span class="n">rx_data_valid</span><span class="w">              </span><span class="p">(</span><span class="n">rx_data_valid</span><span class="w">            </span><span class="p">),</span>
<span class="p">.</span><span class="n">rx_data_ready</span><span class="w">              </span><span class="p">(</span><span class="n">rx_data_ready</span><span class="w">            </span><span class="p">),</span>
<span class="p">.</span><span class="n">rx_pin</span><span class="w">                     </span><span class="p">(</span><span class="n">uart_rx</span><span class="w">                  </span><span class="p">)</span>
<span class="p">);</span>

<span class="n">uart_tx</span><span class="p">#</span>
<span class="p">(</span>
<span class="p">.</span><span class="n">CLK_FRE</span><span class="p">(</span><span class="n">CLK_FRE</span><span class="p">),</span>
<span class="p">.</span><span class="n">BAUD_RATE</span><span class="p">(</span><span class="mh">115200</span><span class="p">)</span>
<span class="p">)</span><span class="w"> </span><span class="n">uart_tx_inst</span>
<span class="p">(</span>
<span class="p">.</span><span class="n">clk</span><span class="w">                        </span><span class="p">(</span><span class="n">sys_clk</span><span class="w">                  </span><span class="p">),</span>
<span class="p">.</span><span class="n">rst_n</span><span class="w">                      </span><span class="p">(</span><span class="n">rst_n</span><span class="w">                    </span><span class="p">),</span>
<span class="p">.</span><span class="n">tx_data</span><span class="w">                    </span><span class="p">(</span><span class="n">tx_data</span><span class="w">                  </span><span class="p">),</span>
<span class="p">.</span><span class="n">tx_data_valid</span><span class="w">              </span><span class="p">(</span><span class="n">tx_data_valid</span><span class="w">            </span><span class="p">),</span>
<span class="p">.</span><span class="n">tx_data_ready</span><span class="w">              </span><span class="p">(</span><span class="n">tx_data_ready</span><span class="w">            </span><span class="p">),</span>
<span class="p">.</span><span class="n">tx_pin</span><span class="w">                     </span><span class="p">(</span><span class="n">uart_tx</span><span class="w">                  </span><span class="p">)</span>
<span class="p">);</span>
<span class="k">endmodule</span>
</pre></div>
</div>
<p>å¸¸è§Bugï¼š</p>
<ul class="simple">
<li><p>UARTä¸è¯†åˆ«:: CP2101è½¬æ¢èŠ¯ç‰‡éœ€è¦å•ç‹¬å†è£…ä¸€ä¸‹é©±åŠ¨,<a class="reference external" href="https://www.silabs.com/developers/usb-to-uart-bridge-vcp-drivers?tab=downloads">https://www.silabs.com/developers/usb-to-uart-bridge-vcp-drivers?tab=downloads</a></p></li>
<li><p>UARTä¸è¯†åˆ«:: ç¡¬ä»¶æ’é”™å£äº†,USBçº¿è¦æ’UARTå£è€ŒéJTAGå£</p></li>
<li><p>æ€»æ˜¯å‘ç”Ÿbit error:: æˆ‘ä¸Šé¢ç¤ºä¾‹ç¨‹åºå†™å¾—å…¶å®å¹¶ä¸å¥½,æ‰€ä»¥æ€»å‡ºé”™ï¼›é€šè¿‡æ”¹å˜è§¦å‘æ¡ä»¶(tx_send_enable, rx_receive_enable)å¯ä»¥æ”¹å–„ã€‚</p></li>
</ul>
</section>
</section>
</section>
<hr class="docutils" />
<section id="id5">
<h2>ç»ƒä¹ <a class="headerlink" href="#id5" title="Link to this heading">ïƒ</a></h2>
<p>æˆ‘ä»¬æ¥è®¾è®¡ä¸€ä¸ªç”¨FPGAï¼ˆåŠ é€Ÿï¼‰è®¡ç®—å‘é‡-çŸ©é˜µä¹˜æ³•çš„æ•°å­—ç³»ç»Ÿã€‚</p>
<p>æ•´ä½“å·¥ä½œæµç¨‹ä¸ºï¼š</p>
<ol class="arabic simple">
<li><p>PCç«¯ï¼ˆä¸Šä½æœºï¼‰é€šè¿‡UARTå‘é€å¾…è®¡ç®—æ•°æ®åˆ°FPGA</p>
<ul class="simple">
<li><p>3Ã—2çŸ©é˜µ<strong>W</strong></p></li>
<li><p>1Ã—3çš„å‘é‡<strong>X</strong></p></li>
</ul>
</li>
<li><p>FPGAè¿›è¡Œè®¡ç®—<strong>Y</strong>=<strong>XÂ·W</strong>ï¼Œç»“æœç»´åº¦åº”ä¸º1Ã—2</p></li>
<li><p>FPGAé€šè¿‡UARTå‘é€è®¡ç®—ç»“æœ<strong>Y</strong>è‡³ä¸Šä½æœºï¼Œå¹¶åœ¨æ˜¾ç¤ºå™¨ä¸Šæ‰“å°å‡ºè®¡ç®—ç»“æœã€‚</p></li>
</ol>
<p>æ³¨ï¼šæœ¬ç»ƒä¹ ä¸­æ¶‰åŠåˆ°çš„æ¯ä¸ªæ ‡é‡å‡ä¸º32bit unsigned integerï¼Œä¸è€ƒè™‘æº¢å‡ºã€‚</p>
<p>æç¤ºï¼š
ç¬¬2æ­¥ä¸­çš„åŠ é€Ÿè®¡ç®—å¯ç›´æ¥ä½¿ç”¨ä¸‹æ–¹æ¨¡å—ï¼š</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span><span class="w"> </span><span class="n">VMM</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">x0</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">x1</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">x2</span><span class="p">,</span>

<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">w00</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">w01</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">w10</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">w11</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">w20</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">w21</span><span class="p">,</span>

<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">y0</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">y1</span>
<span class="p">);</span>

<span class="k">assign</span><span class="w"> </span><span class="n">y0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">x0</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">w00</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">x1</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">w10</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">x2</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">w20</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">y1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">x0</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">w01</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">x1</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">w11</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">x2</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">w21</span><span class="p">;</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><strong>[é—®é¢˜1]</strong>
å®Œæˆè¿°çš„FPGAä»£ç ä¸PCç«¯ä»£ç ï¼ˆå»ºè®®Pythonï¼Œå…¶å®ƒè¯­è¨€äº¦å¯ï¼‰ã€‚</p>
<p>è¯·äºå®éªŒæŠ¥å‘Šä¸­å±•ç¤ºç›¸å…³ç»“æœï¼ˆåŒ…æ‹¬ä½†ä¸é™äºFPGAä¸PCè¿æ¥çš„å·¥ä½œç…§ç‰‡ã€Verilogä»¿çœŸæ³¢å½¢å›¾ã€PCç«¯è¾“å…¥ä¸è¾“å‡ºçš„ç»“æœï¼‰ã€‚</p>
<p>è¯·ä¸€åŒä¸Šä¼ FPGAç«¯ä¸PCç«¯æºä»£ç ã€‚</p>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="lab4.html" class="btn btn-neutral float-left" title="å®éªŒ4ã€æœ‰é™çŠ¶æ€æœº" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="lab6.html" class="btn btn-neutral float-right" title="å®éªŒ6ã€åˆè¯†é€»è¾‘ç»¼åˆ" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, åŒ—äº¬å¤§å­¦.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>