vhdtdtfi -lib work /home/ise/Xilinx_data/final_4_5/5-4/IO_SIMUL_VER_TRY3/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/final_4_5/5-4/IO_SIMUL_VER_TRY3/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/final_4_5/5-4/IO_SIMUL_VER_TRY3/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/final_4_5/5-4/IO_SIMUL_VER_TRY3/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/11_5/IO_SIMUL_8BIT/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/11_5/IO_SIMUL_8BIT/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/11_5/IO_SIMUL_8BIT/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/11_5/IO_SIMUL_8BIT/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/EDAC_LAST_VER/IO_SIMUL_8BIT/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/EDAC_LAST_VER/IO_SIMUL_8BIT/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/EDAC_LAST_VER/IO_SIMUL_8BIT/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/EDAC_LAST_VER/IO_SIMUL_8BIT/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.sym 
vhdtdtfi -lib work /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.v -lang verilog -prj IO_SIMUL_VER -o EDAC_BLOCK.spl -module EDAC_BLOCK -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w EDAC_BLOCK.spl /home/ise/Xilinx_data/Final_ver/Simulations/IO_SIMUL_8BIT_W_LUT/EDAC_BLOCK.sym 
