Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 15 15:28:41 2023
| Host         : DESKTOP-926DN33 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-14  Critical Warning  LUT on the clock tree                           1           
TIMING-17  Critical Warning  Non-clocked sequential cell                     554         
HPDR-1     Warning           Port pin direction inconsistency                2           
TIMING-18  Warning           Missing input or output delay                   59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (811)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (941)
5. checking no_input_delay (35)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (811)
--------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: ov7670_cam2_pclk (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: clk25mhz_gen/state_reg/Q (HIGH)

 There are 213 register/latch pins with no clock driven by root clock pin: clk50mhz_gen/state_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: com_to_mem1/clock_divider7seg/state_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ov7670_cam2/debounce_switch/r_state_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_module1/horizontal_counter1/hsync_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (941)
--------------------------------------------------
 There are 941 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.655      -32.184                     87                 4633        0.009        0.000                      0                 4633        4.020        0.000                       0                  2945  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
cam1_pclk    {0.000 20.000}     40.000          25.000          
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam1_pclk          35.139        0.000                      0                   83        0.228        0.000                      0                   83       19.500        0.000                       0                    49  
sys_clk_pin        -0.655      -32.184                     87                 4512        0.009        0.000                      0                 4512        4.020        0.000                       0                  2896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cam1_pclk     sys_clk_pin         5.956        0.000                      0                   70        0.041        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      cam1_pclk     
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam1_pclk
  To Clock:  cam1_pclk

Setup :            0  Failing Endpoints,  Worst Slack       35.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.139ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.580ns (12.766%)  route 3.963ns (87.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.425    ov7670_cam1_pclk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ov7670_cam1_pclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.558     5.079    ov7670_cam1/ov7670_capture/ov7670_cam1_pclk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/Q
                         net (fo=1, routed)           1.396     6.931    ov7670_cam1/ov7670_capture/hsync_old_reg
    SLICE_X51Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.055 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     9.622    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/C
                         clock pessimism              0.070    45.226    
                         clock uncertainty           -0.035    45.191    
    SLICE_X55Y25         FDRE (Setup_fdre_C_R)       -0.429    44.762    ov7670_cam1/ov7670_capture/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         44.762    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 35.139    

Slack (MET) :             35.139ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.580ns (12.766%)  route 3.963ns (87.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.425    ov7670_cam1_pclk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ov7670_cam1_pclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.558     5.079    ov7670_cam1/ov7670_capture/ov7670_cam1_pclk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/Q
                         net (fo=1, routed)           1.396     6.931    ov7670_cam1/ov7670_capture/hsync_old_reg
    SLICE_X51Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.055 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     9.622    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[1]/C
                         clock pessimism              0.070    45.226    
                         clock uncertainty           -0.035    45.191    
    SLICE_X55Y25         FDRE (Setup_fdre_C_R)       -0.429    44.762    ov7670_cam1/ov7670_capture/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         44.762    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 35.139    

Slack (MET) :             35.139ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.580ns (12.766%)  route 3.963ns (87.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.425    ov7670_cam1_pclk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ov7670_cam1_pclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.558     5.079    ov7670_cam1/ov7670_capture/ov7670_cam1_pclk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/Q
                         net (fo=1, routed)           1.396     6.931    ov7670_cam1/ov7670_capture/hsync_old_reg
    SLICE_X51Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.055 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     9.622    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[2]/C
                         clock pessimism              0.070    45.226    
                         clock uncertainty           -0.035    45.191    
    SLICE_X55Y25         FDRE (Setup_fdre_C_R)       -0.429    44.762    ov7670_cam1/ov7670_capture/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         44.762    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 35.139    

Slack (MET) :             35.139ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.580ns (12.766%)  route 3.963ns (87.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.425    ov7670_cam1_pclk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ov7670_cam1_pclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.558     5.079    ov7670_cam1/ov7670_capture/ov7670_cam1_pclk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/Q
                         net (fo=1, routed)           1.396     6.931    ov7670_cam1/ov7670_capture/hsync_old_reg
    SLICE_X51Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.055 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     9.622    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[3]/C
                         clock pessimism              0.070    45.226    
                         clock uncertainty           -0.035    45.191    
    SLICE_X55Y25         FDRE (Setup_fdre_C_R)       -0.429    44.762    ov7670_cam1/ov7670_capture/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         44.762    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 35.139    

Slack (MET) :             35.139ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.580ns (12.766%)  route 3.963ns (87.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.425    ov7670_cam1_pclk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ov7670_cam1_pclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.558     5.079    ov7670_cam1/ov7670_capture/ov7670_cam1_pclk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ov7670_cam1/ov7670_capture/hsync_old_reg_reg/Q
                         net (fo=1, routed)           1.396     6.931    ov7670_cam1/ov7670_capture/hsync_old_reg
    SLICE_X51Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.055 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     9.622    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[4]/C
                         clock pessimism              0.070    45.226    
                         clock uncertainty           -0.035    45.191    
    SLICE_X55Y25         FDRE (Setup_fdre_C_R)       -0.429    44.762    ov7670_cam1/ov7670_capture/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         44.762    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 35.139    

Slack (MET) :             35.158ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.056ns (22.950%)  route 3.545ns (77.050%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.551     5.711    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456     6.167 f  ov7670_cam1/ov7670_capture/pixel_reg[0]/Q
                         net (fo=9, routed)           1.179     7.346    ov7670_cam1/ov7670_capture/Q[0]
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  ov7670_cam1/ov7670_capture/pixel[9]_i_5/O
                         net (fo=5, routed)           0.674     8.144    ov7670_cam1/ov7670_capture/pixel[9]_i_5_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.294 r  ov7670_cam1/ov7670_capture/pixel[9]_i_3/O
                         net (fo=1, routed)           0.805     9.099    ov7670_cam1/ov7670_capture/pixel[9]_i_3_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.326     9.425 r  ov7670_cam1/ov7670_capture/pixel[9]_i_1/O
                         net (fo=10, routed)          0.888    10.312    ov7670_cam1/ov7670_capture/pixel
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/C
                         clock pessimism              0.555    45.711    
                         clock uncertainty           -0.035    45.676    
    SLICE_X55Y25         FDRE (Setup_fdre_C_CE)      -0.205    45.471    ov7670_cam1/ov7670_capture/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         45.471    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 35.158    

Slack (MET) :             35.158ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.056ns (22.950%)  route 3.545ns (77.050%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.551     5.711    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456     6.167 f  ov7670_cam1/ov7670_capture/pixel_reg[0]/Q
                         net (fo=9, routed)           1.179     7.346    ov7670_cam1/ov7670_capture/Q[0]
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  ov7670_cam1/ov7670_capture/pixel[9]_i_5/O
                         net (fo=5, routed)           0.674     8.144    ov7670_cam1/ov7670_capture/pixel[9]_i_5_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.294 r  ov7670_cam1/ov7670_capture/pixel[9]_i_3/O
                         net (fo=1, routed)           0.805     9.099    ov7670_cam1/ov7670_capture/pixel[9]_i_3_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.326     9.425 r  ov7670_cam1/ov7670_capture/pixel[9]_i_1/O
                         net (fo=10, routed)          0.888    10.312    ov7670_cam1/ov7670_capture/pixel
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[1]/C
                         clock pessimism              0.555    45.711    
                         clock uncertainty           -0.035    45.676    
    SLICE_X55Y25         FDRE (Setup_fdre_C_CE)      -0.205    45.471    ov7670_cam1/ov7670_capture/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         45.471    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 35.158    

Slack (MET) :             35.158ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.056ns (22.950%)  route 3.545ns (77.050%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.551     5.711    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456     6.167 f  ov7670_cam1/ov7670_capture/pixel_reg[0]/Q
                         net (fo=9, routed)           1.179     7.346    ov7670_cam1/ov7670_capture/Q[0]
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  ov7670_cam1/ov7670_capture/pixel[9]_i_5/O
                         net (fo=5, routed)           0.674     8.144    ov7670_cam1/ov7670_capture/pixel[9]_i_5_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.294 r  ov7670_cam1/ov7670_capture/pixel[9]_i_3/O
                         net (fo=1, routed)           0.805     9.099    ov7670_cam1/ov7670_capture/pixel[9]_i_3_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.326     9.425 r  ov7670_cam1/ov7670_capture/pixel[9]_i_1/O
                         net (fo=10, routed)          0.888    10.312    ov7670_cam1/ov7670_capture/pixel
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[2]/C
                         clock pessimism              0.555    45.711    
                         clock uncertainty           -0.035    45.676    
    SLICE_X55Y25         FDRE (Setup_fdre_C_CE)      -0.205    45.471    ov7670_cam1/ov7670_capture/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         45.471    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 35.158    

Slack (MET) :             35.158ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.056ns (22.950%)  route 3.545ns (77.050%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.551     5.711    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456     6.167 f  ov7670_cam1/ov7670_capture/pixel_reg[0]/Q
                         net (fo=9, routed)           1.179     7.346    ov7670_cam1/ov7670_capture/Q[0]
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  ov7670_cam1/ov7670_capture/pixel[9]_i_5/O
                         net (fo=5, routed)           0.674     8.144    ov7670_cam1/ov7670_capture/pixel[9]_i_5_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.294 r  ov7670_cam1/ov7670_capture/pixel[9]_i_3/O
                         net (fo=1, routed)           0.805     9.099    ov7670_cam1/ov7670_capture/pixel[9]_i_3_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.326     9.425 r  ov7670_cam1/ov7670_capture/pixel[9]_i_1/O
                         net (fo=10, routed)          0.888    10.312    ov7670_cam1/ov7670_capture/pixel
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[3]/C
                         clock pessimism              0.555    45.711    
                         clock uncertainty           -0.035    45.676    
    SLICE_X55Y25         FDRE (Setup_fdre_C_CE)      -0.205    45.471    ov7670_cam1/ov7670_capture/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         45.471    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 35.158    

Slack (MET) :             35.158ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam1_pclk rise@40.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.056ns (22.950%)  route 3.545ns (77.050%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 45.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.551     5.711    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456     6.167 f  ov7670_cam1/ov7670_capture/pixel_reg[0]/Q
                         net (fo=9, routed)           1.179     7.346    ov7670_cam1/ov7670_capture/Q[0]
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  ov7670_cam1/ov7670_capture/pixel[9]_i_5/O
                         net (fo=5, routed)           0.674     8.144    ov7670_cam1/ov7670_capture/pixel[9]_i_5_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.294 r  ov7670_cam1/ov7670_capture/pixel[9]_i_3/O
                         net (fo=1, routed)           0.805     9.099    ov7670_cam1/ov7670_capture/pixel[9]_i_3_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.326     9.425 r  ov7670_cam1/ov7670_capture/pixel[9]_i_1/O
                         net (fo=10, routed)          0.888    10.312    ov7670_cam1/ov7670_capture/pixel
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000    40.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645    43.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    43.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502    43.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435    45.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[4]/C
                         clock pessimism              0.555    45.711    
                         clock uncertainty           -0.035    45.676    
    SLICE_X55Y25         FDRE (Setup_fdre_C_CE)      -0.205    45.471    ov7670_cam1/ov7670_capture/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         45.471    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 35.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.565     1.881    ov7670_cam1/ov7670_capture/CLK
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     2.022 r  ov7670_cam1/ov7670_capture/line_reg[5]/Q
                         net (fo=4, routed)           0.134     2.156    ov7670_cam1/ov7670_capture/line_reg[8]_0[5]
    SLICE_X53Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.201 r  ov7670_cam1/ov7670_capture/line[5]_i_1/O
                         net (fo=1, routed)           0.000     2.201    ov7670_cam1/ov7670_capture/p_0_in[5]
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.836     2.510    ov7670_cam1/ov7670_capture/CLK
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[5]/C
                         clock pessimism             -0.629     1.881    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.092     1.973    ov7670_cam1/ov7670_capture/line_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.190ns (53.905%)  route 0.162ns (46.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.554     1.870    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  ov7670_cam1/ov7670_capture/pixel_reg[7]/Q
                         net (fo=6, routed)           0.162     2.174    ov7670_cam1/ov7670_capture/Q[7]
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.049     2.223 r  ov7670_cam1/ov7670_capture/pixel[9]_i_2/O
                         net (fo=1, routed)           0.000     2.223    ov7670_cam1/ov7670_capture/p_0_in__0[9]
    SLICE_X55Y27         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.824     2.498    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y27         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[9]/C
                         clock pessimism             -0.613     1.885    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.107     1.992    ov7670_cam1/ov7670_capture/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.554     1.870    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  ov7670_cam1/ov7670_capture/pixel_reg[5]/Q
                         net (fo=4, routed)           0.146     2.157    ov7670_cam1/ov7670_capture/Q[5]
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.202 r  ov7670_cam1/ov7670_capture/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000     2.202    ov7670_cam1/ov7670_capture/p_0_in__0[5]
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.822     2.496    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[5]/C
                         clock pessimism             -0.626     1.870    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.092     1.962    ov7670_cam1/ov7670_capture/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.376%)  route 0.162ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.554     1.870    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  ov7670_cam1/ov7670_capture/pixel_reg[7]/Q
                         net (fo=6, routed)           0.162     2.174    ov7670_cam1/ov7670_capture/Q[7]
    SLICE_X55Y27         LUT4 (Prop_lut4_I0_O)        0.045     2.219 r  ov7670_cam1/ov7670_capture/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000     2.219    ov7670_cam1/ov7670_capture/p_0_in__0[8]
    SLICE_X55Y27         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.824     2.498    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y27         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[8]/C
                         clock pessimism             -0.613     1.885    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.092     1.977    ov7670_cam1/ov7670_capture/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/line_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.565     1.881    ov7670_cam1/ov7670_capture/CLK
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     2.022 r  ov7670_cam1/ov7670_capture/line_reg[7]/Q
                         net (fo=4, routed)           0.168     2.191    ov7670_cam1/ov7670_capture/line_reg[8]_0[7]
    SLICE_X53Y41         LUT4 (Prop_lut4_I0_O)        0.042     2.233 r  ov7670_cam1/ov7670_capture/line[8]_i_3/O
                         net (fo=1, routed)           0.000     2.233    ov7670_cam1/ov7670_capture/p_0_in[8]
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.836     2.510    ov7670_cam1/ov7670_capture/CLK
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[8]/C
                         clock pessimism             -0.629     1.881    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.107     1.988    ov7670_cam1/ov7670_capture/line_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/line_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.565     1.881    ov7670_cam1/ov7670_capture/CLK
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     2.022 r  ov7670_cam1/ov7670_capture/line_reg[7]/Q
                         net (fo=4, routed)           0.168     2.191    ov7670_cam1/ov7670_capture/line_reg[8]_0[7]
    SLICE_X53Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.236 r  ov7670_cam1/ov7670_capture/line[7]_i_1/O
                         net (fo=1, routed)           0.000     2.236    ov7670_cam1/ov7670_capture/p_0_in[7]
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.836     2.510    ov7670_cam1/ov7670_capture/CLK
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[7]/C
                         clock pessimism             -0.629     1.881    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.091     1.972    ov7670_cam1/ov7670_capture/line_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/line_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.035%)  route 0.199ns (48.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.565     1.881    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.045 r  ov7670_cam1/ov7670_capture/line_reg[1]/Q
                         net (fo=8, routed)           0.199     2.244    ov7670_cam1/ov7670_capture/line_reg[8]_0[1]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.043     2.287 r  ov7670_cam1/ov7670_capture/line[2]_i_1/O
                         net (fo=1, routed)           0.000     2.287    ov7670_cam1/ov7670_capture/p_0_in[2]
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.836     2.510    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[2]/C
                         clock pessimism             -0.629     1.881    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.131     2.012    ov7670_cam1/ov7670_capture/line_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/line_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.035%)  route 0.199ns (48.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.565     1.881    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.045 r  ov7670_cam1/ov7670_capture/line_reg[1]/Q
                         net (fo=8, routed)           0.199     2.244    ov7670_cam1/ov7670_capture/line_reg[8]_0[1]
    SLICE_X54Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.287 r  ov7670_cam1/ov7670_capture/line[4]_i_1/O
                         net (fo=1, routed)           0.000     2.287    ov7670_cam1/ov7670_capture/p_0_in[4]
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.836     2.510    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[4]/C
                         clock pessimism             -0.629     1.881    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.131     2.012    ov7670_cam1/ov7670_capture/line_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.554     1.870    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  ov7670_cam1/ov7670_capture/pixel_reg[7]/Q
                         net (fo=6, routed)           0.180     2.192    ov7670_cam1/ov7670_capture/Q[7]
    SLICE_X55Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.237 r  ov7670_cam1/ov7670_capture/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     2.237    ov7670_cam1/ov7670_capture/p_0_in__0[7]
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.822     2.496    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[7]/C
                         clock pessimism             -0.626     1.870    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.091     1.961    ov7670_cam1/ov7670_capture/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/line_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_cam1/ov7670_capture/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.275%)  route 0.199ns (48.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.565     1.881    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.045 r  ov7670_cam1/ov7670_capture/line_reg[1]/Q
                         net (fo=8, routed)           0.199     2.244    ov7670_cam1/ov7670_capture/line_reg[8]_0[1]
    SLICE_X54Y41         LUT4 (Prop_lut4_I2_O)        0.045     2.289 r  ov7670_cam1/ov7670_capture/line[3]_i_1/O
                         net (fo=1, routed)           0.000     2.289    ov7670_cam1/ov7670_capture/p_0_in[3]
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.836     2.510    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[3]/C
                         clock pessimism             -0.629     1.881    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.121     2.002    ov7670_cam1/ov7670_capture/line_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam1_pclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ov7670_cam1_pclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6  ov7670_cam1_pclk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4  pixel_counter_reg[1]_i_2/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X29Y29   ov7670_cam1/ov7670_capture/byte2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y31   ov7670_cam1/ov7670_capture/byte1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X28Y30   ov7670_cam1/ov7670_capture/byte1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           87  Failing Endpoints,  Worst Slack       -0.655ns,  Total Violation      -32.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam1/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam1/r_temp_x3_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.487ns  (logic 4.115ns (75.001%)  route 1.372ns (24.999%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.569    10.090    imag_procesor/imag_transform_cam1/lookuptable/clk_IBUF_BUFG
    SLICE_X53Y39         FDRE                                         r  imag_procesor/imag_transform_cam1/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.459    10.549 r  imag_procesor/imag_transform_cam1/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.613    11.162    imag_procesor/imag_transform_cam1/w_w_inv[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_P[34])
                                                      3.656    14.818 r  imag_procesor/imag_transform_cam1/r_temp_x3_reg0/P[34]
                         net (fo=1, routed)           0.759    15.577    imag_procesor/imag_transform_cam1/r_temp_x3_reg0_n_71
    SLICE_X55Y38         FDRE                                         r  imag_procesor/imag_transform_cam1/r_temp_x3_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.449    14.790    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  imag_procesor/imag_transform_cam1/r_temp_x3_reg[34]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X55Y38         FDRE (Setup_fdre_C_D)       -0.093    14.922    imag_procesor/imag_transform_cam1/r_temp_x3_reg[34]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.489ns  (logic 4.180ns (76.157%)  route 1.309ns (23.843%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.570    10.091    imag_procesor/imag_transform_cam2/lookuptable/clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.524    10.615 r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.643    11.258    imag_procesor/imag_transform_cam2/w_w_inv[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_P[22])
                                                      3.656    14.914 r  imag_procesor/imag_transform_cam2/r_temp_x3_reg0/P[22]
                         net (fo=1, routed)           0.666    15.580    imag_procesor/imag_transform_cam2/r_temp_x3_reg0_n_83
    SLICE_X11Y45         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.451    14.792    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[22]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.093    14.937    imag_procesor/imag_transform_cam2/r_temp_x3_reg[22]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -15.580    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.489ns  (logic 4.180ns (76.157%)  route 1.309ns (23.843%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.570    10.091    imag_procesor/imag_transform_cam2/lookuptable/clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.524    10.615 r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.643    11.258    imag_procesor/imag_transform_cam2/w_w_inv[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_P[30])
                                                      3.656    14.914 r  imag_procesor/imag_transform_cam2/r_temp_x3_reg0/P[30]
                         net (fo=1, routed)           0.666    15.580    imag_procesor/imag_transform_cam2/r_temp_x3_reg0_n_75
    SLICE_X11Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.452    14.793    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[30]/C
                         clock pessimism              0.276    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)       -0.093    14.941    imag_procesor/imag_transform_cam2/r_temp_x3_reg[30]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -15.580    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_y3_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.503ns  (logic 4.180ns (75.965%)  route 1.323ns (24.035%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.570    10.091    imag_procesor/imag_transform_cam2/lookuptable/clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.524    10.615 r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.627    11.242    imag_procesor/imag_transform_cam2/w_w_inv[11]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_B[11]_P[36])
                                                      3.656    14.898 r  imag_procesor/imag_transform_cam2/r_temp_y3_reg0/P[36]
                         net (fo=2, routed)           0.695    15.594    imag_procesor/imag_transform_cam2/r_temp_y3_reg0_n_69
    SLICE_X13Y49         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_y3_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.451    14.792    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_y3_reg[36]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.062    14.955    imag_procesor/imag_transform_cam2/r_temp_y3_reg[36]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.468ns  (logic 4.180ns (76.440%)  route 1.288ns (23.560%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.570    10.091    imag_procesor/imag_transform_cam2/lookuptable/clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.524    10.615 r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.643    11.258    imag_procesor/imag_transform_cam2/w_w_inv[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_P[29])
                                                      3.656    14.914 r  imag_procesor/imag_transform_cam2/r_temp_x3_reg0/P[29]
                         net (fo=1, routed)           0.645    15.560    imag_procesor/imag_transform_cam2/r_temp_x3_reg0_n_76
    SLICE_X11Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.452    14.793    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[29]/C
                         clock pessimism              0.276    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)       -0.093    14.941    imag_procesor/imag_transform_cam2/r_temp_x3_reg[29]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x3_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.495ns  (logic 4.180ns (76.065%)  route 1.315ns (23.935%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.570    10.091    imag_procesor/imag_transform_cam2/lookuptable/clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.524    10.615 r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.643    11.258    imag_procesor/imag_transform_cam2/w_w_inv[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_P[34])
                                                      3.656    14.914 r  imag_procesor/imag_transform_cam2/r_temp_x3_reg0/P[34]
                         net (fo=1, routed)           0.672    15.587    imag_procesor/imag_transform_cam2/r_temp_x3_reg0_n_71
    SLICE_X11Y48         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.452    14.793    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[34]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.062    14.969    imag_procesor/imag_transform_cam2/r_temp_x3_reg[34]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.616ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.459ns  (logic 4.180ns (76.564%)  route 1.279ns (23.436%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.570    10.091    imag_procesor/imag_transform_cam2/lookuptable/clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.524    10.615 r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.643    11.258    imag_procesor/imag_transform_cam2/w_w_inv[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_P[20])
                                                      3.656    14.914 r  imag_procesor/imag_transform_cam2/r_temp_x3_reg0/P[20]
                         net (fo=1, routed)           0.636    15.551    imag_procesor/imag_transform_cam2/r_temp_x3_reg0_n_85
    SLICE_X11Y45         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.451    14.792    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[20]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.095    14.935    imag_procesor/imag_transform_cam2/r_temp_x3_reg[20]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -15.551    
  -------------------------------------------------------------------
                         slack                                 -0.616    

Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_y3_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.452ns  (logic 4.180ns (76.663%)  route 1.272ns (23.337%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.570    10.091    imag_procesor/imag_transform_cam2/lookuptable/clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.524    10.615 r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.627    11.242    imag_procesor/imag_transform_cam2/w_w_inv[11]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_B[11]_P[33])
                                                      3.656    14.898 r  imag_procesor/imag_transform_cam2/r_temp_y3_reg0/P[33]
                         net (fo=1, routed)           0.645    15.544    imag_procesor/imag_transform_cam2/r_temp_y3_reg0_n_72
    SLICE_X11Y48         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_y3_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.452    14.793    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_y3_reg[33]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.093    14.938    imag_procesor/imag_transform_cam2/r_temp_y3_reg[33]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -15.544    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.574ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.496ns  (logic 4.180ns (76.051%)  route 1.316ns (23.949%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.570    10.091    imag_procesor/imag_transform_cam2/lookuptable/clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.524    10.615 r  imag_procesor/imag_transform_cam2/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.643    11.258    imag_procesor/imag_transform_cam2/w_w_inv[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_P[27])
                                                      3.656    14.914 r  imag_procesor/imag_transform_cam2/r_temp_x3_reg0/P[27]
                         net (fo=1, routed)           0.673    15.588    imag_procesor/imag_transform_cam2/r_temp_x3_reg0_n_78
    SLICE_X10Y46         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.451    14.792    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x3_reg[27]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X10Y46         FDRE (Setup_fdre_C_D)       -0.016    15.014    imag_procesor/imag_transform_cam2/r_temp_x3_reg[27]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -0.574    

Slack (VIOLATED) :        -0.508ns  (required time - arrival time)
  Source:                 imag_procesor/imag_transform_cam1/lookuptable/r_w_inv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam1/r_temp_y3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.389ns  (logic 4.115ns (76.366%)  route 1.274ns (23.634%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.569    10.090    imag_procesor/imag_transform_cam1/lookuptable/clk_IBUF_BUFG
    SLICE_X53Y39         FDRE                                         r  imag_procesor/imag_transform_cam1/lookuptable/r_w_inv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.459    10.549 r  imag_procesor/imag_transform_cam1/lookuptable/r_w_inv_reg[11]/Q
                         net (fo=14, routed)          0.613    11.162    imag_procesor/imag_transform_cam1/w_w_inv[11]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[11]_P[26])
                                                      3.656    14.818 r  imag_procesor/imag_transform_cam1/r_temp_y3_reg0/P[26]
                         net (fo=1, routed)           0.661    15.479    imag_procesor/imag_transform_cam1/r_temp_y3_reg0_n_79
    SLICE_X57Y36         FDRE                                         r  imag_procesor/imag_transform_cam1/r_temp_y3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.448    14.789    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  imag_procesor/imag_transform_cam1/r_temp_y3_reg[26]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)       -0.043    14.971    imag_procesor/imag_transform_cam1/r_temp_y3_reg[26]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -15.479    
  -------------------------------------------------------------------
                         slack                                 -0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 imag_procesor/imag_transform_cam2/r_temp_21_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_summ11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (71.009%)  route 0.112ns (28.991%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.563     1.446    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_21_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  imag_procesor/imag_transform_cam2/r_temp_21_reg[1]/Q
                         net (fo=1, routed)           0.112     1.722    imag_procesor/imag_transform_cam2/r_temp_21[1]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.767 r  imag_procesor/imag_transform_cam2/r_temp_summ11[3]_i_4/O
                         net (fo=1, routed)           0.000     1.767    imag_procesor/imag_transform_cam2/r_temp_summ11[3]_i_4_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.832 r  imag_procesor/imag_transform_cam2/r_temp_summ11_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.832    imag_procesor/imag_transform_cam2/r_temp_summ11_reg[3]_i_1_n_6
    SLICE_X47Y49         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_summ11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.835     1.962    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_summ11_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.105     1.823    imag_procesor/imag_transform_cam2/r_temp_summ11_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 imag_procesor/reg_reader1/r_cam1_T31_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_T31_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.663%)  route 0.146ns (53.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.564     1.447    imag_procesor/reg_reader1/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  imag_procesor/reg_reader1/r_cam1_T31_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  imag_procesor/reg_reader1/r_cam1_T31_reg[6]/Q
                         net (fo=1, routed)           0.146     1.721    imag_procesor/imag_transform_cam2/r_T31_reg[24]_0[6]
    SLICE_X39Y50         FDRE                                         r  imag_procesor/imag_transform_cam2/r_T31_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.830     1.958    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  imag_procesor/imag_transform_cam2/r_T31_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)        -0.007     1.707    imag_procesor/imag_transform_cam2/r_T31_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 imag_procesor/imag_save/overlay/r_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/address_gen/r_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.780%)  route 0.223ns (61.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.551     1.434    imag_procesor/imag_save/overlay/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  imag_procesor/imag_save/overlay/r_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  imag_procesor/imag_save/overlay/r_data_reg[1]/Q
                         net (fo=1, routed)           0.223     1.798    imag_procesor/imag_save/address_gen/r_data1_reg[11]_0[1]
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.819     1.946    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[1]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.070     1.767    imag_procesor/imag_save/address_gen/r_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 imag_procesor/imag_save/overlay/r_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/address_gen/r_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.228%)  route 0.228ns (61.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.553     1.436    imag_procesor/imag_save/overlay/clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  imag_procesor/imag_save/overlay/r_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  imag_procesor/imag_save/overlay/r_data_reg[2]/Q
                         net (fo=1, routed)           0.228     1.805    imag_procesor/imag_save/address_gen/r_data1_reg[11]_0[2]
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.819     1.946    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[2]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.072     1.769    imag_procesor/imag_save/address_gen/r_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 imag_procesor/imag_transform_cam2/r_T32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_32_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.958%)  route 0.157ns (38.042%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.563     1.446    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  imag_procesor/imag_transform_cam2/r_T32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  imag_procesor/imag_transform_cam2/r_T32_reg[16]/Q
                         net (fo=3, routed)           0.157     1.744    imag_procesor/imag_transform_cam2/r_T32[16]
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.789 r  imag_procesor/imag_transform_cam2/r_temp_32_reg0__0_carry__3_i_8__0/O
                         net (fo=1, routed)           0.000     1.789    imag_procesor/imag_transform_cam2/r_temp_32_reg0__0_carry__3_i_8__0_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.859 r  imag_procesor/imag_transform_cam2/r_temp_32_reg0__0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.859    imag_procesor/imag_transform_cam2/r_temp_32_reg0__0_carry__3_n_7
    SLICE_X43Y49         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_32_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.834     1.961    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_32_reg[17]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105     1.822    imag_procesor/imag_transform_cam2/r_temp_32_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 imag_procesor/imag_transform_cam2/r_temp_x1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.382%)  route 0.226ns (61.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.562     1.445    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[9]/Q
                         net (fo=1, routed)           0.226     1.813    imag_procesor/imag_transform_cam2/r_temp_x1[9]
    SLICE_X34Y50         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.829     1.957    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[9]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.063     1.771    imag_procesor/imag_transform_cam2/r_temp_x2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 imag_procesor/imag_transform_cam2/r_temp_x1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.411%)  route 0.236ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.561     1.444    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[23]/Q
                         net (fo=1, routed)           0.236     1.821    imag_procesor/imag_transform_cam2/r_temp_x1[23]
    SLICE_X32Y54         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.829     1.957    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[23]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.070     1.778    imag_procesor/imag_transform_cam2/r_temp_x2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 imag_procesor/imag_transform_cam2/r_temp_x1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.122%)  route 0.239ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.562     1.445    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[15]/Q
                         net (fo=1, routed)           0.239     1.825    imag_procesor/imag_transform_cam2/r_temp_x1[15]
    SLICE_X32Y52         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.830     1.958    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[15]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.072     1.781    imag_procesor/imag_transform_cam2/r_temp_x2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 imag_procesor/imag_transform_cam2/r_temp_x1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.079%)  route 0.239ns (62.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.561     1.444    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[20]/Q
                         net (fo=1, routed)           0.239     1.824    imag_procesor/imag_transform_cam2/r_temp_x1[20]
    SLICE_X33Y54         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.829     1.957    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[20]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.070     1.778    imag_procesor/imag_transform_cam2/r_temp_x2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 imag_procesor/imag_transform_cam2/r_temp_x1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_transform_cam2/r_temp_x2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.839%)  route 0.242ns (63.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.561     1.444    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  imag_procesor/imag_transform_cam2/r_temp_x1_reg[21]/Q
                         net (fo=1, routed)           0.242     1.827    imag_procesor/imag_transform_cam2/r_temp_x1[21]
    SLICE_X32Y54         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.829     1.957    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  imag_procesor/imag_transform_cam2/r_temp_x2_reg[21]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.070     1.778    imag_procesor/imag_transform_cam2/r_temp_x2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y2   bram3/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y2   bram3/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y1   bram3/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y1   bram3/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y10  bram3/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y10  bram3/ram_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y7   bram3/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y7   bram3/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12  bram3/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12  bram3/ram_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y42  imag_procesor/rgb2gray_cam1/r_line2_reg[4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cam1_pclk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_green1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 1.127ns (36.379%)  route 1.971ns (63.621%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.554     5.714    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.478     6.192 r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/Q
                         net (fo=37, routed)          0.926     7.118    ov7670_cam1/ov7670_capture/pixel_counter[1]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.323     7.441 r  ov7670_cam1/ov7670_capture/r_green1[9]_i_3/O
                         net (fo=6, routed)           1.045     8.486    ov7670_cam1/ov7670_capture/w_camera_cam1_data_wr[7]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.326     8.812 r  ov7670_cam1/ov7670_capture/rgb2gray_cam1/r_green1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.812    imag_procesor/rgb2gray_cam1/r_green1_reg[9]_0[2]
    SLICE_X31Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.433    14.774    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X31Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[4]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)        0.029    14.768    imag_procesor/rgb2gray_cam1/r_green1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_green1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.127ns (36.403%)  route 1.969ns (63.598%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.554     5.714    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.478     6.192 r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/Q
                         net (fo=37, routed)          0.926     7.118    ov7670_cam1/ov7670_capture/pixel_counter[1]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.323     7.441 r  ov7670_cam1/ov7670_capture/r_green1[9]_i_3/O
                         net (fo=6, routed)           1.043     8.484    ov7670_cam1/ov7670_capture/w_camera_cam1_data_wr[7]
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.810 r  ov7670_cam1/ov7670_capture/rgb2gray_cam1/r_green1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.810    imag_procesor/rgb2gray_cam1/r_green1_reg[9]_0[3]
    SLICE_X31Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.433    14.774    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X31Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[5]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)        0.031    14.770    imag_procesor/rgb2gray_cam1/r_green1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_green1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.897ns (30.913%)  route 2.005ns (69.087%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.554     5.714    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.478     6.192 r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/Q
                         net (fo=37, routed)          1.013     7.205    ov7670_cam1/ov7670_capture/pixel_counter[1]
    SLICE_X31Y30         LUT3 (Prop_lut3_I1_O)        0.295     7.500 r  ov7670_cam1/ov7670_capture/r_green1[1]_i_1/O
                         net (fo=7, routed)           0.992     8.492    ov7670_cam1/ov7670_capture/byte1_reg[7]_0[5]
    SLICE_X32Y30         LUT3 (Prop_lut3_I2_O)        0.124     8.616 r  ov7670_cam1/ov7670_capture/rgb2gray_cam1/r_green1[9]_i_1/O
                         net (fo=1, routed)           0.000     8.616    imag_procesor/rgb2gray_cam1/r_green1_reg[9]_0[7]
    SLICE_X32Y30         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.434    14.775    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[9]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.035    14.740    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.032    14.772    imag_procesor/rgb2gray_cam1/r_green1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_green1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.127ns (39.980%)  route 1.692ns (60.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.554     5.714    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.478     6.192 r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/Q
                         net (fo=37, routed)          0.926     7.118    ov7670_cam1/ov7670_capture/pixel_counter[1]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.323     7.441 r  ov7670_cam1/ov7670_capture/r_green1[9]_i_3/O
                         net (fo=6, routed)           0.766     8.207    ov7670_cam1/ov7670_capture/w_camera_cam1_data_wr[7]
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.326     8.533 r  ov7670_cam1/ov7670_capture/rgb2gray_cam1/r_green1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.533    imag_procesor/rgb2gray_cam1/r_green1_reg[9]_0[5]
    SLICE_X31Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.433    14.774    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X31Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[7]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)        0.032    14.771    imag_procesor/rgb2gray_cam1/r_green1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_green1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.127ns (40.051%)  route 1.687ns (59.949%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.554     5.714    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.478     6.192 r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/Q
                         net (fo=37, routed)          0.926     7.118    ov7670_cam1/ov7670_capture/pixel_counter[1]
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.323     7.441 r  ov7670_cam1/ov7670_capture/r_green1[9]_i_3/O
                         net (fo=6, routed)           0.761     8.202    ov7670_cam1/ov7670_capture/w_camera_cam1_data_wr[7]
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.326     8.528 r  ov7670_cam1/ov7670_capture/rgb2gray_cam1/r_green1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.528    imag_procesor/rgb2gray_cam1/r_green1_reg[9]_0[4]
    SLICE_X31Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.433    14.774    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X31Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[6]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)        0.031    14.770    imag_procesor/rgb2gray_cam1/r_green1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_green1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.897ns (32.269%)  route 1.883ns (67.731%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.554     5.714    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.478     6.192 r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/Q
                         net (fo=37, routed)          1.013     7.205    ov7670_cam1/ov7670_capture/pixel_counter[1]
    SLICE_X31Y30         LUT3 (Prop_lut3_I1_O)        0.295     7.500 r  ov7670_cam1/ov7670_capture/r_green1[1]_i_1/O
                         net (fo=7, routed)           0.870     8.370    ov7670_cam1/ov7670_capture/byte1_reg[7]_0[5]
    SLICE_X31Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.494 r  ov7670_cam1/ov7670_capture/rgb2gray_cam1/r_green1[8]_i_1/O
                         net (fo=1, routed)           0.000     8.494    imag_procesor/rgb2gray_cam1/r_green1_reg[9]_0[6]
    SLICE_X31Y31         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.435    14.776    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[8]/C
                         clock pessimism              0.000    14.776    
                         clock uncertainty           -0.035    14.741    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.032    14.773    imag_procesor/rgb2gray_cam1/r_green1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_red1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.801ns (34.566%)  route 1.516ns (65.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.554     5.714    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.478     6.192 r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/Q
                         net (fo=37, routed)          1.013     7.205    ov7670_cam1/ov7670_capture/pixel_counter[1]
    SLICE_X31Y30         LUT3 (Prop_lut3_I1_O)        0.323     7.528 r  ov7670_cam1/ov7670_capture/r_red1[7]_i_1/O
                         net (fo=1, routed)           0.503     8.031    imag_procesor/rgb2gray_cam1/w_camera_cam1_data_wr[9]
    SLICE_X30Y29         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_red1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.434    14.775    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_red1_reg[7]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.035    14.740    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)       -0.215    14.525    imag_procesor/rgb2gray_cam1/r_red1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_blue1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.773ns (31.049%)  route 1.717ns (68.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.554     5.714    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.478     6.192 r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/Q
                         net (fo=37, routed)          1.717     7.909    ov7670_cam1/ov7670_capture/pixel_counter[1]
    SLICE_X29Y27         LUT3 (Prop_lut3_I1_O)        0.295     8.204 r  ov7670_cam1/ov7670_capture/r_blue1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.204    imag_procesor/rgb2gray_cam1/w_camera_cam1_data_wr[0]
    SLICE_X29Y27         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_blue1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.433    14.774    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_blue1_reg[4]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)        0.029    14.768    imag_procesor/rgb2gray_cam1/r_blue1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_green1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.773ns (31.208%)  route 1.704ns (68.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.554     5.714    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.478     6.192 r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/Q
                         net (fo=37, routed)          1.704     7.896    ov7670_cam1/ov7670_capture/pixel_counter[1]
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.295     8.191 r  ov7670_cam1/ov7670_capture/r_green1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.191    imag_procesor/rgb2gray_cam1/w_camera_cam1_data_wr[4]
    SLICE_X32Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.433    14.774    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[0]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)        0.029    14.768    imag_procesor/rgb2gray_cam1/r_green1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 ov7670_cam1/ov7670_capture/byte2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_green1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.041%)  route 1.665ns (69.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.929     3.382    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.506 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.558     4.064    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.160 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.553     5.713    ov7670_cam1/ov7670_capture/CLK
    SLICE_X29Y29         FDRE                                         r  ov7670_cam1/ov7670_capture/byte2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     6.132 r  ov7670_cam1/ov7670_capture/byte2_reg[7]/Q
                         net (fo=9, routed)           0.989     7.121    ov7670_cam1/ov7670_capture/byte2[7]
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.296     7.417 r  ov7670_cam1/ov7670_capture/rgb2gray_cam1/r_green1[2]_i_1/O
                         net (fo=1, routed)           0.676     8.093    imag_procesor/rgb2gray_cam1/r_green1_reg[9]_0[0]
    SLICE_X30Y30         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.434    14.775    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[2]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.035    14.740    
    SLICE_X30Y30         FDRE (Setup_fdre_C_D)       -0.065    14.675    imag_procesor/rgb2gray_cam1/r_green1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  6.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_line2_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.565     1.881    ov7670_cam1/ov7670_capture/CLK
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     2.022 r  ov7670_cam1/ov7670_capture/line_reg[5]/Q
                         net (fo=4, routed)           0.132     2.154    imag_procesor/rgb2gray_cam1/o_line[5]
    SLICE_X52Y42         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_line2_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.836     1.963    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X52Y42         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_line2_reg[5]_srl2/CLK
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.035     1.999    
    SLICE_X52Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.114    imag_procesor/rgb2gray_cam1/r_line2_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_pixel2_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.625%)  route 0.138ns (49.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.556     1.872    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y27         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  ov7670_cam1/ov7670_capture/pixel_reg[8]/Q
                         net (fo=5, routed)           0.138     2.151    imag_procesor/rgb2gray_cam1/o_pixel[8]
    SLICE_X56Y28         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_pixel2_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.825     1.952    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X56Y28         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_pixel2_reg[8]_srl2/CLK
                         clock pessimism              0.000     1.952    
                         clock uncertainty            0.035     1.988    
    SLICE_X56Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.090    imag_procesor/rgb2gray_cam1/r_pixel2_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/line_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_line2_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.565     1.881    ov7670_cam1/ov7670_capture/CLK
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     2.022 r  ov7670_cam1/ov7670_capture/line_reg[6]/Q
                         net (fo=5, routed)           0.147     2.170    imag_procesor/rgb2gray_cam1/o_line[6]
    SLICE_X52Y42         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_line2_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.836     1.963    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X52Y42         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_line2_reg[6]_srl2/CLK
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.035     1.999    
    SLICE_X52Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.108    imag_procesor/rgb2gray_cam1/r_line2_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_pixel2_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.036%)  route 0.179ns (55.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.554     1.870    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  ov7670_cam1/ov7670_capture/pixel_reg[5]/Q
                         net (fo=4, routed)           0.179     2.190    imag_procesor/rgb2gray_cam1/o_pixel[5]
    SLICE_X56Y26         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_pixel2_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.822     1.949    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X56Y26         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_pixel2_reg[5]_srl2/CLK
                         clock pessimism              0.000     1.949    
                         clock uncertainty            0.035     1.985    
    SLICE_X56Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.100    imag_procesor/rgb2gray_cam1/r_pixel2_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/byte3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/imag_transform_cam1/r_data1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.659%)  route 0.116ns (38.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.555     1.871    ov7670_cam1/ov7670_capture/CLK
    SLICE_X31Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ov7670_cam1/ov7670_capture/byte3_reg[7]/Q
                         net (fo=2, routed)           0.116     2.128    ov7670_cam1/ov7670_capture/byte3[7]
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.173 r  ov7670_cam1/ov7670_capture/rgb2gray_cam1/r_data1[11]_i_1/O
                         net (fo=1, routed)           0.000     2.173    imag_procesor/imag_transform_cam1/r_data1_reg[11]_0[11]
    SLICE_X32Y30         FDRE                                         r  imag_procesor/imag_transform_cam1/r_data1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.822     1.949    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  imag_procesor/imag_transform_cam1/r_data1_reg[11]/C
                         clock pessimism              0.000     1.949    
                         clock uncertainty            0.035     1.985    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.091     2.076    imag_procesor/imag_transform_cam1/r_data1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/byte3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_green1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.591%)  route 0.126ns (40.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.556     1.872    ov7670_cam1/ov7670_capture/CLK
    SLICE_X29Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/byte3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  ov7670_cam1/ov7670_capture/byte3_reg[2]/Q
                         net (fo=3, routed)           0.126     2.139    ov7670_cam1/ov7670_capture/byte3[2]
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.184 r  ov7670_cam1/ov7670_capture/rgb2gray_cam1/r_green1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.184    imag_procesor/rgb2gray_cam1/r_green1_reg[9]_0[1]
    SLICE_X31Y31         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.823     1.950    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_green1_reg[3]/C
                         clock pessimism              0.000     1.950    
                         clock uncertainty            0.035     1.986    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.092     2.078    imag_procesor/rgb2gray_cam1/r_green1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/imag_transform_cam1/r_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.338%)  route 0.156ns (45.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.554     1.870    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  ov7670_cam1/ov7670_capture/pixel_reg[6]/Q
                         net (fo=7, routed)           0.156     2.168    imag_procesor/rgb2gray_cam1/o_pixel[6]
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.045     2.213 r  imag_procesor/rgb2gray_cam1/r_x[6]_i_1/O
                         net (fo=1, routed)           0.000     2.213    imag_procesor/imag_transform_cam1/r_x_reg[9]_0[6]
    SLICE_X54Y26         FDRE                                         r  imag_procesor/imag_transform_cam1/r_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.822     1.949    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  imag_procesor/imag_transform_cam1/r_x_reg[6]/C
                         clock pessimism              0.000     1.949    
                         clock uncertainty            0.035     1.985    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     2.106    imag_procesor/imag_transform_cam1/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/line_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_line2_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.881%)  route 0.145ns (53.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.565     1.881    ov7670_cam1/ov7670_capture/CLK
    SLICE_X53Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.128     2.009 r  ov7670_cam1/ov7670_capture/line_reg[8]/Q
                         net (fo=3, routed)           0.145     2.154    imag_procesor/rgb2gray_cam1/o_line[8]
    SLICE_X52Y41         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_line2_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.836     1.963    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X52Y41         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_line2_reg[8]_srl2/CLK
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.035     1.999    
    SLICE_X52Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     2.047    imag_procesor/rgb2gray_cam1/r_line2_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/byte4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_blue1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.187ns (55.644%)  route 0.149ns (44.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.553     1.869    ov7670_cam1/ov7670_capture/CLK
    SLICE_X28Y27         FDRE                                         r  ov7670_cam1/ov7670_capture/byte4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     2.010 r  ov7670_cam1/ov7670_capture/byte4_reg[2]/Q
                         net (fo=2, routed)           0.149     2.159    ov7670_cam1/ov7670_capture/byte4[2]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.046     2.205 r  ov7670_cam1/ov7670_capture/r_blue1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.205    imag_procesor/rgb2gray_cam1/w_camera_cam1_data_wr[1]
    SLICE_X29Y27         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_blue1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.820     1.947    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  imag_procesor/rgb2gray_cam1/r_blue1_reg[5]/C
                         clock pessimism              0.000     1.947    
                         clock uncertainty            0.035     1.983    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.107     2.090    imag_procesor/rgb2gray_cam1/r_blue1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ov7670_cam1/ov7670_capture/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imag_procesor/rgb2gray_cam1/r_pixel2_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.060%)  route 0.202ns (58.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.819     1.040    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.206     1.291    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.317 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.554     1.870    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y26         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  ov7670_cam1/ov7670_capture/pixel_reg[6]/Q
                         net (fo=7, routed)           0.202     2.214    imag_procesor/rgb2gray_cam1/o_pixel[6]
    SLICE_X56Y26         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_pixel2_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.822     1.949    imag_procesor/rgb2gray_cam1/clk_IBUF_BUFG
    SLICE_X56Y26         SRL16E                                       r  imag_procesor/rgb2gray_cam1/r_pixel2_reg[6]_srl2/CLK
                         clock pessimism              0.000     1.949    
                         clock uncertainty            0.035     1.985    
    SLICE_X56Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.094    imag_procesor/rgb2gray_cam1/r_pixel2_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.120    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           903 Endpoints
Min Delay           903 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.789ns  (logic 4.752ns (37.160%)  route 8.037ns (62.840%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/Q
                         net (fo=17, routed)          1.218     1.736    vga_module1/vertical_counter1/counter_line_reg_reg_n_0_[1]
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.860 r  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=9, routed)           0.842     2.702    vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.152     2.854 f  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.812     3.666    vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.332     3.998 f  vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.978     5.976    bram3/vgaBlue[0]
    SLICE_X48Y34         LUT5 (Prop_lut5_I4_O)        0.124     6.100 r  bram3/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.187     9.287    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.789 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.789    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.616ns  (logic 4.769ns (37.804%)  route 7.846ns (62.196%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/Q
                         net (fo=17, routed)          1.218     1.736    vga_module1/vertical_counter1/counter_line_reg_reg_n_0_[1]
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.860 r  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=9, routed)           0.842     2.702    vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.152     2.854 f  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.812     3.666    vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.332     3.998 f  vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.201     6.199    bram3/vgaBlue[0]
    SLICE_X47Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.323 r  bram3/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.773     9.096    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.616 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.616    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.614ns  (logic 4.774ns (37.843%)  route 7.841ns (62.157%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/Q
                         net (fo=17, routed)          1.218     1.736    vga_module1/vertical_counter1/counter_line_reg_reg_n_0_[1]
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.860 r  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=9, routed)           0.842     2.702    vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.152     2.854 f  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.812     3.666    vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.332     3.998 f  vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.203     6.201    bram3/vgaBlue[0]
    SLICE_X47Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  bram3/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.766     9.091    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.614 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.614    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_cam1/ov7670_controller/ov7670_registers/sreg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ledc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.585ns  (logic 6.223ns (49.451%)  route 6.362ns (50.549%))
  Logic Levels:           4  (LUT4=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1                     0.000     0.000 r  ov7670_cam1/ov7670_controller/ov7670_registers/sreg_reg/CLKBWRCLK
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     2.454 r  ov7670_cam1/ov7670_controller/ov7670_registers/sreg_reg/DOBDO[15]
                         net (fo=2, routed)           1.319     3.773    ov7670_cam1/ov7670_controller/ov7670_registers/DOBDO[15]
    SLICE_X8Y50          LUT4 (Prop_lut4_I2_O)        0.124     3.897 f  ov7670_cam1/ov7670_controller/ov7670_registers/busy_sr[0]_i_6__0/O
                         net (fo=3, routed)           0.854     4.750    ov7670_cam1/ov7670_controller/ov7670_registers/busy_sr[0]_i_6__0_n_0
    SLICE_X10Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.874 r  ov7670_cam1/ov7670_controller/ov7670_registers/ledc_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           4.189     9.064    ledc_OBUF[1]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.585 r  ledc_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.585    ledc[1]
    L1                                                                r  ledc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.495ns  (logic 4.774ns (38.208%)  route 7.721ns (61.792%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/Q
                         net (fo=17, routed)          1.218     1.736    vga_module1/vertical_counter1/counter_line_reg_reg_n_0_[1]
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.860 r  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=9, routed)           0.842     2.702    vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.152     2.854 f  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.812     3.666    vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.332     3.998 f  vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.919     5.917    bram3/vgaBlue[0]
    SLICE_X47Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.041 r  bram3/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.930     8.971    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.495 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.495    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.463ns  (logic 4.769ns (38.265%)  route 7.694ns (61.735%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/Q
                         net (fo=17, routed)          1.218     1.736    vga_module1/vertical_counter1/counter_line_reg_reg_n_0_[1]
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.860 r  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=9, routed)           0.842     2.702    vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.152     2.854 f  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.812     3.666    vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.332     3.998 f  vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.828     5.826    bram3/vgaBlue[0]
    SLICE_X48Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.950 r  bram3/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.994     8.944    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.463 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.463    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.446ns  (logic 4.755ns (38.208%)  route 7.691ns (61.792%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/Q
                         net (fo=17, routed)          1.218     1.736    vga_module1/vertical_counter1/counter_line_reg_reg_n_0_[1]
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.860 r  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=9, routed)           0.842     2.702    vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.152     2.854 f  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.812     3.666    vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.332     3.998 f  vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.397     5.396    bram3/vgaBlue[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.520 r  bram3/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.421     8.941    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.446 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.446    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.258ns  (logic 4.775ns (38.953%)  route 7.483ns (61.047%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/Q
                         net (fo=17, routed)          1.218     1.736    vga_module1/vertical_counter1/counter_line_reg_reg_n_0_[1]
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.860 r  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=9, routed)           0.842     2.702    vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.152     2.854 f  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.812     3.666    vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.332     3.998 f  vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.169     5.168    bram3/vgaBlue[0]
    SLICE_X48Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.292 r  bram3/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.441     8.733    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.258 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.258    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.242ns  (logic 5.095ns (41.617%)  route 7.147ns (58.383%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.747     4.200    com_to_mem1/UART_Loopback_module1/UART_TX_Inst/sw_IBUF[0]
    SLICE_X31Y25         LUT3 (Prop_lut3_I1_O)        0.124     4.324 r  com_to_mem1/UART_Loopback_module1/UART_TX_Inst/RsTx_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.400     8.724    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.242 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    12.242    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.165ns  (logic 4.745ns (39.007%)  route 7.420ns (60.993%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE                         0.000     0.000 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/C
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_module1/vertical_counter1/counter_line_reg_reg[1]/Q
                         net (fo=17, routed)          1.218     1.736    vga_module1/vertical_counter1/counter_line_reg_reg_n_0_[1]
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.860 r  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=9, routed)           0.842     2.702    vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.152     2.854 f  vga_module1/vertical_counter1/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.812     3.666    vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.332     3.998 f  vga_module1/horizontal_counter1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.126     5.124    bram3/vgaBlue[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.248 r  bram3/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.422     8.670    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.165 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.165    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data4_cam1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.133ns (69.220%)  route 0.059ns (30.780%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE                         0.000     0.000 r  imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1_reg[6]/C
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1_reg[6]/Q
                         net (fo=1, routed)           0.059     0.192    imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1[6]
    SLICE_X37Y29         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data4_cam1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data4_cam1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.133ns (67.574%)  route 0.064ns (32.426%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE                         0.000     0.000 r  imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1_reg[8]/C
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1_reg[8]/Q
                         net (fo=1, routed)           0.064     0.197    imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1[8]
    SLICE_X37Y29         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data4_cam1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module1/vertical_counter1/FSM_sequential_r_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_module1/vertical_counter1/FSM_sequential_r_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE                         0.000     0.000 r  vga_module1/vertical_counter1/FSM_sequential_r_next_reg[0]/C
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_module1/vertical_counter1/FSM_sequential_r_next_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    vga_module1/vertical_counter1/r_next__0[0]
    SLICE_X33Y21         FDRE                                         r  vga_module1/vertical_counter1/FSM_sequential_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data4_cam1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.151ns (71.839%)  route 0.059ns (28.161%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE                         0.000     0.000 r  imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1_reg[11]/C
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1_reg[11]/Q
                         net (fo=1, routed)           0.059     0.210    imag_procesor/imag_save/two_cam_one_screen/r_data3_cam1[11]
    SLICE_X35Y28         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data4_cam1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_controller/i2c_sender/data_sr_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov7670_cam2/ov7670_controller/i2c_sender/data_sr_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_controller/i2c_sender/data_sr_reg[20]/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ov7670_cam2/ov7670_controller/i2c_sender/data_sr_reg[20]/Q
                         net (fo=1, routed)           0.104     0.245    ov7670_cam2/ov7670_controller/i2c_sender/data_sr_reg_n_0_[20]
    SLICE_X13Y50         FDRE                                         r  ov7670_cam2/ov7670_controller/i2c_sender/data_sr_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_pixel3_cam0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.146ns (59.533%)  route 0.099ns (40.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE                         0.000     0.000 r  imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0_reg[1]/C
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.245    imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0[1]
    SLICE_X36Y36         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_pixel3_cam0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data2_cam0_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.146ns (58.675%)  route 0.103ns (41.325%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE                         0.000     0.000 r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[10]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[10]/Q
                         net (fo=1, routed)           0.103     0.249    imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0[10]
    SLICE_X31Y26         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data2_cam0_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.133ns (53.282%)  route 0.117ns (46.718%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE                         0.000     0.000 r  imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0_reg[4]/C
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.133     0.133 r  imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0_reg[4]/Q
                         net (fo=1, routed)           0.117     0.250    imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0[4]
    SLICE_X39Y35         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_pixel3_cam0_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.133ns (53.264%)  route 0.117ns (46.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE                         0.000     0.000 r  imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0_reg[8]/C
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0_reg[8]/Q
                         net (fo=1, routed)           0.117     0.250    imag_procesor/imag_save/two_cam_one_screen/r_pixel2_cam0[8]
    SLICE_X40Y37         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_pixel3_cam0_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_cam1/ov7670_controller/i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov7670_cam1/ov7670_controller/i2c_sender/data_sr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE                         0.000     0.000 r  ov7670_cam1/ov7670_controller/i2c_sender/data_sr_reg[10]/C
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ov7670_cam1/ov7670_controller/i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.110     0.251    ov7670_cam1/ov7670_controller/i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X9Y46          FDRE                                         r  ov7670_cam1/ov7670_controller/i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bram3/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.324ns  (logic 6.926ns (56.204%)  route 5.397ns (43.796%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.614     5.135    bram3/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  bram3/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.007 r  bram3/ram_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.072    bram3/ram_reg_0_5_n_0
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.497 r  bram3/ram_reg_1_5/DOADO[0]
                         net (fo=1, routed)           1.911    10.408    bram3/ram_reg_1_5_n_35
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.532 r  bram3/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.421    13.953    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.458 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.458    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram3/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.050ns  (logic 6.942ns (57.610%)  route 5.108ns (42.390%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.613     5.134    bram3/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  bram3/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.006 r  bram3/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.071    bram3/ram_reg_0_4_n_0
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.496 r  bram3/ram_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.609    10.105    bram3/ram_reg_1_4_n_35
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.229 r  bram3/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.434    13.663    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    17.183 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.183    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram3/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.905ns  (logic 6.940ns (58.294%)  route 4.965ns (41.706%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.595     5.116    bram3/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  bram3/ram_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.988 r  bram3/ram_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.054    bram3/ram_reg_0_2_n_0
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.479 r  bram3/ram_reg_1_2/DOADO[0]
                         net (fo=1, routed)           1.906    10.384    bram3/ram_reg_1_2_n_35
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.124    10.508 r  bram3/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.994    13.502    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.021 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.021    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram3/ram_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.702ns  (logic 6.946ns (59.355%)  route 4.756ns (40.645%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.609     5.130    bram3/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  bram3/ram_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.002 r  bram3/ram_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.067    bram3/ram_reg_0_3_n_0
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.492 r  bram3/ram_reg_1_3/DOADO[0]
                         net (fo=1, routed)           1.250     9.742    bram3/ram_reg_1_3_n_35
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.866 r  bram3/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.441    13.307    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.832 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.832    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram3/ram_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.658ns  (logic 6.916ns (59.325%)  route 4.742ns (40.675%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.608     5.129    bram3/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  bram3/ram_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.001 r  bram3/ram_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.066    bram3/ram_reg_0_0_n_0
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.491 r  bram3/ram_reg_1_0/DOADO[0]
                         net (fo=1, routed)           1.255     9.746    bram3/ram_reg_1_0_n_35
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.870 r  bram3/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.422    13.292    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.787 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.787    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram3/ram_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.593ns  (logic 6.945ns (59.905%)  route 4.648ns (40.095%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.600     5.121    bram3/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  bram3/ram_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.993 r  bram3/ram_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.059    bram3/ram_reg_0_10_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.484 r  bram3/ram_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.653    10.137    bram3/ram_reg_1_10_n_35
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.261 r  bram3/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.930    13.191    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.715 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.715    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram3/ram_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.536ns  (logic 6.945ns (60.199%)  route 4.591ns (39.800%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.601     5.122    bram3/clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  bram3/ram_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.994 r  bram3/ram_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.060    bram3/ram_reg_0_8_n_0
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.485 r  bram3/ram_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.761    10.245    bram3/ram_reg_1_8_n_35
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.369 r  bram3/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.766    13.135    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.659 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.659    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram3/ram_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.533ns  (logic 6.940ns (60.178%)  route 4.593ns (39.822%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.596     5.117    bram3/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  bram3/ram_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.989 r  bram3/ram_reg_0_9/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.055    bram3/ram_reg_0_9_n_0
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.480 r  bram3/ram_reg_1_9/DOADO[0]
                         net (fo=1, routed)           1.754    10.234    bram3/ram_reg_1_9_n_35
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.358 r  bram3/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.773    13.131    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.650 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.650    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_to_mem1/FSM1/FSM_sequential_r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.018ns  (logic 4.851ns (44.030%)  route 6.167ns (55.970%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.554     5.075    com_to_mem1/FSM1/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  com_to_mem1/FSM1/FSM_sequential_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  com_to_mem1/FSM1/FSM_sequential_r_state_reg[0]/Q
                         net (fo=38, routed)          1.263     6.794    com_to_mem1/FSM1/r_state[0]
    SLICE_X46Y31         LUT4 (Prop_lut4_I2_O)        0.148     6.942 f  com_to_mem1/FSM1/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.966     7.908    com_to_mem1/FSM1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I1_O)        0.328     8.236 r  com_to_mem1/FSM1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.554     9.790    com_to_mem1/FSM1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.157     9.947 r  com_to_mem1/FSM1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.384    12.331    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.762    16.094 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.094    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram3/ram_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.885ns  (logic 6.923ns (63.608%)  route 3.961ns (36.392%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.610     5.131    bram3/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  bram3/ram_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.003 r  bram3/ram_reg_0_11/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.068    bram3/ram_reg_0_11_n_0
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.493 r  bram3/ram_reg_1_11/DOADO[0]
                         net (fo=1, routed)           0.709     9.202    bram3/ram_reg_1_11_n_35
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.326 r  bram3/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.187    12.513    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.015 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.015    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam1/r_data7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.188%)  route 0.129ns (47.812%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.551     1.434    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  imag_procesor/imag_transform_cam1/r_data7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  imag_procesor/imag_transform_cam1/r_data7_reg[1]/Q
                         net (fo=2, routed)           0.129     1.704    imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[11]_0[1]
    SLICE_X30Y25         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam1/r_new_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.258%)  route 0.140ns (49.742%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.559     1.442    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  imag_procesor/imag_transform_cam1/r_new_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  imag_procesor/imag_transform_cam1/r_new_x_reg[1]/Q
                         net (fo=3, routed)           0.140     1.723    imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0_reg[4]_0[1]
    SLICE_X39Y36         FDSE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam1/r_data7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.091%)  route 0.184ns (58.909%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.553     1.436    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X31Y28         FDRE                                         r  imag_procesor/imag_transform_cam1/r_data7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  imag_procesor/imag_transform_cam1/r_data7_reg[2]/Q
                         net (fo=2, routed)           0.184     1.748    imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[11]_0[2]
    SLICE_X32Y26         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam1/r_new_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.107%)  route 0.165ns (53.893%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.559     1.442    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  imag_procesor/imag_transform_cam1/r_new_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  imag_procesor/imag_transform_cam1/r_new_x_reg[0]/Q
                         net (fo=3, routed)           0.165     1.748    imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0_reg[4]_0[0]
    SLICE_X39Y36         FDSE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_pixel1_cam0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam2/r_data7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data1_cam1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.196%)  route 0.183ns (58.804%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.555     1.438    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  imag_procesor/imag_transform_cam2/r_data7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  imag_procesor/imag_transform_cam2/r_data7_reg[0]/Q
                         net (fo=2, routed)           0.183     1.749    imag_procesor/imag_save/two_cam_one_screen/r_data1_cam1_reg[11]_0[0]
    SLICE_X35Y29         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam1/r_data7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.243%)  route 0.178ns (55.757%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.551     1.434    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  imag_procesor/imag_transform_cam1/r_data7_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  imag_procesor/imag_transform_cam1/r_data7_reg[9]/Q
                         net (fo=2, routed)           0.178     1.753    imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[11]_0[9]
    SLICE_X30Y25         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam2/r_data7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data1_cam1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.128ns (40.416%)  route 0.189ns (59.584%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.554     1.437    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  imag_procesor/imag_transform_cam2/r_data7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  imag_procesor/imag_transform_cam2/r_data7_reg[5]/Q
                         net (fo=2, routed)           0.189     1.754    imag_procesor/imag_save/two_cam_one_screen/r_data1_cam1_reg[11]_0[5]
    SLICE_X32Y26         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam2/r_data7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data1_cam1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.128ns (40.645%)  route 0.187ns (59.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.557     1.440    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  imag_procesor/imag_transform_cam2/r_data7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  imag_procesor/imag_transform_cam2/r_data7_reg[7]/Q
                         net (fo=2, routed)           0.187     1.755    imag_procesor/imag_save/two_cam_one_screen/r_data1_cam1_reg[11]_0[7]
    SLICE_X36Y29         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam1/r_data7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.148ns (45.945%)  route 0.174ns (54.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.554     1.437    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  imag_procesor/imag_transform_cam1/r_data7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.148     1.585 r  imag_procesor/imag_transform_cam1/r_data7_reg[7]/Q
                         net (fo=2, routed)           0.174     1.759    imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[11]_0[7]
    SLICE_X39Y31         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imag_procesor/imag_transform_cam1/r_data7_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.125%)  route 0.180ns (54.875%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.553     1.436    imag_procesor/imag_transform_cam1/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  imag_procesor/imag_transform_cam1/r_data7_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  imag_procesor/imag_transform_cam1/r_data7_reg[8]/Q
                         net (fo=2, routed)           0.180     1.764    imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[11]_0[8]
    SLICE_X34Y28         FDRE                                         r  imag_procesor/imag_save/two_cam_one_screen/r_data1_cam0_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cam1_pclk

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_cam1_hs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.886ns  (logic 1.562ns (22.679%)  route 5.324ns (77.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  ov7670_cam1_hs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_hs
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  ov7670_cam1_hs_IBUF_inst/O
                         net (fo=9, routed)           2.757     4.195    ov7670_cam1/ov7670_capture/ov7670_cam1_hs_IBUF
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     6.886    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435     5.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[0]/C

Slack:                    inf
  Source:                 ov7670_cam1_hs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.886ns  (logic 1.562ns (22.679%)  route 5.324ns (77.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  ov7670_cam1_hs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_hs
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  ov7670_cam1_hs_IBUF_inst/O
                         net (fo=9, routed)           2.757     4.195    ov7670_cam1/ov7670_capture/ov7670_cam1_hs_IBUF
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     6.886    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435     5.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[1]/C

Slack:                    inf
  Source:                 ov7670_cam1_hs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.886ns  (logic 1.562ns (22.679%)  route 5.324ns (77.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  ov7670_cam1_hs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_hs
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  ov7670_cam1_hs_IBUF_inst/O
                         net (fo=9, routed)           2.757     4.195    ov7670_cam1/ov7670_capture/ov7670_cam1_hs_IBUF
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     6.886    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435     5.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[2]/C

Slack:                    inf
  Source:                 ov7670_cam1_hs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.886ns  (logic 1.562ns (22.679%)  route 5.324ns (77.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  ov7670_cam1_hs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_hs
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  ov7670_cam1_hs_IBUF_inst/O
                         net (fo=9, routed)           2.757     4.195    ov7670_cam1/ov7670_capture/ov7670_cam1_hs_IBUF
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     6.886    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435     5.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[3]/C

Slack:                    inf
  Source:                 ov7670_cam1_hs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/pixel_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.886ns  (logic 1.562ns (22.679%)  route 5.324ns (77.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  ov7670_cam1_hs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_hs
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  ov7670_cam1_hs_IBUF_inst/O
                         net (fo=9, routed)           2.757     4.195    ov7670_cam1/ov7670_capture/ov7670_cam1_hs_IBUF
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  ov7670_cam1/ov7670_capture/line[8]_i_2/O
                         net (fo=19, routed)          2.567     6.886    ov7670_cam1/ov7670_capture/line[8]_i_2_n_0
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.435     5.156    ov7670_cam1/ov7670_capture/CLK
    SLICE_X55Y25         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_reg[4]/C

Slack:                    inf
  Source:                 ov7670_cam1_vs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/line_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.566ns (23.244%)  route 5.171ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  ov7670_cam1_vs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_vs
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  ov7670_cam1_vs_IBUF_inst/O
                         net (fo=9, routed)           3.268     4.710    ov7670_cam1/ov7670_capture/ov7670_cam1_vs_IBUF
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.834 r  ov7670_cam1/ov7670_capture/line[8]_i_1/O
                         net (fo=9, routed)           1.903     6.737    ov7670_cam1/ov7670_capture/line[8]_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.451     5.172    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[0]/C

Slack:                    inf
  Source:                 ov7670_cam1_vs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/line_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.566ns (23.244%)  route 5.171ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  ov7670_cam1_vs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_vs
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  ov7670_cam1_vs_IBUF_inst/O
                         net (fo=9, routed)           3.268     4.710    ov7670_cam1/ov7670_capture/ov7670_cam1_vs_IBUF
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.834 r  ov7670_cam1/ov7670_capture/line[8]_i_1/O
                         net (fo=9, routed)           1.903     6.737    ov7670_cam1/ov7670_capture/line[8]_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.451     5.172    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[1]/C

Slack:                    inf
  Source:                 ov7670_cam1_vs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/line_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.566ns (23.244%)  route 5.171ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  ov7670_cam1_vs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_vs
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  ov7670_cam1_vs_IBUF_inst/O
                         net (fo=9, routed)           3.268     4.710    ov7670_cam1/ov7670_capture/ov7670_cam1_vs_IBUF
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.834 r  ov7670_cam1/ov7670_capture/line[8]_i_1/O
                         net (fo=9, routed)           1.903     6.737    ov7670_cam1/ov7670_capture/line[8]_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.451     5.172    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[2]/C

Slack:                    inf
  Source:                 ov7670_cam1_vs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/line_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.566ns (23.244%)  route 5.171ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  ov7670_cam1_vs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_vs
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  ov7670_cam1_vs_IBUF_inst/O
                         net (fo=9, routed)           3.268     4.710    ov7670_cam1/ov7670_capture/ov7670_cam1_vs_IBUF
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.834 r  ov7670_cam1/ov7670_capture/line[8]_i_1/O
                         net (fo=9, routed)           1.903     6.737    ov7670_cam1/ov7670_capture/line[8]_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.451     5.172    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[3]/C

Slack:                    inf
  Source:                 ov7670_cam1_vs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/line_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.566ns (23.244%)  route 5.171ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  ov7670_cam1_vs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_vs
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  ov7670_cam1_vs_IBUF_inst/O
                         net (fo=9, routed)           3.268     4.710    ov7670_cam1/ov7670_capture/ov7670_cam1_vs_IBUF
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.834 r  ov7670_cam1/ov7670_capture/line[8]_i_1/O
                         net (fo=9, routed)           1.903     6.737    ov7670_cam1/ov7670_capture/line[8]_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           1.645     3.027    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.127 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.502     3.629    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.720 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          1.451     5.172    ov7670_cam1/ov7670_capture/CLK
    SLICE_X54Y41         FDRE                                         r  ov7670_cam1/ov7670_capture/line_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_cam1/debounce_switch/r_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov7670_cam1/ov7670_capture/pixel_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.317%)  route 0.390ns (67.683%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE                         0.000     0.000 r  ov7670_cam1/debounce_switch/r_state_reg/C
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ov7670_cam1/debounce_switch/r_state_reg/Q
                         net (fo=7, routed)           0.390     0.531    ov7670_cam1/ov7670_capture/btn_db
    SLICE_X30Y31         LUT4 (Prop_lut4_I3_O)        0.045     0.576 r  ov7670_cam1/ov7670_capture/pixel_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.576    ov7670_cam1/ov7670_capture/pixel_counter[0]_i_1_n_0
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.823     2.497    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[0]/C

Slack:                    inf
  Source:                 ov7670_cam1/debounce_switch/r_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.187ns (32.435%)  route 0.390ns (67.565%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE                         0.000     0.000 r  ov7670_cam1/debounce_switch/r_state_reg/C
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ov7670_cam1/debounce_switch/r_state_reg/Q
                         net (fo=7, routed)           0.390     0.531    ov7670_cam1/ov7670_capture/btn_db
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.046     0.577 r  ov7670_cam1/ov7670_capture/pixel_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.577    ov7670_cam1/ov7670_capture/pixel_counter[1]_i_1_n_0
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.823     2.497    ov7670_cam1/ov7670_capture/CLK
    SLICE_X30Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/pixel_counter_reg[1]/C

Slack:                    inf
  Source:                 ov7670_cam1_data[7]
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/byte4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.244ns (24.323%)  route 0.759ns (75.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  ov7670_cam1_data[7] (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_data[7]
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ov7670_cam1_data_IBUF[7]_inst/O
                         net (fo=4, routed)           0.759     1.003    ov7670_cam1/ov7670_capture/ov7670_data[7]
    SLICE_X28Y27         FDRE                                         r  ov7670_cam1/ov7670_capture/byte4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.820     2.494    ov7670_cam1/ov7670_capture/CLK
    SLICE_X28Y27         FDRE                                         r  ov7670_cam1/ov7670_capture/byte4_reg[7]/C

Slack:                    inf
  Source:                 ov7670_cam1_data[7]
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/byte1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.244ns (22.622%)  route 0.834ns (77.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  ov7670_cam1_data[7] (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_data[7]
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ov7670_cam1_data_IBUF[7]_inst/O
                         net (fo=4, routed)           0.834     1.078    ov7670_cam1/ov7670_capture/ov7670_data[7]
    SLICE_X28Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.823     2.497    ov7670_cam1/ov7670_capture/CLK
    SLICE_X28Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte1_reg[7]/C

Slack:                    inf
  Source:                 ov7670_cam1_data[7]
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/byte2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.244ns (21.028%)  route 0.916ns (78.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  ov7670_cam1_data[7] (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_data[7]
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ov7670_cam1_data_IBUF[7]_inst/O
                         net (fo=4, routed)           0.916     1.160    ov7670_cam1/ov7670_capture/ov7670_data[7]
    SLICE_X29Y29         FDRE                                         r  ov7670_cam1/ov7670_capture/byte2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.822     2.496    ov7670_cam1/ov7670_capture/CLK
    SLICE_X29Y29         FDRE                                         r  ov7670_cam1/ov7670_capture/byte2_reg[7]/C

Slack:                    inf
  Source:                 ov7670_cam1_data[6]
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/byte3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.250ns (21.301%)  route 0.923ns (78.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  ov7670_cam1_data[6] (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_data[6]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ov7670_cam1_data_IBUF[6]_inst/O
                         net (fo=2, routed)           0.923     1.173    ov7670_cam1/ov7670_capture/ov7670_data[6]
    SLICE_X29Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/byte3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.824     2.498    ov7670_cam1/ov7670_capture/CLK
    SLICE_X29Y31         FDRE                                         r  ov7670_cam1/ov7670_capture/byte3_reg[6]/C

Slack:                    inf
  Source:                 ov7670_cam1_data[6]
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/byte1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.250ns (20.789%)  route 0.952ns (79.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  ov7670_cam1_data[6] (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_data[6]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ov7670_cam1_data_IBUF[6]_inst/O
                         net (fo=2, routed)           0.952     1.202    ov7670_cam1/ov7670_capture/ov7670_data[6]
    SLICE_X28Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.823     2.497    ov7670_cam1/ov7670_capture/CLK
    SLICE_X28Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte1_reg[6]/C

Slack:                    inf
  Source:                 ov7670_cam1_data[7]
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/byte3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.244ns (20.045%)  route 0.973ns (79.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  ov7670_cam1_data[7] (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_data[7]
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ov7670_cam1_data_IBUF[7]_inst/O
                         net (fo=4, routed)           0.973     1.217    ov7670_cam1/ov7670_capture/ov7670_data[7]
    SLICE_X31Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.822     2.496    ov7670_cam1/ov7670_capture/CLK
    SLICE_X31Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte3_reg[7]/C

Slack:                    inf
  Source:                 ov7670_cam1_hs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/byte1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.251ns (19.363%)  route 1.045ns (80.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ov7670_cam1_hs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_hs
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ov7670_cam1_hs_IBUF_inst/O
                         net (fo=9, routed)           0.922     1.128    ov7670_cam1/ov7670_capture/ov7670_cam1_hs_IBUF
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.173 r  ov7670_cam1/ov7670_capture/byte1[7]_i_1/O
                         net (fo=7, routed)           0.122     1.296    ov7670_cam1/ov7670_capture/byte1_3
    SLICE_X28Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.823     2.497    ov7670_cam1/ov7670_capture/CLK
    SLICE_X28Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte1_reg[4]/C

Slack:                    inf
  Source:                 ov7670_cam1_hs
                            (input port)
  Destination:            ov7670_cam1/ov7670_capture/byte1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.251ns (19.363%)  route 1.045ns (80.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ov7670_cam1_hs (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_hs
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ov7670_cam1_hs_IBUF_inst/O
                         net (fo=9, routed)           0.922     1.128    ov7670_cam1/ov7670_capture/ov7670_cam1_hs_IBUF
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.173 r  ov7670_cam1/ov7670_capture/byte1[7]_i_1/O
                         net (fo=7, routed)           0.122     1.296    ov7670_cam1/ov7670_capture/byte1_3
    SLICE_X28Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ov7670_cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    ov7670_cam1_pclk
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ov7670_cam1_pclk_IBUF_inst/O
                         net (fo=2, routed)           0.951     1.359    ov7670_cam1/debounce_switch/ov7670_cam1_pclk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.415 r  ov7670_cam1/debounce_switch/pixel_counter[1]_i_3/O
                         net (fo=1, routed)           0.230     1.645    ov7670_cam1_n_74
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.674 r  pixel_counter_reg[1]_i_2/O
                         net (fo=45, routed)          0.823     2.497    ov7670_cam1/ov7670_capture/CLK
    SLICE_X28Y30         FDRE                                         r  ov7670_cam1/ov7670_capture/byte1_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1558 Endpoints
Min Delay          1558 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 3.220ns (28.607%)  route 8.037ns (71.393%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.187     6.970    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.326     7.296 r  imag_procesor/reg_reader1/i__carry_i_18/O
                         net (fo=2, routed)           0.774     8.070    imag_procesor/reg_reader1/i__carry_i_18_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.194 r  imag_procesor/reg_reader1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.344     8.538    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0_0[0]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.064    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.335 f  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.592     9.928    imag_procesor/reg_reader1/r_pixel1_reg[9]_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.373    10.301 r  imag_procesor/reg_reader1/r_line1[8]_i_1/O
                         net (fo=42, routed)          0.957    11.258    imag_procesor/imag_save/address_gen/RSTM
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.431     4.772    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 3.220ns (28.607%)  route 8.037ns (71.393%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.187     6.970    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.326     7.296 r  imag_procesor/reg_reader1/i__carry_i_18/O
                         net (fo=2, routed)           0.774     8.070    imag_procesor/reg_reader1/i__carry_i_18_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.194 r  imag_procesor/reg_reader1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.344     8.538    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0_0[0]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.064    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.335 f  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.592     9.928    imag_procesor/reg_reader1/r_pixel1_reg[9]_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.373    10.301 r  imag_procesor/reg_reader1/r_line1[8]_i_1/O
                         net (fo=42, routed)          0.957    11.258    imag_procesor/imag_save/address_gen/RSTM
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.431     4.772    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[10]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 3.220ns (28.607%)  route 8.037ns (71.393%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.187     6.970    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.326     7.296 r  imag_procesor/reg_reader1/i__carry_i_18/O
                         net (fo=2, routed)           0.774     8.070    imag_procesor/reg_reader1/i__carry_i_18_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.194 r  imag_procesor/reg_reader1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.344     8.538    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0_0[0]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.064    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.335 f  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.592     9.928    imag_procesor/reg_reader1/r_pixel1_reg[9]_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.373    10.301 r  imag_procesor/reg_reader1/r_line1[8]_i_1/O
                         net (fo=42, routed)          0.957    11.258    imag_procesor/imag_save/address_gen/RSTM
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.431     4.772    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 3.220ns (28.607%)  route 8.037ns (71.393%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.187     6.970    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.326     7.296 r  imag_procesor/reg_reader1/i__carry_i_18/O
                         net (fo=2, routed)           0.774     8.070    imag_procesor/reg_reader1/i__carry_i_18_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.194 r  imag_procesor/reg_reader1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.344     8.538    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0_0[0]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.064    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.335 f  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.592     9.928    imag_procesor/reg_reader1/r_pixel1_reg[9]_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.373    10.301 r  imag_procesor/reg_reader1/r_line1[8]_i_1/O
                         net (fo=42, routed)          0.957    11.258    imag_procesor/imag_save/address_gen/RSTM
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.431     4.772    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 3.220ns (28.607%)  route 8.037ns (71.393%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.187     6.970    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.326     7.296 r  imag_procesor/reg_reader1/i__carry_i_18/O
                         net (fo=2, routed)           0.774     8.070    imag_procesor/reg_reader1/i__carry_i_18_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.194 r  imag_procesor/reg_reader1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.344     8.538    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0_0[0]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.064    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.335 f  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.592     9.928    imag_procesor/reg_reader1/r_pixel1_reg[9]_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.373    10.301 r  imag_procesor/reg_reader1/r_line1[8]_i_1/O
                         net (fo=42, routed)          0.957    11.258    imag_procesor/imag_save/address_gen/RSTM
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.431     4.772    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 3.220ns (28.607%)  route 8.037ns (71.393%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.187     6.970    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.326     7.296 r  imag_procesor/reg_reader1/i__carry_i_18/O
                         net (fo=2, routed)           0.774     8.070    imag_procesor/reg_reader1/i__carry_i_18_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.194 r  imag_procesor/reg_reader1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.344     8.538    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0_0[0]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.064    imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.335 f  imag_procesor/imag_save/address_gen/r_we12_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.592     9.928    imag_procesor/reg_reader1/r_pixel1_reg[9]_1[0]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.373    10.301 r  imag_procesor/reg_reader1/r_line1[8]_i_1/O
                         net (fo=42, routed)          0.957    11.258    imag_procesor/imag_save/address_gen/RSTM
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.431     4.772    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data1_reg[9]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.254ns  (logic 3.095ns (27.507%)  route 8.158ns (72.493%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.347     7.130    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.326     7.456 r  imag_procesor/reg_reader1/i__carry_i_21/O
                         net (fo=2, routed)           0.964     8.421    imag_procesor/reg_reader1/i__carry_i_21_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.545 r  imag_procesor/reg_reader1/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.545    imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry__0_1[3]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.217 f  imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.602     9.819    imag_procesor/reg_reader1/r_addr_wr2_reg[0][0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.373    10.192 r  imag_procesor/reg_reader1/r_we2_i_1/O
                         net (fo=30, routed)          1.062    11.254    imag_procesor/imag_save/address_gen/SR[0]
    SLICE_X40Y29         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.436     4.777    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data2_reg[10]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.254ns  (logic 3.095ns (27.507%)  route 8.158ns (72.493%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.347     7.130    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.326     7.456 r  imag_procesor/reg_reader1/i__carry_i_21/O
                         net (fo=2, routed)           0.964     8.421    imag_procesor/reg_reader1/i__carry_i_21_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.545 r  imag_procesor/reg_reader1/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.545    imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry__0_1[3]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.217 f  imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.602     9.819    imag_procesor/reg_reader1/r_addr_wr2_reg[0][0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.373    10.192 r  imag_procesor/reg_reader1/r_we2_i_1/O
                         net (fo=30, routed)          1.062    11.254    imag_procesor/imag_save/address_gen/SR[0]
    SLICE_X40Y29         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.436     4.777    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data2_reg[11]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.254ns  (logic 3.095ns (27.507%)  route 8.158ns (72.493%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.347     7.130    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.326     7.456 r  imag_procesor/reg_reader1/i__carry_i_21/O
                         net (fo=2, routed)           0.964     8.421    imag_procesor/reg_reader1/i__carry_i_21_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.545 r  imag_procesor/reg_reader1/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.545    imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry__0_1[3]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.217 f  imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.602     9.819    imag_procesor/reg_reader1/r_addr_wr2_reg[0][0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.373    10.192 r  imag_procesor/reg_reader1/r_we2_i_1/O
                         net (fo=30, routed)          1.062    11.254    imag_procesor/imag_save/address_gen/SR[0]
    SLICE_X40Y29         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.436     4.777    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data2_reg[8]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            imag_procesor/imag_save/address_gen/r_data2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.254ns  (logic 3.095ns (27.507%)  route 8.158ns (72.493%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=86, routed)          4.183     5.631    mode_selector/sw_IBUF[0]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.783 r  mode_selector/r_line[8]_i_3/O
                         net (fo=77, routed)          1.347     7.130    imag_procesor/reg_reader1/r_we12_carry__0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.326     7.456 r  imag_procesor/reg_reader1/i__carry_i_21/O
                         net (fo=2, routed)           0.964     8.421    imag_procesor/reg_reader1/i__carry_i_21_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.545 r  imag_procesor/reg_reader1/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.545    imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry__0_1[3]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.217 f  imag_procesor/imag_save/address_gen/r_we22_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.602     9.819    imag_procesor/reg_reader1/r_addr_wr2_reg[0][0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.373    10.192 r  imag_procesor/reg_reader1/r_we2_i_1/O
                         net (fo=30, routed)          1.062    11.254    imag_procesor/imag_save/address_gen/SR[0]
    SLICE_X40Y29         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        1.436     4.777    imag_procesor/imag_save/address_gen/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  imag_procesor/imag_save/address_gen/r_data2_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/line_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/imag_transform_cam2/r_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/line_reg[3]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ov7670_cam2/ov7670_capture/line_reg[3]/Q
                         net (fo=6, routed)           0.075     0.216    imag_procesor/rgb2gray_cam2/r_line3_reg[8]__0_1[3]
    SLICE_X54Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.261 r  imag_procesor/rgb2gray_cam2/r_y[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    imag_procesor/imag_transform_cam2/r_y_reg[8]_0[3]
    SLICE_X54Y46         FDRE                                         r  imag_procesor/imag_transform_cam2/r_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.837     1.964    imag_procesor/imag_transform_cam2/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  imag_procesor/imag_transform_cam2/r_y_reg[3]/C

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/rgb2gray_cam2/r_pixel2_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.148ns (55.013%)  route 0.121ns (44.987%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/pixel_reg[7]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ov7670_cam2/ov7670_capture/pixel_reg[7]/Q
                         net (fo=6, routed)           0.121     0.269    imag_procesor/rgb2gray_cam2/r_pixel3_reg[9]__0_1[7]
    SLICE_X52Y56         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.834     1.962    imag_procesor/rgb2gray_cam2/clk_IBUF_BUFG
    SLICE_X52Y56         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[7]_srl2/CLK

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/rgb2gray_cam2/r_pixel2_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.601%)  route 0.132ns (48.399%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/pixel_reg[5]/C
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ov7670_cam2/ov7670_capture/pixel_reg[5]/Q
                         net (fo=4, routed)           0.132     0.273    imag_procesor/rgb2gray_cam2/r_pixel3_reg[9]__0_1[5]
    SLICE_X52Y56         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.834     1.962    imag_procesor/rgb2gray_cam2/clk_IBUF_BUFG
    SLICE_X52Y56         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[5]_srl2/CLK

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/line_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/rgb2gray_cam2/r_line2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.625%)  route 0.138ns (49.375%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/line_reg[0]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ov7670_cam2/ov7670_capture/line_reg[0]/Q
                         net (fo=9, routed)           0.138     0.279    imag_procesor/rgb2gray_cam2/r_line3_reg[8]__0_1[0]
    SLICE_X56Y46         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_line2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.837     1.964    imag_procesor/rgb2gray_cam2/clk_IBUF_BUFG
    SLICE_X56Y46         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_line2_reg[0]_srl2/CLK

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/rgb2gray_cam2/r_pixel2_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.448%)  route 0.144ns (50.552%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/pixel_reg[1]/C
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ov7670_cam2/ov7670_capture/pixel_reg[1]/Q
                         net (fo=8, routed)           0.144     0.285    imag_procesor/rgb2gray_cam2/r_pixel3_reg[9]__0_1[1]
    SLICE_X52Y56         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.834     1.962    imag_procesor/rgb2gray_cam2/clk_IBUF_BUFG
    SLICE_X52Y56         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/line_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/rgb2gray_cam2/r_line2_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.908%)  route 0.147ns (51.092%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/line_reg[5]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ov7670_cam2/ov7670_capture/line_reg[5]/Q
                         net (fo=4, routed)           0.147     0.288    imag_procesor/rgb2gray_cam2/r_line3_reg[8]__0_1[5]
    SLICE_X56Y46         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_line2_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.837     1.964    imag_procesor/rgb2gray_cam2/clk_IBUF_BUFG
    SLICE_X56Y46         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_line2_reg[5]_srl2/CLK

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/line_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/rgb2gray_cam2/r_line2_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.701%)  route 0.149ns (51.299%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/line_reg[6]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ov7670_cam2/ov7670_capture/line_reg[6]/Q
                         net (fo=5, routed)           0.149     0.290    imag_procesor/rgb2gray_cam2/r_line3_reg[8]__0_1[6]
    SLICE_X56Y46         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_line2_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.837     1.964    imag_procesor/rgb2gray_cam2/clk_IBUF_BUFG
    SLICE_X56Y46         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_line2_reg[6]_srl2/CLK

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/rgb2gray_cam2/r_pixel2_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.148ns (50.809%)  route 0.143ns (49.191%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/pixel_reg[9]/C
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ov7670_cam2/ov7670_capture/pixel_reg[9]/Q
                         net (fo=4, routed)           0.143     0.291    imag_procesor/rgb2gray_cam2/r_pixel3_reg[9]__0_1[9]
    SLICE_X52Y55         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.834     1.962    imag_procesor/rgb2gray_cam2/clk_IBUF_BUFG
    SLICE_X52Y55         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[9]_srl2/CLK

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/rgb2gray_cam2/r_pixel2_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/pixel_reg[8]/C
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ov7670_cam2/ov7670_capture/pixel_reg[8]/Q
                         net (fo=5, routed)           0.135     0.299    imag_procesor/rgb2gray_cam2/r_pixel3_reg[9]__0_1[8]
    SLICE_X52Y55         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.834     1.962    imag_procesor/rgb2gray_cam2/clk_IBUF_BUFG
    SLICE_X52Y55         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_pixel2_reg[8]_srl2/CLK

Slack:                    inf
  Source:                 ov7670_cam2/ov7670_capture/line_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imag_procesor/rgb2gray_cam2/r_line2_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.491%)  route 0.162ns (53.509%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  ov7670_cam2/ov7670_capture/line_reg[1]/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ov7670_cam2/ov7670_capture/line_reg[1]/Q
                         net (fo=8, routed)           0.162     0.303    imag_procesor/rgb2gray_cam2/r_line3_reg[8]__0_1[1]
    SLICE_X56Y46         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_line2_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2896, routed)        0.837     1.964    imag_procesor/rgb2gray_cam2/clk_IBUF_BUFG
    SLICE_X56Y46         SRL16E                                       r  imag_procesor/rgb2gray_cam2/r_line2_reg[1]_srl2/CLK





