//this is a 

module FullAdder4bit
(
  output[3:0] sum,  // 2's complement sum of a and b
  output carryout,  // Carry out of the summation of a and b
  output overflow,  // True if the calculation resulted in an overflow
  input[3:0] a,     // First operand in 2's complement format
  input[3:0] b      // Second operand in 2's complement format
);

output out, carryout;
input a, b, carryin;
  // Your adder code here
//xor gates
wire bxorout;
xor axor(out, a, bxorout);
xor bxor(bxorout, b, carryin);
//and gates
wire bcandout, acandout, abandout;
and bcand(bcandout, b, carryin);
and acand(acandout, a, carryin);
and aband(abandout, a,b);
//final or gate
or finalor(carryout, bcandout, acandout, abandout);
endmodule

module four_bit_adder(sum, carryout, overflow, a, b);

endmodule

module testfour_bit_adder;
reg a, b, carryin;
wire sum, carryout;
structuralFullAdder adder(sum, carryout, a , b, carryin);

initial begin
  // Your test code here
$display("a b Cin | sum  Cout  | Expected Sum  Expected Carryout");
a=0;b=0;carryin=0; #1000 
$display("%b %b  %b  |  %b    %b    |       0            0  ", a, b, carryin, sum, carryout);
a=0;b=0;carryin=1; #1000 
$display("%b %b  %b  |  %b    %b    |       1            0  ", a, b, carryin, sum, carryout);
a=0;b=1;carryin=0; #1000 
$display("%b %b  %b  |  %b    %b    |       1            0  ", a, b, carryin, sum, carryout);
a=0;b=1;carryin=1; #1000 
$display("%b %b  %b  |  %b    %b    |       0            1  ", a, b, carryin, sum, carryout);
a=1;b=0;carryin=0; #1000 
$display("%b %b  %b  |  %b    %b    |       1            0  ", a, b, carryin, sum, carryout);
a=1;b=0;carryin=1; #1000 
$display("%b %b  %b  |  %b    %b    |       0            1  ", a, b, carryin, sum, carryout);
a=1;b=1;carryin=0; #1000 
$display("%b %b  %b  |  %b    %b    |       0            1  ", a, b, carryin, sum, carryout);
a=1;b=1;carryin=1; #1000 
$display("%b %b  %b  |  %b    %b    |       1            1  ", a, b, carryin, sum, carryout);
end
endmodule