$version Generated by VerilatedVcd $end
$date Sun Jan  8 12:12:58 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ en $end
  $var wire  1 % out_q [0:0] $end
  $scope module SubCounter1bit $end
   $var wire  1 # clk $end
   $var wire  1 $ en $end
   $var wire  1 % out_q [0:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
1$
0%
#2
1#
1%
#3
0#
#4
1#
0%
#5
0#
#6
1#
1%
#7
0#
#8
1#
0%
#9
0#
0$
#10
1#
#11
0#
#12
1#
#13
0#
#14
1#
#15
0#
#16
1#
#17
