
epRISC architecture specification v5, r0

(c) 2015-2016 John C. Lemme - jclemme (at) proportionallabs (dot) com
The file, and the core documented within, are released under the MIT license. See "license.txt" for details.

-------------------------




3                 1 1                 0
1                 6 5                 0
nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn     32-bit word  
b                                           Branch select (implied 1)
 a                                          Alter mode select
  l                                         Link/stack select
   r                                        Save/restore select
     cccc                                   Condition code
          rrrr                              Base address register
               i                            Interrupt alter select
                ooo oooo oooo oooo oooo     Offset (19-bit, +-256kW)


3                 1 1                 0
1                 6 5                 0
nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn     32-bit word  
b                                           Branch select (implied 0)
 l                                          Load select (implied 1)
  d                                         Direction select
   i                                        Reserved and unused
     rrrr                                   Base address register
          sdsd                              Source/destination register
               oooo oooo oooo oooo oooo     Offset (20-bit, +-512kW)


3                 1 1                 0
1                 6 5                 0
nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn     32-bit word  
b                                           Branch select (implied 0)
 l                                          Load select (implied 0)
  d                                         Direct move select (implied 1)
   o                                        Bitwise OR select
     dddd                                   Destination register
          ssss                              Left shift
               vvvv vvvv vvvv vvvv vvvv     Value (20-bit, +-524288)


3                 1 1                 0
1                 6 5                 0
nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn     32-bit word  
b                                           Branch select (implied 0)
 l                                          Load select (implied 0)
  d                                         Direct move select (implied 0)
   a                                        Arithmetic select (implied 1)
     s                                      Second operand select
      ii                                    Reserved and unused
        o oooo                              Operation
               dddd                         Destination register
                    aaaa                    Term A register
                         bbbb vvvv vvvv     Term B register/Value (8-bit, +-128)
                         ssss vvvv vvvv     Even left shift/Value (8-bit, +-128)


3                 1 1                 0
1                 6 5                 0
nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn     32-bit word  
b                                           Branch select (implied 0)
 l                                          Load select (implied 0)
  d                                         Direct move select (implied 0)
   a                                        Arithmetic select (implied 0)
     r                                      Register select (implied 1)
      ii                                    Reserved and unused
        x                                   Exchange select
          dddd                              Destination register
               ssss                         Source register
                    iiii iiii iiii iiii     Reserved and unused


3                 1 1                 0
1                 6 5                 0
nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn     32-bit word  
b                                           Branch select (implied 0)
 l                                          Load select (implied 0)
  d                                         Direct move select (implied 0)
   a                                        Arithmetic select (implied 0)
     r                                      Register select (implied 0)
      c                                     Core select (implied 1)
       oo oooo                              Operation
               dddd dddd dddd dddd dddd     Data
