{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666261549148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666261549148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 18:25:49 2022 " "Processing started: Thu Oct 20 18:25:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666261549148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666261549148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666261549149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666261549319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666261549319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666261554577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666261554577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tft_ram.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/tft_ram.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666261554578 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tft_ctrl.sv(46) " "Verilog HDL information at tft_ctrl.sv(46): always construct contains both blocking and non-blocking assignments" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666261554579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tft_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tft_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ctrl " "Found entity 1: tft_ctrl" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666261554579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666261554579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666261554580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(13) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(13): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(15) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(15): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(16) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(16): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(21) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(21): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(22) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(22): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(23) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(23): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(26) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(26): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(27) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(27): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(28) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(28): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tft_ctrl tft_ctrl.sv(29) " "Verilog HDL Parameter Declaration warning at tft_ctrl.sv(29): Parameter Declaration in module \"tft_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_master spi_master.v(23) " "Verilog HDL Parameter Declaration warning at spi_master.v(23): Parameter Declaration in module \"spi_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/spi_master.v" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/spi_master.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666261554581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666261554595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ctrl tft_ctrl:tft_ctrl_m0 " "Elaborating entity \"tft_ctrl\" for hierarchy \"tft_ctrl:tft_ctrl_m0\"" {  } { { "src/top.v" "tft_ctrl_m0" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666261554596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(1) " "Verilog HDL assignment warning at init.txt(1): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554597 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(2) " "Verilog HDL assignment warning at init.txt(2): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(3) " "Verilog HDL assignment warning at init.txt(3): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(4) " "Verilog HDL assignment warning at init.txt(4): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(5) " "Verilog HDL assignment warning at init.txt(5): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(6) " "Verilog HDL assignment warning at init.txt(6): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(7) " "Verilog HDL assignment warning at init.txt(7): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(8) " "Verilog HDL assignment warning at init.txt(8): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(9) " "Verilog HDL assignment warning at init.txt(9): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(10) " "Verilog HDL assignment warning at init.txt(10): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(11) " "Verilog HDL assignment warning at init.txt(11): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(12) " "Verilog HDL assignment warning at init.txt(12): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(13) " "Verilog HDL assignment warning at init.txt(13): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(14) " "Verilog HDL assignment warning at init.txt(14): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(15) " "Verilog HDL assignment warning at init.txt(15): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(16) " "Verilog HDL assignment warning at init.txt(16): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(17) " "Verilog HDL assignment warning at init.txt(17): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(18) " "Verilog HDL assignment warning at init.txt(18): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(19) " "Verilog HDL assignment warning at init.txt(19): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(20) " "Verilog HDL assignment warning at init.txt(20): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(21) " "Verilog HDL assignment warning at init.txt(21): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(22) " "Verilog HDL assignment warning at init.txt(22): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(23) " "Verilog HDL assignment warning at init.txt(23): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(24) " "Verilog HDL assignment warning at init.txt(24): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(25) " "Verilog HDL assignment warning at init.txt(25): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(26) " "Verilog HDL assignment warning at init.txt(26): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(27) " "Verilog HDL assignment warning at init.txt(27): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554598 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(28) " "Verilog HDL assignment warning at init.txt(28): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(29) " "Verilog HDL assignment warning at init.txt(29): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(30) " "Verilog HDL assignment warning at init.txt(30): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(31) " "Verilog HDL assignment warning at init.txt(31): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(32) " "Verilog HDL assignment warning at init.txt(32): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(33) " "Verilog HDL assignment warning at init.txt(33): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(34) " "Verilog HDL assignment warning at init.txt(34): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(35) " "Verilog HDL assignment warning at init.txt(35): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(36) " "Verilog HDL assignment warning at init.txt(36): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(37) " "Verilog HDL assignment warning at init.txt(37): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(38) " "Verilog HDL assignment warning at init.txt(38): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(39) " "Verilog HDL assignment warning at init.txt(39): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(40) " "Verilog HDL assignment warning at init.txt(40): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(41) " "Verilog HDL assignment warning at init.txt(41): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(42) " "Verilog HDL assignment warning at init.txt(42): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(43) " "Verilog HDL assignment warning at init.txt(43): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(44) " "Verilog HDL assignment warning at init.txt(44): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(45) " "Verilog HDL assignment warning at init.txt(45): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(46) " "Verilog HDL assignment warning at init.txt(46): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(47) " "Verilog HDL assignment warning at init.txt(47): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(48) " "Verilog HDL assignment warning at init.txt(48): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(49) " "Verilog HDL assignment warning at init.txt(49): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(50) " "Verilog HDL assignment warning at init.txt(50): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(51) " "Verilog HDL assignment warning at init.txt(51): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(52) " "Verilog HDL assignment warning at init.txt(52): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(53) " "Verilog HDL assignment warning at init.txt(53): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(54) " "Verilog HDL assignment warning at init.txt(54): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(55) " "Verilog HDL assignment warning at init.txt(55): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554599 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(56) " "Verilog HDL assignment warning at init.txt(56): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(57) " "Verilog HDL assignment warning at init.txt(57): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(58) " "Verilog HDL assignment warning at init.txt(58): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(59) " "Verilog HDL assignment warning at init.txt(59): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(60) " "Verilog HDL assignment warning at init.txt(60): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(61) " "Verilog HDL assignment warning at init.txt(61): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(62) " "Verilog HDL assignment warning at init.txt(62): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(63) " "Verilog HDL assignment warning at init.txt(63): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(64) " "Verilog HDL assignment warning at init.txt(64): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(65) " "Verilog HDL assignment warning at init.txt(65): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(66) " "Verilog HDL assignment warning at init.txt(66): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(67) " "Verilog HDL assignment warning at init.txt(67): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(68) " "Verilog HDL assignment warning at init.txt(68): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(69) " "Verilog HDL assignment warning at init.txt(69): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(70) " "Verilog HDL assignment warning at init.txt(70): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(71) " "Verilog HDL assignment warning at init.txt(71): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(72) " "Verilog HDL assignment warning at init.txt(72): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(73) " "Verilog HDL assignment warning at init.txt(73): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(74) " "Verilog HDL assignment warning at init.txt(74): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(75) " "Verilog HDL assignment warning at init.txt(75): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(76) " "Verilog HDL assignment warning at init.txt(76): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(77) " "Verilog HDL assignment warning at init.txt(77): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(78) " "Verilog HDL assignment warning at init.txt(78): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(79) " "Verilog HDL assignment warning at init.txt(79): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 init.txt(80) " "Verilog HDL assignment warning at init.txt(80): truncated value with size 12 to match size of target (9)" {  } { { "src/init.txt" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/init.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554600 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tft_ctrl.sv(103) " "Verilog HDL assignment warning at tft_ctrl.sv(103): truncated value with size 32 to match size of target (3)" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554602 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tft_ctrl.sv(124) " "Verilog HDL assignment warning at tft_ctrl.sv(124): truncated value with size 32 to match size of target (3)" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554602 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tft_ctrl.sv(125) " "Verilog HDL assignment warning at tft_ctrl.sv(125): truncated value with size 32 to match size of target (3)" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554602 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tft_ctrl.sv(137) " "Verilog HDL assignment warning at tft_ctrl.sv(137): truncated value with size 32 to match size of target (3)" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554602 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tft_ctrl.sv(158) " "Verilog HDL assignment warning at tft_ctrl.sv(158): truncated value with size 32 to match size of target (3)" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554603 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tft_ctrl.sv(175) " "Verilog HDL assignment warning at tft_ctrl.sv(175): truncated value with size 32 to match size of target (3)" {  } { { "src/tft_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/tft_ctrl.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554603 "|top|tft_ctrl:tft_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:spi_master_m0\"" {  } { { "src/top.v" "spi_master_m0" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666261554629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spi_master.v(26) " "Verilog HDL assignment warning at spi_master.v(26): truncated value with size 32 to match size of target (10)" {  } { { "src/spi_master.v" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/spi_master.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554630 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_master.v(59) " "Verilog HDL assignment warning at spi_master.v(59): truncated value with size 32 to match size of target (1)" {  } { { "src/spi_master.v" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/spi_master.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554630 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_master.v(63) " "Verilog HDL assignment warning at spi_master.v(63): truncated value with size 32 to match size of target (1)" {  } { { "src/spi_master.v" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/spi_master.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554630 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_master.v(65) " "Verilog HDL assignment warning at spi_master.v(65): truncated value with size 32 to match size of target (2)" {  } { { "src/spi_master.v" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/spi_master.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554630 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(71) " "Verilog HDL assignment warning at spi_master.v(71): truncated value with size 32 to match size of target (4)" {  } { { "src/spi_master.v" "" { Text "D:/Users/HUIP/Desktop/SPI_TFT_320/src/spi_master.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666261554630 "|top|spi_master:spi_master_m0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666261555119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/HUIP/Desktop/SPI_TFT_320/output_files/top.map.smsg " "Generated suppressed messages file D:/Users/HUIP/Desktop/SPI_TFT_320/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666261555799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666261555861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666261555861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666261555884 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666261555884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666261555884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666261555884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666261555895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 18:25:55 2022 " "Processing ended: Thu Oct 20 18:25:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666261555895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666261555895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666261555895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666261555895 ""}
