
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, clang++ 18.1.8 -fPIC -O3)

-- Running command `verilog_defaults -add -Iursa@ursa-L17star -I~/Документы$' --

-- Running command `read_verilog -sv top.sv sound_generator.sv' --

1. Executing Verilog-2005 frontend: top.sv
Parsing SystemVerilog input from `top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: sound_generator.sv
Parsing SystemVerilog input from `sound_generator.sv' to AST representation.
Generating RTLIL representation for module `\sound_generator'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json module.json -top top' --

3. Executing SYNTH_ECP5 pass.

3.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

3.3. Executing HIERARCHY pass (managing design hierarchy).

3.3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \sound_generator

3.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \sound_generator
Removed 0 unused modules.

3.4. Executing PROC pass (convert processes to netlists).

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$125'.
Cleaned up 1 empty switch.

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$232 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$184 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$126 in module TRELLIS_DPR16X4.
Marked 4 switch rules as full_case in process $proc$sound_generator.sv:18$1 in module sound_generator.
Removed a total of 0 dead cases.

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 42 assignments to connections.

3.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$233'.
  Set init value: \Q = 1'0

3.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\sound_generator.$proc$sound_generator.sv:18$1'.

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~8 debug messages>

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$233'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$232'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
Creating decoders for process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$184'.
     1/3: $1$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$183_EN[3:0]$190
     2/3: $1$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$183_DATA[3:0]$189
     3/3: $1$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$183_ADDR[3:0]$188
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$126'.
     1/3: $1$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$124_EN[3:0]$132
     2/3: $1$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$124_DATA[3:0]$131
     3/3: $1$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$124_ADDR[3:0]$130
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$125'.
Creating decoders for process `\sound_generator.$proc$sound_generator.sv:18$1'.
     1/7: $0\playing[0:0]
     2/7: $0\duration_counter[15:0]
     3/7: $0\tone_counter[15:0]
     4/7: $0\led1[0:0]
     5/7: $0\led0[0:0]
     6/7: $0\ready[0:0]
     7/7: $0\beep[0:0]

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$232'.
  created $dff cell `$procdff$320' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$177_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$178_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$179_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$180_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$181_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$182_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$183_ADDR' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$184'.
  created $dff cell `$procdff$321' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$183_DATA' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$184'.
  created $dff cell `$procdff$322' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$183_EN' using process `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$184'.
  created $dff cell `$procdff$323' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$119_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$120_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$121_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$122_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$123_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$124_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$126'.
  created $dff cell `$procdff$324' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$124_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$126'.
  created $dff cell `$procdff$325' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$124_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$126'.
  created $dff cell `$procdff$326' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$125'.
  created direct connection (no actual register cell created).
Creating register for signal `\sound_generator.\beep' using process `\sound_generator.$proc$sound_generator.sv:18$1'.
  created $adff cell `$procdff$329' with positive edge clock and positive level reset.
Creating register for signal `\sound_generator.\ready' using process `\sound_generator.$proc$sound_generator.sv:18$1'.
  created $adff cell `$procdff$332' with positive edge clock and positive level reset.
Creating register for signal `\sound_generator.\led0' using process `\sound_generator.$proc$sound_generator.sv:18$1'.
  created $adff cell `$procdff$335' with positive edge clock and positive level reset.
Creating register for signal `\sound_generator.\led1' using process `\sound_generator.$proc$sound_generator.sv:18$1'.
  created $adff cell `$procdff$338' with positive edge clock and positive level reset.
Creating register for signal `\sound_generator.\tone_counter' using process `\sound_generator.$proc$sound_generator.sv:18$1'.
  created $adff cell `$procdff$341' with positive edge clock and positive level reset.
Creating register for signal `\sound_generator.\duration_counter' using process `\sound_generator.$proc$sound_generator.sv:18$1'.
  created $adff cell `$procdff$344' with positive edge clock and positive level reset.
Creating register for signal `\sound_generator.\playing' using process `\sound_generator.$proc$sound_generator.sv:18$1'.
  created $adff cell `$procdff$347' with positive edge clock and positive level reset.

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$233'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$232'.
Removing empty process `TRELLIS_FF.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$232'.
Removing empty process `DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$184'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$150'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$126'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$125'.
Found and cleaned up 4 empty switches in `\sound_generator.$proc$sound_generator.sv:18$1'.
Removing empty process `sound_generator.$proc$sound_generator.sv:18$1'.
Cleaned up 8 empty switches.

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sound_generator.
<suppressed ~7 debug messages>
Optimizing module top.

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module sound_generator.
<suppressed ~1 debug messages>

3.6. Executing TRIBUF pass.

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

3.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\s1.reset is used but has no driver.
Found and reported 1 problems.

3.11. Executing OPT pass (performing simple optimizations).

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\s1.$procmux$263: \s1.playing -> 1'0
      Replacing known input bits on port B of cell $flatten\s1.$procmux$261: \s1.playing -> 1'1
      Replacing known input bits on port B of cell $flatten\s1.$procmux$258: \s1.playing -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\s1.$procdff$335 ($adff) from module top (removing D path).
Setting constant 0-bit at position 0 on $flatten\s1.$procdff$335 ($dlatch) from module top.

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.11.16. Finished OPT passes. (There is nothing left to do.)

3.12. Executing FSM pass (extract and optimize FSM).

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.13. Executing OPT pass (performing simple optimizations).

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\s1.$procdff$344 ($adff) from module top (D = $flatten\s1.$0\duration_counter[15:0], Q = \s1.duration_counter).
Adding EN signal on $flatten\s1.$procdff$341 ($adff) from module top (D = $flatten\s1.$0\tone_counter[15:0], Q = \s1.tone_counter).
Adding EN signal on $flatten\s1.$procdff$338 ($adff) from module top (D = $flatten\s1.$0\led1[0:0], Q = \s1.led1).
Adding EN signal on $flatten\s1.$procdff$332 ($adff) from module top (D = $flatten\s1.$0\ready[0:0], Q = \s1.ready).
Adding EN signal on $flatten\s1.$procdff$329 ($adff) from module top (D = $flatten\s1.$procmux$313_Y, Q = \s1.beep).

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.13.23. Finished OPT passes. (There is nothing left to do.)

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$381 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$flatten\s1.$sub$sound_generator.sv:41$8 ($sub).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\s1.$sub$sound_generator.sv:41$8 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\s1.$gt$sound_generator.sv:40$7 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\s1.$add$sound_generator.sv:37$6 ($add).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\s1.$add$sound_generator.sv:37$6 ($add).
Removed top 6 bits (of 16) from port B of cell top.$flatten\s1.$lt$sound_generator.sv:35$4 ($lt).
Removed top 16 bits (of 32) from wire top.$flatten\s1.$add$sound_generator.sv:37$6_Y.

3.15. Executing PEEPOPT pass (run peephole optimizers).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.17. Executing SHARE pass (SAT-based resource sharing).

3.18. Executing TECHMAP pass (map to technology primitives).

3.18.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

3.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.21.2. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

3.21.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

3.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\s1.$add$sound_generator.sv:37$6 ($add).
  creating $macc model for $flatten\s1.$sub$sound_generator.sv:41$8 ($sub).
  creating $alu model for $macc $flatten\s1.$sub$sound_generator.sv:41$8.
  creating $alu model for $macc $flatten\s1.$add$sound_generator.sv:37$6.
  creating $alu model for $flatten\s1.$gt$sound_generator.sv:40$7 ($gt): new $alu
  creating $alu model for $flatten\s1.$lt$sound_generator.sv:35$4 ($lt): new $alu
  creating $alu cell for $flatten\s1.$lt$sound_generator.sv:35$4: $auto$alumacc.cc:495:replace_alu$390
  creating $alu cell for $flatten\s1.$gt$sound_generator.sv:40$7: $auto$alumacc.cc:495:replace_alu$395
  creating $alu cell for $flatten\s1.$add$sound_generator.sv:37$6: $auto$alumacc.cc:495:replace_alu$406
  creating $alu cell for $flatten\s1.$sub$sound_generator.sv:41$8: $auto$alumacc.cc:495:replace_alu$409
  created 4 $alu and 0 $macc cells.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~11 debug messages>

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.23.6. Executing OPT_DFF pass (perform DFF optimizations).

3.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

3.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.23.9. Rerunning OPT passes. (Maybe there is more to do..)

3.23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.23.13. Executing OPT_DFF pass (perform DFF optimizations).

3.23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.23.16. Finished OPT passes. (There is nothing left to do.)

3.24. Executing MEMORY pass.

3.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.24.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.24.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.24.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.24.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.24.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.24.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.24.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.24.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.24.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.26. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.27. Executing TECHMAP pass (map to technology primitives).

3.27.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

3.27.2. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

3.27.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

3.28. Executing OPT pass (performing simple optimizations).

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active ARST on $flatten\s1.$procdff$347 ($adff) from module top (changing to const driver).
Handling always-active ARST on $auto$ff.cc:266:slice$379 ($adffe) from module top (changing to const driver).
Handling always-active ARST on $auto$ff.cc:266:slice$370 ($adffe) from module top (changing to const driver).
Handling always-active ARST on $auto$ff.cc:266:slice$358 ($adffe) from module top (changing to const driver).
Handling always-active ARST on $auto$ff.cc:266:slice$349 ($adffe) from module top (changing to const driver).

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 31 unused cells and 44 unused wires.
<suppressed ~32 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.28.10. Finished fast OPT passes.

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.30. Executing OPT pass (performing simple optimizations).

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.6. Executing OPT_DFF pass (perform DFF optimizations).

3.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.30.9. Finished OPT passes. (There is nothing left to do.)

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

3.31.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

3.32. Executing OPT pass (performing simple optimizations).

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.32.3. Executing OPT_DFF pass (perform DFF optimizations).

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.32.5. Finished fast OPT passes.

3.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

3.35. Executing TECHMAP pass (map to technology primitives).

3.35.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

3.35.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

3.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

3.38. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in top.

3.39. Executing ATTRMVCP pass (move or copy attributes).

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.41. Executing TECHMAP pass (map to technology primitives).

3.41.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

3.41.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.42. Executing ABC9 pass.

3.42.1. Executing ABC9_OPS pass (helper functions for ABC9).

3.42.2. Executing ABC9_OPS pass (helper functions for ABC9).

3.42.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

3.42.4. Executing ABC9_OPS pass (helper functions for ABC9).

3.42.5. Executing PROC pass (convert processes to netlists).

3.42.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.42.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.42.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.42.5.4. Executing PROC_INIT pass (extract init attributes).

3.42.5.5. Executing PROC_ARST pass (detect async resets in processes).

3.42.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.42.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.42.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.42.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.42.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.42.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.42.5.12. Executing OPT_EXPR pass (perform const folding).

3.42.6. Executing TECHMAP pass (map to technology primitives).

3.42.6.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.42.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~159 debug messages>

3.42.7. Executing OPT pass (performing simple optimizations).

3.42.7.1. Executing OPT_EXPR pass (perform const folding).

3.42.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

3.42.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

3.42.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

3.42.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

3.42.7.6. Executing OPT_DFF pass (perform DFF optimizations).

3.42.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

3.42.7.8. Executing OPT_EXPR pass (perform const folding).

3.42.7.9. Finished OPT passes. (There is nothing left to do.)

3.42.8. Executing TECHMAP pass (map to technology primitives).

3.42.8.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

3.42.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

3.42.9. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

3.42.10. Executing ABC9_OPS pass (helper functions for ABC9).

3.42.11. Executing ABC9_OPS pass (helper functions for ABC9).

3.42.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

3.42.13. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 0 cells with 0 new cells, skipped 1 cells.
  not replaced 1 cell types:
       1 $scopeinfo

3.42.13.1. Executing ABC9_OPS pass (helper functions for ABC9).

3.42.13.2. Executing ABC9_OPS pass (helper functions for ABC9).

3.42.13.3. Executing XAIGER backend.
<suppressed ~5 debug messages>
Extracted 0 AND gates and 9 wires from module `top' to a netlist network with 3 inputs and 4 outputs.

3.42.13.4. Executing ABC9_EXE pass (technology mapping using ABC9).

3.42.13.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      3/      4  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      3/      4  and =       0  lev =    0 (0.00)  mem = 0.00 MB  ch =    0  box = 0  bb = 0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =       0.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del = -100000000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del = -100000000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del = -100000000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: F:  Del = -100000000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del = -100000000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del = -100000000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =      3/      4  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: Mapping (K=0)  :  lut =      0  edge =       0  lev =    0 (0.00)  mem = 0.00 MB
ABC: LUT = 0 : Ave = 0.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

3.42.13.6. Executing AIGER frontend.
<suppressed ~22 debug messages>
Removed 0 unused cells and 4 unused wires.

3.42.13.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

3.42.14. Executing TECHMAP pass (map to technology primitives).

3.42.14.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

3.42.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>
Removed 0 unused cells and 9 unused wires.

3.43. Executing TECHMAP pass (map to technology primitives).

3.43.1. Executing Verilog-2005 frontend: /home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/ursa/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~72 debug messages>

3.44. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.

3.45. Executing AUTONAME pass.

3.46. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

3.46.1. Analyzing design hierarchy..
Top module:  \top

3.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

3.47. Printing statistics.

=== top ===

   Number of wires:                 13
   Number of wire bits:             47
   Number of public wires:          13
   Number of public wire bits:      47
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $scopeinfo                      1

3.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3.49. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 83cf22f922, CPU: user 0.29s system 0.01s, MEM: 26.11 MB peak
Yosys 0.50+56 (git sha1 176131b50, clang++ 18.1.8 -fPIC -O3)
Time spent: 59% 21x read_verilog (0 sec), 9% 1x abc9_exe (0 sec), ...
