Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec 22 10:20:38 2021
| Host         : HP-CE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   3           
ULMTCS-1   Warning           Control Sets use limits recommend reduction     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.203        0.000                      0                15295        0.024        0.000                      0                15295        8.750        0.000                       0                  5596  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.788        0.000                      0                14826        0.024        0.000                      0                14826        8.750        0.000                       0                  5387  
clk_fpga_1         42.152        0.000                      0                  443        0.060        0.000                      0                  443       24.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          4.739        0.000                      0                   32        0.121        0.000                      0                   32  
clk_fpga_0    clk_fpga_1          1.203        0.000                      0                   52        0.266        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.788ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.529ns  (logic 0.580ns (6.087%)  route 8.949ns (93.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 23.243 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         8.398    12.554    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/areset
    SLICE_X27Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.678 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__2/O
                         net (fo=4, routed)           0.551    13.229    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo_n_3
    SLICE_X26Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.485    23.243    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X26Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[0]/C
                         clock pessimism              0.282    23.525    
                         clock uncertainty           -0.302    23.223    
    SLICE_X26Y25         FDRE (Setup_fdre_C_CE)      -0.205    23.018    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         23.018    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  9.788    

Slack (MET) :             9.788ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.529ns  (logic 0.580ns (6.087%)  route 8.949ns (93.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 23.243 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         8.398    12.554    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/areset
    SLICE_X27Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.678 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__2/O
                         net (fo=4, routed)           0.551    13.229    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo_n_3
    SLICE_X26Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.485    23.243    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X26Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[1]/C
                         clock pessimism              0.282    23.525    
                         clock uncertainty           -0.302    23.223    
    SLICE_X26Y25         FDRE (Setup_fdre_C_CE)      -0.205    23.018    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[1]
  -------------------------------------------------------------------
                         required time                         23.018    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  9.788    

Slack (MET) :             9.971ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 0.580ns (6.205%)  route 8.767ns (93.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 23.243 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         8.398    12.554    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/areset
    SLICE_X27Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.678 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__2/O
                         net (fo=4, routed)           0.369    13.047    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo_n_3
    SLICE_X27Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.485    23.243    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X27Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[2]/C
                         clock pessimism              0.282    23.525    
                         clock uncertainty           -0.302    23.223    
    SLICE_X27Y25         FDRE (Setup_fdre_C_CE)      -0.205    23.018    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         23.018    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  9.971    

Slack (MET) :             9.971ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 0.580ns (6.205%)  route 8.767ns (93.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 23.243 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         8.398    12.554    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/areset
    SLICE_X27Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.678 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__2/O
                         net (fo=4, routed)           0.369    13.047    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo_n_3
    SLICE_X27Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.485    23.243    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X27Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[3]/C
                         clock pessimism              0.282    23.525    
                         clock uncertainty           -0.302    23.223    
    SLICE_X27Y25         FDRE (Setup_fdre_C_CE)      -0.205    23.018    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/read_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         23.018    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  9.971    

Slack (MET) :             10.546ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.456ns (5.333%)  route 8.095ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 23.246 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         8.095    12.251    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/areset
    SLICE_X29Y27         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.488    23.246    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X29Y27         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.282    23.528    
                         clock uncertainty           -0.302    23.226    
    SLICE_X29Y27         FDSE (Setup_fdse_C_S)       -0.429    22.797    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.797    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 10.546    

Slack (MET) :             10.546ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.456ns (5.333%)  route 8.095ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 23.246 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         8.095    12.251    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/areset
    SLICE_X29Y27         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.488    23.246    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X29Y27         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.282    23.528    
                         clock uncertainty           -0.302    23.226    
    SLICE_X29Y27         FDSE (Setup_fdse_C_S)       -0.429    22.797    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.797    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 10.546    

Slack (MET) :             10.546ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.456ns (5.333%)  route 8.095ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 23.246 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         8.095    12.251    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/areset
    SLICE_X29Y27         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.488    23.246    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X29Y27         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.282    23.528    
                         clock uncertainty           -0.302    23.226    
    SLICE_X29Y27         FDSE (Setup_fdse_C_S)       -0.429    22.797    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.797    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 10.546    

Slack (MET) :             10.546ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.456ns (5.333%)  route 8.095ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 23.246 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         8.095    12.251    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/areset
    SLICE_X29Y27         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.488    23.246    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X29Y27         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.282    23.528    
                         clock uncertainty           -0.302    23.226    
    SLICE_X29Y27         FDSE (Setup_fdse_C_S)       -0.429    22.797    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.797    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 10.546    

Slack (MET) :             10.759ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.456ns (5.534%)  route 7.783ns (94.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 23.243 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         7.783    11.940    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset
    SLICE_X28Y24         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.485    23.243    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X28Y24         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[0]/C
                         clock pessimism              0.282    23.525    
                         clock uncertainty           -0.302    23.223    
    SLICE_X28Y24         FDRE (Setup_fdre_C_R)       -0.524    22.699    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                 10.759    

Slack (MET) :             10.919ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.456ns (5.643%)  route 7.625ns (94.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.661     3.700    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y58         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.456     4.156 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         7.625    11.781    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset
    SLICE_X28Y23         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.487    23.245    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X28Y23         FDSE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X28Y23         FDSE (Setup_fdse_C_S)       -0.524    22.701    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                 10.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1056]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.991%)  route 0.160ns (52.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.563     1.393    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.148     1.541 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/Q
                         net (fo=2, routed)           0.160     1.701    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[32]
    SLICE_X22Y45         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1056]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.830     1.778    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X22Y45         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1056]/C
                         clock pessimism             -0.123     1.655    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.022     1.677    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1056]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.214%)  route 0.423ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.128     1.518 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=62, routed)          0.423     1.941    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.831     1.779    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X20Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.916    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.214%)  route 0.423ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.128     1.518 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=62, routed)          0.423     1.941    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.831     1.779    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X20Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.916    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.214%)  route 0.423ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.128     1.518 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=62, routed)          0.423     1.941    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.831     1.779    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X20Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.916    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.214%)  route 0.423ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.128     1.518 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=62, routed)          0.423     1.941    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.831     1.779    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X20Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.916    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.214%)  route 0.423ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.128     1.518 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=62, routed)          0.423     1.941    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.831     1.779    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X20Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.916    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.214%)  route 0.423ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.128     1.518 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=62, routed)          0.423     1.941    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.831     1.779    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y42         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X20Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.916    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.214%)  route 0.423ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.128     1.518 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=62, routed)          0.423     1.941    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X20Y42         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.831     1.779    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y42         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X20Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.916    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.214%)  route 0.423ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.128     1.518 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=62, routed)          0.423     1.941    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X20Y42         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.831     1.779    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y42         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
                         clock pessimism             -0.118     1.661    
    SLICE_X20Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.916    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1034]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.056%)  route 0.167ns (52.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.561     1.391    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.539 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[28]/Q
                         net (fo=2, routed)           0.167     1.705    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[10]
    SLICE_X23Y41         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1034]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.829     1.777    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X23Y41         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1034]/C
                         clock pessimism             -0.123     1.654    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.023     1.677    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1034]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7     design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8     design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X31Y51    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X38Y38    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X38Y39    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y39    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y51    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y51    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y50    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y30    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       42.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.152ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.040ns (31.034%)  route 4.533ns (68.966%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.745    10.075    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[0]/C
                         clock pessimism              0.421    53.501    
                         clock uncertainty           -0.751    52.750    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    52.227    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[0]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 42.152    

Slack (MET) :             42.152ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.040ns (31.034%)  route 4.533ns (68.966%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.745    10.075    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                         clock pessimism              0.421    53.501    
                         clock uncertainty           -0.751    52.750    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    52.227    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 42.152    

Slack (MET) :             42.152ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.040ns (31.034%)  route 4.533ns (68.966%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.745    10.075    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[2]/C
                         clock pessimism              0.421    53.501    
                         clock uncertainty           -0.751    52.750    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    52.227    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[2]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 42.152    

Slack (MET) :             42.152ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.040ns (31.034%)  route 4.533ns (68.966%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.745    10.075    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[3]/C
                         clock pessimism              0.421    53.501    
                         clock uncertainty           -0.751    52.750    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    52.227    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[3]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 42.152    

Slack (MET) :             42.196ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.040ns (32.179%)  route 4.300ns (67.821%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 53.065 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.511     9.841    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y50         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.488    53.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y50         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[20]/C
                         clock pessimism              0.247    53.312    
                         clock uncertainty           -0.751    52.561    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.524    52.037    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[20]
  -------------------------------------------------------------------
                         required time                         52.037    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                 42.196    

Slack (MET) :             42.196ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.040ns (32.179%)  route 4.300ns (67.821%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 53.065 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.511     9.841    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y50         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.488    53.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y50         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[21]/C
                         clock pessimism              0.247    53.312    
                         clock uncertainty           -0.751    52.561    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.524    52.037    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[21]
  -------------------------------------------------------------------
                         required time                         52.037    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                 42.196    

Slack (MET) :             42.196ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.040ns (32.179%)  route 4.300ns (67.821%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 53.065 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.511     9.841    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y50         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.488    53.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y50         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[22]/C
                         clock pessimism              0.247    53.312    
                         clock uncertainty           -0.751    52.561    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.524    52.037    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[22]
  -------------------------------------------------------------------
                         required time                         52.037    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                 42.196    

Slack (MET) :             42.196ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.040ns (32.179%)  route 4.300ns (67.821%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 53.065 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.511     9.841    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y50         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.488    53.065    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y50         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[23]/C
                         clock pessimism              0.247    53.312    
                         clock uncertainty           -0.751    52.561    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.524    52.037    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[23]
  -------------------------------------------------------------------
                         required time                         52.037    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                 42.196    

Slack (MET) :             42.244ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 2.040ns (31.598%)  route 4.416ns (68.402%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.627     9.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/C
                         clock pessimism              0.396    53.476    
                         clock uncertainty           -0.751    52.725    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.524    52.201    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]
  -------------------------------------------------------------------
                         required time                         52.201    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 42.244    

Slack (MET) :             42.244ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 2.040ns (31.598%)  route 4.416ns (68.402%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723     1.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677     3.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     4.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/Q
                         net (fo=5, routed)           1.642     5.661    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4/O
                         net (fo=1, routed)           0.544     6.329    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.855 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.970    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.355 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602     7.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373     8.330 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.627     9.957    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/C
                         clock pessimism              0.396    53.476    
                         clock uncertainty           -0.751    52.725    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.524    52.201    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]
  -------------------------------------------------------------------
                         required time                         52.201    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 42.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.760%)  route 0.161ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.564     1.295    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X26Y42         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[4]/Q
                         net (fo=2, routed)           0.161     1.596    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.874     1.706    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.352     1.353    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.536    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.318%)  route 0.263ns (55.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.587     1.318    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X38Y50         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.482 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_reg/Q
                         net (fo=3, routed)           0.263     1.745    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_last_i_1/O
                         net (fo=1, routed)           0.000     1.790    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_last_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.862     1.693    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X39Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_last_reg/C
                         clock pessimism             -0.100     1.593    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091     1.684    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Start_last_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.783%)  route 0.213ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.564     1.295    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X26Y42         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[10]/Q
                         net (fo=2, routed)           0.213     1.649    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.874     1.706    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.352     1.353    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.536    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.669%)  route 0.214ns (60.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.564     1.295    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X26Y42         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[3]/Q
                         net (fo=2, routed)           0.214     1.650    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.874     1.706    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.352     1.353    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.536    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X26Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.437 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[12]/Q
                         net (fo=2, routed)           0.216     1.653    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.874     1.706    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.352     1.353    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.536    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.918%)  route 0.221ns (61.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.564     1.295    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X26Y42         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[2]/Q
                         net (fo=2, routed)           0.221     1.657    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.874     1.706    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.352     1.353    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.536    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.012%)  route 0.220ns (60.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X26Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.437 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[11]/Q
                         net (fo=2, routed)           0.220     1.657    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.874     1.706    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.352     1.353    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.536    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.890%)  route 0.222ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X26Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.437 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[5]/Q
                         net (fo=2, routed)           0.222     1.658    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.874     1.706    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.352     1.353    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.536    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.484%)  route 0.213ns (62.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.564     1.295    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X26Y42         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.128     1.423 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/addrb_reg[8]/Q
                         net (fo=2, routed)           0.213     1.636    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.874     1.706    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.352     1.353    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.129     1.482    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.827%)  route 0.110ns (37.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X29Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.437 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg[0]/Q
                         net (fo=2, routed)           0.110     1.547    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/pixel_cntrl.bramAddres_reg_n_0_[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.592 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[24]_i_1/O
                         net (fo=1, routed)           0.000     1.592    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I0[24]
    SLICE_X30Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.833     1.664    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[24]/C
                         clock pessimism             -0.352     1.312    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121     1.433    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y7     design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y8     design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y43    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X35Y46    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y43    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y43    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y43    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y43    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y44    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y45    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.292ns  (logic 0.642ns (14.956%)  route 3.650ns (85.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 63.261 - 60.000 ) 
    Source Clock Delay      (SCD):    3.501ns = ( 53.501 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677    53.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X34Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518    54.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[13]/Q
                         net (fo=1, routed)           3.650    57.670    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[13]
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124    57.794 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    57.794    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X34Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.503    63.261    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000    63.261    
                         clock uncertainty           -0.809    62.452    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.081    62.533    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         62.533    
                         arrival time                         -57.794    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.225ns  (logic 0.642ns (15.196%)  route 3.583ns (84.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 63.260 - 60.000 ) 
    Source Clock Delay      (SCD):    3.501ns = ( 53.501 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677    53.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    54.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/Q
                         net (fo=5, routed)           3.583    57.602    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[30]
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.124    57.726 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    57.726    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X31Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.502    63.260    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000    63.260    
                         clock uncertainty           -0.809    62.451    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.031    62.482    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         62.482    
                         arrival time                         -57.726    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.174ns  (logic 0.642ns (15.380%)  route 3.532ns (84.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 63.260 - 60.000 ) 
    Source Clock Delay      (SCD):    3.501ns = ( 53.501 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677    53.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    54.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/Q
                         net (fo=5, routed)           3.532    57.551    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[30]
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.124    57.675 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    57.675    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X31Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.502    63.260    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    63.260    
                         clock uncertainty           -0.809    62.451    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.029    62.480    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         62.480    
                         arrival time                         -57.675    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.176ns  (logic 0.779ns (18.654%)  route 3.397ns (81.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 63.260 - 60.000 ) 
    Source Clock Delay      (SCD):    3.501ns = ( 53.501 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677    53.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.478    53.979 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[27]/Q
                         net (fo=1, routed)           3.397    57.376    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[27]
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.301    57.677 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    57.677    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X31Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.502    63.260    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000    63.260    
                         clock uncertainty           -0.809    62.451    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.031    62.482    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         62.482    
                         arrival time                         -57.677    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.153ns  (logic 0.580ns (13.965%)  route 3.573ns (86.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 63.335 - 60.000 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 53.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.755    53.579    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    54.035 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[16]/Q
                         net (fo=1, routed)           3.573    57.609    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[16]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    57.733 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    57.733    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X36Y42         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.577    63.335    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y42         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    63.335    
                         clock uncertainty           -0.809    62.526    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.029    62.555    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         62.555    
                         arrival time                         -57.733    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.194ns  (logic 0.580ns (13.830%)  route 3.614ns (86.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 63.261 - 60.000 ) 
    Source Clock Delay      (SCD):    3.501ns = ( 53.501 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677    53.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X33Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456    53.957 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[4]/Q
                         net (fo=1, routed)           3.614    57.571    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    57.695 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    57.695    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X34Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.503    63.261    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    63.261    
                         clock uncertainty           -0.809    62.452    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.079    62.531    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         62.531    
                         arrival time                         -57.695    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.080ns  (logic 0.580ns (14.214%)  route 3.500ns (85.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 63.336 - 60.000 ) 
    Source Clock Delay      (SCD):    3.581ns = ( 53.581 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.757    53.581    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X40Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456    54.037 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[18]/Q
                         net (fo=1, routed)           3.500    57.538    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[18]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124    57.662 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    57.662    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X36Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.578    63.336    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000    63.336    
                         clock uncertainty           -0.809    62.527    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029    62.556    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         62.556    
                         arrival time                         -57.662    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.085ns  (logic 0.642ns (15.716%)  route 3.443ns (84.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 63.260 - 60.000 ) 
    Source Clock Delay      (SCD):    3.501ns = ( 53.501 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677    53.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    54.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/Q
                         net (fo=5, routed)           3.443    57.462    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[30]
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124    57.586 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    57.586    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X31Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.502    63.260    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    63.260    
                         clock uncertainty           -0.809    62.451    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.032    62.483    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         62.483    
                         arrival time                         -57.586    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.083ns  (logic 0.642ns (15.724%)  route 3.441ns (84.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 63.260 - 60.000 ) 
    Source Clock Delay      (SCD):    3.501ns = ( 53.501 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.677    53.501    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    54.019 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[30]/Q
                         net (fo=5, routed)           3.441    57.460    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[30]
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124    57.584 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    57.584    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X31Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.502    63.260    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    63.260    
                         clock uncertainty           -0.809    62.451    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.031    62.482    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         62.482    
                         arrival time                         -57.584    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_1 rise@50.000ns)
  Data Path Delay:        4.073ns  (logic 0.718ns (17.627%)  route 3.355ns (82.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 63.336 - 60.000 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 53.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.723    51.723    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    51.824 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.755    53.579    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.419    53.998 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[20]/Q
                         net (fo=1, routed)           3.355    57.354    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[20]
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.299    57.653 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    57.653    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X37Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    61.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.578    63.336    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000    63.336    
                         clock uncertainty           -0.809    62.527    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.031    62.558    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         62.558    
                         arrival time                         -57.653    
  -------------------------------------------------------------------
                         slack                                  4.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.209ns (13.866%)  route 1.298ns (86.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X34Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.460 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[12]/Q
                         net (fo=1, routed)           1.298     2.758    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[12]
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.803 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.803    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X33Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.833     1.781    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.781    
                         clock uncertainty            0.809     2.590    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.092     2.682    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.186ns (12.093%)  route 1.352ns (87.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X35Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.437 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[14]/Q
                         net (fo=1, routed)           1.352     2.789    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[14]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.834 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     2.834    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X34Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.834     1.782    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.782    
                         clock uncertainty            0.809     2.591    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     2.711    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.186ns (12.086%)  route 1.353ns (87.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X33Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.437 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[10]/Q
                         net (fo=1, routed)           1.353     2.790    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[10]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.835 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.835    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X34Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.834     1.782    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.782    
                         clock uncertainty            0.809     2.591    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     2.711    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.209ns (13.829%)  route 1.302ns (86.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.460 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[24]/Q
                         net (fo=1, routed)           1.302     2.762    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[24]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.045     2.807 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X31Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.833     1.781    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     1.781    
                         clock uncertainty            0.809     2.590    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.091     2.681    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.209ns (13.808%)  route 1.305ns (86.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.592     1.323    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X38Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.487 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[20]/Q
                         net (fo=1, routed)           1.305     2.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[20]
    SLICE_X37Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     2.837    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X37Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.861     1.809    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000     1.809    
                         clock uncertainty            0.809     2.618    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.092     2.710    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.209ns (13.813%)  route 1.304ns (86.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X30Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.460 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[27]/Q
                         net (fo=1, routed)           1.304     2.764    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[27]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.809 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     2.809    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X31Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.833     1.781    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     1.781    
                         clock uncertainty            0.809     2.590    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.092     2.682    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.282%)  route 1.328ns (87.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.592     1.323    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X37Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[6]/Q
                         net (fo=1, routed)           1.328     2.792    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[6]
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.837    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X36Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.861     1.809    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y44         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.809    
                         clock uncertainty            0.809     2.618    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.092     2.710    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.226ns (14.628%)  route 1.319ns (85.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.565     1.296    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X33Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.128     1.424 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr_reg[15]/Q
                         net (fo=1, routed)           1.319     2.743    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Adr[15]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.098     2.841 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.841    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X34Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.834     1.782    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.782    
                         clock uncertainty            0.809     2.591    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     2.712    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.186ns (12.477%)  route 1.305ns (87.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.593     1.324    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y47         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I_reg[23]/Q
                         net (fo=1, routed)           1.305     2.770    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADR0_I[23]
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.815 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     2.815    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X35Y47         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.835     1.783    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y47         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     1.783    
                         clock uncertainty            0.809     2.592    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092     2.684    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.226ns (14.887%)  route 1.292ns (85.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.705     0.705    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.731 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.592     1.323    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X36Y43         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.128     1.451 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I_reg[2]/Q
                         net (fo=1, routed)           1.292     2.743    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/ADRL0_I[2]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.098     2.841 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.841    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X36Y42         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.860     1.808    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y42         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.808    
                         clock uncertainty            0.809     2.617    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.092     2.709    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.828ns  (logic 2.277ns (33.350%)  route 4.551ns (66.650%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.745    50.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[0]/C
                         clock pessimism              0.000    53.081    
                         clock uncertainty           -0.809    52.272    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    51.748    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[0]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -50.545    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.828ns  (logic 2.277ns (33.350%)  route 4.551ns (66.650%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.745    50.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/C
                         clock pessimism              0.000    53.081    
                         clock uncertainty           -0.809    52.272    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    51.748    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -50.545    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.828ns  (logic 2.277ns (33.350%)  route 4.551ns (66.650%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.745    50.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[2]/C
                         clock pessimism              0.000    53.081    
                         clock uncertainty           -0.809    52.272    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    51.748    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[2]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -50.545    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.828ns  (logic 2.277ns (33.350%)  route 4.551ns (66.650%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.745    50.545    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y45         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[3]/C
                         clock pessimism              0.000    53.081    
                         clock uncertainty           -0.809    52.272    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    51.748    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[3]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -50.545    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.710ns  (logic 2.277ns (33.933%)  route 4.433ns (66.067%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.627    50.428    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/C
                         clock pessimism              0.000    53.081    
                         clock uncertainty           -0.809    52.272    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.524    51.748    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -50.428    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.710ns  (logic 2.277ns (33.933%)  route 4.433ns (66.067%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.627    50.428    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/C
                         clock pessimism              0.000    53.081    
                         clock uncertainty           -0.809    52.272    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.524    51.748    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -50.428    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.710ns  (logic 2.277ns (33.933%)  route 4.433ns (66.067%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.627    50.428    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]/C
                         clock pessimism              0.000    53.081    
                         clock uncertainty           -0.809    52.272    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.524    51.748    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -50.428    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.710ns  (logic 2.277ns (33.933%)  route 4.433ns (66.067%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 53.081 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.627    50.428    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.503    53.081    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y46         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]/C
                         clock pessimism              0.000    53.081    
                         clock uncertainty           -0.809    52.272    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.524    51.748    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -50.428    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.709ns  (logic 2.277ns (33.940%)  route 4.432ns (66.060%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 53.082 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.626    50.426    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y47         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.504    53.082    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y47         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]/C
                         clock pessimism              0.000    53.082    
                         clock uncertainty           -0.809    52.273    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.524    51.749    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]
  -------------------------------------------------------------------
                         required time                         51.749    
                         arrival time                         -50.426    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        6.709ns  (logic 2.277ns (33.940%)  route 4.432ns (66.060%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 53.082 - 50.000 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 43.717 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    41.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    42.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        1.678    43.717    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478    44.195 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.980    45.175    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[8]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.296    45.471 f  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9/O
                         net (fo=30, routed)          0.695    46.166    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3/O
                         net (fo=1, routed)           0.529    46.819    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_3_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    47.326 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.440 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    47.440    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.554    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.825 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2/CO[0]
                         net (fo=1, routed)           0.602    48.427    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.373    48.800 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          1.626    50.426    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y47         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.486    51.486    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    51.577 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         1.504    53.082    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y47         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]/C
                         clock pessimism              0.000    53.082    
                         clock uncertainty           -0.809    52.273    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.524    51.749    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]
  -------------------------------------------------------------------
                         required time                         51.749    
                         arrival time                         -50.426    
  -------------------------------------------------------------------
                         slack                                  1.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.164ns (12.343%)  route 1.165ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          1.165     2.719    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X32Y51         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.829     1.660    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y51         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]/C
                         clock pessimism              0.000     1.660    
                         clock uncertainty            0.809     2.469    
    SLICE_X32Y51         FDRE (Hold_fdre_C_CE)       -0.016     2.453    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.164ns (11.637%)  route 1.245ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          1.245     2.799    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X32Y49         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.834     1.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y49         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[16]/C
                         clock pessimism              0.000     1.665    
                         clock uncertainty            0.809     2.474    
    SLICE_X32Y49         FDRE (Hold_fdre_C_CE)       -0.016     2.458    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.164ns (11.637%)  route 1.245ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          1.245     2.799    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X32Y49         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.834     1.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y49         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[17]/C
                         clock pessimism              0.000     1.665    
                         clock uncertainty            0.809     2.474    
    SLICE_X32Y49         FDRE (Hold_fdre_C_CE)       -0.016     2.458    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.164ns (11.637%)  route 1.245ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          1.245     2.799    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X32Y49         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.834     1.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y49         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[18]/C
                         clock pessimism              0.000     1.665    
                         clock uncertainty            0.809     2.474    
    SLICE_X32Y49         FDRE (Hold_fdre_C_CE)       -0.016     2.458    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.164ns (11.637%)  route 1.245ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          1.245     2.799    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X32Y49         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.834     1.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y49         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[19]/C
                         clock pessimism              0.000     1.665    
                         clock uncertainty            0.809     2.474    
    SLICE_X32Y49         FDRE (Hold_fdre_C_CE)       -0.016     2.458    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.209ns (14.589%)  route 1.224ns (85.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          0.528     2.082    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.045     2.127 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1/O
                         net (fo=25, routed)          0.695     2.823    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount
    SLICE_X32Y51         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.829     1.660    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y51         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]/C
                         clock pessimism              0.000     1.660    
                         clock uncertainty            0.809     2.469    
    SLICE_X32Y51         FDRE (Hold_fdre_C_R)         0.009     2.478    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.164ns (11.437%)  route 1.270ns (88.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          1.270     2.824    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X32Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.834     1.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]/C
                         clock pessimism              0.000     1.665    
                         clock uncertainty            0.809     2.474    
    SLICE_X32Y48         FDRE (Hold_fdre_C_CE)       -0.016     2.458    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.164ns (11.437%)  route 1.270ns (88.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          1.270     2.824    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X32Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.834     1.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[13]/C
                         clock pessimism              0.000     1.665    
                         clock uncertainty            0.809     2.474    
    SLICE_X32Y48         FDRE (Hold_fdre_C_CE)       -0.016     2.458    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.164ns (11.437%)  route 1.270ns (88.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          1.270     2.824    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X32Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.834     1.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]/C
                         clock pessimism              0.000     1.665    
                         clock uncertainty            0.809     2.474    
    SLICE_X32Y48         FDRE (Hold_fdre_C_CE)       -0.016     2.458    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.164ns (11.437%)  route 1.270ns (88.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.809ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.616ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5387, routed)        0.560     1.390    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.554 r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=29, routed)          1.270     2.824    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/Q[0]
    SLICE_X32Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.802     0.802    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.831 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=208, routed)         0.834     1.665    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/InClock
    SLICE_X32Y48         FDRE                                         r  design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[15]/C
                         clock pessimism              0.000     1.665    
                         clock uncertainty            0.809     2.474    
    SLICE_X32Y48         FDRE (Hold_fdre_C_CE)       -0.016     2.458    design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.366    





