{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 00:36:32 2020 " "Info: Processing started: Tue Jun 16 00:36:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3_KSY -c project3_KSY --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project3_KSY -c project3_KSY --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_KSY.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project3_KSY.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project3_KSY " "Info: Found entity 1: project3_KSY" {  } { { "project3_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFIDreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IFIDreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDreg " "Info: Found entity 1: IFIDreg" {  } { { "IFIDreg.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/IFIDreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDEXreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IDEXreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXreg " "Info: Found entity 1: IDEXreg" {  } { { "IDEXreg.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/IDEXreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXMEMreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXMEMreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMreg " "Info: Found entity 1: EXMEMreg" {  } { { "EXMEMreg.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/EXMEMreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEMWBreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MEMWBreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBreg " "Info: Found entity 1: MEMWBreg" {  } { { "MEMWBreg.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/MEMWBreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ForwardingUnit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ForwardingUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Info: Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_pipeline.v(19) " "Warning (10268): Verilog HDL information at control_pipeline.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "control_pipeline.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/control_pipeline.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_pipeline.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pipeline " "Info: Found entity 1: control_pipeline" {  } { { "control_pipeline.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/control_pipeline.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ctl " "Info: Found entity 1: alu_ctl" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/alu_ctl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Info: Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/imm_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32 " "Info: Found entity 1: mem32" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_file.v(24) " "Warning (10268): Verilog HDL information at reg_file.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "reg_file.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/reg_file.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/reg_file.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft_1 " "Info: Found entity 1: shiftleft_1" {  } { { "shiftleft_1.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/shiftleft_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThreetoOneMUX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ThreetoOneMUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThreetoOneMUX " "Info: Found entity 1: ThreetoOneMUX" {  } { { "ThreetoOneMUX.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ThreetoOneMUX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "project3_KSY " "Info: Elaborating entity \"project3_KSY\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMreg EXMEMreg:inst " "Info: Elaborating entity \"EXMEMreg\" for hierarchy \"EXMEMreg:inst\"" {  } { { "project3_KSY.bdf" "inst" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -568 1704 1968 -344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXreg IDEXreg:inst7 " "Info: Elaborating entity \"IDEXreg\" for hierarchy \"IDEXreg:inst7\"" {  } { { "project3_KSY.bdf" "inst7" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -648 640 880 -328 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_pipeline control_pipeline:inst6 " "Info: Elaborating entity \"control_pipeline\" for hierarchy \"control_pipeline:inst6\"" {  } { { "project3_KSY.bdf" "inst6" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -648 288 464 -488 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control_pipeline.v(19) " "Warning (10240): Verilog HDL Always Construct warning at control_pipeline.v(19): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_pipeline.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/control_pipeline.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control_pipeline.v(19) " "Info (10041): Inferred latch for \"MemtoReg\" at control_pipeline.v(19)" {  } { { "control_pipeline.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/control_pipeline.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDreg IFIDreg:inst36 " "Info: Elaborating entity \"IFIDreg\" for hierarchy \"IFIDreg:inst36\"" {  } { { "project3_KSY.bdf" "inst36" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -464 -56 128 -368 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "project3_KSY.bdf" "inst5" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -704 -40 168 -608 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst13 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst13\"" {  } { { "project3_KSY.bdf" "inst13" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -696 2104 2216 -608 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst13 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst13\"" {  } { { "project3_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -696 2104 2216 -608 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst13 " "Info: Instantiated megafunction \"BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Info: Parameter \"WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project3_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -696 2104 2216 -608 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst13\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst13\|lpm_mux:\$00000 BUSMUX:inst13 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst13\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "project3_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -696 2104 2216 -608 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_thc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_thc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_thc " "Info: Found entity 1: mux_thc" {  } { { "db/mux_thc.tdf" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/db/mux_thc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_thc BUSMUX:inst13\|lpm_mux:\$00000\|mux_thc:auto_generated " "Info: Elaborating entity \"mux_thc\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\|mux_thc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst1 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:inst1\"" {  } { { "project3_KSY.bdf" "inst1" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -832 -56 104 -736 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:inst15 " "Info: Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:inst15\"" {  } { { "project3_KSY.bdf" "inst15" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -88 280 488 8 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst18 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst18\"" {  } { { "project3_KSY.bdf" "inst18" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -336 320 480 -176 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBreg MEMWBreg:inst41 " "Info: Elaborating entity \"MEMWBreg\" for hierarchy \"MEMWBreg:inst41\"" {  } { { "project3_KSY.bdf" "inst41" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -112 2320 2568 48 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem32 mem32:inst40 " "Info: Elaborating entity \"mem32\" for hierarchy \"mem32:inst40\"" {  } { { "project3_KSY.bdf" "inst40" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -16 2088 2288 112 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address mem32.v(21) " "Warning (10235): Verilog HDL Always Construct warning at mem32.v(21): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(22) " "Warning (10175): Verilog HDL warning at mem32.v(22): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 22 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(24) " "Warning (10175): Verilog HDL warning at mem32.v(24): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(34) " "Warning (10175): Verilog HDL warning at mem32.v(34): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst25 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst25\"" {  } { { "project3_KSY.bdf" "inst25" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -344 1488 1648 -248 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctl alu_ctl:inst26 " "Info: Elaborating entity \"alu_ctl\" for hierarchy \"alu_ctl:inst26\"" {  } { { "project3_KSY.bdf" "inst26" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -8 1128 1336 88 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_ctl.v(27) " "Warning (10230): Verilog HDL assignment warning at alu_ctl.v(27): truncated value with size 32 to match size of target (4)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/alu_ctl.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreetoOneMUX ThreetoOneMUX:inst33 " "Info: Elaborating entity \"ThreetoOneMUX\" for hierarchy \"ThreetoOneMUX:inst33\"" {  } { { "project3_KSY.bdf" "inst33" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -328 1144 1288 -200 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:inst3 " "Info: Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:inst3\"" {  } { { "project3_KSY.bdf" "inst3" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { 312 1264 1480 472 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRegWrite ForwardingUnit.v(18) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(18): variable \"EX_MEMRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRd ForwardingUnit.v(18) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(18): variable \"EX_MEMRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WBRegWrite ForwardingUnit.v(23) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(23): variable \"MEM_WBRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WBRd ForwardingUnit.v(23) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(23): variable \"MEM_WBRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRegWrite ForwardingUnit.v(23) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(23): variable \"EX_MEMRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRd ForwardingUnit.v(23) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(23): variable \"EX_MEMRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRegWrite ForwardingUnit.v(34) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(34): variable \"EX_MEMRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRd ForwardingUnit.v(34) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(34): variable \"EX_MEMRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WBRegWrite ForwardingUnit.v(39) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(39): variable \"MEM_WBRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WBRd ForwardingUnit.v(39) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(39): variable \"MEM_WBRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRegWrite ForwardingUnit.v(39) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(39): variable \"EX_MEMRegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MEMRd ForwardingUnit.v(39) " "Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(39): variable \"EX_MEMRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft_1 shiftleft_1:inst29 " "Info: Elaborating entity \"shiftleft_1\" for hierarchy \"shiftleft_1:inst29\"" {  } { { "project3_KSY.bdf" "inst29" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -608 1144 1312 -512 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mem32:inst40\|mem_array~0 " "Warning: Inferred RAM node \"mem32:inst40\|mem_array~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "mem32.v" "mem_array~0" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:inst18\|ARRAY~0 " "Warning: Inferred RAM node \"reg_file:inst18\|ARRAY~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "reg_file.v" "ARRAY~0" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:inst18\|ARRAY~1 " "Warning: Inferred RAM node \"reg_file:inst18\|ARRAY~1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "reg_file.v" "ARRAY~1" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32:inst40\|altsyncram:mem_array_rtl_0 " "Info: Elaborated megafunction instantiation \"mem32:inst40\|altsyncram:mem_array_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32:inst40\|altsyncram:mem_array_rtl_0 " "Info: Instantiated megafunction \"mem32:inst40\|altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Info: Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Info: Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Info: Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Info: Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/project3_KSY.ram0_mem32_6a14b0cf.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/project3_KSY.ram0_mem32_6a14b0cf.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uti1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uti1 " "Info: Found entity 1: altsyncram_uti1" {  } { { "db/altsyncram_uti1.tdf" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/db/altsyncram_uti1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "project3_KSY.ram0_mem32_6a14b0cf.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"project3_KSY.ram0_mem32_6a14b0cf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "project3_KSY.ram0_mem32_6a14b0cf.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"project3_KSY.ram0_mem32_6a14b0cf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst18\|altsyncram:ARRAY_rtl_1 " "Info: Elaborated megafunction instantiation \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst18\|altsyncram:ARRAY_rtl_1 " "Info: Instantiated megafunction \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Info: Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Info: Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Info: Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Info: Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/project3_KSY.ram0_reg_file_c5668544.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/project3_KSY.ram0_reg_file_c5668544.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6j1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6j1 " "Info: Found entity 1: altsyncram_p6j1" {  } { { "db/altsyncram_p6j1.tdf" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/db/altsyncram_p6j1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "project3_KSY.ram0_reg_file_c5668544.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"project3_KSY.ram0_reg_file_c5668544.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "project3_KSY.ram0_reg_file_c5668544.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"project3_KSY.ram0_reg_file_c5668544.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 25 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 00:36:36 2020 " "Info: Processing ended: Tue Jun 16 00:36:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
