0.6
2018.3
Dec  7 2018
00:33:28
E:/2018.3/vivado_program/oscilloscope/oscilloscope.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sim_1/new/TestBench.v,1596206058,verilog,,,,TestBench,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v,1596205289,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC_0.v,,Driver_ADC,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC_0.v,1596205289,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Sin_Rom/sim/Sin_Rom.v,,Driver_ADC_0,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/sim/Freq_Cal.v,1596205289,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v,,Freq_Cal,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/src/Wave_Ram/sim/Wave_Ram.v,1596205293,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/sim/Freq_Cal.v,,Wave_Ram,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/DDS_Addr_Generator.v,1596205309,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC.v,,DDS_Addr_Generator,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC.v,1596205309,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC_0.v,,Driver_DAC,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC_0.v,1596205309,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10_clk_wiz.v,,Driver_DAC_0,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Sin_Rom/sim/Sin_Rom.v,1596205313,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Square_Rom/sim/Square_Rom.v,,Sin_Rom,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Square_Rom/sim/Square_Rom.v,1596205314,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Triangle_Rom/sim/Triangle_Rom.v,,Square_Rom,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Triangle_Rom/sim/Triangle_Rom.v,1596205314,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/DDS_Addr_Generator.v,,Triangle_Rom,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/sim/Clk_Division.v,1596205334,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART.v,,Clk_Division,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART.v,1596205334,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART_0.v,,Driver_UART;UART_Rx;UART_Tx,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART_0.v,1596205334,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/src/Wave_Ram/sim/Wave_Ram.v,,Driver_UART_0,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10.v,1596204778,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/UART_Send0.v,,clk_5_10,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10_clk_wiz.v,1596204778,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10.v,,clk_5_10_clk_wiz,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/UART_Send0.v,1596206748,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/oscilloscope.v,,UART_Send0,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/oscilloscope.v,1596206748,verilog,,E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sim_1/new/TestBench.v,,oscilloscope,,,../../../../oscilloscope.srcs/sources_1/ip/clk_5_10,,,,,
