# Spice2Verilog
Simple strutured VERILOG netlist to SPICE netlist translator
