//
// File created by:  irun
// Do not modify this file

s1::(05Feb2023:00:46:11):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s2::(05Feb2023:00:46:35):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s3::(05Feb2023:00:47:28):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s4::(05Feb2023:00:47:53):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s5::(05Feb2023:00:50:22):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s6::(05Feb2023:00:50:46):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s7::(05Feb2023:00:53:40):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s8::(05Feb2023:00:56:39):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s9::(05Feb2023:00:57:20):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s10::(05Feb2023:00:57:51):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s11::(05Feb2023:00:59:23):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s12::(05Feb2023:01:08:46):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s13::(05Feb2023:01:09:13):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s14::(05Feb2023:01:09:48):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s15::(05Feb2023:01:10:51):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s16::(05Feb2023:12:17:10):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s17::(05Feb2023:13:47:06):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s18::(05Feb2023:13:48:25):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s19::(05Feb2023:13:52:21):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s20::(05Feb2023:13:53:15):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s21::(05Feb2023:13:54:38):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s22::(05Feb2023:14:46:52):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s23::(05Feb2023:14:47:48):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s24::(05Feb2023:14:48:49):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s25::(05Feb2023:14:50:31):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s26::(05Feb2023:14:51:53):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s27::(05Feb2023:14:52:34):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s28::(05Feb2023:14:53:55):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s29::(05Feb2023:14:56:04):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s30::(05Feb2023:14:56:40):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s31::(05Feb2023:17:09:57):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s32::(05Feb2023:17:11:05):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s33::(05Feb2023:17:11:33):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s34::(05Feb2023:17:11:58):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s35::(05Feb2023:17:13:17):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s36::(05Feb2023:17:15:33):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s37::(05Feb2023:17:17:50):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s38::(05Feb2023:17:23:10):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s39::(05Feb2023:17:25:37):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s40::(05Feb2023:17:26:15):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s41::(05Feb2023:17:34:23):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s42::(05Feb2023:17:34:47):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s43::(05Feb2023:17:35:29):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s44::(05Feb2023:17:38:33):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s45::(05Feb2023:17:38:56):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s46::(05Feb2023:17:39:45):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s47::(05Feb2023:17:47:00):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s48::(05Feb2023:17:55:59):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s49::(05Feb2023:17:56:17):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s50::(05Feb2023:17:56:47):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" )
s51::(06Feb2023:16:01:35):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+1 +define+FSDB_FILE="huffman.fsdb" )
s52::(06Feb2023:16:01:51):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define+1 +define+FSDB_FILE="huffman.fsdb" )
s53::(06Feb2023:16:03:52):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s54::(06Feb2023:16:05:49):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s55::(06Feb2023:16:25:42):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s56::(06Feb2023:16:26:10):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s57::(06Feb2023:16:26:29):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s58::(06Feb2023:16:56:21):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s59::(06Feb2023:16:58:15):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s60::(06Feb2023:16:59:04):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s61::(06Feb2023:17:00:25):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s62::(06Feb2023:17:03:47):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s63::(06Feb2023:17:05:33):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s64::(06Feb2023:17:07:24):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s65::(06Feb2023:17:21:53):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s66::(06Feb2023:17:24:44):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s67::(06Feb2023:17:27:01):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s68::(06Feb2023:17:28:30):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s69::(06Feb2023:17:28:42):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s70::(06Feb2023:17:28:47):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb3 +define+FSDB_FILE="huffman.fsdb" )
s71::(06Feb2023:17:28:51):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s72::(06Feb2023:17:28:55):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s73::(06Feb2023:17:37:13):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s74::(06Feb2023:17:38:56):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s75::(06Feb2023:17:42:38):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s76::(06Feb2023:17:43:07):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s77::(07Feb2023:14:08:00):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s78::(07Feb2023:14:08:23):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s79::(07Feb2023:14:08:42):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s80::(07Feb2023:14:09:20):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s81::(07Feb2023:14:12:29):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s82::(07Feb2023:14:13:57):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s83::(07Feb2023:14:14:46):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s84::(07Feb2023:14:14:49):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s85::(07Feb2023:14:19:24):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s86::(07Feb2023:14:33:25):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s87::(07Feb2023:14:33:31):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s88::(07Feb2023:14:35:25):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s89::(07Feb2023:14:37:44):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s90::(07Feb2023:14:41:53):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s91::(07Feb2023:14:42:25):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb2 +define+FSDB_FILE="huffman.fsdb" )
s92::(07Feb2023:14:42:30):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb1 +define+FSDB_FILE="huffman.fsdb" )
s93::(07Feb2023:14:42:34):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src +nc64bit +access+r +define++tb3 +define+FSDB_FILE="huffman.fsdb" )
s94::(07Feb2023:14:56:25):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/syn/huffman_syn.v -sv /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" +define+SDF +define++tb1 +define+SDFFILE="/home/YuChengWang/Verilog_pratice/2023_Winter/2018/syn/huffman_syn.sdf" )
s95::(07Feb2023:14:56:32):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/syn/huffman_syn.v -sv /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" +define+SDF +define++tb2 +define+SDFFILE="/home/YuChengWang/Verilog_pratice/2023_Winter/2018/syn/huffman_syn.sdf" )
s96::(07Feb2023:14:56:37):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v /home/YuChengWang/Verilog_pratice/2023_Winter/2018/syn/huffman_syn.v -sv /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="huffman.fsdb" +define+SDF +define++tb3 +define+SDFFILE="/home/YuChengWang/Verilog_pratice/2023_Winter/2018/syn/huffman_syn.sdf" )
