#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 17:38:41 2024
# Process ID: 28300
# Current directory: F:/Desktop/Vivado_prj/7/axi_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33248 F:\Desktop\Vivado_prj\7\axi_test\axi_test.xpr
# Log file: F:/Desktop/Vivado_prj/7/axi_test/vivado.log
# Journal file: F:/Desktop/Vivado_prj/7/axi_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/Vivado_prj/7/axi_test/axi_test.xpr
INFO: [Project 1-313] Project file moved from 'F:/Desktop/Vivado_prj/6/axi_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'F:/Desktop/Vivado_prj/7/axi_test/ip_repo'; using path 'F:/Desktop/Vivado_prj/6/axi_test/ip_repo' instead.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'F:/Desktop/Vivado_prj/7/axi_test/axi_test.ip_user_files'; using path 'F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/6/axi_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 964.945 ; gain = 292.262
update_compile_order -fileset sources_1
open_bd_design {F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:user:myip_axi:1.0 - myip_axi_0
Successfully read diagram <design_1> from BD file <F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_intf_nets myip_axi_0_M_AXI] [get_bd_nets util_vector_logic_0_Res] [get_bd_nets myip_axi_0_m_axi_txn_done] [get_bd_nets myip_axi_0_m_axi_error] [get_bd_cells myip_axi_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  F:/Desktop/Vivado_prj/7/axi_test/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/7/axi_test/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_r_w:1.0 axi_r_w_0
endgroup
set_property location {4 1110 431} [get_bd_cells axi_r_w_0]
connect_bd_net [get_bd_ports m_axi_txn_done_0] [get_bd_pins axi_r_w_0/m_axi_txn_done]
connect_bd_net [get_bd_ports m_axi_error_0] [get_bd_pins axi_r_w_0/m_axi_error]
set_property location {3 1173 444} [get_bd_cells axi_r_w_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins axi_r_w_0/m_axi_init_axi_txn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_r_w_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_r_w_0/M_AXI]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_r_w_0/M_AXI> at <0x00000000 [ 1G ]>
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: RUSER_WIDTH (1) of S01_AXI must be integer number of bits per byte of RDATA (32).
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: WUSER_WIDTH (1) of S01_AXI must be integer number of bits per byte of WDATA (32).
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /s01_entry_pipeline/s01_mmu/S_AXI(0) and /S01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /s01_entry_pipeline/s01_mmu/S_AXI(0) and /S01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.059 ; gain = 44.312
startgroup
set_property -dict [list CONFIG.C_M_AXI_BURST_LEN {32} CONFIG.C_M_AXI_AWUSER_WIDTH {0} CONFIG.C_M_AXI_ARUSER_WIDTH {0} CONFIG.C_M_AXI_WUSER_WIDTH {0} CONFIG.C_M_AXI_RUSER_WIDTH {0} CONFIG.C_M_AXI_BUSER_WIDTH {0}] [get_bd_cells axi_r_w_0]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
startgroup
endgroup
validate_bd_design -force
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2117.766 ; gain = 11.141
generate_target all [get_files  F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Desktop\Vivado_prj\7\axi_test\axi_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_r_w_0 .
Exporting to file F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2117.766 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_r_w_0_0] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_axi_r_w_0_0_synth_1
[Fri Apr 26 17:41:51 2024] Launched design_1_axi_r_w_0_0_synth_1...
Run output will be captured here: F:/Desktop/Vivado_prj/7/axi_test/axi_test.runs/design_1_axi_r_w_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/7/axi_test/axi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/7/axi_test/axi_test.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/7/axi_test/axi_test.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/7/axi_test/axi_test.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/7/axi_test/axi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_r_w_0 .
Exporting to file F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/7/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Apr 26 17:44:08 2024] Launched synth_1...
Run output will be captured here: F:/Desktop/Vivado_prj/7/axi_test/axi_test.runs/synth_1/runme.log
[Fri Apr 26 17:44:08 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/Vivado_prj/7/axi_test/axi_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.766 ; gain = 0.000
file mkdir F:/Desktop/Vivado_prj/7/axi_test/axi_test.sdk
file copy -force F:/Desktop/Vivado_prj/7/axi_test/axi_test.runs/impl_1/design_1_wrapper.sysdef F:/Desktop/Vivado_prj/7/axi_test/axi_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/Desktop/Vivado_prj/7/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/7/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/Desktop/Vivado_prj/7/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/7/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 17:59:49 2024...
