<stg><name>setMem_Pipeline_VITIS_LOOP_41_2</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %cmp13_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp13

]]></Node>
<StgValue><ssdm name="cmp13_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln41 = store i6 0, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body12:0 %i = load i6 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body12:1 %icmp_ln41 = icmp_eq  i6 %i, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body12:2 %add_ln41 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12:3 %br_ln41 = br i1 %icmp_ln41, void %for.body12.split, void %for.inc38.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
for.body12.split:0 %zext_ln41 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:4 %data_a_addr = getelementptr i32 %data_a, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="data_a_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:5 %data_b_addr = getelementptr i32 %data_b, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="data_b_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="6">
<![CDATA[
for.body12.split:7 %data_a_load = load i6 %data_a_addr

]]></Node>
<StgValue><ssdm name="data_a_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
for.body12.split:8 %data_b_load = load i6 %data_b_addr

]]></Node>
<StgValue><ssdm name="data_b_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:13 %store_ln41 = store i6 %add_ln41, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="6">
<![CDATA[
for.body12.split:7 %data_a_load = load i6 %data_a_addr

]]></Node>
<StgValue><ssdm name="data_a_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
for.body12.split:8 %data_b_load = load i6 %data_b_addr

]]></Node>
<StgValue><ssdm name="data_b_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:9 %sub_ln50 = sub i32 %data_a_load, i32 %data_b_load

]]></Node>
<StgValue><ssdm name="sub_ln50"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp13_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:10 %add_ln46 = add i32 %data_b_load, i32 %data_a_load

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body12.split:11 %select_ln44 = select i1 %cmp13_read, i32 %add_ln46, i32 %sub_ln50

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.inc38.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body12.split:1 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body12.split:2 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body12.split:3 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:6 %data_result_addr = getelementptr i32 %data_result, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="data_result_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.body12.split:12 %store_ln46 = store i32 %select_ln44, i6 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.body12.split:14 %br_ln41 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="data_a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="data_b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="data_result" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="cmp13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cmp13"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i_1" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i1" to="cmp13_read" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="cmp13" to="cmp13_read" fromId="46" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="store_ln41" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="i_1" to="store_ln41" fromId="6" toId="8">
</dataflow>
<dataflow id="55" from="i_1" to="i" fromId="6" toId="10">
</dataflow>
<dataflow id="56" from="i" to="icmp_ln41" fromId="10" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_57" to="icmp_ln41" fromId="57" toId="11">
</dataflow>
<dataflow id="59" from="i" to="add_ln41" fromId="10" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_60" to="add_ln41" fromId="60" toId="12">
</dataflow>
<dataflow id="62" from="icmp_ln41" to="br_ln41" fromId="11" toId="13">
</dataflow>
<dataflow id="63" from="i" to="zext_ln41" fromId="10" toId="14">
</dataflow>
<dataflow id="64" from="data_a" to="data_a_addr" fromId="43" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_65" to="data_a_addr" fromId="65" toId="15">
</dataflow>
<dataflow id="67" from="zext_ln41" to="data_a_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="68" from="data_b" to="data_b_addr" fromId="44" toId="16">
</dataflow>
<dataflow id="69" from="StgValue_65" to="data_b_addr" fromId="65" toId="16">
</dataflow>
<dataflow id="70" from="zext_ln41" to="data_b_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="71" from="data_a_addr" to="data_a_load" fromId="15" toId="17">
</dataflow>
<dataflow id="72" from="data_b_addr" to="data_b_load" fromId="16" toId="18">
</dataflow>
<dataflow id="73" from="add_ln41" to="store_ln41" fromId="12" toId="19">
</dataflow>
<dataflow id="74" from="i_1" to="store_ln41" fromId="6" toId="19">
</dataflow>
<dataflow id="75" from="data_a_addr" to="data_a_load" fromId="15" toId="20">
</dataflow>
<dataflow id="76" from="data_b_addr" to="data_b_load" fromId="16" toId="21">
</dataflow>
<dataflow id="77" from="data_a_load" to="sub_ln50" fromId="20" toId="22">
</dataflow>
<dataflow id="78" from="data_b_load" to="sub_ln50" fromId="21" toId="22">
</dataflow>
<dataflow id="79" from="data_b_load" to="add_ln46" fromId="21" toId="23">
</dataflow>
<dataflow id="80" from="data_a_load" to="add_ln46" fromId="20" toId="23">
</dataflow>
<dataflow id="81" from="cmp13_read" to="select_ln44" fromId="7" toId="24">
</dataflow>
<dataflow id="82" from="add_ln46" to="select_ln44" fromId="23" toId="24">
</dataflow>
<dataflow id="83" from="sub_ln50" to="select_ln44" fromId="22" toId="24">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecPipeline" to="specpipeline_ln41" fromId="84" toId="25">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specpipeline_ln41" fromId="86" toId="25">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specpipeline_ln41" fromId="88" toId="25">
</dataflow>
<dataflow id="90" from="StgValue_88" to="specpipeline_ln41" fromId="88" toId="25">
</dataflow>
<dataflow id="91" from="StgValue_88" to="specpipeline_ln41" fromId="88" toId="25">
</dataflow>
<dataflow id="93" from="empty_0" to="specpipeline_ln41" fromId="92" toId="25">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln41" fromId="94" toId="26">
</dataflow>
<dataflow id="97" from="StgValue_96" to="speclooptripcount_ln41" fromId="96" toId="26">
</dataflow>
<dataflow id="98" from="StgValue_96" to="speclooptripcount_ln41" fromId="96" toId="26">
</dataflow>
<dataflow id="99" from="StgValue_96" to="speclooptripcount_ln41" fromId="96" toId="26">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopName" to="specloopname_ln41" fromId="100" toId="27">
</dataflow>
<dataflow id="103" from="empty_15" to="specloopname_ln41" fromId="102" toId="27">
</dataflow>
<dataflow id="104" from="data_result" to="data_result_addr" fromId="45" toId="28">
</dataflow>
<dataflow id="105" from="StgValue_65" to="data_result_addr" fromId="65" toId="28">
</dataflow>
<dataflow id="106" from="zext_ln41" to="data_result_addr" fromId="14" toId="28">
</dataflow>
<dataflow id="107" from="select_ln44" to="store_ln46" fromId="24" toId="29">
</dataflow>
<dataflow id="108" from="data_result_addr" to="store_ln46" fromId="28" toId="29">
</dataflow>
<dataflow id="109" from="icmp_ln41" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="110" from="cmp13_read" to="StgValue_3" fromId="7" toId="3">
</dataflow>
<dataflow id="111" from="icmp_ln41" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
