Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_bgn_inference_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj bgn_inference.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_21 -L floating_point_v7_0_26 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./bgn_inference_subsystem -s bgn_inference 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_bgn_inference_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_offset_ROM_1P_BRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_offset_ROM_1P_BRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_scale_ROM_1P_BRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_bn_scale_ROM_1P_BRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_weights_l1_ROM_1P_BRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_weights_l1_ROM_1P_BRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_CTRL_s_axi
INFO: [VRFC 10-311] analyzing module bgn_inference_CTRL_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_mac_muladd_11s_5ns_13s_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_mac_muladd_11s_5ns_13s_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module bgn_inference_mac_muladd_11s_5ns_13s_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module bgn_inference_mac_muladd_7ns_6s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.bgn_inference_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.bgn_inference_hidden_out_RAM_1P_...
Compiling module xil_defaultlib.bgn_inference_bgn_inference_Pipe...
Compiling module xil_defaultlib.bgn_inference_bgn_inference_Pipe...
Compiling module xil_defaultlib.bgn_inference_bgn_inference_Pipe...
Compiling module xil_defaultlib.bgn_inference_mac_muladd_10ns_5n...
Compiling module xil_defaultlib.bgn_inference_mac_muladd_10ns_5n...
Compiling module xil_defaultlib.bgn_inference_mac_muladd_11s_5ns...
Compiling module xil_defaultlib.bgn_inference_mac_muladd_11s_5ns...
Compiling module xil_defaultlib.bgn_inference_flow_control_loop_...
Compiling module xil_defaultlib.bgn_inference_bgn_inference_Pipe...
Compiling module xil_defaultlib.bgn_inference_bgn_inference_Pipe...
Compiling module xil_defaultlib.bgn_inference_bgn_inference_Pipe...
Compiling module xil_defaultlib.bgn_inference_mac_muladd_7ns_6s_...
Compiling module xil_defaultlib.bgn_inference_mac_muladd_7ns_6s_...
Compiling module xil_defaultlib.bgn_inference_bgn_inference_Pipe...
Compiling module xil_defaultlib.bgn_inference_CTRL_s_axi_ram(MEM...
Compiling module xil_defaultlib.bgn_inference_CTRL_s_axi
Compiling module xil_defaultlib.bgn_inference
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=8,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_bgn_inference_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot bgn_inference
