#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 18 23:28:38 2023
# Process ID: 2878511
# Current directory: /Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1
# Command line: vivado -log uram_2w_2r_we_x32.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uram_2w_2r_we_x32.tcl
# Log file: /Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/uram_2w_2r_we_x32.vds
# Journal file: /Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source uram_2w_2r_we_x32.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/Orion/GraphHBM/UTIL_IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/Orion/GraphHBM/UTIL_IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:bram_32k_2w_2r:1.0'. The one found in IP location '/Orion/GraphHBM/UTIL_IP/IP_BRAM_32K_2W2R' will take precedence over the same IP in location /Orion/GraphHBM/UTIL_IP/IP_BRAM_32K_2W2R/bram_32k_2w2r.srcs/sources_1/new
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:cycle_counter:1.0'. The one found in IP location '/Orion/GraphHBM/UTIL_IP/IP_CYCLE_CNT' will take precedence over the same IP in location /Orion/GraphHBM/UTIL_IP/IP_CYCLE_CNT/cycle_cnt.srcs/sources_1/new
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:cus_m_axi_s_256_uram:1.0'. The one found in IP location '/Orion/GraphHBM/UTIL_IP/IP_AXI_ENGINE_S/m_axi_256_ultra' will take precedence over the same IP in location /Orion/GraphHBM/UTIL_IP/IP_AXI_ENGINE_S/m_axi_256_ultra/cus_m_axi_s_256_ultra.srcs/sources_1
Command: synth_design -top uram_2w_2r_we_x32 -part xcu280-fsvh2892-2L-e -directive AlternateRoutability -no_lc -shreg_min_size 10
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2878572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3205.805 ; gain = 173.688 ; free physical = 11325 ; free virtual = 37018
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uram_2w_2r_we_x32' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.srcs/sources_1/new/thirtytwo_uram_we.v:4]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_wrapper' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/hdl/uram_wex32_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/synth/uram_wex32.v:13]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_0_0' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_0_0' (1#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_0_1' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_0_1' (2#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_2_1' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_2_1' (3#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_3_1' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_3_1' (4#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_3_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_4_0' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_4_0' (5#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_5_0' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_5_0' (6#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_6_0' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_6_0' (7#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_6_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_7_0' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_7_0' (8#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_0_5' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_0_5' (9#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_1_3' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_1_3' (10#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_2_2' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_2_2' (11#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_3_2' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_3_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_3_2' (12#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_3_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_0_2' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_0_2' (13#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_4_1' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_4_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_4_1' (14#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_4_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_5_1' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_5_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_5_1' (15#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_5_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_6_1' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_6_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_6_1' (16#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_6_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_7_1' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_7_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_7_1' (17#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_7_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_0_6' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_0_6' (18#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_1_4' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_1_4' (19#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_2_3' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_2_3' (20#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_2_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_3_3' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_3_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_3_3' (21#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_3_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_4_2' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_4_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_4_2' (22#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_4_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_5_2' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_5_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_5_2' (23#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_5_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_1_0' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_1_0' (24#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_6_2' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_6_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_6_2' (25#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_6_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_7_2' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_7_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_7_2' (26#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_7_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_0_3' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_0_3' (27#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_1_1' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_1_1' (28#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_2_0' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_2_0' (29#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_3_0' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_3_0' (30#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_0_4' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_0_4' (31#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram_wex32_uram_2w_2r_we_1_2' [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_uram_2w_2r_we_1_2' (32#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/.Xil/Vivado-2878511-noah/realtime/uram_wex32_uram_2w_2r_we_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32' (33#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/synth/uram_wex32.v:13]
INFO: [Synth 8-6155] done synthesizing module 'uram_wex32_wrapper' (34#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/hdl/uram_wex32_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'uram_2w_2r_we_x32' (35#1) [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.srcs/sources_1/new/thirtytwo_uram_we.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3255.711 ; gain = 223.594 ; free physical = 11352 ; free virtual = 37046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3275.555 ; gain = 243.438 ; free physical = 12040 ; free virtual = 37734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3275.555 ; gain = 243.438 ; free physical = 12040 ; free virtual = 37734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3275.555 ; gain = 0.000 ; free physical = 12091 ; free virtual = 37785
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_0/uram_wex32_uram_2w_2r_we_0_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_0'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_0/uram_wex32_uram_2w_2r_we_0_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_0'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_1/uram_wex32_uram_2w_2r_we_0_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_1'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_1/uram_wex32_uram_2w_2r_we_0_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_1'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_2/uram_wex32_uram_2w_2r_we_0_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_2'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_2/uram_wex32_uram_2w_2r_we_0_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_2'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_0/uram_wex32_uram_2w_2r_we_1_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_3'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_0/uram_wex32_uram_2w_2r_we_1_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_3'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_3/uram_wex32_uram_2w_2r_we_0_3/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_4'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_3/uram_wex32_uram_2w_2r_we_0_3/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_4'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_1/uram_wex32_uram_2w_2r_we_1_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_5'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_1/uram_wex32_uram_2w_2r_we_1_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_5'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_2_0/uram_wex32_uram_2w_2r_we_2_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_6'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_2_0/uram_wex32_uram_2w_2r_we_2_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_6'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_3_0/uram_wex32_uram_2w_2r_we_3_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_7'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_3_0/uram_wex32_uram_2w_2r_we_3_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_7'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_4/uram_wex32_uram_2w_2r_we_0_4/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_8'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_4/uram_wex32_uram_2w_2r_we_0_4/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_8'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_2/uram_wex32_uram_2w_2r_we_1_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_9'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_2/uram_wex32_uram_2w_2r_we_1_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_9'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_2_1/uram_wex32_uram_2w_2r_we_2_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_10'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_2_1/uram_wex32_uram_2w_2r_we_2_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_10'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_3_1/uram_wex32_uram_2w_2r_we_3_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_11'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_3_1/uram_wex32_uram_2w_2r_we_3_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_11'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_4_0/uram_wex32_uram_2w_2r_we_4_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_12'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_4_0/uram_wex32_uram_2w_2r_we_4_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_12'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_5_0/uram_wex32_uram_2w_2r_we_5_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_13'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_5_0/uram_wex32_uram_2w_2r_we_5_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_13'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_6_0/uram_wex32_uram_2w_2r_we_6_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_14'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_6_0/uram_wex32_uram_2w_2r_we_6_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_14'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_7_0/uram_wex32_uram_2w_2r_we_7_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_15'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_7_0/uram_wex32_uram_2w_2r_we_7_0/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_15'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_5/uram_wex32_uram_2w_2r_we_0_5/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_16'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_5/uram_wex32_uram_2w_2r_we_0_5/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_16'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_3/uram_wex32_uram_2w_2r_we_1_3/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_17'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_3/uram_wex32_uram_2w_2r_we_1_3/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_17'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_2_2/uram_wex32_uram_2w_2r_we_2_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_18'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_2_2/uram_wex32_uram_2w_2r_we_2_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_18'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_3_2/uram_wex32_uram_2w_2r_we_3_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_19'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_3_2/uram_wex32_uram_2w_2r_we_3_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_19'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_4_1/uram_wex32_uram_2w_2r_we_4_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_20'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_4_1/uram_wex32_uram_2w_2r_we_4_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_20'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_5_1/uram_wex32_uram_2w_2r_we_5_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_21'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_5_1/uram_wex32_uram_2w_2r_we_5_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_21'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_6_1/uram_wex32_uram_2w_2r_we_6_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_22'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_6_1/uram_wex32_uram_2w_2r_we_6_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_22'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_7_1/uram_wex32_uram_2w_2r_we_7_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_23'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_7_1/uram_wex32_uram_2w_2r_we_7_1/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_23'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_6/uram_wex32_uram_2w_2r_we_0_6/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_24'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_0_6/uram_wex32_uram_2w_2r_we_0_6/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_24'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_4/uram_wex32_uram_2w_2r_we_1_4/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_25'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_1_4/uram_wex32_uram_2w_2r_we_1_4/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_25'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_2_3/uram_wex32_uram_2w_2r_we_2_3/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_26'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_2_3/uram_wex32_uram_2w_2r_we_2_3/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_26'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_3_3/uram_wex32_uram_2w_2r_we_3_3/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_27'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_3_3/uram_wex32_uram_2w_2r_we_3_3/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_27'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_4_2/uram_wex32_uram_2w_2r_we_4_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_28'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_4_2/uram_wex32_uram_2w_2r_we_4_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_28'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_5_2/uram_wex32_uram_2w_2r_we_5_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_29'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_5_2/uram_wex32_uram_2w_2r_we_5_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_29'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_6_2/uram_wex32_uram_2w_2r_we_6_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_30'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_6_2/uram_wex32_uram_2w_2r_we_6_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_30'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_7_2/uram_wex32_uram_2w_2r_we_7_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_31'
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.gen/sources_1/bd/uram_wex32/ip/uram_wex32_uram_2w_2r_we_7_2/uram_wex32_uram_2w_2r_we_7_2/uram_wex32_uram_2w_2r_we_6_2_in_context.xdc] for cell 'inst_32uram_we/uram_wex32_i/uram_2w_2r_we_31'
Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3379.242 ; gain = 0.000 ; free physical = 12716 ; free virtual = 38410
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3379.242 ; gain = 0.000 ; free physical = 12716 ; free virtual = 38410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3379.242 ; gain = 347.125 ; free physical = 12842 ; free virtual = 38536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3379.242 ; gain = 347.125 ; free physical = 12842 ; free virtual = 38536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_26. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_27. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_28. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_29. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_30. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_32uram_we/uram_wex32_i/uram_2w_2r_we_31. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3379.242 ; gain = 347.125 ; free physical = 12838 ; free virtual = 38532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3379.242 ; gain = 347.125 ; free physical = 12832 ; free virtual = 38527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3379.242 ; gain = 347.125 ; free physical = 12848 ; free virtual = 38547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 3744.062 ; gain = 711.945 ; free physical = 12310 ; free virtual = 38009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 3747.062 ; gain = 714.945 ; free physical = 12307 ; free virtual = 38006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3774.102 ; gain = 741.984 ; free physical = 12303 ; free virtual = 38003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3774.102 ; gain = 741.984 ; free physical = 12302 ; free virtual = 38002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3774.102 ; gain = 741.984 ; free physical = 12302 ; free virtual = 38002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3774.102 ; gain = 741.984 ; free physical = 12300 ; free virtual = 38000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3774.102 ; gain = 741.984 ; free physical = 12300 ; free virtual = 38000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3774.102 ; gain = 741.984 ; free physical = 12300 ; free virtual = 38000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3774.102 ; gain = 741.984 ; free physical = 12300 ; free virtual = 38000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |uram_wex32_uram_2w_2r_we_0_0 |         1|
|2     |uram_wex32_uram_2w_2r_we_0_1 |         1|
|3     |uram_wex32_uram_2w_2r_we_2_1 |         1|
|4     |uram_wex32_uram_2w_2r_we_3_1 |         1|
|5     |uram_wex32_uram_2w_2r_we_4_0 |         1|
|6     |uram_wex32_uram_2w_2r_we_5_0 |         1|
|7     |uram_wex32_uram_2w_2r_we_6_0 |         1|
|8     |uram_wex32_uram_2w_2r_we_7_0 |         1|
|9     |uram_wex32_uram_2w_2r_we_0_5 |         1|
|10    |uram_wex32_uram_2w_2r_we_1_3 |         1|
|11    |uram_wex32_uram_2w_2r_we_2_2 |         1|
|12    |uram_wex32_uram_2w_2r_we_3_2 |         1|
|13    |uram_wex32_uram_2w_2r_we_0_2 |         1|
|14    |uram_wex32_uram_2w_2r_we_4_1 |         1|
|15    |uram_wex32_uram_2w_2r_we_5_1 |         1|
|16    |uram_wex32_uram_2w_2r_we_6_1 |         1|
|17    |uram_wex32_uram_2w_2r_we_7_1 |         1|
|18    |uram_wex32_uram_2w_2r_we_0_6 |         1|
|19    |uram_wex32_uram_2w_2r_we_1_4 |         1|
|20    |uram_wex32_uram_2w_2r_we_2_3 |         1|
|21    |uram_wex32_uram_2w_2r_we_3_3 |         1|
|22    |uram_wex32_uram_2w_2r_we_4_2 |         1|
|23    |uram_wex32_uram_2w_2r_we_5_2 |         1|
|24    |uram_wex32_uram_2w_2r_we_1_0 |         1|
|25    |uram_wex32_uram_2w_2r_we_6_2 |         1|
|26    |uram_wex32_uram_2w_2r_we_7_2 |         1|
|27    |uram_wex32_uram_2w_2r_we_0_3 |         1|
|28    |uram_wex32_uram_2w_2r_we_1_1 |         1|
|29    |uram_wex32_uram_2w_2r_we_2_0 |         1|
|30    |uram_wex32_uram_2w_2r_we_3_0 |         1|
|31    |uram_wex32_uram_2w_2r_we_0_4 |         1|
|32    |uram_wex32_uram_2w_2r_we_1_2 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |uram_wex32_uram_2w_2r_we_0 |     7|
|8     |uram_wex32_uram_2w_2r_we_1 |     5|
|13    |uram_wex32_uram_2w_2r_we_2 |     4|
|17    |uram_wex32_uram_2w_2r_we_3 |     4|
|21    |uram_wex32_uram_2w_2r_we_4 |     3|
|24    |uram_wex32_uram_2w_2r_we_5 |     3|
|27    |uram_wex32_uram_2w_2r_we_6 |     3|
|30    |uram_wex32_uram_2w_2r_we_7 |     3|
|33    |IBUF                       |  5442|
|34    |OBUF                       |  4096|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3774.102 ; gain = 741.984 ; free physical = 12300 ; free virtual = 38000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3774.102 ; gain = 638.297 ; free physical = 12336 ; free virtual = 38036
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3774.109 ; gain = 741.984 ; free physical = 12336 ; free virtual = 38036
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3782.039 ; gain = 0.000 ; free physical = 12419 ; free virtual = 38119
INFO: [Netlist 29-17] Analyzing 5442 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'uram_2w_2r_we_x32' is not ideal for floorplanning, since the cellview 'uram_2w_2r_we_x32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3883.430 ; gain = 0.000 ; free physical = 12286 ; free virtual = 37986
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5442 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5442 instances

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3883.430 ; gain = 1506.672 ; free physical = 12423 ; free virtual = 38122
INFO: [Common 17-1381] The checkpoint '/Orion/GraphHBM/UTIL_IP/IP_32URAM_2W2R_WE/32_uram_we_wrapper.runs/synth_1/uram_2w_2r_we_x32.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uram_2w_2r_we_x32_utilization_synth.rpt -pb uram_2w_2r_we_x32_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 23:29:18 2023...
