
*** Running vivado
    with args -log ulp_ulp_cmp_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_ulp_cmp_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp_ulp_cmp_0.tcl -notrace
INFO: Dispatch client connection id - 35315
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top ulp_ulp_cmp_0 -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 133044
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3838.066 ; gain = 333.699 ; free physical = 10366 ; free virtual = 172536
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_cmp_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_097b' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_097b_axi_ic_ctrl_mgmt_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:305]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_3NLSQF' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:505]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_3NLSQF' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:505]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b_axi_ic_ctrl_mgmt_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:305]
INFO: [Synth 8-6157] synthesizing module 'bd_097b_build_info_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-132079-brg-zhang-xcel.ece.cornell.edu/realtime/bd_097b_build_info_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b_build_info_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-132079-brg-zhang-xcel.ece.cornell.edu/realtime/bd_097b_build_info_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_097b_user_debug_bridge_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-132079-brg-zhang-xcel.ece.cornell.edu/realtime/bd_097b_user_debug_bridge_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b_user_debug_bridge_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-132079-brg-zhang-xcel.ece.cornell.edu/realtime/bd_097b_user_debug_bridge_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_097b_user_debug_hub_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-132079-brg-zhang-xcel.ece.cornell.edu/realtime/bd_097b_user_debug_hub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b_user_debug_hub_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-132079-brg-zhang-xcel.ece.cornell.edu/realtime/bd_097b_user_debug_hub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_cmp_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0.v:53]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_3NLSQF is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_3NLSQF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_3NLSQF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_3NLSQF is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3903.012 ; gain = 398.645 ; free physical = 11178 ; free virtual = 173380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3920.820 ; gain = 416.453 ; free physical = 11148 ; free virtual = 173349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3920.820 ; gain = 416.453 ; free physical = 11148 ; free virtual = 173350
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.820 ; gain = 0.000 ; free physical = 11136 ; free virtual = 173337
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0/bd_097b_build_info_0_in_context.xdc] for cell 'inst/build_info'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0/bd_097b_build_info_0_in_context.xdc] for cell 'inst/build_info'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0/bd_097b_user_debug_bridge_0_in_context.xdc] for cell 'inst/user_debug_bridge'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0/bd_097b_user_debug_bridge_0_in_context.xdc] for cell 'inst/user_debug_bridge'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0/bd_097b_user_debug_hub_0_in_context.xdc] for cell 'inst/user_debug_hub'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0/bd_097b_user_debug_hub_0_in_context.xdc] for cell 'inst/user_debug_hub'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3952.512 ; gain = 0.000 ; free physical = 11549 ; free virtual = 173765
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0_ooc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ulp_cmp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ulp_cmp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/dont_touch.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ulp_cmp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ulp_cmp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3952.512 ; gain = 0.000 ; free physical = 11559 ; free virtual = 173774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3952.512 ; gain = 0.000 ; free physical = 11547 ; free virtual = 173763
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3952.512 ; gain = 448.145 ; free physical = 8927 ; free virtual = 171112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3952.512 ; gain = 448.145 ; free physical = 8929 ; free virtual = 171114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/build_info. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_ic_ctrl_mgmt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/user_debug_bridge. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/user_debug_hub. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3952.512 ; gain = 448.145 ; free physical = 8925 ; free virtual = 171110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3952.512 ; gain = 448.145 ; free physical = 8908 ; free virtual = 171094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3952.512 ; gain = 448.145 ; free physical = 10346 ; free virtual = 172536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4301.051 ; gain = 796.684 ; free physical = 12278 ; free virtual = 174472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4301.051 ; gain = 796.684 ; free physical = 12276 ; free virtual = 174470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4320.074 ; gain = 815.707 ; free physical = 12263 ; free virtual = 174457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.016 ; gain = 821.648 ; free physical = 11244 ; free virtual = 173468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.016 ; gain = 821.648 ; free physical = 11242 ; free virtual = 173466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.016 ; gain = 821.648 ; free physical = 11238 ; free virtual = 173462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.016 ; gain = 821.648 ; free physical = 11238 ; free virtual = 173462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.016 ; gain = 821.648 ; free physical = 11236 ; free virtual = 173460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.016 ; gain = 821.648 ; free physical = 11235 ; free virtual = 173459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |bd_097b_build_info_0        |         1|
|2     |bd_097b_user_debug_bridge_0 |         1|
|3     |bd_097b_user_debug_hub_0    |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |bd_097b_build_info        |     1|
|2     |bd_097b_user_debug_bridge |     1|
|3     |bd_097b_user_debug_hub    |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.016 ; gain = 821.648 ; free physical = 11235 ; free virtual = 173459
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4326.016 ; gain = 789.957 ; free physical = 11248 ; free virtual = 173472
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4326.020 ; gain = 821.648 ; free physical = 11246 ; free virtual = 173470
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4326.020 ; gain = 0.000 ; free physical = 11219 ; free virtual = 173443
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4400.336 ; gain = 0.000 ; free physical = 9864 ; free virtual = 172089
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ac79f92d
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 4414.273 ; gain = 1359.422 ; free physical = 9890 ; free virtual = 172114
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_ulp_cmp_0, cache-ID = fe105fd6a773778c
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_ulp_cmp_0_utilization_synth.rpt -pb ulp_ulp_cmp_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 17:08:51 2023...
