
*** Running vivado
    with args -log Pipeline.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Pipeline.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Pipeline.tcl -notrace
Command: link_design -top Pipeline -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1479.641 ; gain = 315.824 ; free physical = 55872 ; free virtual = 68496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.672 ; gain = 75.031 ; free physical = 55864 ; free virtual = 68488

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ad3c500c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2019.172 ; gain = 464.500 ; free physical = 55511 ; free virtual = 68135

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ad3c500c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68134
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12927dbe8

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68134
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e98a0289

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68134
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e98a0289

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68134
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 108117898

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68134
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 108117898

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68134
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68134
Ending Logic Optimization Task | Checksum: 108117898

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68134

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 108117898

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68135

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 108117898

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 55510 ; free virtual = 68135
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2019.172 ; gain = 539.531 ; free physical = 55510 ; free virtual = 68135
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.runs/impl_1/Pipeline_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Pipeline_drc_opted.rpt -pb Pipeline_drc_opted.pb -rpx Pipeline_drc_opted.rpx
Command: report_drc -file Pipeline_drc_opted.rpt -pb Pipeline_drc_opted.pb -rpx Pipeline_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.runs/impl_1/Pipeline_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2083.203 ; gain = 0.000 ; free physical = 55442 ; free virtual = 68068
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19f97084

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2083.203 ; gain = 0.000 ; free physical = 55442 ; free virtual = 68068
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2083.203 ; gain = 0.000 ; free physical = 55440 ; free virtual = 68067

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17a0868ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2083.203 ; gain = 0.000 ; free physical = 55434 ; free virtual = 68064

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 220566250

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2097.863 ; gain = 14.660 ; free physical = 55423 ; free virtual = 68054

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 220566250

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2097.863 ; gain = 14.660 ; free physical = 55423 ; free virtual = 68054
Phase 1 Placer Initialization | Checksum: 220566250

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2097.863 ; gain = 14.660 ; free physical = 55423 ; free virtual = 68054

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2366e2b04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2185.906 ; gain = 102.703 ; free physical = 55399 ; free virtual = 68029

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.910 ; gain = 0.000 ; free physical = 55396 ; free virtual = 68029

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 26f6bcc53

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55396 ; free virtual = 68029
Phase 2 Global Placement | Checksum: 190c13272

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55396 ; free virtual = 68029

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190c13272

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55396 ; free virtual = 68029

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19f85e99a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55395 ; free virtual = 68029

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c2ec8608

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55395 ; free virtual = 68029

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c2ec8608

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55395 ; free virtual = 68029

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 101ecede1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55396 ; free virtual = 68029

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13bb91207

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55396 ; free virtual = 68029

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13bb91207

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55396 ; free virtual = 68029
Phase 3 Detail Placement | Checksum: 13bb91207

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55396 ; free virtual = 68029

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 134281802

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net RST_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 134281802

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55395 ; free virtual = 68028
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.443. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16a421f03

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55395 ; free virtual = 68028
Phase 4.1 Post Commit Optimization | Checksum: 16a421f03

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55395 ; free virtual = 68028

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16a421f03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55395 ; free virtual = 68028

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16a421f03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55395 ; free virtual = 68028

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 172ed6f9a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55395 ; free virtual = 68028
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 172ed6f9a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55394 ; free virtual = 68027
Ending Placer Task | Checksum: d6b612c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55402 ; free virtual = 68035
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2193.910 ; gain = 110.707 ; free physical = 55402 ; free virtual = 68035
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2193.910 ; gain = 0.000 ; free physical = 55399 ; free virtual = 68038
INFO: [Common 17-1381] The checkpoint '/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.runs/impl_1/Pipeline_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Pipeline_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2193.910 ; gain = 0.000 ; free physical = 55393 ; free virtual = 68028
INFO: [runtcl-4] Executing : report_utilization -file Pipeline_utilization_placed.rpt -pb Pipeline_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2193.910 ; gain = 0.000 ; free physical = 55397 ; free virtual = 68031
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Pipeline_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2193.910 ; gain = 0.000 ; free physical = 55394 ; free virtual = 68029
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 795f14cd ConstDB: 0 ShapeSum: 5d56fdfc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 152d7c701

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2195.723 ; gain = 1.812 ; free physical = 55301 ; free virtual = 67937
Post Restoration Checksum: NetGraph: 69517b2e NumContArr: e9864bd3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 152d7c701

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2195.723 ; gain = 1.812 ; free physical = 55302 ; free virtual = 67938

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 152d7c701

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2201.711 ; gain = 7.801 ; free physical = 55273 ; free virtual = 67909

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 152d7c701

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2201.711 ; gain = 7.801 ; free physical = 55273 ; free virtual = 67909
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 173531554

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55261 ; free virtual = 67897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.654  | TNS=0.000  | WHS=-0.088 | THS=-1.458 |

Phase 2 Router Initialization | Checksum: 15504d4bb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55261 ; free virtual = 67897

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 256b20798

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55253 ; free virtual = 67889

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 402
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.950  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 190013d39

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55254 ; free virtual = 67890
Phase 4 Rip-up And Reroute | Checksum: 190013d39

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55254 ; free virtual = 67890

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 190013d39

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55254 ; free virtual = 67890

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 190013d39

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55254 ; free virtual = 67890
Phase 5 Delay and Skew Optimization | Checksum: 190013d39

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55254 ; free virtual = 67890

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b84d677c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55253 ; free virtual = 67890
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.029  | TNS=0.000  | WHS=0.188  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b84d677c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55253 ; free virtual = 67890
Phase 6 Post Hold Fix | Checksum: 1b84d677c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55253 ; free virtual = 67890

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.06163 %
  Global Horizontal Routing Utilization  = 1.32431 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d110c778

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55253 ; free virtual = 67890

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d110c778

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55253 ; free virtual = 67890

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e5e28b6b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55253 ; free virtual = 67890

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.029  | TNS=0.000  | WHS=0.188  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e5e28b6b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55253 ; free virtual = 67890
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55282 ; free virtual = 67918

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 19.801 ; free physical = 55282 ; free virtual = 67918
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2230.711 ; gain = 0.000 ; free physical = 55276 ; free virtual = 67918
INFO: [Common 17-1381] The checkpoint '/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.runs/impl_1/Pipeline_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Pipeline_drc_routed.rpt -pb Pipeline_drc_routed.pb -rpx Pipeline_drc_routed.rpx
Command: report_drc -file Pipeline_drc_routed.rpt -pb Pipeline_drc_routed.pb -rpx Pipeline_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.runs/impl_1/Pipeline_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Pipeline_methodology_drc_routed.rpt -pb Pipeline_methodology_drc_routed.pb -rpx Pipeline_methodology_drc_routed.rpx
Command: report_methodology -file Pipeline_methodology_drc_routed.rpt -pb Pipeline_methodology_drc_routed.pb -rpx Pipeline_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.runs/impl_1/Pipeline_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Pipeline_power_routed.rpt -pb Pipeline_power_summary_routed.pb -rpx Pipeline_power_routed.rpx
Command: report_power -file Pipeline_power_routed.rpt -pb Pipeline_power_summary_routed.pb -rpx Pipeline_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Pipeline_route_status.rpt -pb Pipeline_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Pipeline_timing_summary_routed.rpt -pb Pipeline_timing_summary_routed.pb -rpx Pipeline_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Pipeline_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Pipeline_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Pipeline_bus_skew_routed.rpt -pb Pipeline_bus_skew_routed.pb -rpx Pipeline_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 31 15:53:15 2023...
