Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  1 23:20:48 2024
| Host         : ClerckMaxwell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           25 |
| No           | No                    | Yes                    |            2818 |          726 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | V3_FSM/FSM_sequential_state[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | V3_FSM/stato[3]_i_1_n_0                | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | V3_FSM/count_o                         | rst_IBUF         |                3 |              6 |
|  clk_IBUF_BUFG | V3_FSM/count_v                         | rst_IBUF         |                2 |              6 |
|  clk_IBUF_BUFG |                                        |                  |               25 |            168 |
|  clk_IBUF_BUFG |                                        | rst_IBUF         |              726 |           2818 |
+----------------+----------------------------------------+------------------+------------------+----------------+


