WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500077 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000077 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250078 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250078 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9001076 heartbeat IPC: 2.499 cumulative IPC: 1.818 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_4.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 15665583 heartbeat IPC: 1.5 cumulative IPC: 1.593 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 22073642 heartbeat IPC: 1.561 cumulative IPC: 1.58 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 27660582 heartbeat IPC: 1.79 cumulative IPC: 1.635 (Simulation time: 00 hr 02 min 44 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_4.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 34278454 heartbeat IPC: 1.511 cumulative IPC: 1.606 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 40710984 heartbeat IPC: 1.555 cumulative IPC: 1.596 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 46323462 heartbeat IPC: 1.782 cumulative IPC: 1.622 (Simulation time: 00 hr 04 min 23 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_4.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 52913867 heartbeat IPC: 1.517 cumulative IPC: 1.607 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 59365811 heartbeat IPC: 1.55 cumulative IPC: 1.6 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 64987100 heartbeat IPC: 1.779 cumulative IPC: 1.617 (Simulation time: 00 hr 06 min 02 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_4.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 61950869 cumulative IPC: 1.614 (Simulation time: 00 hr 06 min 19 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 61950869 cumulative IPC: 1.614 (Simulation time: 00 hr 06 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_4.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.614 instructions: 100000001 cycles: 61950869
CPU 0 Branch Prediction Accuracy: 82.51% MPKI: 24.02 Average ROB Occupancy at Mispredict: 13.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 14.3
BRANCH_CONDITIONAL: 7.09
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 2.66
BRANCH_RETURN: 0.00052

L1D TOTAL        ACCESS:   31998787 HIT:   31035909 MISS:     962878
L1D LOAD         ACCESS:   21551660 HIT:   20749955 MISS:     801705
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10447127 HIT:   10285954 MISS:     161173
L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 5.068 cycles
L1I TOTAL        ACCESS:    2212240 HIT:    1988241 MISS:     223999
L1I LOAD         ACCESS:    2212240 HIT:    1988241 MISS:     223999
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 5.82 cycles
L2C TOTAL        ACCESS:     805503 HIT:     805233 MISS:        270
L2C LOAD         ACCESS:     634643 HIT:     634386 MISS:        257
L2C RFO          ACCESS:      72543 HIT:      72533 MISS:         10
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      98317 HIT:      98314 MISS:          3
L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 30.35 cycles
LLC TOTAL        ACCESS:        279 HIT:        260 MISS:         19
LLC LOAD         ACCESS:        257 HIT:        240 MISS:         17
LLC RFO          ACCESS:         10 HIT:          8 MISS:          2
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:         12 HIT:         12 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 149.3 cycles
cpu0_DTLB TOTAL        ACCESS:   25033581 HIT:   24720649 MISS:     312932
cpu0_DTLB LOAD         ACCESS:   25033581 HIT:   24720649 MISS:     312932
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.475 cycles
cpu0_ITLB TOTAL        ACCESS:    1886349 HIT:    1842135 MISS:      44214
cpu0_ITLB LOAD         ACCESS:    1886349 HIT:    1842135 MISS:      44214
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.801 cycles
cpu0_STLB TOTAL        ACCESS:     190735 HIT:     190735 MISS:          0
cpu0_STLB LOAD         ACCESS:     190735 HIT:     190735 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          3
  ROW_BUFFER_MISS:         16
 AVG DBUS CONGESTED CYCLE: 4
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
