

================================================================
== Vivado HLS Report for 'mmult'
================================================================
* Date:           Mon Oct 24 19:06:35 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        mmult
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.95|      5.03|        0.74|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3371|  3371|  3372|  3372|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         2|          1|          1|  1024|    yes   |
        |- Loop 2  |  1024|  1024|         2|          1|          1|  1024|    yes   |
        |- Loop 3  |  1319|  1319|       297|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 297


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 303
* Pipeline: 3
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 4 5 }
  Pipeline-2: II = 1, D = 297, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	6  / (exitcond_flatten8)
	5  / (!exitcond_flatten8)
5 --> 
	4  / true
6 --> 
	303  / (exitcond_flatten1)
	7  / (!exitcond_flatten1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	6  / true
303 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_304 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_A), !map !0

ST_1: stg_305 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_B), !map !6

ST_1: stg_306 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_C), !map !10

ST_1: stg_307 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @str) nounwind

ST_1: a_buf_0 [1/1] 0.00ns
:4  %a_buf_0 = alloca [64 x float], align 4

ST_1: a_buf_1 [1/1] 0.00ns
:5  %a_buf_1 = alloca [64 x float], align 4

ST_1: a_buf_2 [1/1] 0.00ns
:6  %a_buf_2 = alloca [64 x float], align 4

ST_1: a_buf_3 [1/1] 0.00ns
:7  %a_buf_3 = alloca [64 x float], align 4

ST_1: a_buf_4 [1/1] 0.00ns
:8  %a_buf_4 = alloca [64 x float], align 4

ST_1: a_buf_5 [1/1] 0.00ns
:9  %a_buf_5 = alloca [64 x float], align 4

ST_1: a_buf_6 [1/1] 0.00ns
:10  %a_buf_6 = alloca [64 x float], align 4

ST_1: a_buf_7 [1/1] 0.00ns
:11  %a_buf_7 = alloca [64 x float], align 4

ST_1: a_buf_8 [1/1] 0.00ns
:12  %a_buf_8 = alloca [64 x float], align 4

ST_1: a_buf_9 [1/1] 0.00ns
:13  %a_buf_9 = alloca [64 x float], align 4

ST_1: a_buf_10 [1/1] 0.00ns
:14  %a_buf_10 = alloca [64 x float], align 4

ST_1: a_buf_11 [1/1] 0.00ns
:15  %a_buf_11 = alloca [64 x float], align 4

ST_1: a_buf_12 [1/1] 0.00ns
:16  %a_buf_12 = alloca [64 x float], align 4

ST_1: a_buf_13 [1/1] 0.00ns
:17  %a_buf_13 = alloca [64 x float], align 4

ST_1: a_buf_14 [1/1] 0.00ns
:18  %a_buf_14 = alloca [64 x float], align 4

ST_1: a_buf_15 [1/1] 0.00ns
:19  %a_buf_15 = alloca [64 x float], align 4

ST_1: b_buf_0 [1/1] 0.00ns
:20  %b_buf_0 = alloca [64 x float], align 4

ST_1: b_buf_1 [1/1] 0.00ns
:21  %b_buf_1 = alloca [64 x float], align 4

ST_1: b_buf_2 [1/1] 0.00ns
:22  %b_buf_2 = alloca [64 x float], align 4

ST_1: b_buf_3 [1/1] 0.00ns
:23  %b_buf_3 = alloca [64 x float], align 4

ST_1: b_buf_4 [1/1] 0.00ns
:24  %b_buf_4 = alloca [64 x float], align 4

ST_1: b_buf_5 [1/1] 0.00ns
:25  %b_buf_5 = alloca [64 x float], align 4

ST_1: b_buf_6 [1/1] 0.00ns
:26  %b_buf_6 = alloca [64 x float], align 4

ST_1: b_buf_7 [1/1] 0.00ns
:27  %b_buf_7 = alloca [64 x float], align 4

ST_1: b_buf_8 [1/1] 0.00ns
:28  %b_buf_8 = alloca [64 x float], align 4

ST_1: b_buf_9 [1/1] 0.00ns
:29  %b_buf_9 = alloca [64 x float], align 4

ST_1: b_buf_10 [1/1] 0.00ns
:30  %b_buf_10 = alloca [64 x float], align 4

ST_1: b_buf_11 [1/1] 0.00ns
:31  %b_buf_11 = alloca [64 x float], align 4

ST_1: b_buf_12 [1/1] 0.00ns
:32  %b_buf_12 = alloca [64 x float], align 4

ST_1: b_buf_13 [1/1] 0.00ns
:33  %b_buf_13 = alloca [64 x float], align 4

ST_1: b_buf_14 [1/1] 0.00ns
:34  %b_buf_14 = alloca [64 x float], align 4

ST_1: b_buf_15 [1/1] 0.00ns
:35  %b_buf_15 = alloca [64 x float], align 4

ST_1: stg_340 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

ST_1: stg_341 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecInterface(float* %in_A, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_342 [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecInterface(float* %in_B, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_343 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecInterface(float* %out_C, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_344 [1/1] 1.57ns
:40  br label %.preheader5


 <State 2>: 5.03ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader5:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

ST_2: i [1/1] 0.00ns
.preheader5:1  %i = phi i6 [ 0, %0 ], [ %i_mid2, %1 ]

ST_2: j [1/1] 0.00ns
.preheader5:2  %j = phi i6 [ 0, %0 ], [ %j_2, %1 ]

ST_2: exitcond_flatten [1/1] 2.11ns
.preheader5:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, -1024

ST_2: indvar_flatten_next [1/1] 1.84ns
.preheader5:4  %indvar_flatten_next = add i11 %indvar_flatten, 1

ST_2: stg_350 [1/1] 1.57ns
.preheader5:5  br i1 %exitcond_flatten, label %.preheader, label %.preheader5.preheader

ST_2: exitcond [1/1] 1.94ns
.preheader5.preheader:1  %exitcond = icmp eq i6 %j, -32

ST_2: j_mid2 [1/1] 1.37ns
.preheader5.preheader:2  %j_mid2 = select i1 %exitcond, i6 0, i6 %j

ST_2: i_s [1/1] 1.72ns
.preheader5.preheader:3  %i_s = add i6 %i, 1

ST_2: i_mid2 [1/1] 1.37ns
.preheader5.preheader:4  %i_mid2 = select i1 %exitcond, i6 %i_s, i6 %i

ST_2: tmp_3 [1/1] 0.00ns
.preheader5.preheader:5  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

ST_2: arrayNo_cast [1/1] 0.00ns
.preheader5.preheader:8  %arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_mid2, i32 1, i32 5)

ST_2: tmp_4 [1/1] 0.00ns
.preheader5.preheader:9  %tmp_4 = trunc i6 %j_mid2 to i1

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind

ST_2: j_2 [1/1] 1.72ns
:1  %j_2 = add i6 %j_mid2, 1

ST_2: stg_360 [1/1] 0.00ns
:2  br label %.preheader5


 <State 3>: 4.25ns
ST_3: empty_6 [1/1] 0.00ns
.preheader5.preheader:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_3: stg_362 [1/1] 0.00ns
.preheader5.preheader:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: in_A_read [1/1] 1.86ns
.preheader5.preheader:7  %in_A_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_A)

ST_3: tmp [1/1] 0.00ns
.preheader5.preheader:10  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_mid2, i1 %tmp_4)

ST_3: tmp_1 [1/1] 0.00ns
.preheader5.preheader:11  %tmp_1 = zext i7 %tmp to i64

ST_3: a_buf_0_addr [1/1] 0.00ns
.preheader5.preheader:12  %a_buf_0_addr = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_1

ST_3: a_buf_1_addr [1/1] 0.00ns
.preheader5.preheader:13  %a_buf_1_addr = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_1

ST_3: a_buf_2_addr [1/1] 0.00ns
.preheader5.preheader:14  %a_buf_2_addr = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_1

ST_3: a_buf_3_addr [1/1] 0.00ns
.preheader5.preheader:15  %a_buf_3_addr = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_1

ST_3: a_buf_4_addr [1/1] 0.00ns
.preheader5.preheader:16  %a_buf_4_addr = getelementptr [64 x float]* %a_buf_4, i64 0, i64 %tmp_1

ST_3: a_buf_5_addr [1/1] 0.00ns
.preheader5.preheader:17  %a_buf_5_addr = getelementptr [64 x float]* %a_buf_5, i64 0, i64 %tmp_1

ST_3: a_buf_6_addr [1/1] 0.00ns
.preheader5.preheader:18  %a_buf_6_addr = getelementptr [64 x float]* %a_buf_6, i64 0, i64 %tmp_1

ST_3: a_buf_7_addr [1/1] 0.00ns
.preheader5.preheader:19  %a_buf_7_addr = getelementptr [64 x float]* %a_buf_7, i64 0, i64 %tmp_1

ST_3: a_buf_8_addr [1/1] 0.00ns
.preheader5.preheader:20  %a_buf_8_addr = getelementptr [64 x float]* %a_buf_8, i64 0, i64 %tmp_1

ST_3: a_buf_9_addr [1/1] 0.00ns
.preheader5.preheader:21  %a_buf_9_addr = getelementptr [64 x float]* %a_buf_9, i64 0, i64 %tmp_1

ST_3: a_buf_10_addr [1/1] 0.00ns
.preheader5.preheader:22  %a_buf_10_addr = getelementptr [64 x float]* %a_buf_10, i64 0, i64 %tmp_1

ST_3: a_buf_11_addr [1/1] 0.00ns
.preheader5.preheader:23  %a_buf_11_addr = getelementptr [64 x float]* %a_buf_11, i64 0, i64 %tmp_1

ST_3: a_buf_12_addr [1/1] 0.00ns
.preheader5.preheader:24  %a_buf_12_addr = getelementptr [64 x float]* %a_buf_12, i64 0, i64 %tmp_1

ST_3: a_buf_13_addr [1/1] 0.00ns
.preheader5.preheader:25  %a_buf_13_addr = getelementptr [64 x float]* %a_buf_13, i64 0, i64 %tmp_1

ST_3: a_buf_14_addr [1/1] 0.00ns
.preheader5.preheader:26  %a_buf_14_addr = getelementptr [64 x float]* %a_buf_14, i64 0, i64 %tmp_1

ST_3: a_buf_15_addr [1/1] 0.00ns
.preheader5.preheader:27  %a_buf_15_addr = getelementptr [64 x float]* %a_buf_15, i64 0, i64 %tmp_1

ST_3: stg_382 [1/1] 1.94ns
.preheader5.preheader:28  switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]

ST_3: stg_383 [1/1] 2.39ns
branch14:0  store float %in_A_read, float* %a_buf_14_addr, align 4

ST_3: stg_384 [1/1] 0.00ns
branch14:1  br label %1

ST_3: stg_385 [1/1] 2.39ns
branch13:0  store float %in_A_read, float* %a_buf_13_addr, align 4

ST_3: stg_386 [1/1] 0.00ns
branch13:1  br label %1

ST_3: stg_387 [1/1] 2.39ns
branch12:0  store float %in_A_read, float* %a_buf_12_addr, align 4

ST_3: stg_388 [1/1] 0.00ns
branch12:1  br label %1

ST_3: stg_389 [1/1] 2.39ns
branch11:0  store float %in_A_read, float* %a_buf_11_addr, align 4

ST_3: stg_390 [1/1] 0.00ns
branch11:1  br label %1

ST_3: stg_391 [1/1] 2.39ns
branch10:0  store float %in_A_read, float* %a_buf_10_addr, align 4

ST_3: stg_392 [1/1] 0.00ns
branch10:1  br label %1

ST_3: stg_393 [1/1] 2.39ns
branch9:0  store float %in_A_read, float* %a_buf_9_addr, align 4

ST_3: stg_394 [1/1] 0.00ns
branch9:1  br label %1

ST_3: stg_395 [1/1] 2.39ns
branch8:0  store float %in_A_read, float* %a_buf_8_addr, align 4

ST_3: stg_396 [1/1] 0.00ns
branch8:1  br label %1

ST_3: stg_397 [1/1] 2.39ns
branch7:0  store float %in_A_read, float* %a_buf_7_addr, align 4

ST_3: stg_398 [1/1] 0.00ns
branch7:1  br label %1

ST_3: stg_399 [1/1] 2.39ns
branch6:0  store float %in_A_read, float* %a_buf_6_addr, align 4

ST_3: stg_400 [1/1] 0.00ns
branch6:1  br label %1

ST_3: stg_401 [1/1] 2.39ns
branch5:0  store float %in_A_read, float* %a_buf_5_addr, align 4

ST_3: stg_402 [1/1] 0.00ns
branch5:1  br label %1

ST_3: stg_403 [1/1] 2.39ns
branch4:0  store float %in_A_read, float* %a_buf_4_addr, align 4

ST_3: stg_404 [1/1] 0.00ns
branch4:1  br label %1

ST_3: stg_405 [1/1] 2.39ns
branch3:0  store float %in_A_read, float* %a_buf_3_addr, align 4

ST_3: stg_406 [1/1] 0.00ns
branch3:1  br label %1

ST_3: stg_407 [1/1] 2.39ns
branch2:0  store float %in_A_read, float* %a_buf_2_addr, align 4

ST_3: stg_408 [1/1] 0.00ns
branch2:1  br label %1

ST_3: stg_409 [1/1] 2.39ns
branch1:0  store float %in_A_read, float* %a_buf_1_addr, align 4

ST_3: stg_410 [1/1] 0.00ns
branch1:1  br label %1

ST_3: stg_411 [1/1] 2.39ns
branch0:0  store float %in_A_read, float* %a_buf_0_addr, align 4

ST_3: stg_412 [1/1] 0.00ns
branch0:1  br label %1

ST_3: stg_413 [1/1] 2.39ns
branch15:0  store float %in_A_read, float* %a_buf_15_addr, align 4

ST_3: stg_414 [1/1] 0.00ns
branch15:1  br label %1


 <State 4>: 5.03ns
ST_4: indvar_flatten6 [1/1] 0.00ns
.preheader:0  %indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %2 ], [ 0, %.preheader5 ]

ST_4: i_1 [1/1] 0.00ns
.preheader:1  %i_1 = phi i6 [ %i_1_mid2, %2 ], [ 0, %.preheader5 ]

ST_4: j_1 [1/1] 0.00ns
.preheader:2  %j_1 = phi i6 [ %j_3, %2 ], [ 0, %.preheader5 ]

ST_4: exitcond_flatten8 [1/1] 2.11ns
.preheader:3  %exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -1024

ST_4: indvar_flatten_next7 [1/1] 1.84ns
.preheader:4  %indvar_flatten_next7 = add i11 %indvar_flatten6, 1

ST_4: stg_420 [1/1] 1.57ns
.preheader:5  br i1 %exitcond_flatten8, label %.preheader.i, label %.preheader4

ST_4: exitcond1 [1/1] 1.94ns
.preheader4:1  %exitcond1 = icmp eq i6 %j_1, -32

ST_4: j_1_mid2 [1/1] 1.37ns
.preheader4:2  %j_1_mid2 = select i1 %exitcond1, i6 0, i6 %j_1

ST_4: i_2 [1/1] 1.72ns
.preheader4:3  %i_2 = add i6 %i_1, 1

ST_4: i_1_mid2 [1/1] 1.37ns
.preheader4:4  %i_1_mid2 = select i1 %exitcond1, i6 %i_2, i6 %i_1

ST_4: arrayNo1_cast [1/1] 0.00ns
.preheader4:5  %arrayNo1_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_1_mid2, i32 1, i32 5)

ST_4: tmp_7 [1/1] 0.00ns
.preheader4:6  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

ST_4: tmp_trn_cast [1/1] 0.00ns
.preheader4:9  %tmp_trn_cast = zext i6 %j_1_mid2 to i7

ST_4: tmp_5 [1/1] 0.00ns
.preheader4:10  %tmp_5 = shl i6 %i_1_mid2, 5

ST_4: p_addr_cast [1/1] 0.00ns
.preheader4:11  %p_addr_cast = zext i6 %tmp_5 to i7

ST_4: p_addr1 [1/1] 1.72ns
.preheader4:12  %p_addr1 = add i7 %p_addr_cast, %tmp_trn_cast

ST_4: empty_7 [1/1] 0.00ns
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_7) nounwind

ST_4: j_3 [1/1] 1.72ns
:1  %j_3 = add i6 %j_1_mid2, 1

ST_4: stg_433 [1/1] 0.00ns
:2  br label %.preheader


 <State 5>: 4.25ns
ST_5: empty_8 [1/1] 0.00ns
.preheader4:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_5: stg_435 [1/1] 0.00ns
.preheader4:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_5: in_B_read [1/1] 1.86ns
.preheader4:8  %in_B_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_B)

ST_5: tmp_6 [1/1] 0.00ns
.preheader4:13  %tmp_6 = zext i7 %p_addr1 to i64

ST_5: b_buf_0_addr [1/1] 0.00ns
.preheader4:14  %b_buf_0_addr = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_6

ST_5: b_buf_1_addr [1/1] 0.00ns
.preheader4:15  %b_buf_1_addr = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_6

ST_5: b_buf_2_addr [1/1] 0.00ns
.preheader4:16  %b_buf_2_addr = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_6

ST_5: b_buf_3_addr [1/1] 0.00ns
.preheader4:17  %b_buf_3_addr = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_6

ST_5: b_buf_4_addr [1/1] 0.00ns
.preheader4:18  %b_buf_4_addr = getelementptr [64 x float]* %b_buf_4, i64 0, i64 %tmp_6

ST_5: b_buf_5_addr [1/1] 0.00ns
.preheader4:19  %b_buf_5_addr = getelementptr [64 x float]* %b_buf_5, i64 0, i64 %tmp_6

ST_5: b_buf_6_addr [1/1] 0.00ns
.preheader4:20  %b_buf_6_addr = getelementptr [64 x float]* %b_buf_6, i64 0, i64 %tmp_6

ST_5: b_buf_7_addr [1/1] 0.00ns
.preheader4:21  %b_buf_7_addr = getelementptr [64 x float]* %b_buf_7, i64 0, i64 %tmp_6

ST_5: b_buf_8_addr [1/1] 0.00ns
.preheader4:22  %b_buf_8_addr = getelementptr [64 x float]* %b_buf_8, i64 0, i64 %tmp_6

ST_5: b_buf_9_addr [1/1] 0.00ns
.preheader4:23  %b_buf_9_addr = getelementptr [64 x float]* %b_buf_9, i64 0, i64 %tmp_6

ST_5: b_buf_10_addr [1/1] 0.00ns
.preheader4:24  %b_buf_10_addr = getelementptr [64 x float]* %b_buf_10, i64 0, i64 %tmp_6

ST_5: b_buf_11_addr [1/1] 0.00ns
.preheader4:25  %b_buf_11_addr = getelementptr [64 x float]* %b_buf_11, i64 0, i64 %tmp_6

ST_5: b_buf_12_addr [1/1] 0.00ns
.preheader4:26  %b_buf_12_addr = getelementptr [64 x float]* %b_buf_12, i64 0, i64 %tmp_6

ST_5: b_buf_13_addr [1/1] 0.00ns
.preheader4:27  %b_buf_13_addr = getelementptr [64 x float]* %b_buf_13, i64 0, i64 %tmp_6

ST_5: b_buf_14_addr [1/1] 0.00ns
.preheader4:28  %b_buf_14_addr = getelementptr [64 x float]* %b_buf_14, i64 0, i64 %tmp_6

ST_5: b_buf_15_addr [1/1] 0.00ns
.preheader4:29  %b_buf_15_addr = getelementptr [64 x float]* %b_buf_15, i64 0, i64 %tmp_6

ST_5: stg_454 [1/1] 1.94ns
.preheader4:30  switch i5 %arrayNo1_cast, label %branch31 [
    i5 0, label %branch16
    i5 1, label %branch17
    i5 2, label %branch18
    i5 3, label %branch19
    i5 4, label %branch20
    i5 5, label %branch21
    i5 6, label %branch22
    i5 7, label %branch23
    i5 8, label %branch24
    i5 9, label %branch25
    i5 10, label %branch26
    i5 11, label %branch27
    i5 12, label %branch28
    i5 13, label %branch29
    i5 14, label %branch30
  ]

ST_5: stg_455 [1/1] 2.39ns
branch30:0  store float %in_B_read, float* %b_buf_14_addr, align 4

ST_5: stg_456 [1/1] 0.00ns
branch30:1  br label %2

ST_5: stg_457 [1/1] 2.39ns
branch29:0  store float %in_B_read, float* %b_buf_13_addr, align 4

ST_5: stg_458 [1/1] 0.00ns
branch29:1  br label %2

ST_5: stg_459 [1/1] 2.39ns
branch28:0  store float %in_B_read, float* %b_buf_12_addr, align 4

ST_5: stg_460 [1/1] 0.00ns
branch28:1  br label %2

ST_5: stg_461 [1/1] 2.39ns
branch27:0  store float %in_B_read, float* %b_buf_11_addr, align 4

ST_5: stg_462 [1/1] 0.00ns
branch27:1  br label %2

ST_5: stg_463 [1/1] 2.39ns
branch26:0  store float %in_B_read, float* %b_buf_10_addr, align 4

ST_5: stg_464 [1/1] 0.00ns
branch26:1  br label %2

ST_5: stg_465 [1/1] 2.39ns
branch25:0  store float %in_B_read, float* %b_buf_9_addr, align 4

ST_5: stg_466 [1/1] 0.00ns
branch25:1  br label %2

ST_5: stg_467 [1/1] 2.39ns
branch24:0  store float %in_B_read, float* %b_buf_8_addr, align 4

ST_5: stg_468 [1/1] 0.00ns
branch24:1  br label %2

ST_5: stg_469 [1/1] 2.39ns
branch23:0  store float %in_B_read, float* %b_buf_7_addr, align 4

ST_5: stg_470 [1/1] 0.00ns
branch23:1  br label %2

ST_5: stg_471 [1/1] 2.39ns
branch22:0  store float %in_B_read, float* %b_buf_6_addr, align 4

ST_5: stg_472 [1/1] 0.00ns
branch22:1  br label %2

ST_5: stg_473 [1/1] 2.39ns
branch21:0  store float %in_B_read, float* %b_buf_5_addr, align 4

ST_5: stg_474 [1/1] 0.00ns
branch21:1  br label %2

ST_5: stg_475 [1/1] 2.39ns
branch20:0  store float %in_B_read, float* %b_buf_4_addr, align 4

ST_5: stg_476 [1/1] 0.00ns
branch20:1  br label %2

ST_5: stg_477 [1/1] 2.39ns
branch19:0  store float %in_B_read, float* %b_buf_3_addr, align 4

ST_5: stg_478 [1/1] 0.00ns
branch19:1  br label %2

ST_5: stg_479 [1/1] 2.39ns
branch18:0  store float %in_B_read, float* %b_buf_2_addr, align 4

ST_5: stg_480 [1/1] 0.00ns
branch18:1  br label %2

ST_5: stg_481 [1/1] 2.39ns
branch17:0  store float %in_B_read, float* %b_buf_1_addr, align 4

ST_5: stg_482 [1/1] 0.00ns
branch17:1  br label %2

ST_5: stg_483 [1/1] 2.39ns
branch16:0  store float %in_B_read, float* %b_buf_0_addr, align 4

ST_5: stg_484 [1/1] 0.00ns
branch16:1  br label %2

ST_5: stg_485 [1/1] 2.39ns
branch31:0  store float %in_B_read, float* %b_buf_15_addr, align 4

ST_5: stg_486 [1/1] 0.00ns
branch31:1  br label %2


 <State 6>: 5.03ns
ST_6: indvar_flatten1 [1/1] 0.00ns
.preheader.i:0  %indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader1131 ], [ 0, %.preheader ]

ST_6: index_a_0_i [1/1] 0.00ns
.preheader.i:1  %index_a_0_i = phi i6 [ %index_a_0_i_mid2, %.preheader1131 ], [ 0, %.preheader ]

ST_6: index_b_0_i [1/1] 0.00ns
.preheader.i:2  %index_b_0_i = phi i6 [ %index_b, %.preheader1131 ], [ 0, %.preheader ]

ST_6: exitcond_flatten1 [1/1] 2.11ns
.preheader.i:3  %exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -1024

ST_6: indvar_flatten_next1 [1/1] 1.84ns
.preheader.i:4  %indvar_flatten_next1 = add i11 %indvar_flatten1, 1

ST_6: stg_492 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_flatten1, label %mmult_kernel.exit, label %.preheader1131

ST_6: exitcond1_i [1/1] 1.94ns
.preheader1131:1  %exitcond1_i = icmp eq i6 %index_b_0_i, -32

ST_6: index_b_0_i_mid2 [1/1] 1.37ns
.preheader1131:2  %index_b_0_i_mid2 = select i1 %exitcond1_i, i6 0, i6 %index_b_0_i

ST_6: index_a [1/1] 1.72ns
.preheader1131:3  %index_a = add i6 %index_a_0_i, 1

ST_6: index_a_0_i_mid2 [1/1] 1.37ns
.preheader1131:4  %index_a_0_i_mid2 = select i1 %exitcond1_i, i6 %index_a, i6 %index_a_0_i

ST_6: index_b [1/1] 1.72ns
.preheader1131:210  %index_b = add i6 %index_b_0_i_mid2, 1


 <State 7>: 2.39ns
ST_7: tmp_8 [1/1] 0.00ns
.preheader1131:5  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %index_a_0_i_mid2, i1 false)

ST_7: tmp_9 [1/1] 0.00ns
.preheader1131:6  %tmp_9 = zext i7 %tmp_8 to i64

ST_7: a_buf_0_addr_1 [1/1] 0.00ns
.preheader1131:7  %a_buf_0_addr_1 = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_9

ST_7: a_buf_0_load [2/2] 2.39ns
.preheader1131:8  %a_buf_0_load = load float* %a_buf_0_addr_1, align 16

ST_7: tmp_11 [1/1] 0.00ns
.preheader1131:77  %tmp_11 = zext i6 %index_b_0_i_mid2 to i64

ST_7: b_buf_0_addr_1 [1/1] 0.00ns
.preheader1131:78  %b_buf_0_addr_1 = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_11

ST_7: b_buf_0_load [2/2] 2.39ns
.preheader1131:79  %b_buf_0_load = load float* %b_buf_0_addr_1, align 4


 <State 8>: 2.39ns
ST_8: a_buf_0_load [1/2] 2.39ns
.preheader1131:8  %a_buf_0_load = load float* %a_buf_0_addr_1, align 16

ST_8: b_buf_0_load [1/2] 2.39ns
.preheader1131:79  %b_buf_0_load = load float* %b_buf_0_addr_1, align 4


 <State 9>: 4.35ns
ST_9: product_term [5/5] 4.35ns
.preheader1131:80  %product_term = fmul float %a_buf_0_load, %b_buf_0_load


 <State 10>: 4.35ns
ST_10: product_term [4/5] 4.35ns
.preheader1131:80  %product_term = fmul float %a_buf_0_load, %b_buf_0_load


 <State 11>: 4.35ns
ST_11: product_term [3/5] 4.35ns
.preheader1131:80  %product_term = fmul float %a_buf_0_load, %b_buf_0_load


 <State 12>: 4.35ns
ST_12: product_term [2/5] 4.35ns
.preheader1131:80  %product_term = fmul float %a_buf_0_load, %b_buf_0_load


 <State 13>: 4.35ns
ST_13: product_term [1/5] 4.35ns
.preheader1131:80  %product_term = fmul float %a_buf_0_load, %b_buf_0_load


 <State 14>: 4.35ns
ST_14: result [9/9] 4.35ns
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00


 <State 15>: 4.35ns
ST_15: result [8/9] 4.35ns
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00


 <State 16>: 4.35ns
ST_16: tmp_s [1/1] 0.00ns
.preheader1131:9  %tmp_s = or i7 %tmp_8, 1

ST_16: p_addr2 [1/1] 0.00ns
.preheader1131:10  %p_addr2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_s)

ST_16: tmp_10 [1/1] 0.00ns
.preheader1131:11  %tmp_10 = zext i32 %p_addr2 to i64

ST_16: a_buf_0_addr_2 [1/1] 0.00ns
.preheader1131:12  %a_buf_0_addr_2 = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_10

ST_16: a_buf_0_load_1 [2/2] 2.39ns
.preheader1131:13  %a_buf_0_load_1 = load float* %a_buf_0_addr_2, align 4

ST_16: tmp_4_trn_cast [1/1] 0.00ns
.preheader1131:76  %tmp_4_trn_cast = zext i6 %index_b_0_i_mid2 to i7

ST_16: result [7/9] 4.35ns
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

ST_16: p_addr3 [1/1] 1.72ns
.preheader1131:82  %p_addr3 = add i7 %tmp_4_trn_cast, 32

ST_16: tmp_12 [1/1] 0.00ns
.preheader1131:83  %tmp_12 = zext i7 %p_addr3 to i64

ST_16: b_buf_0_addr_2 [1/1] 0.00ns
.preheader1131:84  %b_buf_0_addr_2 = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_12

ST_16: b_buf_0_load_1 [2/2] 2.39ns
.preheader1131:85  %b_buf_0_load_1 = load float* %b_buf_0_addr_2, align 4


 <State 17>: 4.35ns
ST_17: a_buf_0_load_1 [1/2] 2.39ns
.preheader1131:13  %a_buf_0_load_1 = load float* %a_buf_0_addr_2, align 4

ST_17: result [6/9] 4.35ns
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

ST_17: b_buf_0_load_1 [1/2] 2.39ns
.preheader1131:85  %b_buf_0_load_1 = load float* %b_buf_0_addr_2, align 4


 <State 18>: 4.35ns
ST_18: result [5/9] 4.35ns
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

ST_18: product_term_1 [5/5] 4.35ns
.preheader1131:86  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1


 <State 19>: 4.35ns
ST_19: result [4/9] 4.35ns
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

ST_19: product_term_1 [4/5] 4.35ns
.preheader1131:86  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1


 <State 20>: 4.35ns
ST_20: result [3/9] 4.35ns
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

ST_20: product_term_1 [3/5] 4.35ns
.preheader1131:86  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1


 <State 21>: 4.35ns
ST_21: result [2/9] 4.35ns
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

ST_21: product_term_1 [2/5] 4.35ns
.preheader1131:86  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1


 <State 22>: 4.35ns
ST_22: result [1/9] 4.35ns
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

ST_22: product_term_1 [1/5] 4.35ns
.preheader1131:86  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1


 <State 23>: 4.35ns
ST_23: result_1 [9/9] 4.35ns
.preheader1131:87  %result_1 = fadd float %result, %product_term_1


 <State 24>: 4.35ns
ST_24: result_1 [8/9] 4.35ns
.preheader1131:87  %result_1 = fadd float %result, %product_term_1


 <State 25>: 4.35ns
ST_25: a_buf_1_addr_1 [1/1] 0.00ns
.preheader1131:14  %a_buf_1_addr_1 = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_9

ST_25: a_buf_1_load [2/2] 2.39ns
.preheader1131:15  %a_buf_1_load = load float* %a_buf_1_addr_1, align 8

ST_25: result_1 [7/9] 4.35ns
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

ST_25: b_buf_1_addr_1 [1/1] 0.00ns
.preheader1131:88  %b_buf_1_addr_1 = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_11

ST_25: b_buf_1_load [2/2] 2.39ns
.preheader1131:89  %b_buf_1_load = load float* %b_buf_1_addr_1, align 4


 <State 26>: 4.35ns
ST_26: a_buf_1_load [1/2] 2.39ns
.preheader1131:15  %a_buf_1_load = load float* %a_buf_1_addr_1, align 8

ST_26: result_1 [6/9] 4.35ns
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

ST_26: b_buf_1_load [1/2] 2.39ns
.preheader1131:89  %b_buf_1_load = load float* %b_buf_1_addr_1, align 4


 <State 27>: 4.35ns
ST_27: result_1 [5/9] 4.35ns
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

ST_27: product_term_2 [5/5] 4.35ns
.preheader1131:90  %product_term_2 = fmul float %a_buf_1_load, %b_buf_1_load


 <State 28>: 4.35ns
ST_28: result_1 [4/9] 4.35ns
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

ST_28: product_term_2 [4/5] 4.35ns
.preheader1131:90  %product_term_2 = fmul float %a_buf_1_load, %b_buf_1_load


 <State 29>: 4.35ns
ST_29: result_1 [3/9] 4.35ns
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

ST_29: product_term_2 [3/5] 4.35ns
.preheader1131:90  %product_term_2 = fmul float %a_buf_1_load, %b_buf_1_load


 <State 30>: 4.35ns
ST_30: result_1 [2/9] 4.35ns
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

ST_30: product_term_2 [2/5] 4.35ns
.preheader1131:90  %product_term_2 = fmul float %a_buf_1_load, %b_buf_1_load


 <State 31>: 4.35ns
ST_31: result_1 [1/9] 4.35ns
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

ST_31: product_term_2 [1/5] 4.35ns
.preheader1131:90  %product_term_2 = fmul float %a_buf_1_load, %b_buf_1_load


 <State 32>: 4.35ns
ST_32: result_2 [9/9] 4.35ns
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2


 <State 33>: 4.35ns
ST_33: result_2 [8/9] 4.35ns
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2


 <State 34>: 4.35ns
ST_34: a_buf_1_addr_2 [1/1] 0.00ns
.preheader1131:16  %a_buf_1_addr_2 = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_10

ST_34: a_buf_1_load_1 [2/2] 2.39ns
.preheader1131:17  %a_buf_1_load_1 = load float* %a_buf_1_addr_2, align 4

ST_34: result_2 [7/9] 4.35ns
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

ST_34: b_buf_1_addr_2 [1/1] 0.00ns
.preheader1131:92  %b_buf_1_addr_2 = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_12

ST_34: b_buf_1_load_1 [2/2] 2.39ns
.preheader1131:93  %b_buf_1_load_1 = load float* %b_buf_1_addr_2, align 4


 <State 35>: 4.35ns
ST_35: a_buf_1_load_1 [1/2] 2.39ns
.preheader1131:17  %a_buf_1_load_1 = load float* %a_buf_1_addr_2, align 4

ST_35: result_2 [6/9] 4.35ns
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

ST_35: b_buf_1_load_1 [1/2] 2.39ns
.preheader1131:93  %b_buf_1_load_1 = load float* %b_buf_1_addr_2, align 4


 <State 36>: 4.35ns
ST_36: result_2 [5/9] 4.35ns
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

ST_36: product_term_3 [5/5] 4.35ns
.preheader1131:94  %product_term_3 = fmul float %a_buf_1_load_1, %b_buf_1_load_1


 <State 37>: 4.35ns
ST_37: result_2 [4/9] 4.35ns
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

ST_37: product_term_3 [4/5] 4.35ns
.preheader1131:94  %product_term_3 = fmul float %a_buf_1_load_1, %b_buf_1_load_1


 <State 38>: 4.35ns
ST_38: result_2 [3/9] 4.35ns
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

ST_38: product_term_3 [3/5] 4.35ns
.preheader1131:94  %product_term_3 = fmul float %a_buf_1_load_1, %b_buf_1_load_1


 <State 39>: 4.35ns
ST_39: result_2 [2/9] 4.35ns
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

ST_39: product_term_3 [2/5] 4.35ns
.preheader1131:94  %product_term_3 = fmul float %a_buf_1_load_1, %b_buf_1_load_1


 <State 40>: 4.35ns
ST_40: result_2 [1/9] 4.35ns
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

ST_40: product_term_3 [1/5] 4.35ns
.preheader1131:94  %product_term_3 = fmul float %a_buf_1_load_1, %b_buf_1_load_1


 <State 41>: 4.35ns
ST_41: result_3 [9/9] 4.35ns
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3


 <State 42>: 4.35ns
ST_42: result_3 [8/9] 4.35ns
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3


 <State 43>: 4.35ns
ST_43: a_buf_2_addr_1 [1/1] 0.00ns
.preheader1131:18  %a_buf_2_addr_1 = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_9

ST_43: a_buf_2_load [2/2] 2.39ns
.preheader1131:19  %a_buf_2_load = load float* %a_buf_2_addr_1, align 16

ST_43: result_3 [7/9] 4.35ns
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

ST_43: b_buf_2_addr_1 [1/1] 0.00ns
.preheader1131:96  %b_buf_2_addr_1 = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_11

ST_43: b_buf_2_load [2/2] 2.39ns
.preheader1131:97  %b_buf_2_load = load float* %b_buf_2_addr_1, align 4


 <State 44>: 4.35ns
ST_44: a_buf_2_load [1/2] 2.39ns
.preheader1131:19  %a_buf_2_load = load float* %a_buf_2_addr_1, align 16

ST_44: result_3 [6/9] 4.35ns
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

ST_44: b_buf_2_load [1/2] 2.39ns
.preheader1131:97  %b_buf_2_load = load float* %b_buf_2_addr_1, align 4


 <State 45>: 4.35ns
ST_45: result_3 [5/9] 4.35ns
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

ST_45: product_term_4 [5/5] 4.35ns
.preheader1131:98  %product_term_4 = fmul float %a_buf_2_load, %b_buf_2_load


 <State 46>: 4.35ns
ST_46: result_3 [4/9] 4.35ns
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

ST_46: product_term_4 [4/5] 4.35ns
.preheader1131:98  %product_term_4 = fmul float %a_buf_2_load, %b_buf_2_load


 <State 47>: 4.35ns
ST_47: result_3 [3/9] 4.35ns
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

ST_47: product_term_4 [3/5] 4.35ns
.preheader1131:98  %product_term_4 = fmul float %a_buf_2_load, %b_buf_2_load


 <State 48>: 4.35ns
ST_48: result_3 [2/9] 4.35ns
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

ST_48: product_term_4 [2/5] 4.35ns
.preheader1131:98  %product_term_4 = fmul float %a_buf_2_load, %b_buf_2_load


 <State 49>: 4.35ns
ST_49: result_3 [1/9] 4.35ns
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

ST_49: product_term_4 [1/5] 4.35ns
.preheader1131:98  %product_term_4 = fmul float %a_buf_2_load, %b_buf_2_load


 <State 50>: 4.35ns
ST_50: result_4 [9/9] 4.35ns
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4


 <State 51>: 4.35ns
ST_51: result_4 [8/9] 4.35ns
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4


 <State 52>: 4.35ns
ST_52: a_buf_2_addr_2 [1/1] 0.00ns
.preheader1131:20  %a_buf_2_addr_2 = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_10

ST_52: a_buf_2_load_1 [2/2] 2.39ns
.preheader1131:21  %a_buf_2_load_1 = load float* %a_buf_2_addr_2, align 4

ST_52: result_4 [7/9] 4.35ns
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

ST_52: b_buf_2_addr_2 [1/1] 0.00ns
.preheader1131:100  %b_buf_2_addr_2 = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_12

ST_52: b_buf_2_load_1 [2/2] 2.39ns
.preheader1131:101  %b_buf_2_load_1 = load float* %b_buf_2_addr_2, align 4


 <State 53>: 4.35ns
ST_53: a_buf_2_load_1 [1/2] 2.39ns
.preheader1131:21  %a_buf_2_load_1 = load float* %a_buf_2_addr_2, align 4

ST_53: result_4 [6/9] 4.35ns
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

ST_53: b_buf_2_load_1 [1/2] 2.39ns
.preheader1131:101  %b_buf_2_load_1 = load float* %b_buf_2_addr_2, align 4


 <State 54>: 4.35ns
ST_54: result_4 [5/9] 4.35ns
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

ST_54: product_term_5 [5/5] 4.35ns
.preheader1131:102  %product_term_5 = fmul float %a_buf_2_load_1, %b_buf_2_load_1


 <State 55>: 4.35ns
ST_55: result_4 [4/9] 4.35ns
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

ST_55: product_term_5 [4/5] 4.35ns
.preheader1131:102  %product_term_5 = fmul float %a_buf_2_load_1, %b_buf_2_load_1


 <State 56>: 4.35ns
ST_56: result_4 [3/9] 4.35ns
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

ST_56: product_term_5 [3/5] 4.35ns
.preheader1131:102  %product_term_5 = fmul float %a_buf_2_load_1, %b_buf_2_load_1


 <State 57>: 4.35ns
ST_57: result_4 [2/9] 4.35ns
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

ST_57: product_term_5 [2/5] 4.35ns
.preheader1131:102  %product_term_5 = fmul float %a_buf_2_load_1, %b_buf_2_load_1


 <State 58>: 4.35ns
ST_58: result_4 [1/9] 4.35ns
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

ST_58: product_term_5 [1/5] 4.35ns
.preheader1131:102  %product_term_5 = fmul float %a_buf_2_load_1, %b_buf_2_load_1


 <State 59>: 4.35ns
ST_59: result_5 [9/9] 4.35ns
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5


 <State 60>: 4.35ns
ST_60: result_5 [8/9] 4.35ns
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5


 <State 61>: 4.35ns
ST_61: a_buf_3_addr_1 [1/1] 0.00ns
.preheader1131:22  %a_buf_3_addr_1 = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_9

ST_61: a_buf_3_load [2/2] 2.39ns
.preheader1131:23  %a_buf_3_load = load float* %a_buf_3_addr_1, align 8

ST_61: result_5 [7/9] 4.35ns
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

ST_61: b_buf_3_addr_1 [1/1] 0.00ns
.preheader1131:104  %b_buf_3_addr_1 = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_11

ST_61: b_buf_3_load [2/2] 2.39ns
.preheader1131:105  %b_buf_3_load = load float* %b_buf_3_addr_1, align 4


 <State 62>: 4.35ns
ST_62: a_buf_3_load [1/2] 2.39ns
.preheader1131:23  %a_buf_3_load = load float* %a_buf_3_addr_1, align 8

ST_62: result_5 [6/9] 4.35ns
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

ST_62: b_buf_3_load [1/2] 2.39ns
.preheader1131:105  %b_buf_3_load = load float* %b_buf_3_addr_1, align 4


 <State 63>: 4.35ns
ST_63: result_5 [5/9] 4.35ns
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

ST_63: product_term_6 [5/5] 4.35ns
.preheader1131:106  %product_term_6 = fmul float %a_buf_3_load, %b_buf_3_load


 <State 64>: 4.35ns
ST_64: result_5 [4/9] 4.35ns
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

ST_64: product_term_6 [4/5] 4.35ns
.preheader1131:106  %product_term_6 = fmul float %a_buf_3_load, %b_buf_3_load


 <State 65>: 4.35ns
ST_65: result_5 [3/9] 4.35ns
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

ST_65: product_term_6 [3/5] 4.35ns
.preheader1131:106  %product_term_6 = fmul float %a_buf_3_load, %b_buf_3_load


 <State 66>: 4.35ns
ST_66: result_5 [2/9] 4.35ns
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

ST_66: product_term_6 [2/5] 4.35ns
.preheader1131:106  %product_term_6 = fmul float %a_buf_3_load, %b_buf_3_load


 <State 67>: 4.35ns
ST_67: result_5 [1/9] 4.35ns
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

ST_67: product_term_6 [1/5] 4.35ns
.preheader1131:106  %product_term_6 = fmul float %a_buf_3_load, %b_buf_3_load


 <State 68>: 4.35ns
ST_68: result_6 [9/9] 4.35ns
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6


 <State 69>: 4.35ns
ST_69: result_6 [8/9] 4.35ns
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6


 <State 70>: 4.35ns
ST_70: a_buf_3_addr_2 [1/1] 0.00ns
.preheader1131:24  %a_buf_3_addr_2 = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_10

ST_70: a_buf_3_load_1 [2/2] 2.39ns
.preheader1131:25  %a_buf_3_load_1 = load float* %a_buf_3_addr_2, align 4

ST_70: result_6 [7/9] 4.35ns
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

ST_70: b_buf_3_addr_2 [1/1] 0.00ns
.preheader1131:108  %b_buf_3_addr_2 = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_12

ST_70: b_buf_3_load_1 [2/2] 2.39ns
.preheader1131:109  %b_buf_3_load_1 = load float* %b_buf_3_addr_2, align 4


 <State 71>: 4.35ns
ST_71: a_buf_3_load_1 [1/2] 2.39ns
.preheader1131:25  %a_buf_3_load_1 = load float* %a_buf_3_addr_2, align 4

ST_71: result_6 [6/9] 4.35ns
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

ST_71: b_buf_3_load_1 [1/2] 2.39ns
.preheader1131:109  %b_buf_3_load_1 = load float* %b_buf_3_addr_2, align 4


 <State 72>: 4.35ns
ST_72: result_6 [5/9] 4.35ns
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

ST_72: product_term_7 [5/5] 4.35ns
.preheader1131:110  %product_term_7 = fmul float %a_buf_3_load_1, %b_buf_3_load_1


 <State 73>: 4.35ns
ST_73: result_6 [4/9] 4.35ns
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

ST_73: product_term_7 [4/5] 4.35ns
.preheader1131:110  %product_term_7 = fmul float %a_buf_3_load_1, %b_buf_3_load_1


 <State 74>: 4.35ns
ST_74: result_6 [3/9] 4.35ns
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

ST_74: product_term_7 [3/5] 4.35ns
.preheader1131:110  %product_term_7 = fmul float %a_buf_3_load_1, %b_buf_3_load_1


 <State 75>: 4.35ns
ST_75: result_6 [2/9] 4.35ns
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

ST_75: product_term_7 [2/5] 4.35ns
.preheader1131:110  %product_term_7 = fmul float %a_buf_3_load_1, %b_buf_3_load_1


 <State 76>: 4.35ns
ST_76: result_6 [1/9] 4.35ns
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

ST_76: product_term_7 [1/5] 4.35ns
.preheader1131:110  %product_term_7 = fmul float %a_buf_3_load_1, %b_buf_3_load_1


 <State 77>: 4.35ns
ST_77: result_7 [9/9] 4.35ns
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7


 <State 78>: 4.35ns
ST_78: result_7 [8/9] 4.35ns
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7


 <State 79>: 4.35ns
ST_79: a_buf_4_addr_1 [1/1] 0.00ns
.preheader1131:26  %a_buf_4_addr_1 = getelementptr [64 x float]* %a_buf_4, i64 0, i64 %tmp_9

ST_79: a_buf_4_load [2/2] 2.39ns
.preheader1131:27  %a_buf_4_load = load float* %a_buf_4_addr_1, align 16

ST_79: result_7 [7/9] 4.35ns
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

ST_79: b_buf_4_addr_1 [1/1] 0.00ns
.preheader1131:112  %b_buf_4_addr_1 = getelementptr [64 x float]* %b_buf_4, i64 0, i64 %tmp_11

ST_79: b_buf_4_load [2/2] 2.39ns
.preheader1131:113  %b_buf_4_load = load float* %b_buf_4_addr_1, align 4


 <State 80>: 4.35ns
ST_80: a_buf_4_load [1/2] 2.39ns
.preheader1131:27  %a_buf_4_load = load float* %a_buf_4_addr_1, align 16

ST_80: result_7 [6/9] 4.35ns
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

ST_80: b_buf_4_load [1/2] 2.39ns
.preheader1131:113  %b_buf_4_load = load float* %b_buf_4_addr_1, align 4


 <State 81>: 4.35ns
ST_81: result_7 [5/9] 4.35ns
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

ST_81: product_term_8 [5/5] 4.35ns
.preheader1131:114  %product_term_8 = fmul float %a_buf_4_load, %b_buf_4_load


 <State 82>: 4.35ns
ST_82: result_7 [4/9] 4.35ns
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

ST_82: product_term_8 [4/5] 4.35ns
.preheader1131:114  %product_term_8 = fmul float %a_buf_4_load, %b_buf_4_load


 <State 83>: 4.35ns
ST_83: result_7 [3/9] 4.35ns
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

ST_83: product_term_8 [3/5] 4.35ns
.preheader1131:114  %product_term_8 = fmul float %a_buf_4_load, %b_buf_4_load


 <State 84>: 4.35ns
ST_84: result_7 [2/9] 4.35ns
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

ST_84: product_term_8 [2/5] 4.35ns
.preheader1131:114  %product_term_8 = fmul float %a_buf_4_load, %b_buf_4_load


 <State 85>: 4.35ns
ST_85: result_7 [1/9] 4.35ns
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

ST_85: product_term_8 [1/5] 4.35ns
.preheader1131:114  %product_term_8 = fmul float %a_buf_4_load, %b_buf_4_load


 <State 86>: 4.35ns
ST_86: result_8 [9/9] 4.35ns
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8


 <State 87>: 4.35ns
ST_87: result_8 [8/9] 4.35ns
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8


 <State 88>: 4.35ns
ST_88: a_buf_4_addr_2 [1/1] 0.00ns
.preheader1131:28  %a_buf_4_addr_2 = getelementptr [64 x float]* %a_buf_4, i64 0, i64 %tmp_10

ST_88: a_buf_4_load_1 [2/2] 2.39ns
.preheader1131:29  %a_buf_4_load_1 = load float* %a_buf_4_addr_2, align 4

ST_88: result_8 [7/9] 4.35ns
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

ST_88: b_buf_4_addr_2 [1/1] 0.00ns
.preheader1131:116  %b_buf_4_addr_2 = getelementptr [64 x float]* %b_buf_4, i64 0, i64 %tmp_12

ST_88: b_buf_4_load_1 [2/2] 2.39ns
.preheader1131:117  %b_buf_4_load_1 = load float* %b_buf_4_addr_2, align 4


 <State 89>: 4.35ns
ST_89: a_buf_4_load_1 [1/2] 2.39ns
.preheader1131:29  %a_buf_4_load_1 = load float* %a_buf_4_addr_2, align 4

ST_89: result_8 [6/9] 4.35ns
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

ST_89: b_buf_4_load_1 [1/2] 2.39ns
.preheader1131:117  %b_buf_4_load_1 = load float* %b_buf_4_addr_2, align 4


 <State 90>: 4.35ns
ST_90: result_8 [5/9] 4.35ns
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

ST_90: product_term_9 [5/5] 4.35ns
.preheader1131:118  %product_term_9 = fmul float %a_buf_4_load_1, %b_buf_4_load_1


 <State 91>: 4.35ns
ST_91: result_8 [4/9] 4.35ns
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

ST_91: product_term_9 [4/5] 4.35ns
.preheader1131:118  %product_term_9 = fmul float %a_buf_4_load_1, %b_buf_4_load_1


 <State 92>: 4.35ns
ST_92: result_8 [3/9] 4.35ns
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

ST_92: product_term_9 [3/5] 4.35ns
.preheader1131:118  %product_term_9 = fmul float %a_buf_4_load_1, %b_buf_4_load_1


 <State 93>: 4.35ns
ST_93: result_8 [2/9] 4.35ns
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

ST_93: product_term_9 [2/5] 4.35ns
.preheader1131:118  %product_term_9 = fmul float %a_buf_4_load_1, %b_buf_4_load_1


 <State 94>: 4.35ns
ST_94: result_8 [1/9] 4.35ns
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

ST_94: product_term_9 [1/5] 4.35ns
.preheader1131:118  %product_term_9 = fmul float %a_buf_4_load_1, %b_buf_4_load_1


 <State 95>: 4.35ns
ST_95: result_9 [9/9] 4.35ns
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9


 <State 96>: 4.35ns
ST_96: result_9 [8/9] 4.35ns
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9


 <State 97>: 4.35ns
ST_97: a_buf_5_addr_1 [1/1] 0.00ns
.preheader1131:30  %a_buf_5_addr_1 = getelementptr [64 x float]* %a_buf_5, i64 0, i64 %tmp_9

ST_97: a_buf_5_load [2/2] 2.39ns
.preheader1131:31  %a_buf_5_load = load float* %a_buf_5_addr_1, align 8

ST_97: result_9 [7/9] 4.35ns
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

ST_97: b_buf_5_addr_1 [1/1] 0.00ns
.preheader1131:120  %b_buf_5_addr_1 = getelementptr [64 x float]* %b_buf_5, i64 0, i64 %tmp_11

ST_97: b_buf_5_load [2/2] 2.39ns
.preheader1131:121  %b_buf_5_load = load float* %b_buf_5_addr_1, align 4


 <State 98>: 4.35ns
ST_98: a_buf_5_load [1/2] 2.39ns
.preheader1131:31  %a_buf_5_load = load float* %a_buf_5_addr_1, align 8

ST_98: result_9 [6/9] 4.35ns
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

ST_98: b_buf_5_load [1/2] 2.39ns
.preheader1131:121  %b_buf_5_load = load float* %b_buf_5_addr_1, align 4


 <State 99>: 4.35ns
ST_99: result_9 [5/9] 4.35ns
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

ST_99: product_term_s [5/5] 4.35ns
.preheader1131:122  %product_term_s = fmul float %a_buf_5_load, %b_buf_5_load


 <State 100>: 4.35ns
ST_100: result_9 [4/9] 4.35ns
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

ST_100: product_term_s [4/5] 4.35ns
.preheader1131:122  %product_term_s = fmul float %a_buf_5_load, %b_buf_5_load


 <State 101>: 4.35ns
ST_101: result_9 [3/9] 4.35ns
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

ST_101: product_term_s [3/5] 4.35ns
.preheader1131:122  %product_term_s = fmul float %a_buf_5_load, %b_buf_5_load


 <State 102>: 4.35ns
ST_102: result_9 [2/9] 4.35ns
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

ST_102: product_term_s [2/5] 4.35ns
.preheader1131:122  %product_term_s = fmul float %a_buf_5_load, %b_buf_5_load


 <State 103>: 4.35ns
ST_103: result_9 [1/9] 4.35ns
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

ST_103: product_term_s [1/5] 4.35ns
.preheader1131:122  %product_term_s = fmul float %a_buf_5_load, %b_buf_5_load


 <State 104>: 4.35ns
ST_104: result_s [9/9] 4.35ns
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s


 <State 105>: 4.35ns
ST_105: result_s [8/9] 4.35ns
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s


 <State 106>: 4.35ns
ST_106: a_buf_5_addr_2 [1/1] 0.00ns
.preheader1131:32  %a_buf_5_addr_2 = getelementptr [64 x float]* %a_buf_5, i64 0, i64 %tmp_10

ST_106: a_buf_5_load_1 [2/2] 2.39ns
.preheader1131:33  %a_buf_5_load_1 = load float* %a_buf_5_addr_2, align 4

ST_106: result_s [7/9] 4.35ns
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

ST_106: b_buf_5_addr_2 [1/1] 0.00ns
.preheader1131:124  %b_buf_5_addr_2 = getelementptr [64 x float]* %b_buf_5, i64 0, i64 %tmp_12

ST_106: b_buf_5_load_1 [2/2] 2.39ns
.preheader1131:125  %b_buf_5_load_1 = load float* %b_buf_5_addr_2, align 4


 <State 107>: 4.35ns
ST_107: a_buf_5_load_1 [1/2] 2.39ns
.preheader1131:33  %a_buf_5_load_1 = load float* %a_buf_5_addr_2, align 4

ST_107: result_s [6/9] 4.35ns
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

ST_107: b_buf_5_load_1 [1/2] 2.39ns
.preheader1131:125  %b_buf_5_load_1 = load float* %b_buf_5_addr_2, align 4


 <State 108>: 4.35ns
ST_108: result_s [5/9] 4.35ns
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

ST_108: product_term_10 [5/5] 4.35ns
.preheader1131:126  %product_term_10 = fmul float %a_buf_5_load_1, %b_buf_5_load_1


 <State 109>: 4.35ns
ST_109: result_s [4/9] 4.35ns
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

ST_109: product_term_10 [4/5] 4.35ns
.preheader1131:126  %product_term_10 = fmul float %a_buf_5_load_1, %b_buf_5_load_1


 <State 110>: 4.35ns
ST_110: result_s [3/9] 4.35ns
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

ST_110: product_term_10 [3/5] 4.35ns
.preheader1131:126  %product_term_10 = fmul float %a_buf_5_load_1, %b_buf_5_load_1


 <State 111>: 4.35ns
ST_111: result_s [2/9] 4.35ns
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

ST_111: product_term_10 [2/5] 4.35ns
.preheader1131:126  %product_term_10 = fmul float %a_buf_5_load_1, %b_buf_5_load_1


 <State 112>: 4.35ns
ST_112: result_s [1/9] 4.35ns
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

ST_112: product_term_10 [1/5] 4.35ns
.preheader1131:126  %product_term_10 = fmul float %a_buf_5_load_1, %b_buf_5_load_1


 <State 113>: 4.35ns
ST_113: result_10 [9/9] 4.35ns
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10


 <State 114>: 4.35ns
ST_114: result_10 [8/9] 4.35ns
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10


 <State 115>: 4.35ns
ST_115: a_buf_6_addr_1 [1/1] 0.00ns
.preheader1131:34  %a_buf_6_addr_1 = getelementptr [64 x float]* %a_buf_6, i64 0, i64 %tmp_9

ST_115: a_buf_6_load [2/2] 2.39ns
.preheader1131:35  %a_buf_6_load = load float* %a_buf_6_addr_1, align 16

ST_115: result_10 [7/9] 4.35ns
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

ST_115: b_buf_6_addr_1 [1/1] 0.00ns
.preheader1131:128  %b_buf_6_addr_1 = getelementptr [64 x float]* %b_buf_6, i64 0, i64 %tmp_11

ST_115: b_buf_6_load [2/2] 2.39ns
.preheader1131:129  %b_buf_6_load = load float* %b_buf_6_addr_1, align 4


 <State 116>: 4.35ns
ST_116: a_buf_6_load [1/2] 2.39ns
.preheader1131:35  %a_buf_6_load = load float* %a_buf_6_addr_1, align 16

ST_116: result_10 [6/9] 4.35ns
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

ST_116: b_buf_6_load [1/2] 2.39ns
.preheader1131:129  %b_buf_6_load = load float* %b_buf_6_addr_1, align 4


 <State 117>: 4.35ns
ST_117: result_10 [5/9] 4.35ns
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

ST_117: product_term_11 [5/5] 4.35ns
.preheader1131:130  %product_term_11 = fmul float %a_buf_6_load, %b_buf_6_load


 <State 118>: 4.35ns
ST_118: result_10 [4/9] 4.35ns
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

ST_118: product_term_11 [4/5] 4.35ns
.preheader1131:130  %product_term_11 = fmul float %a_buf_6_load, %b_buf_6_load


 <State 119>: 4.35ns
ST_119: result_10 [3/9] 4.35ns
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

ST_119: product_term_11 [3/5] 4.35ns
.preheader1131:130  %product_term_11 = fmul float %a_buf_6_load, %b_buf_6_load


 <State 120>: 4.35ns
ST_120: result_10 [2/9] 4.35ns
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

ST_120: product_term_11 [2/5] 4.35ns
.preheader1131:130  %product_term_11 = fmul float %a_buf_6_load, %b_buf_6_load


 <State 121>: 4.35ns
ST_121: result_10 [1/9] 4.35ns
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

ST_121: product_term_11 [1/5] 4.35ns
.preheader1131:130  %product_term_11 = fmul float %a_buf_6_load, %b_buf_6_load


 <State 122>: 4.35ns
ST_122: result_11 [9/9] 4.35ns
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11


 <State 123>: 4.35ns
ST_123: result_11 [8/9] 4.35ns
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11


 <State 124>: 4.35ns
ST_124: a_buf_6_addr_2 [1/1] 0.00ns
.preheader1131:36  %a_buf_6_addr_2 = getelementptr [64 x float]* %a_buf_6, i64 0, i64 %tmp_10

ST_124: a_buf_6_load_1 [2/2] 2.39ns
.preheader1131:37  %a_buf_6_load_1 = load float* %a_buf_6_addr_2, align 4

ST_124: result_11 [7/9] 4.35ns
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

ST_124: b_buf_6_addr_2 [1/1] 0.00ns
.preheader1131:132  %b_buf_6_addr_2 = getelementptr [64 x float]* %b_buf_6, i64 0, i64 %tmp_12

ST_124: b_buf_6_load_1 [2/2] 2.39ns
.preheader1131:133  %b_buf_6_load_1 = load float* %b_buf_6_addr_2, align 4


 <State 125>: 4.35ns
ST_125: a_buf_6_load_1 [1/2] 2.39ns
.preheader1131:37  %a_buf_6_load_1 = load float* %a_buf_6_addr_2, align 4

ST_125: result_11 [6/9] 4.35ns
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

ST_125: b_buf_6_load_1 [1/2] 2.39ns
.preheader1131:133  %b_buf_6_load_1 = load float* %b_buf_6_addr_2, align 4


 <State 126>: 4.35ns
ST_126: result_11 [5/9] 4.35ns
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

ST_126: product_term_12 [5/5] 4.35ns
.preheader1131:134  %product_term_12 = fmul float %a_buf_6_load_1, %b_buf_6_load_1


 <State 127>: 4.35ns
ST_127: result_11 [4/9] 4.35ns
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

ST_127: product_term_12 [4/5] 4.35ns
.preheader1131:134  %product_term_12 = fmul float %a_buf_6_load_1, %b_buf_6_load_1


 <State 128>: 4.35ns
ST_128: result_11 [3/9] 4.35ns
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

ST_128: product_term_12 [3/5] 4.35ns
.preheader1131:134  %product_term_12 = fmul float %a_buf_6_load_1, %b_buf_6_load_1


 <State 129>: 4.35ns
ST_129: result_11 [2/9] 4.35ns
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

ST_129: product_term_12 [2/5] 4.35ns
.preheader1131:134  %product_term_12 = fmul float %a_buf_6_load_1, %b_buf_6_load_1


 <State 130>: 4.35ns
ST_130: result_11 [1/9] 4.35ns
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

ST_130: product_term_12 [1/5] 4.35ns
.preheader1131:134  %product_term_12 = fmul float %a_buf_6_load_1, %b_buf_6_load_1


 <State 131>: 4.35ns
ST_131: result_12 [9/9] 4.35ns
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12


 <State 132>: 4.35ns
ST_132: result_12 [8/9] 4.35ns
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12


 <State 133>: 4.35ns
ST_133: a_buf_7_addr_1 [1/1] 0.00ns
.preheader1131:38  %a_buf_7_addr_1 = getelementptr [64 x float]* %a_buf_7, i64 0, i64 %tmp_9

ST_133: a_buf_7_load [2/2] 2.39ns
.preheader1131:39  %a_buf_7_load = load float* %a_buf_7_addr_1, align 8

ST_133: result_12 [7/9] 4.35ns
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

ST_133: b_buf_7_addr_1 [1/1] 0.00ns
.preheader1131:136  %b_buf_7_addr_1 = getelementptr [64 x float]* %b_buf_7, i64 0, i64 %tmp_11

ST_133: b_buf_7_load [2/2] 2.39ns
.preheader1131:137  %b_buf_7_load = load float* %b_buf_7_addr_1, align 4


 <State 134>: 4.35ns
ST_134: a_buf_7_load [1/2] 2.39ns
.preheader1131:39  %a_buf_7_load = load float* %a_buf_7_addr_1, align 8

ST_134: result_12 [6/9] 4.35ns
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

ST_134: b_buf_7_load [1/2] 2.39ns
.preheader1131:137  %b_buf_7_load = load float* %b_buf_7_addr_1, align 4


 <State 135>: 4.35ns
ST_135: result_12 [5/9] 4.35ns
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

ST_135: product_term_13 [5/5] 4.35ns
.preheader1131:138  %product_term_13 = fmul float %a_buf_7_load, %b_buf_7_load


 <State 136>: 4.35ns
ST_136: result_12 [4/9] 4.35ns
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

ST_136: product_term_13 [4/5] 4.35ns
.preheader1131:138  %product_term_13 = fmul float %a_buf_7_load, %b_buf_7_load


 <State 137>: 4.35ns
ST_137: result_12 [3/9] 4.35ns
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

ST_137: product_term_13 [3/5] 4.35ns
.preheader1131:138  %product_term_13 = fmul float %a_buf_7_load, %b_buf_7_load


 <State 138>: 4.35ns
ST_138: result_12 [2/9] 4.35ns
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

ST_138: product_term_13 [2/5] 4.35ns
.preheader1131:138  %product_term_13 = fmul float %a_buf_7_load, %b_buf_7_load


 <State 139>: 4.35ns
ST_139: result_12 [1/9] 4.35ns
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

ST_139: product_term_13 [1/5] 4.35ns
.preheader1131:138  %product_term_13 = fmul float %a_buf_7_load, %b_buf_7_load


 <State 140>: 4.35ns
ST_140: result_13 [9/9] 4.35ns
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13


 <State 141>: 4.35ns
ST_141: result_13 [8/9] 4.35ns
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13


 <State 142>: 4.35ns
ST_142: a_buf_7_addr_2 [1/1] 0.00ns
.preheader1131:40  %a_buf_7_addr_2 = getelementptr [64 x float]* %a_buf_7, i64 0, i64 %tmp_10

ST_142: a_buf_7_load_1 [2/2] 2.39ns
.preheader1131:41  %a_buf_7_load_1 = load float* %a_buf_7_addr_2, align 4

ST_142: result_13 [7/9] 4.35ns
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

ST_142: b_buf_7_addr_2 [1/1] 0.00ns
.preheader1131:140  %b_buf_7_addr_2 = getelementptr [64 x float]* %b_buf_7, i64 0, i64 %tmp_12

ST_142: b_buf_7_load_1 [2/2] 2.39ns
.preheader1131:141  %b_buf_7_load_1 = load float* %b_buf_7_addr_2, align 4


 <State 143>: 4.35ns
ST_143: a_buf_7_load_1 [1/2] 2.39ns
.preheader1131:41  %a_buf_7_load_1 = load float* %a_buf_7_addr_2, align 4

ST_143: result_13 [6/9] 4.35ns
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

ST_143: b_buf_7_load_1 [1/2] 2.39ns
.preheader1131:141  %b_buf_7_load_1 = load float* %b_buf_7_addr_2, align 4


 <State 144>: 4.35ns
ST_144: result_13 [5/9] 4.35ns
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

ST_144: product_term_14 [5/5] 4.35ns
.preheader1131:142  %product_term_14 = fmul float %a_buf_7_load_1, %b_buf_7_load_1


 <State 145>: 4.35ns
ST_145: result_13 [4/9] 4.35ns
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

ST_145: product_term_14 [4/5] 4.35ns
.preheader1131:142  %product_term_14 = fmul float %a_buf_7_load_1, %b_buf_7_load_1


 <State 146>: 4.35ns
ST_146: result_13 [3/9] 4.35ns
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

ST_146: product_term_14 [3/5] 4.35ns
.preheader1131:142  %product_term_14 = fmul float %a_buf_7_load_1, %b_buf_7_load_1


 <State 147>: 4.35ns
ST_147: result_13 [2/9] 4.35ns
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

ST_147: product_term_14 [2/5] 4.35ns
.preheader1131:142  %product_term_14 = fmul float %a_buf_7_load_1, %b_buf_7_load_1


 <State 148>: 4.35ns
ST_148: result_13 [1/9] 4.35ns
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

ST_148: product_term_14 [1/5] 4.35ns
.preheader1131:142  %product_term_14 = fmul float %a_buf_7_load_1, %b_buf_7_load_1


 <State 149>: 4.35ns
ST_149: result_14 [9/9] 4.35ns
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14


 <State 150>: 4.35ns
ST_150: result_14 [8/9] 4.35ns
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14


 <State 151>: 4.35ns
ST_151: a_buf_8_addr_1 [1/1] 0.00ns
.preheader1131:42  %a_buf_8_addr_1 = getelementptr [64 x float]* %a_buf_8, i64 0, i64 %tmp_9

ST_151: a_buf_8_load [2/2] 2.39ns
.preheader1131:43  %a_buf_8_load = load float* %a_buf_8_addr_1, align 16

ST_151: result_14 [7/9] 4.35ns
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

ST_151: b_buf_8_addr_1 [1/1] 0.00ns
.preheader1131:144  %b_buf_8_addr_1 = getelementptr [64 x float]* %b_buf_8, i64 0, i64 %tmp_11

ST_151: b_buf_8_load [2/2] 2.39ns
.preheader1131:145  %b_buf_8_load = load float* %b_buf_8_addr_1, align 4


 <State 152>: 4.35ns
ST_152: a_buf_8_load [1/2] 2.39ns
.preheader1131:43  %a_buf_8_load = load float* %a_buf_8_addr_1, align 16

ST_152: result_14 [6/9] 4.35ns
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

ST_152: b_buf_8_load [1/2] 2.39ns
.preheader1131:145  %b_buf_8_load = load float* %b_buf_8_addr_1, align 4


 <State 153>: 4.35ns
ST_153: result_14 [5/9] 4.35ns
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

ST_153: product_term_15 [5/5] 4.35ns
.preheader1131:146  %product_term_15 = fmul float %a_buf_8_load, %b_buf_8_load


 <State 154>: 4.35ns
ST_154: result_14 [4/9] 4.35ns
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

ST_154: product_term_15 [4/5] 4.35ns
.preheader1131:146  %product_term_15 = fmul float %a_buf_8_load, %b_buf_8_load


 <State 155>: 4.35ns
ST_155: result_14 [3/9] 4.35ns
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

ST_155: product_term_15 [3/5] 4.35ns
.preheader1131:146  %product_term_15 = fmul float %a_buf_8_load, %b_buf_8_load


 <State 156>: 4.35ns
ST_156: result_14 [2/9] 4.35ns
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

ST_156: product_term_15 [2/5] 4.35ns
.preheader1131:146  %product_term_15 = fmul float %a_buf_8_load, %b_buf_8_load


 <State 157>: 4.35ns
ST_157: result_14 [1/9] 4.35ns
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

ST_157: product_term_15 [1/5] 4.35ns
.preheader1131:146  %product_term_15 = fmul float %a_buf_8_load, %b_buf_8_load


 <State 158>: 4.35ns
ST_158: result_15 [9/9] 4.35ns
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15


 <State 159>: 4.35ns
ST_159: result_15 [8/9] 4.35ns
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15


 <State 160>: 4.35ns
ST_160: a_buf_8_addr_2 [1/1] 0.00ns
.preheader1131:44  %a_buf_8_addr_2 = getelementptr [64 x float]* %a_buf_8, i64 0, i64 %tmp_10

ST_160: a_buf_8_load_1 [2/2] 2.39ns
.preheader1131:45  %a_buf_8_load_1 = load float* %a_buf_8_addr_2, align 4

ST_160: result_15 [7/9] 4.35ns
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

ST_160: b_buf_8_addr_2 [1/1] 0.00ns
.preheader1131:148  %b_buf_8_addr_2 = getelementptr [64 x float]* %b_buf_8, i64 0, i64 %tmp_12

ST_160: b_buf_8_load_1 [2/2] 2.39ns
.preheader1131:149  %b_buf_8_load_1 = load float* %b_buf_8_addr_2, align 4


 <State 161>: 4.35ns
ST_161: a_buf_8_load_1 [1/2] 2.39ns
.preheader1131:45  %a_buf_8_load_1 = load float* %a_buf_8_addr_2, align 4

ST_161: result_15 [6/9] 4.35ns
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

ST_161: b_buf_8_load_1 [1/2] 2.39ns
.preheader1131:149  %b_buf_8_load_1 = load float* %b_buf_8_addr_2, align 4


 <State 162>: 4.35ns
ST_162: result_15 [5/9] 4.35ns
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

ST_162: product_term_16 [5/5] 4.35ns
.preheader1131:150  %product_term_16 = fmul float %a_buf_8_load_1, %b_buf_8_load_1


 <State 163>: 4.35ns
ST_163: result_15 [4/9] 4.35ns
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

ST_163: product_term_16 [4/5] 4.35ns
.preheader1131:150  %product_term_16 = fmul float %a_buf_8_load_1, %b_buf_8_load_1


 <State 164>: 4.35ns
ST_164: result_15 [3/9] 4.35ns
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

ST_164: product_term_16 [3/5] 4.35ns
.preheader1131:150  %product_term_16 = fmul float %a_buf_8_load_1, %b_buf_8_load_1


 <State 165>: 4.35ns
ST_165: result_15 [2/9] 4.35ns
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

ST_165: product_term_16 [2/5] 4.35ns
.preheader1131:150  %product_term_16 = fmul float %a_buf_8_load_1, %b_buf_8_load_1


 <State 166>: 4.35ns
ST_166: result_15 [1/9] 4.35ns
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

ST_166: product_term_16 [1/5] 4.35ns
.preheader1131:150  %product_term_16 = fmul float %a_buf_8_load_1, %b_buf_8_load_1


 <State 167>: 4.35ns
ST_167: result_16 [9/9] 4.35ns
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16


 <State 168>: 4.35ns
ST_168: result_16 [8/9] 4.35ns
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16


 <State 169>: 4.35ns
ST_169: a_buf_9_addr_1 [1/1] 0.00ns
.preheader1131:46  %a_buf_9_addr_1 = getelementptr [64 x float]* %a_buf_9, i64 0, i64 %tmp_9

ST_169: a_buf_9_load [2/2] 2.39ns
.preheader1131:47  %a_buf_9_load = load float* %a_buf_9_addr_1, align 8

ST_169: result_16 [7/9] 4.35ns
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

ST_169: b_buf_9_addr_1 [1/1] 0.00ns
.preheader1131:152  %b_buf_9_addr_1 = getelementptr [64 x float]* %b_buf_9, i64 0, i64 %tmp_11

ST_169: b_buf_9_load [2/2] 2.39ns
.preheader1131:153  %b_buf_9_load = load float* %b_buf_9_addr_1, align 4


 <State 170>: 4.35ns
ST_170: a_buf_9_load [1/2] 2.39ns
.preheader1131:47  %a_buf_9_load = load float* %a_buf_9_addr_1, align 8

ST_170: result_16 [6/9] 4.35ns
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

ST_170: b_buf_9_load [1/2] 2.39ns
.preheader1131:153  %b_buf_9_load = load float* %b_buf_9_addr_1, align 4


 <State 171>: 4.35ns
ST_171: result_16 [5/9] 4.35ns
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

ST_171: product_term_17 [5/5] 4.35ns
.preheader1131:154  %product_term_17 = fmul float %a_buf_9_load, %b_buf_9_load


 <State 172>: 4.35ns
ST_172: result_16 [4/9] 4.35ns
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

ST_172: product_term_17 [4/5] 4.35ns
.preheader1131:154  %product_term_17 = fmul float %a_buf_9_load, %b_buf_9_load


 <State 173>: 4.35ns
ST_173: result_16 [3/9] 4.35ns
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

ST_173: product_term_17 [3/5] 4.35ns
.preheader1131:154  %product_term_17 = fmul float %a_buf_9_load, %b_buf_9_load


 <State 174>: 4.35ns
ST_174: result_16 [2/9] 4.35ns
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

ST_174: product_term_17 [2/5] 4.35ns
.preheader1131:154  %product_term_17 = fmul float %a_buf_9_load, %b_buf_9_load


 <State 175>: 4.35ns
ST_175: result_16 [1/9] 4.35ns
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

ST_175: product_term_17 [1/5] 4.35ns
.preheader1131:154  %product_term_17 = fmul float %a_buf_9_load, %b_buf_9_load


 <State 176>: 4.35ns
ST_176: result_17 [9/9] 4.35ns
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17


 <State 177>: 4.35ns
ST_177: result_17 [8/9] 4.35ns
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17


 <State 178>: 4.35ns
ST_178: a_buf_9_addr_2 [1/1] 0.00ns
.preheader1131:48  %a_buf_9_addr_2 = getelementptr [64 x float]* %a_buf_9, i64 0, i64 %tmp_10

ST_178: a_buf_9_load_1 [2/2] 2.39ns
.preheader1131:49  %a_buf_9_load_1 = load float* %a_buf_9_addr_2, align 4

ST_178: result_17 [7/9] 4.35ns
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

ST_178: b_buf_9_addr_2 [1/1] 0.00ns
.preheader1131:156  %b_buf_9_addr_2 = getelementptr [64 x float]* %b_buf_9, i64 0, i64 %tmp_12

ST_178: b_buf_9_load_1 [2/2] 2.39ns
.preheader1131:157  %b_buf_9_load_1 = load float* %b_buf_9_addr_2, align 4


 <State 179>: 4.35ns
ST_179: a_buf_9_load_1 [1/2] 2.39ns
.preheader1131:49  %a_buf_9_load_1 = load float* %a_buf_9_addr_2, align 4

ST_179: result_17 [6/9] 4.35ns
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

ST_179: b_buf_9_load_1 [1/2] 2.39ns
.preheader1131:157  %b_buf_9_load_1 = load float* %b_buf_9_addr_2, align 4


 <State 180>: 4.35ns
ST_180: result_17 [5/9] 4.35ns
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

ST_180: product_term_18 [5/5] 4.35ns
.preheader1131:158  %product_term_18 = fmul float %a_buf_9_load_1, %b_buf_9_load_1


 <State 181>: 4.35ns
ST_181: result_17 [4/9] 4.35ns
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

ST_181: product_term_18 [4/5] 4.35ns
.preheader1131:158  %product_term_18 = fmul float %a_buf_9_load_1, %b_buf_9_load_1


 <State 182>: 4.35ns
ST_182: result_17 [3/9] 4.35ns
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

ST_182: product_term_18 [3/5] 4.35ns
.preheader1131:158  %product_term_18 = fmul float %a_buf_9_load_1, %b_buf_9_load_1


 <State 183>: 4.35ns
ST_183: result_17 [2/9] 4.35ns
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

ST_183: product_term_18 [2/5] 4.35ns
.preheader1131:158  %product_term_18 = fmul float %a_buf_9_load_1, %b_buf_9_load_1


 <State 184>: 4.35ns
ST_184: result_17 [1/9] 4.35ns
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

ST_184: product_term_18 [1/5] 4.35ns
.preheader1131:158  %product_term_18 = fmul float %a_buf_9_load_1, %b_buf_9_load_1


 <State 185>: 4.35ns
ST_185: result_18 [9/9] 4.35ns
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18


 <State 186>: 4.35ns
ST_186: result_18 [8/9] 4.35ns
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18


 <State 187>: 4.35ns
ST_187: a_buf_10_addr_1 [1/1] 0.00ns
.preheader1131:50  %a_buf_10_addr_1 = getelementptr [64 x float]* %a_buf_10, i64 0, i64 %tmp_9

ST_187: a_buf_10_load [2/2] 2.39ns
.preheader1131:51  %a_buf_10_load = load float* %a_buf_10_addr_1, align 16

ST_187: result_18 [7/9] 4.35ns
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

ST_187: b_buf_10_addr_1 [1/1] 0.00ns
.preheader1131:160  %b_buf_10_addr_1 = getelementptr [64 x float]* %b_buf_10, i64 0, i64 %tmp_11

ST_187: b_buf_10_load [2/2] 2.39ns
.preheader1131:161  %b_buf_10_load = load float* %b_buf_10_addr_1, align 4


 <State 188>: 4.35ns
ST_188: a_buf_10_load [1/2] 2.39ns
.preheader1131:51  %a_buf_10_load = load float* %a_buf_10_addr_1, align 16

ST_188: result_18 [6/9] 4.35ns
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

ST_188: b_buf_10_load [1/2] 2.39ns
.preheader1131:161  %b_buf_10_load = load float* %b_buf_10_addr_1, align 4


 <State 189>: 4.35ns
ST_189: result_18 [5/9] 4.35ns
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

ST_189: product_term_19 [5/5] 4.35ns
.preheader1131:162  %product_term_19 = fmul float %a_buf_10_load, %b_buf_10_load


 <State 190>: 4.35ns
ST_190: result_18 [4/9] 4.35ns
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

ST_190: product_term_19 [4/5] 4.35ns
.preheader1131:162  %product_term_19 = fmul float %a_buf_10_load, %b_buf_10_load


 <State 191>: 4.35ns
ST_191: result_18 [3/9] 4.35ns
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

ST_191: product_term_19 [3/5] 4.35ns
.preheader1131:162  %product_term_19 = fmul float %a_buf_10_load, %b_buf_10_load


 <State 192>: 4.35ns
ST_192: result_18 [2/9] 4.35ns
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

ST_192: product_term_19 [2/5] 4.35ns
.preheader1131:162  %product_term_19 = fmul float %a_buf_10_load, %b_buf_10_load


 <State 193>: 4.35ns
ST_193: result_18 [1/9] 4.35ns
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

ST_193: product_term_19 [1/5] 4.35ns
.preheader1131:162  %product_term_19 = fmul float %a_buf_10_load, %b_buf_10_load


 <State 194>: 4.35ns
ST_194: result_19 [9/9] 4.35ns
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19


 <State 195>: 4.35ns
ST_195: result_19 [8/9] 4.35ns
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19


 <State 196>: 4.35ns
ST_196: a_buf_10_addr_2 [1/1] 0.00ns
.preheader1131:52  %a_buf_10_addr_2 = getelementptr [64 x float]* %a_buf_10, i64 0, i64 %tmp_10

ST_196: a_buf_10_load_1 [2/2] 2.39ns
.preheader1131:53  %a_buf_10_load_1 = load float* %a_buf_10_addr_2, align 4

ST_196: result_19 [7/9] 4.35ns
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

ST_196: b_buf_10_addr_2 [1/1] 0.00ns
.preheader1131:164  %b_buf_10_addr_2 = getelementptr [64 x float]* %b_buf_10, i64 0, i64 %tmp_12

ST_196: b_buf_10_load_1 [2/2] 2.39ns
.preheader1131:165  %b_buf_10_load_1 = load float* %b_buf_10_addr_2, align 4


 <State 197>: 4.35ns
ST_197: a_buf_10_load_1 [1/2] 2.39ns
.preheader1131:53  %a_buf_10_load_1 = load float* %a_buf_10_addr_2, align 4

ST_197: result_19 [6/9] 4.35ns
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

ST_197: b_buf_10_load_1 [1/2] 2.39ns
.preheader1131:165  %b_buf_10_load_1 = load float* %b_buf_10_addr_2, align 4


 <State 198>: 4.35ns
ST_198: result_19 [5/9] 4.35ns
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

ST_198: product_term_20 [5/5] 4.35ns
.preheader1131:166  %product_term_20 = fmul float %a_buf_10_load_1, %b_buf_10_load_1


 <State 199>: 4.35ns
ST_199: result_19 [4/9] 4.35ns
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

ST_199: product_term_20 [4/5] 4.35ns
.preheader1131:166  %product_term_20 = fmul float %a_buf_10_load_1, %b_buf_10_load_1


 <State 200>: 4.35ns
ST_200: result_19 [3/9] 4.35ns
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

ST_200: product_term_20 [3/5] 4.35ns
.preheader1131:166  %product_term_20 = fmul float %a_buf_10_load_1, %b_buf_10_load_1


 <State 201>: 4.35ns
ST_201: result_19 [2/9] 4.35ns
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

ST_201: product_term_20 [2/5] 4.35ns
.preheader1131:166  %product_term_20 = fmul float %a_buf_10_load_1, %b_buf_10_load_1


 <State 202>: 4.35ns
ST_202: result_19 [1/9] 4.35ns
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

ST_202: product_term_20 [1/5] 4.35ns
.preheader1131:166  %product_term_20 = fmul float %a_buf_10_load_1, %b_buf_10_load_1


 <State 203>: 4.35ns
ST_203: result_20 [9/9] 4.35ns
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20


 <State 204>: 4.35ns
ST_204: result_20 [8/9] 4.35ns
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20


 <State 205>: 4.35ns
ST_205: a_buf_11_addr_1 [1/1] 0.00ns
.preheader1131:54  %a_buf_11_addr_1 = getelementptr [64 x float]* %a_buf_11, i64 0, i64 %tmp_9

ST_205: a_buf_11_load [2/2] 2.39ns
.preheader1131:55  %a_buf_11_load = load float* %a_buf_11_addr_1, align 8

ST_205: result_20 [7/9] 4.35ns
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

ST_205: b_buf_11_addr_1 [1/1] 0.00ns
.preheader1131:168  %b_buf_11_addr_1 = getelementptr [64 x float]* %b_buf_11, i64 0, i64 %tmp_11

ST_205: b_buf_11_load [2/2] 2.39ns
.preheader1131:169  %b_buf_11_load = load float* %b_buf_11_addr_1, align 4


 <State 206>: 4.35ns
ST_206: a_buf_11_load [1/2] 2.39ns
.preheader1131:55  %a_buf_11_load = load float* %a_buf_11_addr_1, align 8

ST_206: result_20 [6/9] 4.35ns
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

ST_206: b_buf_11_load [1/2] 2.39ns
.preheader1131:169  %b_buf_11_load = load float* %b_buf_11_addr_1, align 4


 <State 207>: 4.35ns
ST_207: result_20 [5/9] 4.35ns
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

ST_207: product_term_21 [5/5] 4.35ns
.preheader1131:170  %product_term_21 = fmul float %a_buf_11_load, %b_buf_11_load


 <State 208>: 4.35ns
ST_208: result_20 [4/9] 4.35ns
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

ST_208: product_term_21 [4/5] 4.35ns
.preheader1131:170  %product_term_21 = fmul float %a_buf_11_load, %b_buf_11_load


 <State 209>: 4.35ns
ST_209: result_20 [3/9] 4.35ns
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

ST_209: product_term_21 [3/5] 4.35ns
.preheader1131:170  %product_term_21 = fmul float %a_buf_11_load, %b_buf_11_load


 <State 210>: 4.35ns
ST_210: result_20 [2/9] 4.35ns
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

ST_210: product_term_21 [2/5] 4.35ns
.preheader1131:170  %product_term_21 = fmul float %a_buf_11_load, %b_buf_11_load


 <State 211>: 4.35ns
ST_211: result_20 [1/9] 4.35ns
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

ST_211: product_term_21 [1/5] 4.35ns
.preheader1131:170  %product_term_21 = fmul float %a_buf_11_load, %b_buf_11_load


 <State 212>: 4.35ns
ST_212: result_21 [9/9] 4.35ns
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21


 <State 213>: 4.35ns
ST_213: result_21 [8/9] 4.35ns
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21


 <State 214>: 4.35ns
ST_214: a_buf_11_addr_2 [1/1] 0.00ns
.preheader1131:56  %a_buf_11_addr_2 = getelementptr [64 x float]* %a_buf_11, i64 0, i64 %tmp_10

ST_214: a_buf_11_load_1 [2/2] 2.39ns
.preheader1131:57  %a_buf_11_load_1 = load float* %a_buf_11_addr_2, align 4

ST_214: result_21 [7/9] 4.35ns
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

ST_214: b_buf_11_addr_2 [1/1] 0.00ns
.preheader1131:172  %b_buf_11_addr_2 = getelementptr [64 x float]* %b_buf_11, i64 0, i64 %tmp_12

ST_214: b_buf_11_load_1 [2/2] 2.39ns
.preheader1131:173  %b_buf_11_load_1 = load float* %b_buf_11_addr_2, align 4


 <State 215>: 4.35ns
ST_215: a_buf_11_load_1 [1/2] 2.39ns
.preheader1131:57  %a_buf_11_load_1 = load float* %a_buf_11_addr_2, align 4

ST_215: result_21 [6/9] 4.35ns
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

ST_215: b_buf_11_load_1 [1/2] 2.39ns
.preheader1131:173  %b_buf_11_load_1 = load float* %b_buf_11_addr_2, align 4


 <State 216>: 4.35ns
ST_216: result_21 [5/9] 4.35ns
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

ST_216: product_term_22 [5/5] 4.35ns
.preheader1131:174  %product_term_22 = fmul float %a_buf_11_load_1, %b_buf_11_load_1


 <State 217>: 4.35ns
ST_217: result_21 [4/9] 4.35ns
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

ST_217: product_term_22 [4/5] 4.35ns
.preheader1131:174  %product_term_22 = fmul float %a_buf_11_load_1, %b_buf_11_load_1


 <State 218>: 4.35ns
ST_218: result_21 [3/9] 4.35ns
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

ST_218: product_term_22 [3/5] 4.35ns
.preheader1131:174  %product_term_22 = fmul float %a_buf_11_load_1, %b_buf_11_load_1


 <State 219>: 4.35ns
ST_219: result_21 [2/9] 4.35ns
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

ST_219: product_term_22 [2/5] 4.35ns
.preheader1131:174  %product_term_22 = fmul float %a_buf_11_load_1, %b_buf_11_load_1


 <State 220>: 4.35ns
ST_220: result_21 [1/9] 4.35ns
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

ST_220: product_term_22 [1/5] 4.35ns
.preheader1131:174  %product_term_22 = fmul float %a_buf_11_load_1, %b_buf_11_load_1


 <State 221>: 4.35ns
ST_221: result_22 [9/9] 4.35ns
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22


 <State 222>: 4.35ns
ST_222: result_22 [8/9] 4.35ns
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22


 <State 223>: 4.35ns
ST_223: a_buf_12_addr_1 [1/1] 0.00ns
.preheader1131:58  %a_buf_12_addr_1 = getelementptr [64 x float]* %a_buf_12, i64 0, i64 %tmp_9

ST_223: a_buf_12_load [2/2] 2.39ns
.preheader1131:59  %a_buf_12_load = load float* %a_buf_12_addr_1, align 16

ST_223: a_buf_13_addr_1 [1/1] 0.00ns
.preheader1131:62  %a_buf_13_addr_1 = getelementptr [64 x float]* %a_buf_13, i64 0, i64 %tmp_9

ST_223: a_buf_13_load [2/2] 2.39ns
.preheader1131:63  %a_buf_13_load = load float* %a_buf_13_addr_1, align 8

ST_223: a_buf_14_addr_1 [1/1] 0.00ns
.preheader1131:66  %a_buf_14_addr_1 = getelementptr [64 x float]* %a_buf_14, i64 0, i64 %tmp_9

ST_223: a_buf_14_load [2/2] 2.39ns
.preheader1131:67  %a_buf_14_load = load float* %a_buf_14_addr_1, align 16

ST_223: a_buf_15_addr_1 [1/1] 0.00ns
.preheader1131:70  %a_buf_15_addr_1 = getelementptr [64 x float]* %a_buf_15, i64 0, i64 %tmp_9

ST_223: a_buf_15_load [2/2] 2.39ns
.preheader1131:71  %a_buf_15_load = load float* %a_buf_15_addr_1, align 8

ST_223: result_22 [7/9] 4.35ns
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

ST_223: b_buf_12_addr_1 [1/1] 0.00ns
.preheader1131:176  %b_buf_12_addr_1 = getelementptr [64 x float]* %b_buf_12, i64 0, i64 %tmp_11

ST_223: b_buf_12_load [2/2] 2.39ns
.preheader1131:177  %b_buf_12_load = load float* %b_buf_12_addr_1, align 4

ST_223: b_buf_13_addr_1 [1/1] 0.00ns
.preheader1131:184  %b_buf_13_addr_1 = getelementptr [64 x float]* %b_buf_13, i64 0, i64 %tmp_11

ST_223: b_buf_13_load [2/2] 2.39ns
.preheader1131:185  %b_buf_13_load = load float* %b_buf_13_addr_1, align 4

ST_223: b_buf_14_addr_1 [1/1] 0.00ns
.preheader1131:192  %b_buf_14_addr_1 = getelementptr [64 x float]* %b_buf_14, i64 0, i64 %tmp_11

ST_223: b_buf_14_load [2/2] 2.39ns
.preheader1131:193  %b_buf_14_load = load float* %b_buf_14_addr_1, align 4

ST_223: b_buf_15_addr_1 [1/1] 0.00ns
.preheader1131:200  %b_buf_15_addr_1 = getelementptr [64 x float]* %b_buf_15, i64 0, i64 %tmp_11

ST_223: b_buf_15_load [2/2] 2.39ns
.preheader1131:201  %b_buf_15_load = load float* %b_buf_15_addr_1, align 4


 <State 224>: 4.35ns
ST_224: a_buf_12_load [1/2] 2.39ns
.preheader1131:59  %a_buf_12_load = load float* %a_buf_12_addr_1, align 16

ST_224: a_buf_13_load [1/2] 2.39ns
.preheader1131:63  %a_buf_13_load = load float* %a_buf_13_addr_1, align 8

ST_224: a_buf_14_load [1/2] 2.39ns
.preheader1131:67  %a_buf_14_load = load float* %a_buf_14_addr_1, align 16

ST_224: a_buf_15_load [1/2] 2.39ns
.preheader1131:71  %a_buf_15_load = load float* %a_buf_15_addr_1, align 8

ST_224: result_22 [6/9] 4.35ns
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

ST_224: b_buf_12_load [1/2] 2.39ns
.preheader1131:177  %b_buf_12_load = load float* %b_buf_12_addr_1, align 4

ST_224: b_buf_13_load [1/2] 2.39ns
.preheader1131:185  %b_buf_13_load = load float* %b_buf_13_addr_1, align 4

ST_224: b_buf_14_load [1/2] 2.39ns
.preheader1131:193  %b_buf_14_load = load float* %b_buf_14_addr_1, align 4

ST_224: b_buf_15_load [1/2] 2.39ns
.preheader1131:201  %b_buf_15_load = load float* %b_buf_15_addr_1, align 4


 <State 225>: 4.35ns
ST_225: result_22 [5/9] 4.35ns
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

ST_225: product_term_23 [5/5] 4.35ns
.preheader1131:178  %product_term_23 = fmul float %a_buf_12_load, %b_buf_12_load

ST_225: product_term_25 [5/5] 4.35ns
.preheader1131:186  %product_term_25 = fmul float %a_buf_13_load, %b_buf_13_load

ST_225: product_term_27 [5/5] 4.35ns
.preheader1131:194  %product_term_27 = fmul float %a_buf_14_load, %b_buf_14_load

ST_225: product_term_29 [5/5] 4.35ns
.preheader1131:202  %product_term_29 = fmul float %a_buf_15_load, %b_buf_15_load


 <State 226>: 4.35ns
ST_226: result_22 [4/9] 4.35ns
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

ST_226: product_term_23 [4/5] 4.35ns
.preheader1131:178  %product_term_23 = fmul float %a_buf_12_load, %b_buf_12_load

ST_226: product_term_25 [4/5] 4.35ns
.preheader1131:186  %product_term_25 = fmul float %a_buf_13_load, %b_buf_13_load

ST_226: product_term_27 [4/5] 4.35ns
.preheader1131:194  %product_term_27 = fmul float %a_buf_14_load, %b_buf_14_load

ST_226: product_term_29 [4/5] 4.35ns
.preheader1131:202  %product_term_29 = fmul float %a_buf_15_load, %b_buf_15_load


 <State 227>: 4.35ns
ST_227: result_22 [3/9] 4.35ns
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

ST_227: product_term_23 [3/5] 4.35ns
.preheader1131:178  %product_term_23 = fmul float %a_buf_12_load, %b_buf_12_load

ST_227: product_term_25 [3/5] 4.35ns
.preheader1131:186  %product_term_25 = fmul float %a_buf_13_load, %b_buf_13_load

ST_227: product_term_27 [3/5] 4.35ns
.preheader1131:194  %product_term_27 = fmul float %a_buf_14_load, %b_buf_14_load

ST_227: product_term_29 [3/5] 4.35ns
.preheader1131:202  %product_term_29 = fmul float %a_buf_15_load, %b_buf_15_load


 <State 228>: 4.35ns
ST_228: result_22 [2/9] 4.35ns
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

ST_228: product_term_23 [2/5] 4.35ns
.preheader1131:178  %product_term_23 = fmul float %a_buf_12_load, %b_buf_12_load

ST_228: product_term_25 [2/5] 4.35ns
.preheader1131:186  %product_term_25 = fmul float %a_buf_13_load, %b_buf_13_load

ST_228: product_term_27 [2/5] 4.35ns
.preheader1131:194  %product_term_27 = fmul float %a_buf_14_load, %b_buf_14_load

ST_228: product_term_29 [2/5] 4.35ns
.preheader1131:202  %product_term_29 = fmul float %a_buf_15_load, %b_buf_15_load


 <State 229>: 4.35ns
ST_229: result_22 [1/9] 4.35ns
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

ST_229: product_term_23 [1/5] 4.35ns
.preheader1131:178  %product_term_23 = fmul float %a_buf_12_load, %b_buf_12_load

ST_229: product_term_25 [1/5] 4.35ns
.preheader1131:186  %product_term_25 = fmul float %a_buf_13_load, %b_buf_13_load

ST_229: product_term_27 [1/5] 4.35ns
.preheader1131:194  %product_term_27 = fmul float %a_buf_14_load, %b_buf_14_load

ST_229: product_term_29 [1/5] 4.35ns
.preheader1131:202  %product_term_29 = fmul float %a_buf_15_load, %b_buf_15_load


 <State 230>: 4.35ns
ST_230: result_23 [9/9] 4.35ns
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23


 <State 231>: 4.35ns
ST_231: result_23 [8/9] 4.35ns
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23


 <State 232>: 4.35ns
ST_232: a_buf_12_addr_2 [1/1] 0.00ns
.preheader1131:60  %a_buf_12_addr_2 = getelementptr [64 x float]* %a_buf_12, i64 0, i64 %tmp_10

ST_232: a_buf_12_load_1 [2/2] 2.39ns
.preheader1131:61  %a_buf_12_load_1 = load float* %a_buf_12_addr_2, align 4

ST_232: a_buf_13_addr_2 [1/1] 0.00ns
.preheader1131:64  %a_buf_13_addr_2 = getelementptr [64 x float]* %a_buf_13, i64 0, i64 %tmp_10

ST_232: a_buf_13_load_1 [2/2] 2.39ns
.preheader1131:65  %a_buf_13_load_1 = load float* %a_buf_13_addr_2, align 4

ST_232: a_buf_14_addr_2 [1/1] 0.00ns
.preheader1131:68  %a_buf_14_addr_2 = getelementptr [64 x float]* %a_buf_14, i64 0, i64 %tmp_10

ST_232: a_buf_14_load_1 [2/2] 2.39ns
.preheader1131:69  %a_buf_14_load_1 = load float* %a_buf_14_addr_2, align 4

ST_232: a_buf_15_addr_2 [1/1] 0.00ns
.preheader1131:72  %a_buf_15_addr_2 = getelementptr [64 x float]* %a_buf_15, i64 0, i64 %tmp_10

ST_232: a_buf_15_load_1 [2/2] 2.39ns
.preheader1131:73  %a_buf_15_load_1 = load float* %a_buf_15_addr_2, align 4

ST_232: result_23 [7/9] 4.35ns
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

ST_232: b_buf_12_addr_2 [1/1] 0.00ns
.preheader1131:180  %b_buf_12_addr_2 = getelementptr [64 x float]* %b_buf_12, i64 0, i64 %tmp_12

ST_232: b_buf_12_load_1 [2/2] 2.39ns
.preheader1131:181  %b_buf_12_load_1 = load float* %b_buf_12_addr_2, align 4

ST_232: b_buf_13_addr_2 [1/1] 0.00ns
.preheader1131:188  %b_buf_13_addr_2 = getelementptr [64 x float]* %b_buf_13, i64 0, i64 %tmp_12

ST_232: b_buf_13_load_1 [2/2] 2.39ns
.preheader1131:189  %b_buf_13_load_1 = load float* %b_buf_13_addr_2, align 4

ST_232: b_buf_14_addr_2 [1/1] 0.00ns
.preheader1131:196  %b_buf_14_addr_2 = getelementptr [64 x float]* %b_buf_14, i64 0, i64 %tmp_12

ST_232: b_buf_14_load_1 [2/2] 2.39ns
.preheader1131:197  %b_buf_14_load_1 = load float* %b_buf_14_addr_2, align 4

ST_232: b_buf_15_addr_2 [1/1] 0.00ns
.preheader1131:204  %b_buf_15_addr_2 = getelementptr [64 x float]* %b_buf_15, i64 0, i64 %tmp_12

ST_232: b_buf_15_load_1 [2/2] 2.39ns
.preheader1131:205  %b_buf_15_load_1 = load float* %b_buf_15_addr_2, align 4


 <State 233>: 4.35ns
ST_233: a_buf_12_load_1 [1/2] 2.39ns
.preheader1131:61  %a_buf_12_load_1 = load float* %a_buf_12_addr_2, align 4

ST_233: a_buf_13_load_1 [1/2] 2.39ns
.preheader1131:65  %a_buf_13_load_1 = load float* %a_buf_13_addr_2, align 4

ST_233: a_buf_14_load_1 [1/2] 2.39ns
.preheader1131:69  %a_buf_14_load_1 = load float* %a_buf_14_addr_2, align 4

ST_233: a_buf_15_load_1 [1/2] 2.39ns
.preheader1131:73  %a_buf_15_load_1 = load float* %a_buf_15_addr_2, align 4

ST_233: result_23 [6/9] 4.35ns
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

ST_233: b_buf_12_load_1 [1/2] 2.39ns
.preheader1131:181  %b_buf_12_load_1 = load float* %b_buf_12_addr_2, align 4

ST_233: b_buf_13_load_1 [1/2] 2.39ns
.preheader1131:189  %b_buf_13_load_1 = load float* %b_buf_13_addr_2, align 4

ST_233: b_buf_14_load_1 [1/2] 2.39ns
.preheader1131:197  %b_buf_14_load_1 = load float* %b_buf_14_addr_2, align 4

ST_233: b_buf_15_load_1 [1/2] 2.39ns
.preheader1131:205  %b_buf_15_load_1 = load float* %b_buf_15_addr_2, align 4


 <State 234>: 4.35ns
ST_234: result_23 [5/9] 4.35ns
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

ST_234: product_term_24 [5/5] 4.35ns
.preheader1131:182  %product_term_24 = fmul float %a_buf_12_load_1, %b_buf_12_load_1

ST_234: product_term_26 [5/5] 4.35ns
.preheader1131:190  %product_term_26 = fmul float %a_buf_13_load_1, %b_buf_13_load_1

ST_234: product_term_28 [5/5] 4.35ns
.preheader1131:198  %product_term_28 = fmul float %a_buf_14_load_1, %b_buf_14_load_1

ST_234: product_term_30 [5/5] 4.35ns
.preheader1131:206  %product_term_30 = fmul float %a_buf_15_load_1, %b_buf_15_load_1


 <State 235>: 4.35ns
ST_235: result_23 [4/9] 4.35ns
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

ST_235: product_term_24 [4/5] 4.35ns
.preheader1131:182  %product_term_24 = fmul float %a_buf_12_load_1, %b_buf_12_load_1

ST_235: product_term_26 [4/5] 4.35ns
.preheader1131:190  %product_term_26 = fmul float %a_buf_13_load_1, %b_buf_13_load_1

ST_235: product_term_28 [4/5] 4.35ns
.preheader1131:198  %product_term_28 = fmul float %a_buf_14_load_1, %b_buf_14_load_1

ST_235: product_term_30 [4/5] 4.35ns
.preheader1131:206  %product_term_30 = fmul float %a_buf_15_load_1, %b_buf_15_load_1


 <State 236>: 4.35ns
ST_236: result_23 [3/9] 4.35ns
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

ST_236: product_term_24 [3/5] 4.35ns
.preheader1131:182  %product_term_24 = fmul float %a_buf_12_load_1, %b_buf_12_load_1

ST_236: product_term_26 [3/5] 4.35ns
.preheader1131:190  %product_term_26 = fmul float %a_buf_13_load_1, %b_buf_13_load_1

ST_236: product_term_28 [3/5] 4.35ns
.preheader1131:198  %product_term_28 = fmul float %a_buf_14_load_1, %b_buf_14_load_1

ST_236: product_term_30 [3/5] 4.35ns
.preheader1131:206  %product_term_30 = fmul float %a_buf_15_load_1, %b_buf_15_load_1


 <State 237>: 4.35ns
ST_237: result_23 [2/9] 4.35ns
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

ST_237: product_term_24 [2/5] 4.35ns
.preheader1131:182  %product_term_24 = fmul float %a_buf_12_load_1, %b_buf_12_load_1

ST_237: product_term_26 [2/5] 4.35ns
.preheader1131:190  %product_term_26 = fmul float %a_buf_13_load_1, %b_buf_13_load_1

ST_237: product_term_28 [2/5] 4.35ns
.preheader1131:198  %product_term_28 = fmul float %a_buf_14_load_1, %b_buf_14_load_1

ST_237: product_term_30 [2/5] 4.35ns
.preheader1131:206  %product_term_30 = fmul float %a_buf_15_load_1, %b_buf_15_load_1


 <State 238>: 4.35ns
ST_238: result_23 [1/9] 4.35ns
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

ST_238: product_term_24 [1/5] 4.35ns
.preheader1131:182  %product_term_24 = fmul float %a_buf_12_load_1, %b_buf_12_load_1

ST_238: product_term_26 [1/5] 4.35ns
.preheader1131:190  %product_term_26 = fmul float %a_buf_13_load_1, %b_buf_13_load_1

ST_238: product_term_28 [1/5] 4.35ns
.preheader1131:198  %product_term_28 = fmul float %a_buf_14_load_1, %b_buf_14_load_1

ST_238: product_term_30 [1/5] 4.35ns
.preheader1131:206  %product_term_30 = fmul float %a_buf_15_load_1, %b_buf_15_load_1


 <State 239>: 4.35ns
ST_239: result_24 [9/9] 4.35ns
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24


 <State 240>: 4.35ns
ST_240: result_24 [8/9] 4.35ns
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24


 <State 241>: 4.35ns
ST_241: result_24 [7/9] 4.35ns
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24


 <State 242>: 4.35ns
ST_242: result_24 [6/9] 4.35ns
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24


 <State 243>: 4.35ns
ST_243: result_24 [5/9] 4.35ns
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24


 <State 244>: 4.35ns
ST_244: result_24 [4/9] 4.35ns
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24


 <State 245>: 4.35ns
ST_245: result_24 [3/9] 4.35ns
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24


 <State 246>: 4.35ns
ST_246: result_24 [2/9] 4.35ns
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24


 <State 247>: 4.35ns
ST_247: result_24 [1/9] 4.35ns
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24


 <State 248>: 4.35ns
ST_248: result_25 [9/9] 4.35ns
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25


 <State 249>: 4.35ns
ST_249: result_25 [8/9] 4.35ns
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25


 <State 250>: 4.35ns
ST_250: result_25 [7/9] 4.35ns
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25


 <State 251>: 4.35ns
ST_251: result_25 [6/9] 4.35ns
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25


 <State 252>: 4.35ns
ST_252: result_25 [5/9] 4.35ns
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25


 <State 253>: 4.35ns
ST_253: result_25 [4/9] 4.35ns
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25


 <State 254>: 4.35ns
ST_254: result_25 [3/9] 4.35ns
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25


 <State 255>: 4.35ns
ST_255: result_25 [2/9] 4.35ns
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25


 <State 256>: 4.35ns
ST_256: result_25 [1/9] 4.35ns
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25


 <State 257>: 4.35ns
ST_257: result_26 [9/9] 4.35ns
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26


 <State 258>: 4.35ns
ST_258: result_26 [8/9] 4.35ns
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26


 <State 259>: 4.35ns
ST_259: result_26 [7/9] 4.35ns
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26


 <State 260>: 4.35ns
ST_260: result_26 [6/9] 4.35ns
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26


 <State 261>: 4.35ns
ST_261: result_26 [5/9] 4.35ns
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26


 <State 262>: 4.35ns
ST_262: result_26 [4/9] 4.35ns
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26


 <State 263>: 4.35ns
ST_263: result_26 [3/9] 4.35ns
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26


 <State 264>: 4.35ns
ST_264: result_26 [2/9] 4.35ns
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26


 <State 265>: 4.35ns
ST_265: result_26 [1/9] 4.35ns
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26


 <State 266>: 4.35ns
ST_266: result_27 [9/9] 4.35ns
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27


 <State 267>: 4.35ns
ST_267: result_27 [8/9] 4.35ns
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27


 <State 268>: 4.35ns
ST_268: result_27 [7/9] 4.35ns
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27


 <State 269>: 4.35ns
ST_269: result_27 [6/9] 4.35ns
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27


 <State 270>: 4.35ns
ST_270: result_27 [5/9] 4.35ns
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27


 <State 271>: 4.35ns
ST_271: result_27 [4/9] 4.35ns
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27


 <State 272>: 4.35ns
ST_272: result_27 [3/9] 4.35ns
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27


 <State 273>: 4.35ns
ST_273: result_27 [2/9] 4.35ns
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27


 <State 274>: 4.35ns
ST_274: result_27 [1/9] 4.35ns
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27


 <State 275>: 4.35ns
ST_275: result_28 [9/9] 4.35ns
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28


 <State 276>: 4.35ns
ST_276: result_28 [8/9] 4.35ns
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28


 <State 277>: 4.35ns
ST_277: result_28 [7/9] 4.35ns
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28


 <State 278>: 4.35ns
ST_278: result_28 [6/9] 4.35ns
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28


 <State 279>: 4.35ns
ST_279: result_28 [5/9] 4.35ns
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28


 <State 280>: 4.35ns
ST_280: result_28 [4/9] 4.35ns
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28


 <State 281>: 4.35ns
ST_281: result_28 [3/9] 4.35ns
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28


 <State 282>: 4.35ns
ST_282: result_28 [2/9] 4.35ns
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28


 <State 283>: 4.35ns
ST_283: result_28 [1/9] 4.35ns
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28


 <State 284>: 4.35ns
ST_284: result_29 [9/9] 4.35ns
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29


 <State 285>: 4.35ns
ST_285: result_29 [8/9] 4.35ns
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29


 <State 286>: 4.35ns
ST_286: result_29 [7/9] 4.35ns
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29


 <State 287>: 4.35ns
ST_287: result_29 [6/9] 4.35ns
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29


 <State 288>: 4.35ns
ST_288: result_29 [5/9] 4.35ns
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29


 <State 289>: 4.35ns
ST_289: result_29 [4/9] 4.35ns
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29


 <State 290>: 4.35ns
ST_290: result_29 [3/9] 4.35ns
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29


 <State 291>: 4.35ns
ST_291: result_29 [2/9] 4.35ns
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29


 <State 292>: 4.35ns
ST_292: result_29 [1/9] 4.35ns
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29


 <State 293>: 4.35ns
ST_293: result_30 [9/9] 4.35ns
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30


 <State 294>: 4.35ns
ST_294: result_30 [8/9] 4.35ns
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30


 <State 295>: 4.35ns
ST_295: result_30 [7/9] 4.35ns
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30


 <State 296>: 4.35ns
ST_296: result_30 [6/9] 4.35ns
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30


 <State 297>: 4.35ns
ST_297: result_30 [5/9] 4.35ns
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30


 <State 298>: 4.35ns
ST_298: result_30 [4/9] 4.35ns
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30


 <State 299>: 4.35ns
ST_299: result_30 [3/9] 4.35ns
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30


 <State 300>: 4.35ns
ST_300: result_30 [2/9] 4.35ns
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30


 <State 301>: 4.35ns
ST_301: result_30 [1/9] 4.35ns
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30


 <State 302>: 1.86ns
ST_302: empty_9 [1/1] 0.00ns
.preheader1131:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_302: tmp_2 [1/1] 0.00ns
.preheader1131:74  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

ST_302: stg_1149 [1/1] 0.00ns
.preheader1131:75  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_302: stg_1150 [1/1] 1.86ns
.preheader1131:208  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %out_C, float %result_30)

ST_302: empty_10 [1/1] 0.00ns
.preheader1131:209  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2) nounwind

ST_302: stg_1152 [1/1] 0.00ns
.preheader1131:211  br label %.preheader.i


 <State 303>: 0.00ns
ST_303: stg_1153 [1/1] 0.00ns
mmult_kernel.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
