INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/EECS 112L/Lab1/Lab1.srcs/sim_1/new/alu_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/EECS 112L/Lab1/Lab1.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
