Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Dec 18 20:40:14 2024
| Host         : Tim-Workstation running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            5 |
| Yes          | No                    | No                     |              91 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------+---------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |          Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+--------------------------------+---------------------------------+------------------+----------------+--------------+
|  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1 | u_uart_rx/index[3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1 |                                |                                 |                4 |              7 |         1.75 |
|  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1 | u_uart_rx/r_data               |                                 |                2 |              8 |         4.00 |
|  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1 | u_ppc/__0/i__n_0               | pp_rst                          |                3 |             12 |         4.00 |
|  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1 |                                | u_uart_rx/tick_count0           |                5 |             13 |         2.60 |
|  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1 | u_inst_shift_reg/E[0]          |                                 |                5 |             15 |         3.00 |
|  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1 | u_ppc//i__n_0                  | pp_rst                          |                8 |             32 |         4.00 |
|  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1 | u_inst_shift_reg/init_reg_0[0] | u_inst_shift_reg/wr_addr_reg[8] |               14 |             46 |         3.29 |
|  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1 | u_uart_rx/uart_rx_done         |                                 |               17 |             72 |         4.24 |
+----------------------------------------------------------------+--------------------------------+---------------------------------+------------------+----------------+--------------+


