Analysis & Elaboration report for DE1_SoC
Mon Nov 06 00:37:14 2017
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Failed - Mon Nov 06 00:37:14 2017               ;
; Quartus Prime Version         ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                 ; DE1_SoC                                         ;
; Top-level Entity Name         ; SingleCycleCPU                                  ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; SingleCycleCPU     ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Mon Nov 06 00:36:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file singlecyclecpu_testbench.sv
    Info (12023): Found entity 1: SingleCycleCPU_testbench File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU_testbench.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv Line: 57
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/datamem.sv Line: 70
Info (12021): Found 4 design units, including 4 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv Line: 3
    Info (12023): Found entity 2: bitALU File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv Line: 33
    Info (12023): Found entity 3: Addr_64bit File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv Line: 53
    Info (12023): Found entity 4: FullAdder File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv Line: 74
Info (12021): Found 3 design units, including 3 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/regfile.sv Line: 1
    Info (12023): Found entity 2: register64 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/regfile.sv Line: 29
    Info (12023): Found entity 3: D_FF File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/regfile.sv Line: 48
Info (12021): Found 4 design units, including 4 entities, in source file decoder1_32.sv
    Info (12023): Found entity 1: decoder1_32 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/decoder1_32.sv Line: 1
    Info (12023): Found entity 2: decoder1_16 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/decoder1_32.sv Line: 12
    Info (12023): Found entity 3: decoder1_4 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/decoder1_32.sv Line: 26
    Info (12023): Found entity 4: decoder1_2 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/decoder1_32.sv Line: 38
Info (12021): Found 9 design units, including 9 entities, in source file multiplexor.sv
    Info (12023): Found entity 1: Multiplexor File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv Line: 1
    Info (12023): Found entity 2: mux32_1 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv Line: 20
    Info (12023): Found entity 3: mux16_1 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv Line: 33
    Info (12023): Found entity 4: mux8_1 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv Line: 46
    Info (12023): Found entity 5: mux4_1 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv Line: 59
    Info (12023): Found entity 6: mux2_1 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv Line: 72
    Info (12023): Found entity 7: mux2_1_5bit File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv Line: 86
    Info (12023): Found entity 8: mux2_1_64bit File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv Line: 100
    Info (12023): Found entity 9: mux4_1_64bit File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.sv
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlecyclecpu.sv
    Info (12023): Found entity 1: SingleCycleCPU File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file se.sv
    Info (12023): Found entity 1: SE26 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SE.sv Line: 1
    Info (12023): Found entity 2: SE19 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SE.sv Line: 15
    Info (12023): Found entity 3: SE9 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SE.sv Line: 31
    Info (12023): Found entity 4: SE12 File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SE.sv Line: 46
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/math.sv Line: 68
Info (12127): Elaborating entity "SingleCycleCPU" for the top level hierarchy
Warning (10272): Verilog HDL Case Statement warning at SingleCycleCPU.sv(101): case item expression covers a value already covered by a previous case item File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv Line: 101
Warning (10272): Verilog HDL Case Statement warning at SingleCycleCPU.sv(123): case item expression covers a value already covered by a previous case item File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv Line: 123
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:zeromux" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv Line: 41
Info (12128): Elaborating entity "D_FF" for hierarchy "D_FF:zeroDff" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv Line: 42
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:PC" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv Line: 55
Info (12128): Elaborating entity "SE26" for hierarchy "ProgramCounter:PC|SE26:se26" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv Line: 9
Info (12128): Elaborating entity "SE19" for hierarchy "ProgramCounter:PC|SE19:se19" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv Line: 10
Info (12128): Elaborating entity "mux2_1_64bit" for hierarchy "ProgramCounter:PC|mux2_1_64bit:x64" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv Line: 13
Info (12128): Elaborating entity "Addr_64bit" for hierarchy "ProgramCounter:PC|Addr_64bit:Brad64" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv Line: 20
Info (12128): Elaborating entity "FullAdder" for hierarchy "ProgramCounter:PC|Addr_64bit:Brad64|FullAdder:eachFA[1].fas" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv Line: 64
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:im" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv Line: 57
Warning (10175): Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv Line: 24
Error (10054): Verilog HDL File I/O error at instructmem.sv(42): can't open Verilog Design File "../benchmarks/test02_AddsSubs.arm" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv Line: 42
Info (10648): Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark:  File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv Line: 43
Error (12152): Can't elaborate user hierarchy "instructmem:im" File: C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv Line: 57
Info (144001): Generated suppressed messages file C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 679 megabytes
    Error: Processing ended: Mon Nov 06 00:37:14 2017
    Error: Elapsed time: 00:00:26
    Error: Total CPU time (on all processors): 00:00:31


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/DE1_SoC.map.smsg.


