{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582628751645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582628751651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 19:05:51 2020 " "Processing started: Tue Feb 25 19:05:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582628751651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628751651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightMultiplier -c EightMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightMultiplier -c EightMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628751651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582628752904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582628752904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file onebitfulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitFullAdder " "Found entity 1: OneBitFullAdder" {  } { { "OneBitFullAdder.v" "" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/OneBitFullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628766451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628766451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arraycell.v 1 1 " "Found 1 design units, including 1 entities, in source file arraycell.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArrayCell " "Found entity 1: ArrayCell" {  } { { "ArrayCell.v" "" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628766459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628766459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arraycell_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file arraycell_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArrayCell_tb " "Found entity 1: ArrayCell_tb" {  } { { "ArrayCell_tb.v" "" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628766468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628766468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrayrow.v 1 1 " "Found 1 design units, including 1 entities, in source file arrayrow.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArrayRow " "Found entity 1: ArrayRow" {  } { { "ArrayRow.v" "" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628766476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628766476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrayrow_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file arrayrow_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArrayRow_tb " "Found entity 1: ArrayRow_tb" {  } { { "ArrayRow_tb.v" "" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628766485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628766485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file eightmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightMultiplier " "Found entity 1: EightMultiplier" {  } { { "EightMultiplier.v" "" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/EightMultiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628766494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628766494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightmultiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file eightmultiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightMultiplier_tb " "Found entity 1: EightMultiplier_tb" {  } { { "EightMultiplier_tb.v" "" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/EightMultiplier_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628766505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628766505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EightMultiplier " "Elaborating entity \"EightMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582628766571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArrayRow ArrayRow:r0 " "Elaborating entity \"ArrayRow\" for hierarchy \"ArrayRow:r0\"" {  } { { "EightMultiplier.v" "r0" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/EightMultiplier.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628766603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArrayCell ArrayRow:r0\|ArrayCell:c0 " "Elaborating entity \"ArrayCell\" for hierarchy \"ArrayRow:r0\|ArrayCell:c0\"" {  } { { "ArrayRow.v" "c0" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628766607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitFullAdder ArrayRow:r0\|ArrayCell:c0\|OneBitFullAdder:adder " "Elaborating entity \"OneBitFullAdder\" for hierarchy \"ArrayRow:r0\|ArrayCell:c0\|OneBitFullAdder:adder\"" {  } { { "ArrayCell.v" "adder" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628766610 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 c0 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"c0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ArrayRow.v" "c0" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582628766801 "|EightMultiplier|ArrayRow:r0|ArrayCell:c0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 c0 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"c0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ArrayRow.v" "c0" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582628766803 "|EightMultiplier|ArrayRow:r0|ArrayCell:c0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 c0 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"c0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ArrayRow.v" "c0" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582628766805 "|EightMultiplier|ArrayRow:r0|ArrayCell:c0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 c0 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"c0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ArrayRow.v" "c0" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582628766808 "|EightMultiplier|ArrayRow:r0|ArrayCell:c0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 c0 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"c0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ArrayRow.v" "c0" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582628766814 "|EightMultiplier|ArrayRow:r0|ArrayCell:c0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 c0 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"c0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ArrayRow.v" "c0" { Text "C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582628766816 "|EightMultiplier|ArrayRow:r0|ArrayCell:c0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582628768458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582628768682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582628769563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628769563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582628769768 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582628769768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582628769768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582628769768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582628769824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 19:06:09 2020 " "Processing ended: Tue Feb 25 19:06:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582628769824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582628769824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582628769824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628769824 ""}
