<session jtag_chain="USB-Blaster [1-1]" jtag_device="@1: EP3C40/EP4CE(30|40) (0x020F40DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2018/04/15 04:39:40  #0">
      <clock name="osc25_pad_in" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="256" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="cpu_cntr[0]" tap_mode="classic"/>
          <wire name="cpu_cntr[10]" tap_mode="classic"/>
          <wire name="cpu_cntr[11]" tap_mode="classic"/>
          <wire name="cpu_cntr[12]" tap_mode="classic"/>
          <wire name="cpu_cntr[13]" tap_mode="classic"/>
          <wire name="cpu_cntr[14]" tap_mode="classic"/>
          <wire name="cpu_cntr[15]" tap_mode="classic"/>
          <wire name="cpu_cntr[16]" tap_mode="classic"/>
          <wire name="cpu_cntr[17]" tap_mode="classic"/>
          <wire name="cpu_cntr[18]" tap_mode="classic"/>
          <wire name="cpu_cntr[19]" tap_mode="classic"/>
          <wire name="cpu_cntr[1]" tap_mode="classic"/>
          <wire name="cpu_cntr[20]" tap_mode="classic"/>
          <wire name="cpu_cntr[21]" tap_mode="classic"/>
          <wire name="cpu_cntr[22]" tap_mode="classic"/>
          <wire name="cpu_cntr[23]" tap_mode="classic"/>
          <wire name="cpu_cntr[24]" tap_mode="classic"/>
          <wire name="cpu_cntr[25]" tap_mode="classic"/>
          <wire name="cpu_cntr[2]" tap_mode="classic"/>
          <wire name="cpu_cntr[3]" tap_mode="classic"/>
          <wire name="cpu_cntr[4]" tap_mode="classic"/>
          <wire name="cpu_cntr[5]" tap_mode="classic"/>
          <wire name="cpu_cntr[6]" tap_mode="classic"/>
          <wire name="cpu_cntr[7]" tap_mode="classic"/>
          <wire name="cpu_cntr[8]" tap_mode="classic"/>
          <wire name="cpu_cntr[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[0]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[1]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[2]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[3]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[4]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[5]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[6]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[7]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_areset_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_locked_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_phasedone_export" tap_mode="classic"/>
          <wire name="ir_rx" tap_mode="classic"/>
          <wire name="led_b_pad_out" tap_mode="classic"/>
          <wire name="led_g_pad_out" tap_mode="classic"/>
          <wire name="led_r_pad_out" tap_mode="classic"/>
          <wire name="pio_in[0]" tap_mode="classic"/>
          <wire name="pio_in[1]" tap_mode="classic"/>
          <wire name="pio_in[2]" tap_mode="classic"/>
          <wire name="pio_in[3]" tap_mode="classic"/>
          <wire name="pio_in[4]" tap_mode="classic"/>
          <wire name="pio_in[5]" tap_mode="classic"/>
          <wire name="pio_in[6]" tap_mode="classic"/>
          <wire name="pio_in[7]" tap_mode="classic"/>
          <wire name="sdram_cntr[0]" tap_mode="classic"/>
          <wire name="sdram_cntr[10]" tap_mode="classic"/>
          <wire name="sdram_cntr[11]" tap_mode="classic"/>
          <wire name="sdram_cntr[12]" tap_mode="classic"/>
          <wire name="sdram_cntr[13]" tap_mode="classic"/>
          <wire name="sdram_cntr[14]" tap_mode="classic"/>
          <wire name="sdram_cntr[15]" tap_mode="classic"/>
          <wire name="sdram_cntr[16]" tap_mode="classic"/>
          <wire name="sdram_cntr[17]" tap_mode="classic"/>
          <wire name="sdram_cntr[18]" tap_mode="classic"/>
          <wire name="sdram_cntr[19]" tap_mode="classic"/>
          <wire name="sdram_cntr[1]" tap_mode="classic"/>
          <wire name="sdram_cntr[20]" tap_mode="classic"/>
          <wire name="sdram_cntr[21]" tap_mode="classic"/>
          <wire name="sdram_cntr[22]" tap_mode="classic"/>
          <wire name="sdram_cntr[23]" tap_mode="classic"/>
          <wire name="sdram_cntr[24]" tap_mode="classic"/>
          <wire name="sdram_cntr[25]" tap_mode="classic"/>
          <wire name="sdram_cntr[2]" tap_mode="classic"/>
          <wire name="sdram_cntr[3]" tap_mode="classic"/>
          <wire name="sdram_cntr[4]" tap_mode="classic"/>
          <wire name="sdram_cntr[5]" tap_mode="classic"/>
          <wire name="sdram_cntr[6]" tap_mode="classic"/>
          <wire name="sdram_cntr[7]" tap_mode="classic"/>
          <wire name="sdram_cntr[8]" tap_mode="classic"/>
          <wire name="sdram_cntr[9]" tap_mode="classic"/>
          <wire name="sii9136_cscl" tap_mode="classic"/>
          <wire name="sii9136_csda" tap_mode="classic"/>
          <wire name="sii9136_int" tap_mode="classic"/>
          <wire name="sii9136_reset_" tap_mode="classic"/>
          <wire name="vid_cntr[0]" tap_mode="classic"/>
          <wire name="vid_cntr[10]" tap_mode="classic"/>
          <wire name="vid_cntr[11]" tap_mode="classic"/>
          <wire name="vid_cntr[12]" tap_mode="classic"/>
          <wire name="vid_cntr[13]" tap_mode="classic"/>
          <wire name="vid_cntr[14]" tap_mode="classic"/>
          <wire name="vid_cntr[15]" tap_mode="classic"/>
          <wire name="vid_cntr[16]" tap_mode="classic"/>
          <wire name="vid_cntr[17]" tap_mode="classic"/>
          <wire name="vid_cntr[18]" tap_mode="classic"/>
          <wire name="vid_cntr[19]" tap_mode="classic"/>
          <wire name="vid_cntr[1]" tap_mode="classic"/>
          <wire name="vid_cntr[20]" tap_mode="classic"/>
          <wire name="vid_cntr[21]" tap_mode="classic"/>
          <wire name="vid_cntr[22]" tap_mode="classic"/>
          <wire name="vid_cntr[23]" tap_mode="classic"/>
          <wire name="vid_cntr[24]" tap_mode="classic"/>
          <wire name="vid_cntr[25]" tap_mode="classic"/>
          <wire name="vid_cntr[2]" tap_mode="classic"/>
          <wire name="vid_cntr[3]" tap_mode="classic"/>
          <wire name="vid_cntr[4]" tap_mode="classic"/>
          <wire name="vid_cntr[5]" tap_mode="classic"/>
          <wire name="vid_cntr[6]" tap_mode="classic"/>
          <wire name="vid_cntr[7]" tap_mode="classic"/>
          <wire name="vid_cntr[8]" tap_mode="classic"/>
          <wire name="vid_cntr[9]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="cpu_cntr[0]" tap_mode="classic"/>
          <wire name="cpu_cntr[10]" tap_mode="classic"/>
          <wire name="cpu_cntr[11]" tap_mode="classic"/>
          <wire name="cpu_cntr[12]" tap_mode="classic"/>
          <wire name="cpu_cntr[13]" tap_mode="classic"/>
          <wire name="cpu_cntr[14]" tap_mode="classic"/>
          <wire name="cpu_cntr[15]" tap_mode="classic"/>
          <wire name="cpu_cntr[16]" tap_mode="classic"/>
          <wire name="cpu_cntr[17]" tap_mode="classic"/>
          <wire name="cpu_cntr[18]" tap_mode="classic"/>
          <wire name="cpu_cntr[19]" tap_mode="classic"/>
          <wire name="cpu_cntr[1]" tap_mode="classic"/>
          <wire name="cpu_cntr[20]" tap_mode="classic"/>
          <wire name="cpu_cntr[21]" tap_mode="classic"/>
          <wire name="cpu_cntr[22]" tap_mode="classic"/>
          <wire name="cpu_cntr[23]" tap_mode="classic"/>
          <wire name="cpu_cntr[24]" tap_mode="classic"/>
          <wire name="cpu_cntr[25]" tap_mode="classic"/>
          <wire name="cpu_cntr[2]" tap_mode="classic"/>
          <wire name="cpu_cntr[3]" tap_mode="classic"/>
          <wire name="cpu_cntr[4]" tap_mode="classic"/>
          <wire name="cpu_cntr[5]" tap_mode="classic"/>
          <wire name="cpu_cntr[6]" tap_mode="classic"/>
          <wire name="cpu_cntr[7]" tap_mode="classic"/>
          <wire name="cpu_cntr[8]" tap_mode="classic"/>
          <wire name="cpu_cntr[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[0]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[1]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[2]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[3]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[4]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[5]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[6]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[7]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_areset_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_locked_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_phasedone_export" tap_mode="classic"/>
          <wire name="ir_rx" tap_mode="classic"/>
          <wire name="led_b_pad_out" tap_mode="classic"/>
          <wire name="led_g_pad_out" tap_mode="classic"/>
          <wire name="led_r_pad_out" tap_mode="classic"/>
          <wire name="pio_in[0]" tap_mode="classic"/>
          <wire name="pio_in[1]" tap_mode="classic"/>
          <wire name="pio_in[2]" tap_mode="classic"/>
          <wire name="pio_in[3]" tap_mode="classic"/>
          <wire name="pio_in[4]" tap_mode="classic"/>
          <wire name="pio_in[5]" tap_mode="classic"/>
          <wire name="pio_in[6]" tap_mode="classic"/>
          <wire name="pio_in[7]" tap_mode="classic"/>
          <wire name="sdram_cntr[0]" tap_mode="classic"/>
          <wire name="sdram_cntr[10]" tap_mode="classic"/>
          <wire name="sdram_cntr[11]" tap_mode="classic"/>
          <wire name="sdram_cntr[12]" tap_mode="classic"/>
          <wire name="sdram_cntr[13]" tap_mode="classic"/>
          <wire name="sdram_cntr[14]" tap_mode="classic"/>
          <wire name="sdram_cntr[15]" tap_mode="classic"/>
          <wire name="sdram_cntr[16]" tap_mode="classic"/>
          <wire name="sdram_cntr[17]" tap_mode="classic"/>
          <wire name="sdram_cntr[18]" tap_mode="classic"/>
          <wire name="sdram_cntr[19]" tap_mode="classic"/>
          <wire name="sdram_cntr[1]" tap_mode="classic"/>
          <wire name="sdram_cntr[20]" tap_mode="classic"/>
          <wire name="sdram_cntr[21]" tap_mode="classic"/>
          <wire name="sdram_cntr[22]" tap_mode="classic"/>
          <wire name="sdram_cntr[23]" tap_mode="classic"/>
          <wire name="sdram_cntr[24]" tap_mode="classic"/>
          <wire name="sdram_cntr[25]" tap_mode="classic"/>
          <wire name="sdram_cntr[2]" tap_mode="classic"/>
          <wire name="sdram_cntr[3]" tap_mode="classic"/>
          <wire name="sdram_cntr[4]" tap_mode="classic"/>
          <wire name="sdram_cntr[5]" tap_mode="classic"/>
          <wire name="sdram_cntr[6]" tap_mode="classic"/>
          <wire name="sdram_cntr[7]" tap_mode="classic"/>
          <wire name="sdram_cntr[8]" tap_mode="classic"/>
          <wire name="sdram_cntr[9]" tap_mode="classic"/>
          <wire name="sii9136_cscl" tap_mode="classic"/>
          <wire name="sii9136_csda" tap_mode="classic"/>
          <wire name="sii9136_int" tap_mode="classic"/>
          <wire name="sii9136_reset_" tap_mode="classic"/>
          <wire name="vid_cntr[0]" tap_mode="classic"/>
          <wire name="vid_cntr[10]" tap_mode="classic"/>
          <wire name="vid_cntr[11]" tap_mode="classic"/>
          <wire name="vid_cntr[12]" tap_mode="classic"/>
          <wire name="vid_cntr[13]" tap_mode="classic"/>
          <wire name="vid_cntr[14]" tap_mode="classic"/>
          <wire name="vid_cntr[15]" tap_mode="classic"/>
          <wire name="vid_cntr[16]" tap_mode="classic"/>
          <wire name="vid_cntr[17]" tap_mode="classic"/>
          <wire name="vid_cntr[18]" tap_mode="classic"/>
          <wire name="vid_cntr[19]" tap_mode="classic"/>
          <wire name="vid_cntr[1]" tap_mode="classic"/>
          <wire name="vid_cntr[20]" tap_mode="classic"/>
          <wire name="vid_cntr[21]" tap_mode="classic"/>
          <wire name="vid_cntr[22]" tap_mode="classic"/>
          <wire name="vid_cntr[23]" tap_mode="classic"/>
          <wire name="vid_cntr[24]" tap_mode="classic"/>
          <wire name="vid_cntr[25]" tap_mode="classic"/>
          <wire name="vid_cntr[2]" tap_mode="classic"/>
          <wire name="vid_cntr[3]" tap_mode="classic"/>
          <wire name="vid_cntr[4]" tap_mode="classic"/>
          <wire name="vid_cntr[5]" tap_mode="classic"/>
          <wire name="vid_cntr[6]" tap_mode="classic"/>
          <wire name="vid_cntr[7]" tap_mode="classic"/>
          <wire name="vid_cntr[8]" tap_mode="classic"/>
          <wire name="vid_cntr[9]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="cpu_cntr[0]" tap_mode="classic"/>
          <wire name="cpu_cntr[10]" tap_mode="classic"/>
          <wire name="cpu_cntr[11]" tap_mode="classic"/>
          <wire name="cpu_cntr[12]" tap_mode="classic"/>
          <wire name="cpu_cntr[13]" tap_mode="classic"/>
          <wire name="cpu_cntr[14]" tap_mode="classic"/>
          <wire name="cpu_cntr[15]" tap_mode="classic"/>
          <wire name="cpu_cntr[16]" tap_mode="classic"/>
          <wire name="cpu_cntr[17]" tap_mode="classic"/>
          <wire name="cpu_cntr[18]" tap_mode="classic"/>
          <wire name="cpu_cntr[19]" tap_mode="classic"/>
          <wire name="cpu_cntr[1]" tap_mode="classic"/>
          <wire name="cpu_cntr[20]" tap_mode="classic"/>
          <wire name="cpu_cntr[21]" tap_mode="classic"/>
          <wire name="cpu_cntr[22]" tap_mode="classic"/>
          <wire name="cpu_cntr[23]" tap_mode="classic"/>
          <wire name="cpu_cntr[24]" tap_mode="classic"/>
          <wire name="cpu_cntr[25]" tap_mode="classic"/>
          <wire name="cpu_cntr[2]" tap_mode="classic"/>
          <wire name="cpu_cntr[3]" tap_mode="classic"/>
          <wire name="cpu_cntr[4]" tap_mode="classic"/>
          <wire name="cpu_cntr[5]" tap_mode="classic"/>
          <wire name="cpu_cntr[6]" tap_mode="classic"/>
          <wire name="cpu_cntr[7]" tap_mode="classic"/>
          <wire name="cpu_cntr[8]" tap_mode="classic"/>
          <wire name="cpu_cntr[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[0]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[1]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[2]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[3]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[4]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[5]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[6]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[7]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_areset_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_locked_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_phasedone_export" tap_mode="classic"/>
          <wire name="ir_rx" tap_mode="classic"/>
          <wire name="led_b_pad_out" tap_mode="classic"/>
          <wire name="led_g_pad_out" tap_mode="classic"/>
          <wire name="led_r_pad_out" tap_mode="classic"/>
          <wire name="pio_in[0]" tap_mode="classic"/>
          <wire name="pio_in[1]" tap_mode="classic"/>
          <wire name="pio_in[2]" tap_mode="classic"/>
          <wire name="pio_in[3]" tap_mode="classic"/>
          <wire name="pio_in[4]" tap_mode="classic"/>
          <wire name="pio_in[5]" tap_mode="classic"/>
          <wire name="pio_in[6]" tap_mode="classic"/>
          <wire name="pio_in[7]" tap_mode="classic"/>
          <wire name="sdram_cntr[0]" tap_mode="classic"/>
          <wire name="sdram_cntr[10]" tap_mode="classic"/>
          <wire name="sdram_cntr[11]" tap_mode="classic"/>
          <wire name="sdram_cntr[12]" tap_mode="classic"/>
          <wire name="sdram_cntr[13]" tap_mode="classic"/>
          <wire name="sdram_cntr[14]" tap_mode="classic"/>
          <wire name="sdram_cntr[15]" tap_mode="classic"/>
          <wire name="sdram_cntr[16]" tap_mode="classic"/>
          <wire name="sdram_cntr[17]" tap_mode="classic"/>
          <wire name="sdram_cntr[18]" tap_mode="classic"/>
          <wire name="sdram_cntr[19]" tap_mode="classic"/>
          <wire name="sdram_cntr[1]" tap_mode="classic"/>
          <wire name="sdram_cntr[20]" tap_mode="classic"/>
          <wire name="sdram_cntr[21]" tap_mode="classic"/>
          <wire name="sdram_cntr[22]" tap_mode="classic"/>
          <wire name="sdram_cntr[23]" tap_mode="classic"/>
          <wire name="sdram_cntr[24]" tap_mode="classic"/>
          <wire name="sdram_cntr[25]" tap_mode="classic"/>
          <wire name="sdram_cntr[2]" tap_mode="classic"/>
          <wire name="sdram_cntr[3]" tap_mode="classic"/>
          <wire name="sdram_cntr[4]" tap_mode="classic"/>
          <wire name="sdram_cntr[5]" tap_mode="classic"/>
          <wire name="sdram_cntr[6]" tap_mode="classic"/>
          <wire name="sdram_cntr[7]" tap_mode="classic"/>
          <wire name="sdram_cntr[8]" tap_mode="classic"/>
          <wire name="sdram_cntr[9]" tap_mode="classic"/>
          <wire name="sii9136_cscl" tap_mode="classic"/>
          <wire name="sii9136_csda" tap_mode="classic"/>
          <wire name="sii9136_int" tap_mode="classic"/>
          <wire name="sii9136_reset_" tap_mode="classic"/>
          <wire name="vid_cntr[0]" tap_mode="classic"/>
          <wire name="vid_cntr[10]" tap_mode="classic"/>
          <wire name="vid_cntr[11]" tap_mode="classic"/>
          <wire name="vid_cntr[12]" tap_mode="classic"/>
          <wire name="vid_cntr[13]" tap_mode="classic"/>
          <wire name="vid_cntr[14]" tap_mode="classic"/>
          <wire name="vid_cntr[15]" tap_mode="classic"/>
          <wire name="vid_cntr[16]" tap_mode="classic"/>
          <wire name="vid_cntr[17]" tap_mode="classic"/>
          <wire name="vid_cntr[18]" tap_mode="classic"/>
          <wire name="vid_cntr[19]" tap_mode="classic"/>
          <wire name="vid_cntr[1]" tap_mode="classic"/>
          <wire name="vid_cntr[20]" tap_mode="classic"/>
          <wire name="vid_cntr[21]" tap_mode="classic"/>
          <wire name="vid_cntr[22]" tap_mode="classic"/>
          <wire name="vid_cntr[23]" tap_mode="classic"/>
          <wire name="vid_cntr[24]" tap_mode="classic"/>
          <wire name="vid_cntr[25]" tap_mode="classic"/>
          <wire name="vid_cntr[2]" tap_mode="classic"/>
          <wire name="vid_cntr[3]" tap_mode="classic"/>
          <wire name="vid_cntr[4]" tap_mode="classic"/>
          <wire name="vid_cntr[5]" tap_mode="classic"/>
          <wire name="vid_cntr[6]" tap_mode="classic"/>
          <wire name="vid_cntr[7]" tap_mode="classic"/>
          <wire name="vid_cntr[8]" tap_mode="classic"/>
          <wire name="vid_cntr[9]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ir_rx" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="input pin"/>
          <node data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_b_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="output pin"/>
          <node data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_g_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="output pin"/>
          <node data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_r_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="output pin"/>
          <node data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_cscl" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="bidir pin"/>
          <node data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_csda" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="bidir pin"/>
          <node data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_int" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="input pin"/>
          <node data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="sii9136_reset_" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="output pin"/>
          <node data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_areset_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="combinatorial"/>
          <node data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_locked_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="combinatorial"/>
          <node data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_phasedone_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="combinatorial"/>
          <node name="cpu_cntr" order="msb_to_lsb" type="register">
            <node data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="register"/>
            <node data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="register"/>
            <node data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="register"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="register"/>
            <node data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="register"/>
            <node data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="register"/>
            <node data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="register"/>
            <node data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="register"/>
            <node data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="register"/>
            <node data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="register"/>
            <node data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="register"/>
            <node data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="register"/>
            <node data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="register"/>
            <node data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="register"/>
            <node data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="register"/>
            <node data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="register"/>
            <node data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="register"/>
            <node data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="register"/>
            <node data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="register"/>
            <node data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="register"/>
            <node data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="register"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="register"/>
            <node data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="register"/>
            <node data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="register"/>
            <node data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="register"/>
            <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="register"/>
          </node>
          <node name="sdram_cntr" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <node data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="register"/>
            <node data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="register"/>
            <node data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="register"/>
            <node data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="register"/>
            <node data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="register"/>
            <node data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="register"/>
            <node data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="register"/>
            <node data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="register"/>
            <node data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="register"/>
            <node data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="register"/>
            <node data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="register"/>
            <node data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="register"/>
            <node data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="register"/>
            <node data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="register"/>
            <node data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="register"/>
            <node data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="register"/>
            <node data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="register"/>
            <node data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="register"/>
            <node data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="register"/>
            <node data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="register"/>
            <node data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="register"/>
            <node data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="register"/>
            <node data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="register"/>
            <node data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="register"/>
            <node data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="register"/>
            <node data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="register"/>
          </node>
          <node name="vid_cntr" order="msb_to_lsb" type="register">
            <node data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="register"/>
            <node data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="register"/>
            <node data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="register"/>
            <node data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="register"/>
            <node data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="register"/>
            <node data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="register"/>
            <node data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="register"/>
            <node data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="register"/>
            <node data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="register"/>
            <node data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="register"/>
            <node data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="register"/>
            <node data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="register"/>
            <node data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="register"/>
            <node data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="register"/>
            <node data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="register"/>
            <node data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="register"/>
            <node data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="register"/>
            <node data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="register"/>
            <node data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="register"/>
            <node data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="register"/>
            <node data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="register"/>
            <node data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="register"/>
            <node data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="register"/>
            <node data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="register"/>
            <node data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="register"/>
            <node data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="register"/>
          </node>
          <node name="pio_in" order="msb_to_lsb" state="expand" type="combinatorial">
            <node data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="combinatorial"/>
            <node data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="combinatorial"/>
            <node data_index="46" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="combinatorial"/>
            <node data_index="45" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="combinatorial"/>
            <node data_index="44" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="combinatorial"/>
            <node data_index="43" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="combinatorial"/>
            <node data_index="42" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="combinatorial"/>
            <node data_index="41" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="combinatorial"/>
          </node>
          <node name="cpu_sys:u_cpu_sys|pio_out_port" order="msb_to_lsb" state="expand" type="combinatorial">
            <node data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <node data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <node data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <node data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <node data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <node data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <node data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <node data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ir_rx" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="input pin"/>
          <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_b_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="output pin"/>
          <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_g_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="output pin"/>
          <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_r_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="output pin"/>
          <net data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_cscl" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="bidir pin"/>
          <net data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_csda" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="bidir pin"/>
          <net data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_int" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="input pin"/>
          <net data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="sii9136_reset_" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="output pin"/>
          <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_areset_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="combinatorial"/>
          <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_locked_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="combinatorial"/>
          <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_phasedone_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="combinatorial"/>
          <bus name="cpu_cntr" order="msb_to_lsb" type="register">
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="register"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="register"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="register"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="register"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="register"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="register"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="register"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="register"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="register"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="register"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="register"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="register"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="register"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="register"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="register"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="register"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="register"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="register"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="register"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="register"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="register"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="register"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="register"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="register"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="register"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="register"/>
          </bus>
          <bus name="sdram_cntr" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="register"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="register"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="register"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="register"/>
            <net data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="register"/>
            <net data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="register"/>
            <net data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="register"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="register"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="register"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="register"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="register"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="register"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="register"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="register"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="register"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="register"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="register"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="register"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="register"/>
            <net data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="register"/>
            <net data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="register"/>
            <net data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="register"/>
            <net data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="register"/>
            <net data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="register"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="register"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="register"/>
          </bus>
          <bus name="vid_cntr" order="msb_to_lsb" type="register">
            <net data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="register"/>
            <net data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="register"/>
            <net data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="register"/>
            <net data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="register"/>
            <net data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="register"/>
            <net data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="register"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="register"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="register"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="register"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="register"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="register"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="register"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="register"/>
            <net data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="register"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="register"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="register"/>
            <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="register"/>
            <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="register"/>
            <net data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="register"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="register"/>
            <net data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="register"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="register"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="register"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="register"/>
            <net data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="register"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="register"/>
          </bus>
          <bus name="pio_in" order="msb_to_lsb" state="expand" type="combinatorial">
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="combinatorial"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="combinatorial"/>
            <net data_index="46" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="combinatorial"/>
            <net data_index="45" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="combinatorial"/>
            <net data_index="44" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="combinatorial"/>
            <net data_index="43" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="combinatorial"/>
            <net data_index="42" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="combinatorial"/>
            <net data_index="41" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="combinatorial"/>
          </bus>
          <bus name="cpu_sys:u_cpu_sys|pio_out_port" order="msb_to_lsb" state="expand" type="combinatorial">
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ir_rx" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="input pin"/>
          <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_b_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="output pin"/>
          <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_g_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="output pin"/>
          <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_r_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="output pin"/>
          <net data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_cscl" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="bidir pin"/>
          <net data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_csda" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="bidir pin"/>
          <net data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_int" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="input pin"/>
          <net data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="sii9136_reset_" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="either edge" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="output pin"/>
          <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_areset_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="combinatorial"/>
          <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_locked_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="combinatorial"/>
          <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_phasedone_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="combinatorial"/>
          <bus name="cpu_cntr" order="msb_to_lsb" type="register">
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="register"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="register"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="register"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="register"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="register"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="register"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="register"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="register"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="register"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="register"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="register"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="register"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="register"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="register"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="register"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="register"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="register"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="register"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="register"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="register"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="register"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="register"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="register"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="register"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="register"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="register"/>
          </bus>
          <bus name="sdram_cntr" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="register"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="register"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="register"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="register"/>
            <net data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="register"/>
            <net data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="register"/>
            <net data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="register"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="register"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="register"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="register"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="register"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="register"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="register"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="register"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="register"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="register"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="register"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="register"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="register"/>
            <net data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="register"/>
            <net data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="register"/>
            <net data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="register"/>
            <net data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="register"/>
            <net data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="register"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="register"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="register"/>
          </bus>
          <bus name="vid_cntr" order="msb_to_lsb" type="register">
            <net data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="register"/>
            <net data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="register"/>
            <net data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="register"/>
            <net data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="register"/>
            <net data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="register"/>
            <net data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="register"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="register"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="register"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="register"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="register"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="register"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="register"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="register"/>
            <net data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="register"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="register"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="register"/>
            <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="register"/>
            <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="register"/>
            <net data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="register"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="register"/>
            <net data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="register"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="register"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="register"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="register"/>
            <net data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="register"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="register"/>
          </bus>
          <bus name="pio_in" order="msb_to_lsb" state="expand" type="combinatorial">
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="combinatorial"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="combinatorial"/>
            <net data_index="46" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="combinatorial"/>
            <net data_index="45" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="combinatorial"/>
            <net data_index="44" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="combinatorial"/>
            <net data_index="43" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="combinatorial"/>
            <net data_index="42" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="combinatorial"/>
            <net data_index="41" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pio_in[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="combinatorial"/>
          </bus>
          <bus name="cpu_sys:u_cpu_sys|pio_out_port" order="msb_to_lsb" state="expand" type="combinatorial">
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="D6EFA256" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2018/04/15 16:51:17  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="conditional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'sii9136_reset_' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level editor="basic_or" enabled="yes" name="condition2" type="advanced">
            <power_up enabled="yes">
              <power_up_expression><![CDATA[(mbpm('X',{'cpu_sys:u_cpu_sys|pll_areset_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_locked_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_phasedone_export'}) && variable(1)) || (mbpm('X',{'ir_rx'}) && variable(1)) || (mbpm('X',{'led_b_pad_out'}) && variable(1)) || (mbpm('X',{'led_g_pad_out'}) && variable(1)) || (mbpm('X',{'led_r_pad_out'}) && variable(1)) || (mbpm('X',{'sii9136_cscl'}) && variable(1)) || (mbpm('X',{'sii9136_csda'}) && variable(1)) || (mbpm('X',{'sii9136_int'}) && variable(1)) || (mbpm('X',{'sii9136_reset_'}) && variable(1)) || (('cpu_cntr':({'cpu_cntr[25]','cpu_cntr[24]','cpu_cntr[23]','cpu_cntr[22]','cpu_cntr[21]','cpu_cntr[20]','cpu_cntr[19]','cpu_cntr[18]','cpu_cntr[17]','cpu_cntr[16]','cpu_cntr[15]','cpu_cntr[14]','cpu_cntr[13]','cpu_cntr[12]','cpu_cntr[11]','cpu_cntr[10]','cpu_cntr[9]','cpu_cntr[8]','cpu_cntr[7]','cpu_cntr[6]','cpu_cntr[5]','cpu_cntr[4]','cpu_cntr[3]','cpu_cntr[2]','cpu_cntr[1]','cpu_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_cntr[25]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[24]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[23]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[22]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[21]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[20]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[19]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[18]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[17]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[16]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[15]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[14]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[13]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[12]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[11]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[10]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[9]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[8]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[7]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[6]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[5]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[4]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[3]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[2]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[1]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_out_port':({'cpu_sys:u_cpu_sys|pio_out_port[7]','cpu_sys:u_cpu_sys|pio_out_port[6]','cpu_sys:u_cpu_sys|pio_out_port[5]','cpu_sys:u_cpu_sys|pio_out_port[4]','cpu_sys:u_cpu_sys|pio_out_port[3]','cpu_sys:u_cpu_sys|pio_out_port[2]','cpu_sys:u_cpu_sys|pio_out_port[1]','cpu_sys:u_cpu_sys|pio_out_port[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[0]'}) && variable(1)) || (('pio_in':({'pio_in[7]','pio_in[6]','pio_in[5]','pio_in[4]','pio_in[3]','pio_in[2]','pio_in[1]','pio_in[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'pio_in[7]'}) && variable(1)) || (mbpm('X',{'pio_in[6]'}) && variable(1)) || (mbpm('X',{'pio_in[5]'}) && variable(1)) || (mbpm('X',{'pio_in[4]'}) && variable(1)) || (mbpm('X',{'pio_in[3]'}) && variable(1)) || (mbpm('X',{'pio_in[2]'}) && variable(1)) || (mbpm('X',{'pio_in[1]'}) && variable(1)) || (mbpm('X',{'pio_in[0]'}) && variable(1)) || (('sdram_cntr':({'sdram_cntr[25]','sdram_cntr[24]','sdram_cntr[23]','sdram_cntr[22]','sdram_cntr[21]','sdram_cntr[20]','sdram_cntr[19]','sdram_cntr[18]','sdram_cntr[17]','sdram_cntr[16]','sdram_cntr[15]','sdram_cntr[14]','sdram_cntr[13]','sdram_cntr[12]','sdram_cntr[11]','sdram_cntr[10]','sdram_cntr[9]','sdram_cntr[8]','sdram_cntr[7]','sdram_cntr[6]','sdram_cntr[5]','sdram_cntr[4]','sdram_cntr[3]','sdram_cntr[2]','sdram_cntr[1]','sdram_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'sdram_cntr[25]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[24]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[23]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[22]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[21]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[20]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[19]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[18]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[17]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[16]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[15]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[14]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[13]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[12]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[11]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[10]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[9]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[8]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[7]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[6]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[5]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[4]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[3]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[2]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[1]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[0]'}) && variable(1)) || (('vid_cntr':({'vid_cntr[25]','vid_cntr[24]','vid_cntr[23]','vid_cntr[22]','vid_cntr[21]','vid_cntr[20]','vid_cntr[19]','vid_cntr[18]','vid_cntr[17]','vid_cntr[16]','vid_cntr[15]','vid_cntr[14]','vid_cntr[13]','vid_cntr[12]','vid_cntr[11]','vid_cntr[10]','vid_cntr[9]','vid_cntr[8]','vid_cntr[7]','vid_cntr[6]','vid_cntr[5]','vid_cntr[4]','vid_cntr[3]','vid_cntr[2]','vid_cntr[1]','vid_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'vid_cntr[25]'}) && variable(1)) || (mbpm('X',{'vid_cntr[24]'}) && variable(1)) || (mbpm('X',{'vid_cntr[23]'}) && variable(1)) || (mbpm('X',{'vid_cntr[22]'}) && variable(1)) || (mbpm('X',{'vid_cntr[21]'}) && variable(1)) || (mbpm('X',{'vid_cntr[20]'}) && variable(1)) || (mbpm('X',{'vid_cntr[19]'}) && variable(1)) || (mbpm('X',{'vid_cntr[18]'}) && variable(1)) || (mbpm('X',{'vid_cntr[17]'}) && variable(1)) || (mbpm('X',{'vid_cntr[16]'}) && variable(1)) || (mbpm('X',{'vid_cntr[15]'}) && variable(1)) || (mbpm('X',{'vid_cntr[14]'}) && variable(1)) || (mbpm('X',{'vid_cntr[13]'}) && variable(1)) || (mbpm('X',{'vid_cntr[12]'}) && variable(1)) || (mbpm('X',{'vid_cntr[11]'}) && variable(1)) || (mbpm('X',{'vid_cntr[10]'}) && variable(1)) || (mbpm('X',{'vid_cntr[9]'}) && variable(1)) || (mbpm('X',{'vid_cntr[8]'}) && variable(1)) || (mbpm('X',{'vid_cntr[7]'}) && variable(1)) || (mbpm('X',{'vid_cntr[6]'}) && variable(1)) || (mbpm('X',{'vid_cntr[5]'}) && variable(1)) || (mbpm('X',{'vid_cntr[4]'}) && variable(1)) || (mbpm('X',{'vid_cntr[3]'}) && variable(1)) || (mbpm('X',{'vid_cntr[2]'}) && variable(1)) || (mbpm('X',{'vid_cntr[1]'}) && variable(1)) || (mbpm('X',{'vid_cntr[0]'}) && variable(1))]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[(mbpm('X',{'cpu_sys:u_cpu_sys|pll_areset_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_locked_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_phasedone_export'}) && variable(1)) || (mbpm('X',{'ir_rx'}) && variable(1)) || (mbpm('X',{'led_b_pad_out'}) && variable(1)) || (mbpm('X',{'led_g_pad_out'}) && variable(1)) || (mbpm('X',{'led_r_pad_out'}) && variable(1)) || (mbpm('X',{'sii9136_cscl'}) && variable(1)) || (mbpm('X',{'sii9136_csda'}) && variable(1)) || (mbpm('X',{'sii9136_int'}) && variable(1)) || (mbpm('X',{'sii9136_reset_'}) && variable(1)) || (('cpu_cntr':({'cpu_cntr[25]','cpu_cntr[24]','cpu_cntr[23]','cpu_cntr[22]','cpu_cntr[21]','cpu_cntr[20]','cpu_cntr[19]','cpu_cntr[18]','cpu_cntr[17]','cpu_cntr[16]','cpu_cntr[15]','cpu_cntr[14]','cpu_cntr[13]','cpu_cntr[12]','cpu_cntr[11]','cpu_cntr[10]','cpu_cntr[9]','cpu_cntr[8]','cpu_cntr[7]','cpu_cntr[6]','cpu_cntr[5]','cpu_cntr[4]','cpu_cntr[3]','cpu_cntr[2]','cpu_cntr[1]','cpu_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_cntr[25]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[24]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[23]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[22]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[21]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[20]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[19]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[18]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[17]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[16]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[15]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[14]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[13]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[12]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[11]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[10]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[9]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[8]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[7]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[6]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[5]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[4]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[3]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[2]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[1]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_out_port':({'cpu_sys:u_cpu_sys|pio_out_port[7]','cpu_sys:u_cpu_sys|pio_out_port[6]','cpu_sys:u_cpu_sys|pio_out_port[5]','cpu_sys:u_cpu_sys|pio_out_port[4]','cpu_sys:u_cpu_sys|pio_out_port[3]','cpu_sys:u_cpu_sys|pio_out_port[2]','cpu_sys:u_cpu_sys|pio_out_port[1]','cpu_sys:u_cpu_sys|pio_out_port[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[0]'}) && variable(1)) || (('pio_in':({'pio_in[7]','pio_in[6]','pio_in[5]','pio_in[4]','pio_in[3]','pio_in[2]','pio_in[1]','pio_in[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'pio_in[7]'}) && variable(1)) || (mbpm('X',{'pio_in[6]'}) && variable(1)) || (mbpm('X',{'pio_in[5]'}) && variable(1)) || (mbpm('X',{'pio_in[4]'}) && variable(1)) || (mbpm('X',{'pio_in[3]'}) && variable(1)) || (mbpm('X',{'pio_in[2]'}) && variable(1)) || (mbpm('X',{'pio_in[1]'}) && variable(1)) || (mbpm('X',{'pio_in[0]'}) && variable(1)) || (('sdram_cntr':({'sdram_cntr[25]','sdram_cntr[24]','sdram_cntr[23]','sdram_cntr[22]','sdram_cntr[21]','sdram_cntr[20]','sdram_cntr[19]','sdram_cntr[18]','sdram_cntr[17]','sdram_cntr[16]','sdram_cntr[15]','sdram_cntr[14]','sdram_cntr[13]','sdram_cntr[12]','sdram_cntr[11]','sdram_cntr[10]','sdram_cntr[9]','sdram_cntr[8]','sdram_cntr[7]','sdram_cntr[6]','sdram_cntr[5]','sdram_cntr[4]','sdram_cntr[3]','sdram_cntr[2]','sdram_cntr[1]','sdram_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'sdram_cntr[25]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[24]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[23]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[22]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[21]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[20]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[19]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[18]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[17]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[16]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[15]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[14]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[13]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[12]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[11]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[10]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[9]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[8]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[7]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[6]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[5]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[4]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[3]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[2]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[1]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[0]'}) && variable(1)) || (('vid_cntr':({'vid_cntr[25]','vid_cntr[24]','vid_cntr[23]','vid_cntr[22]','vid_cntr[21]','vid_cntr[20]','vid_cntr[19]','vid_cntr[18]','vid_cntr[17]','vid_cntr[16]','vid_cntr[15]','vid_cntr[14]','vid_cntr[13]','vid_cntr[12]','vid_cntr[11]','vid_cntr[10]','vid_cntr[9]','vid_cntr[8]','vid_cntr[7]','vid_cntr[6]','vid_cntr[5]','vid_cntr[4]','vid_cntr[3]','vid_cntr[2]','vid_cntr[1]','vid_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'vid_cntr[25]'}) && variable(1)) || (mbpm('X',{'vid_cntr[24]'}) && variable(1)) || (mbpm('X',{'vid_cntr[23]'}) && variable(1)) || (mbpm('X',{'vid_cntr[22]'}) && variable(1)) || (mbpm('X',{'vid_cntr[21]'}) && variable(1)) || (mbpm('X',{'vid_cntr[20]'}) && variable(1)) || (mbpm('X',{'vid_cntr[19]'}) && variable(1)) || (mbpm('X',{'vid_cntr[18]'}) && variable(1)) || (mbpm('X',{'vid_cntr[17]'}) && variable(1)) || (mbpm('X',{'vid_cntr[16]'}) && variable(1)) || (mbpm('X',{'vid_cntr[15]'}) && variable(1)) || (mbpm('X',{'vid_cntr[14]'}) && variable(1)) || (mbpm('X',{'vid_cntr[13]'}) && variable(1)) || (mbpm('X',{'vid_cntr[12]'}) && variable(1)) || (mbpm('X',{'vid_cntr[11]'}) && variable(1)) || (mbpm('X',{'vid_cntr[10]'}) && variable(1)) || (mbpm('X',{'vid_cntr[9]'}) && variable(1)) || (mbpm('X',{'vid_cntr[8]'}) && variable(1)) || (mbpm('X',{'vid_cntr[7]'}) && variable(1)) || (mbpm('X',{'vid_cntr[6]'}) && variable(1)) || (mbpm('X',{'vid_cntr[5]'}) && variable(1)) || (mbpm('X',{'vid_cntr[4]'}) && variable(1)) || (mbpm('X',{'vid_cntr[3]'}) && variable(1)) || (mbpm('X',{'vid_cntr[2]'}) && variable(1)) || (mbpm('X',{'vid_cntr[1]'}) && variable(1)) || (mbpm('X',{'vid_cntr[0]'}) && variable(1))]]>
            </expression>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level editor="basic_or" type="advanced">
            <power_up>
              <power_up_expression><![CDATA[(mbpm('X',{'cpu_sys:u_cpu_sys|pll_areset_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_locked_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_phasedone_export'}) && variable(1)) || (mbpm('X',{'ir_rx'}) && variable(1)) || (mbpm('X',{'led_b_pad_out'}) && variable(1)) || (mbpm('X',{'led_g_pad_out'}) && variable(1)) || (mbpm('X',{'led_r_pad_out'}) && variable(1)) || (mbpm('X',{'sii9136_cscl'}) && variable(1)) || (mbpm('X',{'sii9136_csda'}) && variable(1)) || (mbpm('X',{'sii9136_int'}) && variable(1)) || (mbpm('X',{'sii9136_reset_'}) && variable(1)) || (('cpu_cntr':({'cpu_cntr[25]','cpu_cntr[24]','cpu_cntr[23]','cpu_cntr[22]','cpu_cntr[21]','cpu_cntr[20]','cpu_cntr[19]','cpu_cntr[18]','cpu_cntr[17]','cpu_cntr[16]','cpu_cntr[15]','cpu_cntr[14]','cpu_cntr[13]','cpu_cntr[12]','cpu_cntr[11]','cpu_cntr[10]','cpu_cntr[9]','cpu_cntr[8]','cpu_cntr[7]','cpu_cntr[6]','cpu_cntr[5]','cpu_cntr[4]','cpu_cntr[3]','cpu_cntr[2]','cpu_cntr[1]','cpu_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_cntr[25]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[24]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[23]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[22]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[21]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[20]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[19]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[18]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[17]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[16]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[15]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[14]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[13]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[12]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[11]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[10]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[9]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[8]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[7]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[6]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[5]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[4]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[3]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[2]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[1]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_out_port':({'cpu_sys:u_cpu_sys|pio_out_port[7]','cpu_sys:u_cpu_sys|pio_out_port[6]','cpu_sys:u_cpu_sys|pio_out_port[5]','cpu_sys:u_cpu_sys|pio_out_port[4]','cpu_sys:u_cpu_sys|pio_out_port[3]','cpu_sys:u_cpu_sys|pio_out_port[2]','cpu_sys:u_cpu_sys|pio_out_port[1]','cpu_sys:u_cpu_sys|pio_out_port[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[0]'}) && variable(1)) || (('pio_in':({'pio_in[7]','pio_in[6]','pio_in[5]','pio_in[4]','pio_in[3]','pio_in[2]','pio_in[1]','pio_in[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'pio_in[7]'}) && variable(1)) || (mbpm('X',{'pio_in[6]'}) && variable(1)) || (mbpm('X',{'pio_in[5]'}) && variable(1)) || (mbpm('X',{'pio_in[4]'}) && variable(1)) || (mbpm('X',{'pio_in[3]'}) && variable(1)) || (mbpm('X',{'pio_in[2]'}) && variable(1)) || (mbpm('X',{'pio_in[1]'}) && variable(1)) || (mbpm('X',{'pio_in[0]'}) && variable(1)) || (('sdram_cntr':({'sdram_cntr[25]','sdram_cntr[24]','sdram_cntr[23]','sdram_cntr[22]','sdram_cntr[21]','sdram_cntr[20]','sdram_cntr[19]','sdram_cntr[18]','sdram_cntr[17]','sdram_cntr[16]','sdram_cntr[15]','sdram_cntr[14]','sdram_cntr[13]','sdram_cntr[12]','sdram_cntr[11]','sdram_cntr[10]','sdram_cntr[9]','sdram_cntr[8]','sdram_cntr[7]','sdram_cntr[6]','sdram_cntr[5]','sdram_cntr[4]','sdram_cntr[3]','sdram_cntr[2]','sdram_cntr[1]','sdram_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'sdram_cntr[25]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[24]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[23]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[22]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[21]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[20]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[19]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[18]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[17]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[16]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[15]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[14]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[13]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[12]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[11]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[10]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[9]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[8]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[7]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[6]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[5]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[4]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[3]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[2]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[1]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[0]'}) && variable(1)) || (('vid_cntr':({'vid_cntr[25]','vid_cntr[24]','vid_cntr[23]','vid_cntr[22]','vid_cntr[21]','vid_cntr[20]','vid_cntr[19]','vid_cntr[18]','vid_cntr[17]','vid_cntr[16]','vid_cntr[15]','vid_cntr[14]','vid_cntr[13]','vid_cntr[12]','vid_cntr[11]','vid_cntr[10]','vid_cntr[9]','vid_cntr[8]','vid_cntr[7]','vid_cntr[6]','vid_cntr[5]','vid_cntr[4]','vid_cntr[3]','vid_cntr[2]','vid_cntr[1]','vid_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'vid_cntr[25]'}) && variable(1)) || (mbpm('X',{'vid_cntr[24]'}) && variable(1)) || (mbpm('X',{'vid_cntr[23]'}) && variable(1)) || (mbpm('X',{'vid_cntr[22]'}) && variable(1)) || (mbpm('X',{'vid_cntr[21]'}) && variable(1)) || (mbpm('X',{'vid_cntr[20]'}) && variable(1)) || (mbpm('X',{'vid_cntr[19]'}) && variable(1)) || (mbpm('X',{'vid_cntr[18]'}) && variable(1)) || (mbpm('X',{'vid_cntr[17]'}) && variable(1)) || (mbpm('X',{'vid_cntr[16]'}) && variable(1)) || (mbpm('X',{'vid_cntr[15]'}) && variable(1)) || (mbpm('X',{'vid_cntr[14]'}) && variable(1)) || (mbpm('X',{'vid_cntr[13]'}) && variable(1)) || (mbpm('X',{'vid_cntr[12]'}) && variable(1)) || (mbpm('X',{'vid_cntr[11]'}) && variable(1)) || (mbpm('X',{'vid_cntr[10]'}) && variable(1)) || (mbpm('X',{'vid_cntr[9]'}) && variable(1)) || (mbpm('X',{'vid_cntr[8]'}) && variable(1)) || (mbpm('X',{'vid_cntr[7]'}) && variable(1)) || (mbpm('X',{'vid_cntr[6]'}) && variable(1)) || (mbpm('X',{'vid_cntr[5]'}) && variable(1)) || (mbpm('X',{'vid_cntr[4]'}) && variable(1)) || (mbpm('X',{'vid_cntr[3]'}) && variable(1)) || (mbpm('X',{'vid_cntr[2]'}) && variable(1)) || (mbpm('X',{'vid_cntr[1]'}) && variable(1)) || (mbpm('X',{'vid_cntr[0]'}) && variable(1))]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[(mbpm('X',{'cpu_sys:u_cpu_sys|pll_areset_export'}) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_locked_export'}) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_phasedone_export'}) && variable(0)) || (mbpm('X',{'ir_rx'}) && variable(0)) || (mbpm('X',{'led_b_pad_out'}) && variable(0)) || (mbpm('X',{'led_g_pad_out'}) && variable(0)) || (mbpm('X',{'led_r_pad_out'}) && variable(0)) || (mbpm('E',{'sii9136_cscl'}) && variable(1)) || (mbpm('E',{'sii9136_csda'}) && variable(1)) || (mbpm('E',{'sii9136_int'}) && variable(1)) || (mbpm('E',{'sii9136_reset_'}) && variable(1)) || (('cpu_cntr':({'cpu_cntr[25]','cpu_cntr[24]','cpu_cntr[23]','cpu_cntr[22]','cpu_cntr[21]','cpu_cntr[20]','cpu_cntr[19]','cpu_cntr[18]','cpu_cntr[17]','cpu_cntr[16]','cpu_cntr[15]','cpu_cntr[14]','cpu_cntr[13]','cpu_cntr[12]','cpu_cntr[11]','cpu_cntr[10]','cpu_cntr[9]','cpu_cntr[8]','cpu_cntr[7]','cpu_cntr[6]','cpu_cntr[5]','cpu_cntr[4]','cpu_cntr[3]','cpu_cntr[2]','cpu_cntr[1]','cpu_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_cntr[25]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[24]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[23]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[22]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[21]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[20]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[19]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[18]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[17]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[16]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[15]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[14]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[13]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[12]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[11]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[10]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[9]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[8]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[7]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[6]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[5]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[4]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[3]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[2]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[1]'}) && variable(0)) || (mbpm('X',{'cpu_cntr[0]'}) && variable(0)) || (('cpu_sys:u_cpu_sys|pio_out_port':({'cpu_sys:u_cpu_sys|pio_out_port[7]','cpu_sys:u_cpu_sys|pio_out_port[6]','cpu_sys:u_cpu_sys|pio_out_port[5]','cpu_sys:u_cpu_sys|pio_out_port[4]','cpu_sys:u_cpu_sys|pio_out_port[3]','cpu_sys:u_cpu_sys|pio_out_port[2]','cpu_sys:u_cpu_sys|pio_out_port[1]','cpu_sys:u_cpu_sys|pio_out_port[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[7]'}) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[6]'}) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[5]'}) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[4]'}) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[3]'}) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[2]'}) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[1]'}) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[0]'}) && variable(0)) || (('pio_in':({'pio_in[7]','pio_in[6]','pio_in[5]','pio_in[4]','pio_in[3]','pio_in[2]','pio_in[1]','pio_in[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'pio_in[7]'}) && variable(0)) || (mbpm('X',{'pio_in[6]'}) && variable(0)) || (mbpm('X',{'pio_in[5]'}) && variable(0)) || (mbpm('X',{'pio_in[4]'}) && variable(0)) || (mbpm('X',{'pio_in[3]'}) && variable(0)) || (mbpm('X',{'pio_in[2]'}) && variable(0)) || (mbpm('X',{'pio_in[1]'}) && variable(0)) || (mbpm('X',{'pio_in[0]'}) && variable(0)) || (('sdram_cntr':({'sdram_cntr[25]','sdram_cntr[24]','sdram_cntr[23]','sdram_cntr[22]','sdram_cntr[21]','sdram_cntr[20]','sdram_cntr[19]','sdram_cntr[18]','sdram_cntr[17]','sdram_cntr[16]','sdram_cntr[15]','sdram_cntr[14]','sdram_cntr[13]','sdram_cntr[12]','sdram_cntr[11]','sdram_cntr[10]','sdram_cntr[9]','sdram_cntr[8]','sdram_cntr[7]','sdram_cntr[6]','sdram_cntr[5]','sdram_cntr[4]','sdram_cntr[3]','sdram_cntr[2]','sdram_cntr[1]','sdram_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'sdram_cntr[25]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[24]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[23]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[22]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[21]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[20]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[19]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[18]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[17]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[16]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[15]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[14]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[13]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[12]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[11]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[10]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[9]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[8]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[7]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[6]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[5]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[4]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[3]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[2]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[1]'}) && variable(0)) || (mbpm('X',{'sdram_cntr[0]'}) && variable(0)) || (('vid_cntr':({'vid_cntr[25]','vid_cntr[24]','vid_cntr[23]','vid_cntr[22]','vid_cntr[21]','vid_cntr[20]','vid_cntr[19]','vid_cntr[18]','vid_cntr[17]','vid_cntr[16]','vid_cntr[15]','vid_cntr[14]','vid_cntr[13]','vid_cntr[12]','vid_cntr[11]','vid_cntr[10]','vid_cntr[9]','vid_cntr[8]','vid_cntr[7]','vid_cntr[6]','vid_cntr[5]','vid_cntr[4]','vid_cntr[3]','vid_cntr[2]','vid_cntr[1]','vid_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'vid_cntr[25]'}) && variable(0)) || (mbpm('X',{'vid_cntr[24]'}) && variable(0)) || (mbpm('X',{'vid_cntr[23]'}) && variable(0)) || (mbpm('X',{'vid_cntr[22]'}) && variable(0)) || (mbpm('X',{'vid_cntr[21]'}) && variable(0)) || (mbpm('X',{'vid_cntr[20]'}) && variable(0)) || (mbpm('X',{'vid_cntr[19]'}) && variable(0)) || (mbpm('X',{'vid_cntr[18]'}) && variable(0)) || (mbpm('X',{'vid_cntr[17]'}) && variable(0)) || (mbpm('X',{'vid_cntr[16]'}) && variable(0)) || (mbpm('X',{'vid_cntr[15]'}) && variable(0)) || (mbpm('X',{'vid_cntr[14]'}) && variable(0)) || (mbpm('X',{'vid_cntr[13]'}) && variable(0)) || (mbpm('X',{'vid_cntr[12]'}) && variable(0)) || (mbpm('X',{'vid_cntr[11]'}) && variable(0)) || (mbpm('X',{'vid_cntr[10]'}) && variable(0)) || (mbpm('X',{'vid_cntr[9]'}) && variable(0)) || (mbpm('X',{'vid_cntr[8]'}) && variable(0)) || (mbpm('X',{'vid_cntr[7]'}) && variable(0)) || (mbpm('X',{'vid_cntr[6]'}) && variable(0)) || (mbpm('X',{'vid_cntr[5]'}) && variable(0)) || (mbpm('X',{'vid_cntr[4]'}) && variable(0)) || (mbpm('X',{'vid_cntr[3]'}) && variable(0)) || (mbpm('X',{'vid_cntr[2]'}) && variable(0)) || (mbpm('X',{'vid_cntr[1]'}) && variable(0)) || (mbpm('X',{'vid_cntr[0]'}) && variable(0))]]>
            </expression>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2018/04/15 20:54:22  #0" power_up_mode="false" sample_depth="226" trigger_position="2">011110110001000000001111000000001101010000000001111101010001000000010111011111001101000100100000010101000001000100100000000000111111000011101010010000001110111010110010000011100001111101101011010000000000000011101010001011000000000010011000010101010010000000110010110100011000001000001101111011010011100000001111100101111100110000000110010101000010001010010000000011110110000000100011110010001101011000000010000001001111001001111111000000010111001000010101010010000000110101110111000100011001011101100111011100010000011001011101001111111000000101000101000010001010010000000011101110111000100000110000001110111011100010000010000111101001111110000000011110101000011001010010000001011101110111000100001100001011110111011100110000011111111101001111111000000100101101000011101010010000001111101110111000100000000011111111111011100010000001110000101001111110000000101011101000011001010010000001011101110111000100010011111011101111011100110000000111000101001111110000000100110011000011101010010000001110011110111000100010110101111101111011100110000010010010101001111111000000001001011000011001010010000001010011110111000100001100111011111111011100110000011101010101001111111000000000100111000011101010010000001111011110111000100001011001111111111011100110000000100001001001111110000000001010111000011001010010000001011011110111000100011001011011101111011100010000011001001101001111110000000001101111000010001010010000000010111110111000100000110010001111111011100010000010001101001001111110000000000111111000010101010010000000110111110111000100011100001101101111011100010000000000011011001111111000000110000001000010001010010000000010111110111000100000000011001111111011100010000001110011011001111111000000111001001000010101010010000000111111110111000100000101110101111111011100010000011011111111001111111000000010011001000010001010010000000011111110111000100010110101001100000111100110000010010000111001111110000000110100101000011001010010000001010000001111000100011100100011100000111100010000000010100111001111111000000011010101000011101010010000001110000001111000100010000110111100000111100110000001101100111001111110000000010001101000011001010010000001010000001111000100001011001011110000111100110000000100010011001111111000000010111101000010001010010000000011000001111000100011001000001100000111100010000011000110111001111110000000011000011000010101010010000000111000001111000100001110010101110000111100110000010001110111001111111000000100010011000010001010010000000011000001111000100011100001001100000111100010000000000001011001111111000000001001011000011001010010000001011000001111000100010100111011100000111100110000011101001011001111110000000000011011000011101010010000001110100001111000100011111000111100000111100010000001100101111100101001100000011111101000011001010010000001011010001011010100000010100011111000101110010000000010110111100101001100000010011011000011101010010000001110110001011010100010110100111101000101110110000010010101111100101000100000011111011000011001010010000001010110001011010100001100110011111000101110110000011101101111100101000100000010001111000011101010010000001111110001011010100001011000111111000101110110000000100111111100101001100000101101111000011001010010000001011110001011010100011001010011101000101110010000011001111100010101001100000101000001000010001010010000000011110001011010100000110011001110100101110010000010001000100010101001100000100010001000010101010010000000110001001011010100011100000101100100101110010000000000100000010101000100000101110001000010001010010000000010001001011010100000000010001110100101110010000001110100000010101000100000100000101000010101010010000000110001001011010100000101111101110100101110010000011011010000010101001100000001100101000010001010010000000011001001011010100010110100001100100101110110000010010110000010101001100000000011101000010101010010000000111001001011010100010000111101100100101110110000001101001100010101001100000110111101000010001010010000000010101001011010100001011000001110100101110110000000100101100010101000100000001010011000011001010010000001010101001011010100000101001011110100101110010000011000011100010101001100000111110011000011101010010000001110101001011010100001110011111110100101110110000010001011100010101000100000110101011000011001010010000001011101001011010100011100000011100100101110010000000000111100010101000100000111100111000011101010010000001111101001011010100011011101111101100101110010000010110000100010101001100000010110111000011001010010000001011101001011010100000101111011111100101110010000011011000100010101001100000011111111000011101010010000001110011001011010100000010101111111100101110010000000010010010010101000100000010100001000011001010010000001010011001011010100010000111011101100101110110000001101010010010101001100000000101001000011101010010000001111011001011010100010011110111101100101110110000000111110000111010100100000111011111000011001010010000001010000101101001100001000001011110010110101110000001111100010111010101100000111110001000010001010010000000011000101101001100000110010001110010110101010000010001110110111010100100000110101001000010101010010000000111000101101001100011100001101100010110101010000000000001110111010101100000011011001000010001010010000000011000101101001100000000011001110010110101010000001110001110111010101100000010110101000010101010010000000110100101101001100000101110101110010110101010000011011101010111010100100000011001101000010001010010000000010100101101001100010110101001100010110101110000010010011010111010100100000010100011000010101010010000000111100101101001100010000110101100010110101110000001101111010111010101100000101010011000010001010010000000011100101101001100001011001001111010110101110000000100000010111010101100000100111011000010101010010000000110010101101001100001110010101111010110101110000010001100110111010101100000001000111000010001010010000000010010101101001100011100001001101010110101010000000000010110111010101100000000101111000010101010010000000111010101101001100011011100101101010110101010000010110110110111010100100000001011111000010001010010000000011010101101001100000101110001111010110101010000011011110101111010100100000000110001000010101010010000000110110101101001100000010100101111010110101010000000010101101111010101100000110001001000010001010010000000010110101101001100010000110001101010110101110000001101101101111010101100000111000101000010101010010000000111110101101001100010101000101101010110101110000011000111001111010100100000110010101000010001010010000000011110101101001100001110010001111010110101110000010001111001111010100100000111011101000010101010010000000110001101101001100001000000101110110110101110000001111000001111010101100000010000011000010001010010000000010001101101001100011011100001100110110101010000010110100101111010100100000101010011000011001010010000001010001101101001100010011001011100110110101110000000100010101111010101100000000001011000011101010010000001110001101101001100011001011111100110110101010000011001010001001000011100000111101101000011001010010000001011101101001011100000111011011111110100111010000010101000101001000011100000010100011000010001010010000000010011101001011100010100110001101110100111110000011101100001100011011100000000010101000010101010010000000111111101110000010010000010101101110111000101000001110111001011110111100000001010001000011101010010000001110100011010010010010101000111100001101010101000011000101010101001100010000001101101000010101010010000000110101011111011010011010011101100101111111001000010001011110010010011010000011101001000010001011010000000011011011011000110000011001001111101101100011000000100001110111111011010000101010001000010101011010000000111000111101010110000111000101110011110110011000010100110110111111010010000100001001000010001011010000000011000111101010110010101010001100011110110111000011001110110111111011010000100111001000011001011010000001011000111101010110011110011011100011110110011000001001001110111111010010000101000101000011101011010000001110100111101010110010010000111100011110110111000000000101110111111011010000000010101000011001011010000001010100111101010110001000010011110011110110111000001110101110111111011010000001011101000011101011010000001110100111101010110001101111111110011110110111000011011011010111111010010000000000011000011001011010000001011100111101010110011110100011100011110110011000001010111010111111010010000001001011000011101011010000001111100111101010110011000111111101011110110011000011101000010111111011010000111101011000011001011010000001010010111101010110000111000011111011110110011000010100100110111111011010000111000111000010001011010000000010010111101010110010101001001101011110110111000011000010010111111011010000110010111000010101011010000000110010111101010110000001011101111011110110011000001001010110111111011010000011110111000010001011010000000011010111101010110010010000001101011110110111000000000110101111111011010000010000001000010101011010000000111010111101010110010111101101101011110110111000010110001101111111010010000011100001000010001011010000000011010111101010110001101111001111011110110111000011011001101111111011010000011001001000011001011010000001010110111101010110000001110011111011110110011000001011101101111111010010000010011001000011101011010000001110110111101010110001010101111111011110110111000000010011101111111011010000101111001000011001011010000001010110111101010110011000111011101011110110011000011101011101111111011010000101010101000010001011010000000011110111101010110000111010001111011110110011000010101111101111111011010000100001101000010101011010000000111110111101010110011101001101100111110110011000000100000001111111010010000101101101000010001011010000000011110111101010110000001011001110111110110011000001001000101111111011010000111111101000011001011010000001010001111101010110001110100011110111110110111000010010100001111111011010000110100011000011101011010000001110001111101010110000010110111110111110110011000000011100001001101110010000010110101000011001011010000001011101111001001110010001110011100111100101111000001011111001001101111010000010000011000010001011010000000010011111001001110011011100001101111100101011000010110100101001101110010000011100011000010101011010000000110011111001001110001101110101111111100101111000011011100101001101111010000100110011000010001011010000000010011111001001110011110101001101111100101011000001010010101001101111010000101111011000010101011010000000111011111001001110011000110101101111100101011000011101110001001101110010000100100111000010001011010000000011011111001001110000111001001111111100101011000010100001001001101110010000101101111000010101011010000000110111111001001110000001010101111111100101011000001001101001001101111010000000111111000010001011010000000010111111001001110010010001001101111100101111000000000011111001101111010000000010001000011001011010000001011111111001001110011000000011101111100101011000011111011011001101111010000001110001000011101011010000001111111111001001110010111100111101111100101111000010110111111001101111010000111001001000011001011010000001011111111001001110001101110011111111100101111000011011111111001101111010000110100101000011101011010000001110000000101001110001010100111110000010101111000000010100111001101110010000111010101000011001011010000001010000000101001110011000110011100000010101011000011101100011001101111010000111101101000010001011010000000010000000101001110000111011001110000010101011000010101010111001101110010000110111101000010101011010000000111000000101001110011101000101100000010101011000000100110111001101111010000011000011000010001011010000000011000000101001110000001010001110000010101011000001001110011001101110010000111110011000011001011010000001011000000101001110001010011011110000010101111000000001001111001101111010000010101011000011101011010000001110100000101001110000100000111110000010101011000011111001011001101110010000011011011000011001011010000001010100000101001110010111100011100000010101111000010110101011001101110010000010110111000011101011010000001110100000101001110010001111111100000010101111000001011011011001101111010000101001111000011001011010000001011100000101001110001010100011110000010101111000000010111100101101111010000110000001000011101011010000001111100000101001110001000011111111000010101111000001110000011100110001110000010010111000011001011010000001010110000001011110011010011011101000000111011000010001011111011000101110000001011011000011101011010000001110101000110000001011101100111100100011000000100000110101111110011100110000111011101000010101011010000000111011000010010001011000000101101100001010000100011111010111000001011110000100111001000010001011010000000011111000100001001000001011001110010010001000100001001000011101100110110000100001001000010101011010000000111100100000011001000101010101110010000011000100011001111011101100111110000001101001000010001011010000000011100100000011001010110001001101010000011100100010000000111101100111110000001000101000011001011010000001010010100000011001011100000011101010000011000100000000100011101100111110000000010101000011101011010000001110010100000011001010000010111101010000011100100001110100111101100111110000110110101000011001011010000001010010100000011001001011110011111010000011100100000111100111101100111110000111111101000011101011010000001111010100000011001001110100111111010000011100100010010110111101100110110000110100011000011001011010000001011010100000011001011100110011101010000011000100000011110111101100110110000111101011000011101011010000001110110100000011001011011000111101010000011000100010100101111101100111110000010111011000011001011010000001010110100000011001000101010011111010000011000100011001101111101100111110000010010111000010001011010000000010110100000011001010110011001101010000011100100010001011111101100111110000011110111000010101011010000000111110100000011001000010000101111010000011000100000000111011101100110110000010101111000010001011010000000011110100000011001010000010001101010000011100100001110111000011100110110000011100001000010101011010000000111110100000011001010101111101100110000011100100011011000000011100111110000100110001000010001011010000000010001100000011001001110100001110110000011100100010010100100011100111110000100011001000011001011010000001010001100000011001000010101011110110000011000100000010010000011100111110000101111001000011101011010000001110001100000011001001000111111110110000011100100001101010100011100111110000000100101000011001011010000001011001100000011001011011000011100110000011000100010100110100011100111110000001101101000011101011010000001111001100000011001011110011111100110000011000100001001001100011100110110000000111101000011001011010000001010101100000011001000010000011110110000011000100000000101100011100111110000011010011000011101011010000001110101100000011001000000101111110110000011000100001100011100110111110110000101001101000011001011010000001011011100111011001010010101011101110011111100100000010001100110111111110000001110011000011101011010000001110111100111011001001111101111111110011111100100010110011100000101000001000000111101000011001011010000001010100010011000101000010000011110001001100010100000000101000000101000001000010010011000011101011010000001110100010011000101010010001111100001001100110100000000011100101010101001000101101101000011001011010000001011010010101010101011001011011101001010110010100011001001000101010101001000111000011000011101011010000001110110010101010101000101010111111001010110010100011001101000010000010001000110001101000011001011010000001011001010001001101001111001011110101000101110100010100001100010000011001000001111101000011101011010000001110101010001001101011111000111100101000101010100001100101000111101011001000000110101000011001011010000001011011010110011101010010110011101101011011110100000011110100111101010001000010011101000011101011010000001111011010110011101001010111111111101011011110100000011001100001110111001000101100101000011001011010000001011000110010000011000101100011110011001000001100011010110100001110111001000111001101000011101011010000001111000110010000011010101101111100011001000101100011010001100100100000101000110000101000011001011010000001010010110100010011011111111011101011010010001100001111010000100100000101000101110101000011101011010000001111010110100010011000000001111111011010010001100001111110100011011001101000000111001000011001011010000001010001110000001011001010011011110111000001101100000001010000011011001101000010010101000011101011010000001111001110000001011011010010111100111000001001100010001110000110001100101000011101001000011001011010000001010011110111001011010101001011101111011101101100011000010100110001101101000111000101000010001011010000000011011110111001011010101000001101111011101101100011000110000110001101101000110010101000010101011010000000111011110111001011000001010101111111011101001100001001110100000010011101000101010001000010001011010000000010000001011011011000111000001110000101111001100010100100100000010011101000100001001000011001011010000001010000001011011011011101010011100000101111001100000101100000000010010101000001110101000011101011010000001111000001011011011011011110111100000101111001100010111110100101111011101000111011001000011001011010000001010010001101000111010100011011101000110100111100011110010000101111011101000100010101000011101011010000001111010001101000111001100010111111000110100111100011110110000010101110101000101101001000011001011010000001010001001001010111000001001011110100100110011100001000010100010101111101000011000101000011101011010000001111001001001010111010001000111100100100110111100001000110000111010001011000010001001000011001011010000001010011001110001111011011010011101100111001011100010101100100111010000011000001111001000011101011010000001110011001110001111000111011111111100111001011100010101010100001000101011000111010001000011001011010000001010000101010011111001100100011110010101011111100011100100100001000101011000100011001000011101011010000001110000101010011111011100101111100010101011011100000010010100100011100011000101100001000011001011110000001011100101100000000110001111011101010110000100010001011000000100011100011000111001001000011101011110000001110010101100000000101001110111111010110000100010001011100100011110011011000010000001000011001011110000001011110101000010000100111101011110110100010000010010110000000011110011011000001110001000011101011110000001110001101000010000110111100111100110100010100010010110100011010100110011000000111111000011001011110000001011101101111010000111100001011101110111110000010000000000100110100111011000100010001000011101011110000001110011101111010000100010000111111110111110000010000000100011111011111011000101101111000011001011110000001011111101011001000101001010011111110101101100010001001111000000111110011000111000001000010001011110000000011111101011001000101001011001110001101101100010001001000100000111111011000010010001000010101011110000000110000011011001000110110000101100001101101100010010000100111001001000111000101010111000010001011110000000010100011101011000110011011001100001110111100010000101011011001001000111000100001111000011001011110000001011100011101011000100101000011110001110111000010011000111000101001001111000110110001000011101011110000001110010011101011000100011100111111001110111000010000110100011100010100111000111011111000011001011110000001011110011001000100101000001011111001100100110010001111111100010010101111000000010001000011101011110000001110001011001000100111000000111100101100100010010011111000011011111101111000001101111000011001011110000001011101011110010100110110010011100101111010110010010001111100111111100111000011000001000011101011110000001111101011110010100101110011111111101111010110010010001000111110101011111000100001111000011001011110000001011111011010001100100011000011111101101001010010000100111111110101011111000110111111000011101011110000001111111011010001100110011001111100011101001110010000100000111000110110111000111010111000011001011110000001010100111100011100111000111011100011110011010010011101011011000110110111000100011111000011101011110000001111100111100011100100100110111110011110011010010011101111111101000001000100001100111000011001011110000001010110111000000010101110101011111011100000101010010010011011101000001000100011001111000011101011110000001111110111000000010111110100111101011100000001010001010111011010011000000100010000111000011001011110000001010101111111000010110011110011100111111100101010000111101111010011001000100110110111000011101011110000001110101111111000010101011111111110111111100101010000111011011111110101000100111011011000011001011110000001010111111011010010100100010011111111101110001010011110101111111110100000100100010111000011101011110000001110111111011010010110100011111101111101110101010011110011111001100011000100001101011000011001011110000001010100000011001010111110000011100000001101001010001000101111001100010000100010010111000011101011110000001110100000011001010101010011111110000001101101010000001011111100111011000100001010011000011001011110000001011010000101011010101101001011111000010111101010011000001111100111011000100011111011000010001011110000000010110000101011010110010110001101000010111101010000011101011011001111000100001000011000010101011110000000111001000001000110110100010101100100000100111010011110110011110010001100100000100101000011101010110000001110011000110010110110011000111101100011010111010000100100111001111100101001100001010000001101010000000001111000001110011011110101011111000000111011101110111001001111100101011101001001110101000011101010010000001110010001010000111111111110111101000101000011110101111100001110000001011001101011111000010101010010000000110101001000001111101011110101110100100001111110100111101001000011000011001000111011000010001010010000000011011001111001111111100010001101100111101011110100001110101101110100011001111110011000010101010010000000110000101011011111111010011101100010101111011110110001010101101110101011001010101011000010001010010000000011000101011011111100100000001110010101111011110111111010001101110100011001110000111000011001010010000001011000101011011111101111110011110010101111111110110111110101101110101011001011100111000011101010010000001111000101011011111100011101111110010101111011110100110001001101110100011001010110111000011001010010000001011000101011011111110001111011100010101111111110101011001001101110100011001011111111000011101010010000001110100101011011111110100101111100010101111111110111100011011101110101011001100100001000011001010010000001010100101011011111101111011011110010101111111110110101011011101110101011001101101001000011101010010000001111100101011011111101001001111111010101111111110101000000111101110101011001000111001000011001010010000001011100101011011111111010011011101010101111011110110001000011101110100011001100010101000010001010010000000010010101011011111100100010001111010101111011110111110100111101110101011001001110101000010101010010000000110010101011011111111111110101101010101111011110101111100111101110100011001000101101000010001010010000000010010101011011111100011101001111010101111011110100110010111101110100011001001100011000010101010010000000111010101011011111100110110101111010101111011110110011110111101110101011001111010011000010001010010000000011010101011011111110100101001101010101111111110111100001011101110100011001000011011000011001010010000001010110101011011111111111000011101010101111011110101100101111101110101011001110111011000011101010010000001110110101011011111110011010111101010101111111110100101101011101110100011001111000111000011001010010000001010110101011011111101001001011111010101111111110101000011111101110100011001111110111000010001010010000000011110101011011111111010000001101010101111011110110000111011101110100011001110101111000010101010010000000111110101011011111101100010101111010101111111110111110111011101110101011001011011111000010001010010000000011110101011011111111111110001101010101111011110101111111</data>
          <extradata>BBUBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130846"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,241,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,955"/>
    <multi attribute="jtag widget size" size="2" value="386,126"/>
  </global_info>
</session>
