
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rstmgr_pkg.sv rstmgr_reg_pkg.sv top_pkg.sv tlul_pkg.sv alert_handler_reg_pkg.sv alert_pkg.sv entropy_src_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv lc_ctrl_pkg.sv prim_alert_sender.sv prim_arbiter_ppc.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lc_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_clock_mux2.sv prim_generic_clock_mux2.sv prim_mubi4_sender.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv rstmgr.sv rstmgr_cnsty_chk.sv rstmgr_crash_info.sv rstmgr_ctrl.sv rstmgr_leaf_rst.sv rstmgr_por.sv rstmgr_reg_top.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2853.480 ; gain = 2.020 ; free physical = 302677 ; free virtual = 386119
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr" "*.svh"]] 
# }
# synth_design -top rstmgr \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top rstmgr -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29202
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_clock_mux2 with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_clock_mux2.sv:28]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 307039 ; free virtual = 390567
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rstmgr' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'rstmgr_por' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr_por.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_mux2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_clock_mux2.sv:16]
	Parameter NoFpgaBufG bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_mux2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_clock_mux2.sv:6]
	Parameter NoFpgaBufG bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_mux2' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_clock_mux2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_mux2' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_clock_mux2.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'rstmgr_por' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr_por.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
WARNING: [Synth 8-7071] port 'we' of module 'prim_subreg' is unconnected for instance 'u_rst_sw_ctrl_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:168]
WARNING: [Synth 8-7023] instance 'u_rst_sw_ctrl_reg' of module 'prim_subreg' has 9 connections declared, but only 8 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:168]
WARNING: [Synth 8-7071] port 'we' of module 'prim_subreg' is unconnected for instance 'u_rst_sw_ctrl_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:168]
WARNING: [Synth 8-7023] instance 'u_rst_sw_ctrl_reg' of module 'prim_subreg' has 9 connections declared, but only 8 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:168]
INFO: [Synth 8-6157] synthesizing module 'rstmgr_reg_top' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (13#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (14#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (15#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (16#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000101 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (17#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_subreg_ext.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr_reg_top.sv:463]
INFO: [Synth 8-6155] done synthesizing module 'rstmgr_reg_top' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'rstmgr_ctrl' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr_ctrl.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_flop.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000010 
	Parameter ResetValue bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000010 
	Parameter ResetValue bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000010 
	Parameter ResetValue bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'rstmgr_ctrl' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr_ctrl.sv:9]
WARNING: [Synth 8-7071] port 'scanmode_i' of module 'rstmgr_ctrl' is unconnected for instance 'u_lc_src' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:137]
WARNING: [Synth 8-7071] port 'scan_rst_ni' of module 'rstmgr_ctrl' is unconnected for instance 'u_lc_src' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:137]
WARNING: [Synth 8-7023] instance 'u_lc_src' of module 'rstmgr_ctrl' has 7 connections declared, but only 5 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:137]
WARNING: [Synth 8-7071] port 'scanmode_i' of module 'rstmgr_ctrl' is unconnected for instance 'u_sys_src' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:146]
WARNING: [Synth 8-7071] port 'scan_rst_ni' of module 'rstmgr_ctrl' is unconnected for instance 'u_sys_src' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:146]
WARNING: [Synth 8-7023] instance 'u_sys_src' of module 'rstmgr_ctrl' has 7 connections declared, but only 5 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'rstmgr' (22#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/rstmgr.sv:11]
WARNING: [Synth 8-3917] design rstmgr has port resets_ast_o[rst_ast_usbdev_usb_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_aon_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_io_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_io_div2_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_io_div4_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_usb_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_lc_n][0] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_lc_io_div4_n][0] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_sys_io_n][0] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_sys_aon_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_spi_device_n][0] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_usb_n][1] driven by constant 0
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][12] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][11] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][10] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][9] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][8] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_data][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][rsvd][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][instr_type][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][cmd_intg][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_user][data_intg][6] in module tlul_err is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 305143 ; free virtual = 388654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 305669 ; free virtual = 389172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 305860 ; free virtual = 389363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 307052 ; free virtual = 390557
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 95    
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 28    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design rstmgr has port resets_ast_o[rst_ast_usbdev_usb_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_aon_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_io_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_io_div2_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_io_div4_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_por_usb_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_lc_n][0] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_lc_io_div4_n][0] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_sys_io_n][0] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_sys_aon_n][1] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_spi_device_n][0] driven by constant 0
WARNING: [Synth 8-3917] design rstmgr has port resets_o[rst_usb_n][1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 307172 ; free virtual = 390709
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 307164 ; free virtual = 390700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 307220 ; free virtual = 390757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 310072 ; free virtual = 393605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 310068 ; free virtual = 393601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 310065 ; free virtual = 393598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 310059 ; free virtual = 393592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 310055 ; free virtual = 393588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 310051 ; free virtual = 393583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     7|
|2     |LUT1 |     8|
|3     |LUT2 |    10|
|4     |LUT3 |    27|
|5     |LUT4 |    22|
|6     |LUT5 |    20|
|7     |LUT6 |    57|
|8     |FDCE |   106|
|9     |FDPE |     1|
|10    |IBUF |   120|
|11    |OBUF |   104|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                    |Module                                     |Cells |
+------+------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                         |                                           |   482|
|2     |  \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon  |rstmgr_por                                 |    28|
|3     |    rst_sync                                                |prim_flop_2sync_80                         |     3|
|4     |      \gen_generic.u_impl_generic                           |prim_generic_flop_2sync_82                 |     3|
|5     |        u_sync_1                                            |prim_generic_flop_83                       |     2|
|6     |        u_sync_2                                            |prim_generic_flop_84                       |     1|
|7     |    u_rst_flop                                              |prim_flop                                  |     8|
|8     |      \gen_generic.u_impl_generic                           |prim_generic_flop_81                       |     8|
|9     |  u_0_lc                                                    |prim_flop_2sync                            |     3|
|10    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_77                 |     3|
|11    |      u_sync_1                                              |prim_generic_flop_78                       |     1|
|12    |      u_sync_2                                              |prim_generic_flop_79                       |     2|
|13    |  u_0_lc_io_div4                                            |prim_flop_2sync_0                          |     3|
|14    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_74                 |     3|
|15    |      u_sync_1                                              |prim_generic_flop_75                       |     1|
|16    |      u_sync_2                                              |prim_generic_flop_76                       |     2|
|17    |  u_0_spi_device                                            |prim_flop_2sync_1                          |     3|
|18    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_71                 |     3|
|19    |      u_sync_1                                              |prim_generic_flop_72                       |     1|
|20    |      u_sync_2                                              |prim_generic_flop_73                       |     2|
|21    |  u_0_sys                                                   |prim_flop_2sync_2                          |     3|
|22    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_68                 |     3|
|23    |      u_sync_1                                              |prim_generic_flop_69                       |     1|
|24    |      u_sync_2                                              |prim_generic_flop_70                       |     2|
|25    |  u_0_sys_io                                                |prim_flop_2sync_3                          |     3|
|26    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_65                 |     3|
|27    |      u_sync_1                                              |prim_generic_flop_66                       |     1|
|28    |      u_sync_2                                              |prim_generic_flop_67                       |     2|
|29    |  u_0_sys_io_div4                                           |prim_flop_2sync_4                          |     3|
|30    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_62                 |     3|
|31    |      u_sync_1                                              |prim_generic_flop_63                       |     1|
|32    |      u_sync_2                                              |prim_generic_flop_64                       |     2|
|33    |  u_aon_por                                                 |prim_flop_2sync_5                          |     3|
|34    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_59                 |     3|
|35    |      u_sync_1                                              |prim_generic_flop_60                       |     1|
|36    |      u_sync_2                                              |prim_generic_flop_61                       |     2|
|37    |  u_aon_por_io                                              |prim_flop_2sync_6                          |     3|
|38    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_56                 |     3|
|39    |      u_sync_1                                              |prim_generic_flop_57                       |     1|
|40    |      u_sync_2                                              |prim_generic_flop_58                       |     2|
|41    |  u_aon_por_io_div2                                         |prim_flop_2sync_7                          |     4|
|42    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_53                 |     4|
|43    |      u_sync_1                                              |prim_generic_flop_54                       |     1|
|44    |      u_sync_2                                              |prim_generic_flop_55                       |     3|
|45    |  u_aon_por_io_div4                                         |prim_flop_2sync_8                          |     3|
|46    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_50                 |     3|
|47    |      u_sync_1                                              |prim_generic_flop_51                       |     1|
|48    |      u_sync_2                                              |prim_generic_flop_52                       |     2|
|49    |  u_aon_por_usb                                             |prim_flop_2sync_9                          |     3|
|50    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_47                 |     3|
|51    |      u_sync_1                                              |prim_generic_flop_48                       |     1|
|52    |      u_sync_2                                              |prim_generic_flop_49                       |     2|
|53    |  u_aon_sys                                                 |prim_flop_2sync_10                         |     3|
|54    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_44                 |     3|
|55    |      u_sync_1                                              |prim_generic_flop_45                       |     1|
|56    |      u_sync_2                                              |prim_generic_flop_46                       |     2|
|57    |  u_aon_sys_aon                                             |prim_flop_2sync_11                         |     3|
|58    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_41                 |     3|
|59    |      u_sync_1                                              |prim_generic_flop_42                       |     1|
|60    |      u_sync_2                                              |prim_generic_flop_43                       |     2|
|61    |  u_aon_sys_io_div4                                         |prim_flop_2sync_12                         |     3|
|62    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_38                 |     3|
|63    |      u_sync_1                                              |prim_generic_flop_39                       |     1|
|64    |      u_sync_2                                              |prim_generic_flop_40                       |     2|
|65    |  u_aon_usb                                                 |prim_flop_2sync_13                         |     3|
|66    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_35                 |     3|
|67    |      u_sync_1                                              |prim_generic_flop_36                       |     1|
|68    |      u_sync_2                                              |prim_generic_flop_37                       |     2|
|69    |  u_cpu_reset_synced                                        |prim_flop_2sync_14                         |     3|
|70    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync_32                 |     3|
|71    |      u_sync_1                                              |prim_generic_flop_33                       |     1|
|72    |      u_sync_2                                              |prim_generic_flop_34                       |     2|
|73    |  u_lc_src                                                  |rstmgr_ctrl                                |    10|
|74    |    \gen_rst_pd_n[0].u_pd_rst                               |prim_flop__parameterized0_24               |     3|
|75    |      \gen_generic.u_impl_generic                           |prim_generic_flop_31                       |     3|
|76    |    u_aon_rst                                               |prim_flop__parameterized0_25               |     1|
|77    |      \gen_generic.u_impl_generic                           |prim_generic_flop_30                       |     1|
|78    |    u_lc                                                    |prim_flop_2sync__parameterized0_26         |     6|
|79    |      \gen_generic.u_impl_generic                           |prim_generic_flop_2sync__parameterized0_27 |     6|
|80    |        u_sync_1                                            |prim_generic_flop__parameterized0_28       |     2|
|81    |        u_sync_2                                            |prim_generic_flop__parameterized0_29       |     4|
|82    |  u_reg                                                     |rstmgr_reg_top                             |   150|
|83    |    u_reg_if                                                |tlul_adapter_reg                           |   145|
|84    |    u_reset_info_hw_req                                     |prim_subreg__parameterized1                |     2|
|85    |    u_reset_info_low_power_exit                             |prim_subreg__parameterized1_22             |     2|
|86    |    u_reset_info_ndm_reset                                  |prim_subreg__parameterized1_23             |     1|
|87    |  u_sync                                                    |prim_flop_2sync_15                         |     3|
|88    |    \gen_generic.u_impl_generic                             |prim_generic_flop_2sync                    |     3|
|89    |      u_sync_1                                              |prim_generic_flop_20                       |     1|
|90    |      u_sync_2                                              |prim_generic_flop_21                       |     2|
|91    |  u_sys_src                                                 |rstmgr_ctrl_16                             |    10|
|92    |    \gen_rst_pd_n[0].u_pd_rst                               |prim_flop__parameterized0                  |     2|
|93    |      \gen_generic.u_impl_generic                           |prim_generic_flop_19                       |     2|
|94    |    u_aon_rst                                               |prim_flop__parameterized0_17               |     2|
|95    |      \gen_generic.u_impl_generic                           |prim_generic_flop                          |     2|
|96    |    u_lc                                                    |prim_flop_2sync__parameterized0            |     6|
|97    |      \gen_generic.u_impl_generic                           |prim_generic_flop_2sync__parameterized0    |     6|
|98    |        u_sync_1                                            |prim_generic_flop__parameterized0          |     2|
|99    |        u_sync_2                                            |prim_generic_flop__parameterized0_18       |     4|
+------+------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 310044 ; free virtual = 393577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 310038 ; free virtual = 393571
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 310038 ; free virtual = 393570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.590 ; gain = 0.000 ; free physical = 309998 ; free virtual = 393527
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.590 ; gain = 0.000 ; free physical = 308253 ; free virtual = 391782
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d03cfeac
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2882.590 ; gain = 29.109 ; free physical = 308385 ; free virtual = 391915
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/util_temp_rstmgr_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/timing_temp_rstmgr_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2963.258 ; gain = 80.668 ; free physical = 308384 ; free virtual = 391874
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/power_temp_rstmgr_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/rstmgr/power_temp_rstmgr_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:54:19 2022...
real 63.98
user 72.21
sys 5.24
