#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 10 14:00:33 2023
# Process ID: 7457
# Current directory: /home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware
# Command line: vivado -mode batch -source kc705.tcl
# Log file: /home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/vivado.log
# Journal file: /home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/vivado.jou
#-----------------------------------------------------------
source kc705.tcl
# create_project -force -name kc705 -part xc7k325t-ffg900-2
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/buffer.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Counter.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/CSRAM.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardEastWest.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardNorthSouth.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/FromLocal.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/LocalIn.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Merge2.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Merge3.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_block.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_controller.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/OutputBus.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder2Way.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder3Way.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Router.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Scheduler.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/SchedulerSRAM.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/load_param_fifo.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/SNN_3x2.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/sync_2ff.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/tick_gen.v}
# read_verilog -v {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/tb_sequence.sv}
# set_property file_type SystemVerilog [get_files {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/tb_sequence.sv}]
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/rptr_empty.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_ptr.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_r2w.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_w2r.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/wptr_full.v}
# read_verilog {/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/Ram_1w_1rs_Generic.v}
# read_verilog {/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v}
# read_verilog {/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v}
# read_xdc kc705.xdc
# set_property PROCESSING_ORDER EARLY [get_files kc705.xdc]
# synth_design -directive default -top kc705 -part xc7k325t-ffg900-2
Command: synth_design -directive default -top kc705 -part xc7k325t-ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2023.01' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1439.074 ; gain = 81.000 ; free physical = 2185 ; free virtual = 6918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kc705' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:21]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:24]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:46]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:49]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:82]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:92]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2032]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2036]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2040]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2131]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2135]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2139]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2230]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2234]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2238]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2329]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2333]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2337]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2428]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2432]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2436]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2527]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2531]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2535]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2626]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2630]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2634]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2725]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2729]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2733]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2791]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2795]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2800]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2804]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2885]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:2888]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:3115]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:3121]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:3526]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:3532]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5865]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5865]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5867]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5867]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5869]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5869]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5871]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5871]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5875]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5875]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5877]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5877]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5879]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5879]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5881]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5881]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5883]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5883]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5885]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5885]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5887]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5887]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5889]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5889]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5891]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5891]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5893]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5893]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5895]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5895]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5897]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5897]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5899]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5899]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5901]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:5901]
INFO: [Synth 8-3876] $readmem data file 'kc705_rom.init' is read successfully [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25585]
INFO: [Synth 8-3876] $readmem data file 'kc705_sram.init' is read successfully [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25600]
INFO: [Synth 8-3876] $readmem data file 'kc705_mem.init' is read successfully [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25623]
WARNING: [Synth 8-151] case item 7'b0010000 is unreachable [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14958]
WARNING: [Synth 8-151] case item 7'b0100000 is unreachable [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14961]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14964]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:15122]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:15125]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:15128]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:15131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:15428]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:15754]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:16311]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:23679]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:23708]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:23722]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:23808]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:23898]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:23926]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:23938]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:23985]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:24046]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:24069]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:24116]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:24139]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:24399]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:24681]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:24736]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:24778]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25574]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
WARNING: [Synth 8-350] instance 'IDELAYCTRL' of module 'IDELAYCTRL' requires 3 connections, but only 2 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25574]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (3#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
WARNING: [Synth 8-350] instance 'OSERDESE2' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25680]
INFO: [Synth 8-6157] synthesizing module 'ODELAYE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31713]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: ODATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_ODATAIN_INVERTED bound to: 1'b0 
	Parameter ODELAY_TYPE bound to: VARIABLE - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ODELAYE2' (4#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31713]
WARNING: [Synth 8-350] instance 'ODELAYE2' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25705]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (5#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
WARNING: [Synth 8-350] instance 'OSERDESE2_1' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25727]
WARNING: [Synth 8-350] instance 'ODELAYE2_1' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25752]
WARNING: [Synth 8-350] instance 'OSERDESE2_2' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25768]
WARNING: [Synth 8-350] instance 'ODELAYE2_2' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25793]
WARNING: [Synth 8-350] instance 'OSERDESE2_3' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25809]
WARNING: [Synth 8-350] instance 'ODELAYE2_3' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25834]
WARNING: [Synth 8-350] instance 'OSERDESE2_4' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25850]
WARNING: [Synth 8-350] instance 'ODELAYE2_4' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25875]
WARNING: [Synth 8-350] instance 'OSERDESE2_5' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25891]
WARNING: [Synth 8-350] instance 'ODELAYE2_5' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25916]
WARNING: [Synth 8-350] instance 'OSERDESE2_6' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25932]
WARNING: [Synth 8-350] instance 'ODELAYE2_6' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25957]
WARNING: [Synth 8-350] instance 'OSERDESE2_7' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25973]
WARNING: [Synth 8-350] instance 'ODELAYE2_7' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25998]
WARNING: [Synth 8-350] instance 'OSERDESE2_8' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26014]
WARNING: [Synth 8-350] instance 'ODELAYE2_8' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26039]
WARNING: [Synth 8-350] instance 'OSERDESE2_9' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26055]
WARNING: [Synth 8-350] instance 'ODELAYE2_9' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26080]
WARNING: [Synth 8-350] instance 'OSERDESE2_10' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26096]
WARNING: [Synth 8-350] instance 'ODELAYE2_10' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26121]
WARNING: [Synth 8-350] instance 'OSERDESE2_11' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26137]
WARNING: [Synth 8-350] instance 'ODELAYE2_11' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26162]
WARNING: [Synth 8-350] instance 'OSERDESE2_12' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26178]
WARNING: [Synth 8-350] instance 'ODELAYE2_12' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26203]
WARNING: [Synth 8-350] instance 'OSERDESE2_13' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26219]
WARNING: [Synth 8-350] instance 'ODELAYE2_13' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26244]
WARNING: [Synth 8-350] instance 'OSERDESE2_14' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26260]
WARNING: [Synth 8-350] instance 'ODELAYE2_14' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26285]
WARNING: [Synth 8-350] instance 'OSERDESE2_15' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26301]
WARNING: [Synth 8-350] instance 'ODELAYE2_15' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26326]
WARNING: [Synth 8-350] instance 'OSERDESE2_16' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26342]
WARNING: [Synth 8-350] instance 'ODELAYE2_16' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26367]
WARNING: [Synth 8-350] instance 'OSERDESE2_17' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26383]
WARNING: [Synth 8-350] instance 'ODELAYE2_17' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26408]
WARNING: [Synth 8-350] instance 'OSERDESE2_18' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26424]
WARNING: [Synth 8-350] instance 'ODELAYE2_18' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26449]
WARNING: [Synth 8-350] instance 'OSERDESE2_19' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26465]
WARNING: [Synth 8-350] instance 'ODELAYE2_19' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26490]
WARNING: [Synth 8-350] instance 'OSERDESE2_20' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26506]
WARNING: [Synth 8-350] instance 'ODELAYE2_20' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26531]
WARNING: [Synth 8-350] instance 'OSERDESE2_21' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26547]
WARNING: [Synth 8-350] instance 'ODELAYE2_21' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26572]
WARNING: [Synth 8-350] instance 'OSERDESE2_22' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26588]
WARNING: [Synth 8-350] instance 'ODELAYE2_22' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26613]
WARNING: [Synth 8-350] instance 'OSERDESE2_23' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26629]
WARNING: [Synth 8-350] instance 'ODELAYE2_23' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26654]
WARNING: [Synth 8-350] instance 'OSERDESE2_24' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26670]
WARNING: [Synth 8-350] instance 'ODELAYE2_24' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26695]
WARNING: [Synth 8-350] instance 'OSERDESE2_25' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26711]
WARNING: [Synth 8-350] instance 'ODELAYE2_25' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26736]
WARNING: [Synth 8-350] instance 'OSERDESE2_26' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26752]
WARNING: [Synth 8-350] instance 'ODELAYE2_26' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26777]
WARNING: [Synth 8-350] instance 'OSERDESE2_27' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26793]
INFO: [Synth 8-6157] synthesizing module 'ODELAYE2__parameterized0' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31713]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: ODATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_ODATAIN_INVERTED bound to: 1'b0 
	Parameter ODELAY_TYPE bound to: VARIABLE - type: string 
	Parameter ODELAY_VALUE bound to: 6 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ODELAYE2__parameterized0' (5#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31713]
WARNING: [Synth 8-350] instance 'ODELAYE2_27' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26822]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23632]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (6#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23632]
WARNING: [Synth 8-350] instance 'IOBUFDS' of module 'IOBUFDS' requires 5 connections, but only 4 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26832]
WARNING: [Synth 8-350] instance 'OSERDESE2_28' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26845]
WARNING: [Synth 8-350] instance 'ODELAYE2_28' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26874]
WARNING: [Synth 8-350] instance 'IOBUFDS_1' of module 'IOBUFDS' requires 5 connections, but only 4 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26884]
WARNING: [Synth 8-350] instance 'OSERDESE2_29' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26897]
WARNING: [Synth 8-350] instance 'ODELAYE2_29' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26926]
WARNING: [Synth 8-350] instance 'IOBUFDS_2' of module 'IOBUFDS' requires 5 connections, but only 4 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26936]
WARNING: [Synth 8-350] instance 'OSERDESE2_30' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26949]
WARNING: [Synth 8-350] instance 'ODELAYE2_30' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26978]
WARNING: [Synth 8-350] instance 'IOBUFDS_3' of module 'IOBUFDS' requires 5 connections, but only 4 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:26988]
WARNING: [Synth 8-350] instance 'OSERDESE2_31' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27001]
WARNING: [Synth 8-350] instance 'ODELAYE2_31' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27030]
WARNING: [Synth 8-350] instance 'IOBUFDS_4' of module 'IOBUFDS' requires 5 connections, but only 4 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27040]
WARNING: [Synth 8-350] instance 'OSERDESE2_32' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27053]
WARNING: [Synth 8-350] instance 'ODELAYE2_32' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27082]
WARNING: [Synth 8-350] instance 'IOBUFDS_5' of module 'IOBUFDS' requires 5 connections, but only 4 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27092]
WARNING: [Synth 8-350] instance 'OSERDESE2_33' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27105]
WARNING: [Synth 8-350] instance 'ODELAYE2_33' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27134]
WARNING: [Synth 8-350] instance 'IOBUFDS_6' of module 'IOBUFDS' requires 5 connections, but only 4 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27144]
WARNING: [Synth 8-350] instance 'OSERDESE2_34' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27157]
WARNING: [Synth 8-350] instance 'ODELAYE2_34' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27186]
WARNING: [Synth 8-350] instance 'IOBUFDS_7' of module 'IOBUFDS' requires 5 connections, but only 4 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27196]
WARNING: [Synth 8-350] instance 'OSERDESE2_35' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27209]
WARNING: [Synth 8-350] instance 'ODELAYE2_35' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27234]
WARNING: [Synth 8-350] instance 'OSERDESE2_36' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27250]
WARNING: [Synth 8-350] instance 'ODELAYE2_36' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27275]
WARNING: [Synth 8-350] instance 'OSERDESE2_37' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27291]
WARNING: [Synth 8-350] instance 'ODELAYE2_37' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27316]
WARNING: [Synth 8-350] instance 'OSERDESE2_38' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27332]
WARNING: [Synth 8-350] instance 'ODELAYE2_38' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27357]
WARNING: [Synth 8-350] instance 'OSERDESE2_39' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27373]
WARNING: [Synth 8-350] instance 'ODELAYE2_39' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27398]
WARNING: [Synth 8-350] instance 'OSERDESE2_40' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27414]
WARNING: [Synth 8-350] instance 'ODELAYE2_40' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27439]
WARNING: [Synth 8-350] instance 'OSERDESE2_41' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27455]
WARNING: [Synth 8-350] instance 'ODELAYE2_41' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27480]
WARNING: [Synth 8-350] instance 'OSERDESE2_42' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27496]
WARNING: [Synth 8-350] instance 'ODELAYE2_42' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27521]
WARNING: [Synth 8-350] instance 'OSERDESE2_43' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27537]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25967]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (7#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25967]
WARNING: [Synth 8-350] instance 'ISERDESE2' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27563]
WARNING: [Synth 8-350] instance 'ODELAYE2_43' of module 'ODELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27590]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22477]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (8#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22477]
WARNING: [Synth 8-350] instance 'IDELAYE2' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27609]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (9#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
WARNING: [Synth 8-350] instance 'OSERDESE2_44' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:27632]
INFO: [Common 17-14] Message 'Synth 8-350' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'XADC' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53521]
	Parameter INIT_40 bound to: 16'b1001000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000001111 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (10#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53521]
WARNING: [Synth 8-689] width (7) of port connection 'CHANNEL' does not match port width (5) of module 'XADC' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34067]
INFO: [Synth 8-6157] synthesizing module 'SNN_3x2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/SNN_3x2.v:1]
	Parameter WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_2ff' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/sync_2ff.v:20]
	Parameter ASIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_2ff' (11#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/sync_2ff.v:20]
INFO: [Synth 8-6157] synthesizing module 'sync_2ff__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/sync_2ff.v:20]
	Parameter ASIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_2ff__parameterized0' (11#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/sync_2ff.v:20]
INFO: [Synth 8-6157] synthesizing module 'sync_2ff__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/sync_2ff.v:20]
	Parameter ASIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_2ff__parameterized1' (11#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/sync_2ff.v:20]
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
	Parameter DSIZE bound to: 8 - type: integer 
	Parameter ASIZE bound to: 8 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'sync_r2w' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_r2w.v:20]
	Parameter ASIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_r2w' (12#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_r2w.v:20]
INFO: [Synth 8-6157] synthesizing module 'sync_w2r' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_w2r.v:20]
	Parameter ASIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_w2r' (13#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_w2r.v:20]
INFO: [Synth 8-6157] synthesizing module 'wptr_full' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/wptr_full.v:20]
	Parameter ADDRSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wptr_full' (14#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/wptr_full.v:20]
INFO: [Synth 8-6157] synthesizing module 'fifomem' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 8 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifomem' (15#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
INFO: [Synth 8-6157] synthesizing module 'rptr_empty' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/rptr_empty.v:20]
	Parameter ADDRSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rptr_empty' (16#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/rptr_empty.v:20]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (17#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
INFO: [Synth 8-6157] synthesizing module 'async_fifo__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
	Parameter DSIZE bound to: 250 - type: integer 
	Parameter ASIZE bound to: 3 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'sync_r2w__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_r2w.v:20]
	Parameter ASIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_r2w__parameterized0' (17#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_r2w.v:20]
INFO: [Synth 8-6157] synthesizing module 'sync_w2r__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_w2r.v:20]
	Parameter ASIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_w2r__parameterized0' (17#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_w2r.v:20]
INFO: [Synth 8-6157] synthesizing module 'wptr_full__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/wptr_full.v:20]
	Parameter ADDRSIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wptr_full__parameterized0' (17#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/wptr_full.v:20]
INFO: [Synth 8-6157] synthesizing module 'fifomem__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
	Parameter DATASIZE bound to: 250 - type: integer 
	Parameter ADDRSIZE bound to: 3 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifomem__parameterized0' (17#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
INFO: [Synth 8-6157] synthesizing module 'rptr_empty__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/rptr_empty.v:20]
	Parameter ADDRSIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rptr_empty__parameterized0' (17#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/rptr_empty.v:20]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo__parameterized0' (17#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
INFO: [Synth 8-6157] synthesizing module 'load_packet' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:1]
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter LOAD bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter WAIT_END bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'async_fifo__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
	Parameter DSIZE bound to: 30 - type: integer 
	Parameter ASIZE bound to: 8 - type: integer 
	Parameter FALLTHROUGH bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'fifomem__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
	Parameter DATASIZE bound to: 30 - type: integer 
	Parameter ADDRSIZE bound to: 8 - type: integer 
	Parameter FALLTHROUGH bound to: FALSE - type: string 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifomem__parameterized1' (17#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo__parameterized1' (17#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
WARNING: [Synth 8-567] referenced signal 'packet_out' should be on the sensitivity list [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:96]
WARNING: [Synth 8-5788] Register compute_out_reg_reg in module load_packet is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:77]
WARNING: [Synth 8-5788] Register spike_reg_reg in module load_packet is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:79]
INFO: [Synth 8-6155] done synthesizing module 'load_packet' (18#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:1]
INFO: [Synth 8-6157] synthesizing module 'RANCNetworkGrid_3x2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:1]
	Parameter GRID_DIMENSION_X bound to: 3 - type: integer 
	Parameter GRID_DIMENSION_Y bound to: 2 - type: integer 
	Parameter OUTPUT_CORE_X_COORDINATE bound to: 2 - type: integer 
	Parameter OUTPUT_CORE_Y_COORDINATE bound to: 1 - type: integer 
	Parameter NUM_CORES bound to: 6 - type: integer 
	Parameter OUTPUT_CORE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Core_3x2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
	Parameter CORE_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Scheduler' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Scheduler.v:1]
INFO: [Synth 8-6157] synthesizing module 'SchedulerSRAM' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/SchedulerSRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SchedulerSRAM' (19#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/SchedulerSRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Counter' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (20#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Scheduler' (21#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Scheduler.v:1]
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_3x2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
	Parameter CORE_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_controller' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_controller.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter GET_DATA bound to: 1 - type: integer 
	Parameter INITIAL bound to: 2 - type: integer 
	Parameter SPIKE_IN bound to: 3 - type: integer 
	Parameter UPDATE bound to: 4 - type: integer 
	Parameter LAST bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_controller' (22#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_datapath_3x2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
	Parameter CORE_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CSRAM' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/CSRAM.v:32]
	Parameter NUM_ELEMENT bound to: 256 - type: integer 
	Parameter WIDTH bound to: 368 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CSRAM' (23#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/CSRAM.v:32]
INFO: [Synth 8-6157] synthesizing module 'neuron_block' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_block.v:2]
INFO: [Synth 8-226] default block is never used [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_block.v:49]
INFO: [Synth 8-6155] done synthesizing module 'neuron_block' (24#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_block.v:2]
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_datapath_3x2' (25#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_3x2' (26#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'Router' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Router.v:9]
	Parameter PACKET_WIDTH bound to: 30 - type: integer 
	Parameter DX_MSB bound to: 29 - type: integer 
	Parameter DX_LSB bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FromLocal' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/FromLocal.v:10]
	Parameter PACKET_WIDTH bound to: 30 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DX_MSB bound to: 29 - type: integer 
	Parameter DX_LSB bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/buffer.v:13]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (27#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/buffer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'FromLocal' (28#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/FromLocal.v:10]
INFO: [Synth 8-6157] synthesizing module 'ForwardEastWest' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardEastWest.v:11]
	Parameter PACKET_WIDTH bound to: 30 - type: integer 
	Parameter DX_MSB bound to: 29 - type: integer 
	Parameter DX_LSB bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter EAST bound to: 1 - type: integer 
	Parameter ADD bound to: -1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Merge2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Merge2.v:10]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Merge2' (29#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Merge2.v:10]
INFO: [Synth 8-6157] synthesizing module 'PathDecoder3Way' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder3Way.v:20]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter DX_MSB bound to: 29 - type: integer 
	Parameter DX_LSB bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter ADD bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PathDecoder3Way' (30#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder3Way.v:20]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/buffer.v:13]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (30#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/buffer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ForwardEastWest' (31#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardEastWest.v:11]
INFO: [Synth 8-6157] synthesizing module 'ForwardEastWest__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardEastWest.v:11]
	Parameter PACKET_WIDTH bound to: 30 - type: integer 
	Parameter DX_MSB bound to: 29 - type: integer 
	Parameter DX_LSB bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter EAST bound to: 0 - type: integer 
	Parameter ADD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PathDecoder3Way__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder3Way.v:20]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter DX_MSB bound to: 29 - type: integer 
	Parameter DX_LSB bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter ADD bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PathDecoder3Way__parameterized0' (31#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder3Way.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ForwardEastWest__parameterized0' (31#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardEastWest.v:11]
INFO: [Synth 8-6157] synthesizing module 'ForwardNorthSouth' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardNorthSouth.v:12]
	Parameter PACKET_WIDTH bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter NORTH bound to: 1 - type: integer 
	Parameter ADD bound to: -1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Merge3' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Merge3.v:11]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Merge3' (32#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Merge3.v:11]
INFO: [Synth 8-6157] synthesizing module 'PathDecoder2Way' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder2Way.v:19]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter ADD bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PathDecoder2Way' (33#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder2Way.v:19]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/buffer.v:13]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized1' (33#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/buffer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ForwardNorthSouth' (34#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardNorthSouth.v:12]
INFO: [Synth 8-6157] synthesizing module 'ForwardNorthSouth__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardNorthSouth.v:12]
	Parameter PACKET_WIDTH bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter NORTH bound to: 0 - type: integer 
	Parameter ADD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PathDecoder2Way__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder2Way.v:19]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter ADD bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PathDecoder2Way__parameterized0' (34#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/PathDecoder2Way.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ForwardNorthSouth__parameterized0' (34#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/ForwardNorthSouth.v:12]
INFO: [Synth 8-6157] synthesizing module 'LocalIn' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/LocalIn.v:10]
	Parameter PACKET_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Merge2__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Merge2.v:10]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Merge2__parameterized0' (34#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Merge2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LocalIn' (35#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/LocalIn.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Router' (36#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Router.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Core_3x2' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Core_3x2__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
	Parameter CORE_NUMBER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_3x2__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
	Parameter CORE_NUMBER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_datapath_3x2__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
	Parameter CORE_NUMBER bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_datapath_3x2__parameterized0' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_3x2__parameterized0' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Core_3x2__parameterized0' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Core_3x2__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
	Parameter CORE_NUMBER bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_3x2__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
	Parameter CORE_NUMBER bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_datapath_3x2__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
	Parameter CORE_NUMBER bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_datapath_3x2__parameterized1' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_3x2__parameterized1' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Core_3x2__parameterized1' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Core_3x2__parameterized2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
	Parameter CORE_NUMBER bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_3x2__parameterized2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
	Parameter CORE_NUMBER bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_datapath_3x2__parameterized2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
	Parameter CORE_NUMBER bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_datapath_3x2__parameterized2' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_3x2__parameterized2' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Core_3x2__parameterized2' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Core_3x2__parameterized3' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
	Parameter CORE_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_3x2__parameterized3' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
	Parameter CORE_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'neuron_grid_datapath_3x2__parameterized3' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
	Parameter CORE_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_datapath_3x2__parameterized3' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'neuron_grid_3x2__parameterized3' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_3x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Core_3x2__parameterized3' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Core_3x2.v:10]
INFO: [Synth 8-6157] synthesizing module 'OutputBus' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/OutputBus.v:11]
	Parameter PACKET_WIDTH bound to: 30 - type: integer 
	Parameter NUM_OUTPUTS bound to: 250 - type: integer 
	Parameter NUM_AXONS bound to: 256 - type: integer 
	Parameter NUM_TICKS bound to: 16 - type: integer 
	Parameter DX_MSB bound to: 29 - type: integer 
	Parameter DX_LSB bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter ROUTER_BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Router__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Router.v:9]
	Parameter PACKET_WIDTH bound to: 30 - type: integer 
	Parameter DX_MSB bound to: 29 - type: integer 
	Parameter DX_LSB bound to: 21 - type: integer 
	Parameter DY_MSB bound to: 20 - type: integer 
	Parameter DY_LSB bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Router__parameterized0' (37#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/Router.v:9]
INFO: [Synth 8-6155] done synthesizing module 'OutputBus' (38#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/OutputBus.v:11]
INFO: [Synth 8-6157] synthesizing module 'load_param_fifo' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/load_param_fifo.v:1]
	Parameter DSIZE bound to: 2 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo__parameterized2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
	Parameter DSIZE bound to: 2 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'sync_r2w__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_r2w.v:20]
	Parameter ASIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_r2w__parameterized1' (38#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_r2w.v:20]
INFO: [Synth 8-6157] synthesizing module 'sync_w2r__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_w2r.v:20]
	Parameter ASIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_w2r__parameterized1' (38#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/sync_w2r.v:20]
INFO: [Synth 8-6157] synthesizing module 'wptr_full__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/wptr_full.v:20]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wptr_full__parameterized1' (38#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/wptr_full.v:20]
INFO: [Synth 8-6157] synthesizing module 'fifomem__parameterized2' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
	Parameter DATASIZE bound to: 2 - type: integer 
	Parameter ADDRSIZE bound to: 4 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifomem__parameterized2' (38#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
INFO: [Synth 8-6157] synthesizing module 'rptr_empty__parameterized1' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/rptr_empty.v:20]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rptr_empty__parameterized1' (38#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/rptr_empty.v:20]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo__parameterized2' (38#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
INFO: [Synth 8-6155] done synthesizing module 'load_param_fifo' (39#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/load_param_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'load_param_fifo__parameterized0' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/load_param_fifo.v:1]
	Parameter DSIZE bound to: 368 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo__parameterized3' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
	Parameter DSIZE bound to: 368 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'fifomem__parameterized3' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
	Parameter DATASIZE bound to: 368 - type: integer 
	Parameter ADDRSIZE bound to: 4 - type: integer 
	Parameter FALLTHROUGH bound to: TRUE - type: string 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifomem__parameterized3' (39#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/fifomem.v:20]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo__parameterized3' (39#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/async_fifo/async_fifo.v:20]
INFO: [Synth 8-6155] done synthesizing module 'load_param_fifo__parameterized0' (39#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/load_param_fifo.v:1]
WARNING: [Synth 8-5788] Register param_wen_reg[1] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:84]
WARNING: [Synth 8-5788] Register param_wen_reg[2] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:84]
WARNING: [Synth 8-5788] Register param_wen_reg[3] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:84]
WARNING: [Synth 8-5788] Register param_wen_reg[4] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:84]
WARNING: [Synth 8-5788] Register param_data_in_reg[1] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:85]
WARNING: [Synth 8-5788] Register param_data_in_reg[2] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:85]
WARNING: [Synth 8-5788] Register param_data_in_reg[3] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:85]
WARNING: [Synth 8-5788] Register param_data_in_reg[4] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:85]
WARNING: [Synth 8-5788] Register param_address_reg[0] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:98]
WARNING: [Synth 8-5788] Register param_address_reg[1] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:98]
WARNING: [Synth 8-5788] Register param_address_reg[2] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:98]
WARNING: [Synth 8-5788] Register param_address_reg[3] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:98]
WARNING: [Synth 8-5788] Register param_address_reg[4] in module RANCNetworkGrid_3x2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:98]
INFO: [Synth 8-6155] done synthesizing module 'RANCNetworkGrid_3x2' (40#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/RANCNetworkGrid_3x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/tick_gen.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter TICK1 bound to: 3'b001 
	Parameter WAIT bound to: 3'b010 
	Parameter TICK2 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/tick_gen.v:40]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (41#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/tick_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SNN_3x2' (42#1) [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/SNN_3x2.v:1]
WARNING: [Synth 8-689] width (256) of port connection 'spike_out' does not match port width (250) of module 'SNN_3x2' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34105]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (43#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (44#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:7]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_1' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25715]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25722]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25723]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_1' (45#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25715]
INFO: [Synth 8-6157] synthesizing module 'JtagBridgeNoTap' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25504]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25535]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25536]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25537]
INFO: [Synth 8-6157] synthesizing module 'FlowCCByToggle' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28917]
INFO: [Synth 8-6157] synthesizing module 'BufferCC' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28989]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28996]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28997]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC' (46#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28989]
INFO: [Synth 8-6155] done synthesizing module 'FlowCCByToggle' (47#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28917]
INFO: [Synth 8-6155] done synthesizing module 'JtagBridgeNoTap' (48#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25504]
INFO: [Synth 8-6157] synthesizing module 'SystemDebugger' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25417]
INFO: [Synth 8-6155] done synthesizing module 'SystemDebugger' (49#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25417]
INFO: [Synth 8-6157] synthesizing module 'BmbClint' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25086]
INFO: [Synth 8-6155] done synthesizing module 'BmbClint' (50#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25086]
INFO: [Synth 8-6157] synthesizing module 'WishboneToBmb' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25042]
INFO: [Synth 8-6155] done synthesizing module 'WishboneToBmb' (51#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25042]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:17832]
	Parameter BranchCtrlEnum_INC bound to: 2'b00 
	Parameter BranchCtrlEnum_B bound to: 2'b01 
	Parameter BranchCtrlEnum_JAL bound to: 2'b10 
	Parameter BranchCtrlEnum_JALR bound to: 2'b11 
	Parameter EnvCtrlEnum_NONE bound to: 3'b000 
	Parameter EnvCtrlEnum_XRET bound to: 3'b001 
	Parameter EnvCtrlEnum_WFI bound to: 3'b010 
	Parameter EnvCtrlEnum_ECALL bound to: 3'b011 
	Parameter EnvCtrlEnum_EBREAK bound to: 3'b100 
	Parameter ShiftCtrlEnum_DISABLE_1 bound to: 2'b00 
	Parameter ShiftCtrlEnum_SLL_1 bound to: 2'b01 
	Parameter ShiftCtrlEnum_SRL_1 bound to: 2'b10 
	Parameter ShiftCtrlEnum_SRA_1 bound to: 2'b11 
	Parameter AluBitwiseCtrlEnum_XOR_1 bound to: 2'b00 
	Parameter AluBitwiseCtrlEnum_OR_1 bound to: 2'b01 
	Parameter AluBitwiseCtrlEnum_AND_1 bound to: 2'b10 
	Parameter AluCtrlEnum_ADD_SUB bound to: 2'b00 
	Parameter AluCtrlEnum_SLT_SLTU bound to: 2'b01 
	Parameter AluCtrlEnum_BITWISE bound to: 2'b10 
	Parameter Src2CtrlEnum_RS bound to: 2'b00 
	Parameter Src2CtrlEnum_IMI bound to: 2'b01 
	Parameter Src2CtrlEnum_IMS bound to: 2'b10 
	Parameter Src2CtrlEnum_PC bound to: 2'b11 
	Parameter Src1CtrlEnum_RS bound to: 2'b00 
	Parameter Src1CtrlEnum_IMU bound to: 2'b01 
	Parameter Src1CtrlEnum_PC_INCREMENT bound to: 2'b10 
	Parameter Src1CtrlEnum_URS1 bound to: 2'b11 
	Parameter MmuPlugin_shared_State_IDLE bound to: 3'b000 
	Parameter MmuPlugin_shared_State_L1_CMD bound to: 3'b001 
	Parameter MmuPlugin_shared_State_L1_RSP bound to: 3'b010 
	Parameter MmuPlugin_shared_State_L0_CMD bound to: 3'b011 
	Parameter MmuPlugin_shared_State_L0_RSP bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:19619]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28445]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28886]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28888]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28889]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28893]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_0_sel_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28894]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_0_physical_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28895]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_1_sel_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28896]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_1_physical_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28897]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_2_sel_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28898]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_2_physical_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28899]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_3_sel_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28900]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_3_physical_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28901]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (52#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28445]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:26695]
	Parameter DataCacheExternalAmoStates_LR_CMD bound to: 2'b00 
	Parameter DataCacheExternalAmoStates_LR_RSP bound to: 2'b01 
	Parameter DataCacheExternalAmoStates_SC_CMD bound to: 2'b10 
	Parameter DataCacheExternalAmoStates_SC_RSP bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:27165]
INFO: [Synth 8-6157] synthesizing module 'Ram_1w_1rs' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/Ram_1w_1rs_Generic.v:2]
	Parameter wordCount bound to: 512 - type: integer 
	Parameter wordWidth bound to: 64 - type: integer 
	Parameter clockCrossing bound to: 1'b0 
	Parameter technology bound to: auto - type: string 
	Parameter readUnderWrite bound to: dontCare - type: string 
	Parameter wrAddressWidth bound to: 9 - type: integer 
	Parameter wrDataWidth bound to: 64 - type: integer 
	Parameter wrMaskWidth bound to: 8 - type: integer 
	Parameter wrMaskEnable bound to: 1'b1 
	Parameter rdAddressWidth bound to: 9 - type: integer 
	Parameter rdDataWidth bound to: 64 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Ram_1w_1rs' (53#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/Ram_1w_1rs_Generic.v:2]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28152]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28153]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28154]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28155]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28156]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28157]
WARNING: [Synth 8-6014] Unused sequential element pending_done_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28158]
WARNING: [Synth 8-6014] Unused sequential element pending_full_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28159]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28190]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28198]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28201]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_0_sel_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28202]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_0_physical_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28203]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_1_sel_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28204]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_1_physical_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28205]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_2_sel_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28206]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_2_physical_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28207]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_3_sel_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28208]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_3_physical_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28209]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28212]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28214]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_1_valid_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28217]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_1_address_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28219]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (54#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:26695]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:21718]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:21835]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:21836]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_5_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:21837]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:23787]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:23790]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:23801]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:23802]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_lastStageWasWfi_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:23832]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_V_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24352]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_R_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24353]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_W_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24354]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_X_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24355]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_U_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24356]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_G_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24357]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_A_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24358]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_D_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24359]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_RSW_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24360]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:20814]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:20813]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:20812]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24958]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24962]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:17921]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (55#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:17832]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_1' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:17679]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_1' (56#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:17679]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv_1' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10463]
	Parameter BranchCtrlEnum_INC bound to: 2'b00 
	Parameter BranchCtrlEnum_B bound to: 2'b01 
	Parameter BranchCtrlEnum_JAL bound to: 2'b10 
	Parameter BranchCtrlEnum_JALR bound to: 2'b11 
	Parameter EnvCtrlEnum_1_NONE bound to: 3'b000 
	Parameter EnvCtrlEnum_1_XRET bound to: 3'b001 
	Parameter EnvCtrlEnum_1_WFI bound to: 3'b010 
	Parameter EnvCtrlEnum_1_ECALL bound to: 3'b011 
	Parameter EnvCtrlEnum_1_EBREAK bound to: 3'b100 
	Parameter ShiftCtrlEnum_1_DISABLE_1 bound to: 2'b00 
	Parameter ShiftCtrlEnum_1_SLL_1 bound to: 2'b01 
	Parameter ShiftCtrlEnum_1_SRL_1 bound to: 2'b10 
	Parameter ShiftCtrlEnum_1_SRA_1 bound to: 2'b11 
	Parameter AluBitwiseCtrlEnum_XOR_1 bound to: 2'b00 
	Parameter AluBitwiseCtrlEnum_OR_1 bound to: 2'b01 
	Parameter AluBitwiseCtrlEnum_AND_1 bound to: 2'b10 
	Parameter AluCtrlEnum_ADD_SUB bound to: 2'b00 
	Parameter AluCtrlEnum_SLT_SLTU bound to: 2'b01 
	Parameter AluCtrlEnum_BITWISE bound to: 2'b10 
	Parameter Src2CtrlEnum_1_RS bound to: 2'b00 
	Parameter Src2CtrlEnum_1_IMI bound to: 2'b01 
	Parameter Src2CtrlEnum_1_IMS bound to: 2'b10 
	Parameter Src2CtrlEnum_1_PC bound to: 2'b11 
	Parameter Src1CtrlEnum_1_RS bound to: 2'b00 
	Parameter Src1CtrlEnum_1_IMU bound to: 2'b01 
	Parameter Src1CtrlEnum_1_PC_INCREMENT bound to: 2'b10 
	Parameter Src1CtrlEnum_1_URS1 bound to: 2'b11 
	Parameter MmuPlugin_shared_State_1_IDLE bound to: 3'b000 
	Parameter MmuPlugin_shared_State_1_L1_CMD bound to: 3'b001 
	Parameter MmuPlugin_shared_State_1_L1_RSP bound to: 3'b010 
	Parameter MmuPlugin_shared_State_1_L0_CMD bound to: 3'b011 
	Parameter MmuPlugin_shared_State_1_L0_RSP bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:12250]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:14348]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:14465]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:14466]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_5_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:14467]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16424]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16427]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16438]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16439]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_lastStageWasWfi_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16469]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_V_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16989]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_R_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16990]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_W_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16991]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_X_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16992]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_U_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16993]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_G_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16994]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_A_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16995]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_D_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16996]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_RSW_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16997]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:13444]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:13443]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:13442]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:17595]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:17599]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv_1 does not have driver. [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10552]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv_1' (57#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10463]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_2' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10437]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10444]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10445]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_2' (58#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10437]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10420]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10421]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_3' (59#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10413]
INFO: [Synth 8-6155] done synthesizing module 'WishboneToBmb_1' (60#1) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10354]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element logic_rspNoHit_singleBeatRsp_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:10288]
	Parameter BmbExclusiveMonitorState_IDLE bound to: 2'b00 
	Parameter BmbExclusiveMonitorState_FENCE_START bound to: 2'b01 
	Parameter BmbExclusiveMonitorState_FENCE_BUSY bound to: 2'b10 
	Parameter BmbExclusiveMonitorState_EMIT bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element logic_sources_0_exclusiveWritePending_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:9520]
WARNING: [Synth 8-6014] Unused sequential element logic_sources_1_exclusiveWritePending_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:9523]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:25895]
WARNING: [Synth 8-6014] Unused sequential element cores_0_cpu_externalInterrupt_plic_target_bestRequest_valid_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:7827]
WARNING: [Synth 8-6014] Unused sequential element cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_valid_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:7830]
WARNING: [Synth 8-6014] Unused sequential element cores_1_cpu_externalInterrupt_plic_target_bestRequest_valid_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:7833]
WARNING: [Synth 8-6014] Unused sequential element cores_1_cpu_externalSupervisorInterrupt_plic_target_bestRequest_valid_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:7836]
WARNING: [Synth 8-6014] Unused sequential element _zz_cores_0_cpu_logic_cpu_dBus_Bridge_bus_inv_payload_length_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:5467]
WARNING: [Synth 8-6014] Unused sequential element _zz_cores_1_cpu_logic_cpu_dBus_Bridge_bus_inv_payload_length_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:5556]
WARNING: [Synth 8-6014] Unused sequential element _zz_cores_0_cpu_iBus_rsp_payload_last_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:5618]
WARNING: [Synth 8-6014] Unused sequential element _zz_cores_1_cpu_iBus_rsp_payload_last_reg was removed.  [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:5645]
WARNING: [Synth 8-689] width (30) of port connection 'clintWishbone_ADR' does not match port width (14) of module 'VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34202]
WARNING: [Synth 8-689] width (30) of port connection 'dma_wishbone_ADR' does not match port width (29) of module 'VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34215]
WARNING: [Synth 8-689] width (30) of port connection 'plicWishbone_ADR' does not match port width (20) of module 'VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34226]
WARNING: [Synth 8-689] width (30) of port connection 'peripheral_ADR' does not match port width (29) of module 'VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34237]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-6014] Unused sequential element ethphy_liteethphygmiimiirx_converter_converter_source_payload_valid_token_count_reg was removed.  [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20316]
WARNING: [Synth 8-6014] Unused sequential element soclinux_ethmac_liteethmaccrc32checker_last_be_reg was removed.  [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20364]
WARNING: [Synth 8-6014] Unused sequential element soclinux_ethmac_rx_converter_converter_source_payload_valid_token_count_reg was removed.  [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20422]
WARNING: [Synth 8-6014] Unused sequential element ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_er_reg was removed.  [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20468]
WARNING: [Synth 8-6014] Unused sequential element ethphy_liteethphygmiimiitx_mii_tx_pads_tx_er_reg was removed.  [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20472]
WARNING: [Synth 8-6014] Unused sequential element soclinux_ethmac_tx_crc_last_be2_reg was removed.  [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20514]
WARNING: [Synth 8-6014] Unused sequential element soclinux_ethmac_tx_crc_pipe_valid_source_first_reg was removed.  [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14354]
WARNING: [Synth 8-6014] Unused sequential element soclinux_ethmac_tx_crc_pipe_valid_source_payload_error_reg was removed.  [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14358]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'data_mem_grain1_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34272]
INFO: [Synth 8-4471] merging register 'data_mem_grain2_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34286]
INFO: [Synth 8-4471] merging register 'data_mem_grain3_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34300]
INFO: [Synth 8-4471] merging register 'data_mem_grain4_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34314]
INFO: [Synth 8-4471] merging register 'data_mem_grain5_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34328]
INFO: [Synth 8-4471] merging register 'data_mem_grain6_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34342]
INFO: [Synth 8-4471] merging register 'data_mem_grain7_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34356]
INFO: [Synth 8-4471] merging register 'data_mem_grain8_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34370]
INFO: [Synth 8-4471] merging register 'data_mem_grain9_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34384]
INFO: [Synth 8-4471] merging register 'data_mem_grain10_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34398]
INFO: [Synth 8-4471] merging register 'data_mem_grain11_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34412]
INFO: [Synth 8-4471] merging register 'data_mem_grain12_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34426]
INFO: [Synth 8-4471] merging register 'data_mem_grain13_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34440]
INFO: [Synth 8-4471] merging register 'data_mem_grain14_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34454]
INFO: [Synth 8-4471] merging register 'data_mem_grain15_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34468]
INFO: [Synth 8-4471] merging register 'data_mem_grain16_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34482]
INFO: [Synth 8-4471] merging register 'data_mem_grain17_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34496]
INFO: [Synth 8-4471] merging register 'data_mem_grain18_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34510]
INFO: [Synth 8-4471] merging register 'data_mem_grain19_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34524]
INFO: [Synth 8-4471] merging register 'data_mem_grain20_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34538]
INFO: [Synth 8-4471] merging register 'data_mem_grain21_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34552]
INFO: [Synth 8-4471] merging register 'data_mem_grain22_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34566]
INFO: [Synth 8-4471] merging register 'data_mem_grain23_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34580]
INFO: [Synth 8-4471] merging register 'data_mem_grain24_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34594]
INFO: [Synth 8-4471] merging register 'data_mem_grain25_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34608]
INFO: [Synth 8-4471] merging register 'data_mem_grain26_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34622]
INFO: [Synth 8-4471] merging register 'data_mem_grain27_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34636]
INFO: [Synth 8-4471] merging register 'data_mem_grain28_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34650]
INFO: [Synth 8-4471] merging register 'data_mem_grain29_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34664]
INFO: [Synth 8-4471] merging register 'data_mem_grain30_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34678]
INFO: [Synth 8-4471] merging register 'data_mem_grain31_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34692]
INFO: [Synth 8-4471] merging register 'data_mem_grain32_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34706]
INFO: [Synth 8-4471] merging register 'data_mem_grain33_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34720]
INFO: [Synth 8-4471] merging register 'data_mem_grain34_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34734]
INFO: [Synth 8-4471] merging register 'data_mem_grain35_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34748]
INFO: [Synth 8-4471] merging register 'data_mem_grain36_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34762]
INFO: [Synth 8-4471] merging register 'data_mem_grain37_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34776]
INFO: [Synth 8-4471] merging register 'data_mem_grain38_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34790]
INFO: [Synth 8-4471] merging register 'data_mem_grain39_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34804]
INFO: [Synth 8-4471] merging register 'data_mem_grain40_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34818]
INFO: [Synth 8-4471] merging register 'data_mem_grain41_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34832]
INFO: [Synth 8-4471] merging register 'data_mem_grain42_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34846]
INFO: [Synth 8-4471] merging register 'data_mem_grain43_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34860]
INFO: [Synth 8-4471] merging register 'data_mem_grain44_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34874]
INFO: [Synth 8-4471] merging register 'data_mem_grain45_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34888]
INFO: [Synth 8-4471] merging register 'data_mem_grain46_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34902]
INFO: [Synth 8-4471] merging register 'data_mem_grain47_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34916]
INFO: [Synth 8-4471] merging register 'data_mem_grain48_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34930]
INFO: [Synth 8-4471] merging register 'data_mem_grain49_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34944]
INFO: [Synth 8-4471] merging register 'data_mem_grain50_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34958]
INFO: [Synth 8-4471] merging register 'data_mem_grain51_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34972]
INFO: [Synth 8-4471] merging register 'data_mem_grain52_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:34986]
INFO: [Synth 8-4471] merging register 'data_mem_grain53_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35000]
INFO: [Synth 8-4471] merging register 'data_mem_grain54_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35014]
INFO: [Synth 8-4471] merging register 'data_mem_grain55_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35028]
INFO: [Synth 8-4471] merging register 'data_mem_grain56_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35042]
INFO: [Synth 8-4471] merging register 'data_mem_grain57_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35056]
INFO: [Synth 8-4471] merging register 'data_mem_grain58_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35070]
INFO: [Synth 8-4471] merging register 'data_mem_grain59_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35084]
INFO: [Synth 8-4471] merging register 'data_mem_grain60_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35098]
INFO: [Synth 8-4471] merging register 'data_mem_grain61_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35112]
INFO: [Synth 8-4471] merging register 'data_mem_grain62_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35126]
INFO: [Synth 8-4471] merging register 'data_mem_grain63_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35140]
WARNING: [Synth 8-3936] Found unconnected internal register 'soclinux_ethmac_tx_converter_converter_source_payload_data_reg' and it is trimmed from '10' to '9' bits. [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14067]
WARNING: [Synth 8-3936] Found unconnected internal register 'rhs_array_muxed8_reg' and it is trimmed from '32' to '30' bits. [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:6111]
INFO: [Synth 8-4471] merging register 'mem_4_adr1_reg[8:0]' into 'mem_3_adr1_reg[8:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:33964]
INFO: [Synth 8-4471] merging register 'tag_mem_adr0_reg[6:0]' into 'data_mem_grain0_adr0_reg[6:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:33764]
INFO: [Synth 8-4471] merging register 'ethphy_liteethphygmiimiirx_gmii_rx_dv_d_reg' into 'ethphy_liteethphygmiimiirx_gmii_rx_source_valid_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:13906]
INFO: [Synth 8-4471] merging register 'soclinux_sdram_dfi_p1_cs_n_reg' into 'soclinux_sdram_dfi_p0_cs_n_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:11202]
INFO: [Synth 8-4471] merging register 'soclinux_sdram_dfi_p2_cs_n_reg' into 'soclinux_sdram_dfi_p0_cs_n_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:11218]
INFO: [Synth 8-4471] merging register 'soclinux_sdram_dfi_p3_cs_n_reg' into 'soclinux_sdram_dfi_p0_cs_n_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:11234]
WARNING: [Synth 8-3917] design kc705 has port eth_tx_er driven by constant 0
WARNING: [Synth 8-3331] design BmbToWishbone has unconnected port io_output_ERR
WARNING: [Synth 8-3331] design WishboneToBmb_2 has unconnected port io_output_rsp_payload_last
WARNING: [Synth 8-3331] design WishboneToBmb_2 has unconnected port io_output_rsp_payload_fragment_opcode[0]
WARNING: [Synth 8-3331] design WishboneToBmb_1 has unconnected port io_output_rsp_payload_last
WARNING: [Synth 8-3331] design WishboneToBmb_1 has unconnected port io_output_rsp_payload_fragment_opcode[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_bypassTranslation
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_sel
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_0_physical[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_sel
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_ways_1_physical[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1802.965 ; gain = 444.891 ; free physical = 1907 ; free virtual = 6650
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1802.965 ; gain = 444.891 ; free physical = 1975 ; free virtual = 6718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1802.965 ; gain = 444.891 ; free physical = 1975 ; free virtual = 6718
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc:937]
WARNING: [Vivado 12-3521] Clock specified in more than one group: crg_clkout0 [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc:937]
Finished Parsing XDC File [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kc705_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kc705_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2314.629 ; gain = 0.000 ; free physical = 1341 ; free virtual = 6127
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2314.629 ; gain = 0.000 ; free physical = 1343 ; free virtual = 6131
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 69 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2314.629 ; gain = 0.000 ; free physical = 1343 ; free virtual = 6131
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2314.629 ; gain = 0.000 ; free physical = 1343 ; free virtual = 6131
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2314.629 ; gain = 956.555 ; free physical = 1688 ; free virtual = 6474
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2318.547 ; gain = 960.473 ; free physical = 1685 ; free virtual = 6471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2318.547 ; gain = 960.473 ; free physical = 1652 ; free virtual = 6439
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'load_packet'
INFO: [Synth 8-5544] ROM "complete_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spike_winc_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spike_winc_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'neuron_grid_controller'
INFO: [Synth 8-5544] ROM "update_potential" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "initial_axon_num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "initial_neuron_num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "process_spike" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_block.v:49]
INFO: [Synth 8-5546] ROM "done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "param_wen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "param_data_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_wen_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_3_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_tick_reg_reg' in module 'tick_gen'
INFO: [Synth 8-5544] ROM "tick_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tick_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt2_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cnt_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_tick_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_tick_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_tick_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'invalidate_s1_input_rData_fragment_address_reg' and it is trimmed from '32' to '12' bits. [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:28138]
INFO: [Synth 8-5544] ROM "io_cpu_writeBack_keepMemRspData" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "io_mem_cmd_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_stageB_amo_addSub_5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'stageB_amo_external_state_reg' in module 'DataCache'
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_pteBuffer_PPN1_reg' and it is trimmed from '12' to '10' bits. [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:24362]
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_injectionPort_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_injectionPort_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MmuPlugin_dBusAccess_cmd_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_execute_SrcPlugin_addSub_4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_CsrPlugin_csrMapping_readDataInit_3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MmuPlugin_shared_state_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_fetchPc_pcReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_sstatus_SIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_selfException_payload_code" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_decodeExceptionPort_payload_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_DBusCachedPlugin_exceptionBus_payload_code_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_interrupt_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_bSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_aSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'switch_Fetcher_l365_reg' in module 'VexRiscv'
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_pteBuffer_PPN1_reg' and it is trimmed from '12' to '10' bits. [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:16999]
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_injectionPort_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_injectionPort_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MmuPlugin_dBusAccess_cmd_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_execute_SrcPlugin_addSub_4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_CsrPlugin_csrMapping_readDataInit_4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MmuPlugin_shared_state_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_fetchPc_pcReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'switch_Fetcher_l365_reg' in module 'VexRiscv_1'
INFO: [Synth 8-802] inferred FSM for state register 'logic_sources_0_state_reg' in module 'BmbExclusiveMonitor'
INFO: [Synth 8-802] inferred FSM for state register 'logic_sources_1_state_reg' in module 'BmbExclusiveMonitor'
INFO: [Synth 8-4471] merging register 'sdcore_data_done_reg' into 'sdcore_cmd_done_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:15982]
INFO: [Synth 8-4471] merging register 'mem_4_adr0_reg[8:0]' into 'mem_3_adr0_reg[8:0]' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:33953]
INFO: [Synth 8-4471] merging register 'soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be_reg' into 'soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_error_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14762]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:6327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:6357]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:16492]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:16233]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:16712]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:11805]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:12330]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:12505]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:12680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:12855]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:13030]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:12155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:11980]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_1_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25668]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:25647]
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphyinit_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphycmdw_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "soclinux_sdphycmdr_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphycmdr_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphycmdr_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphycmdr_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphycmdr_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphycmdr_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "soclinux_sdphycmdr_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphydataw_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temperature_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vccint_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vccaux_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vccbram_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_bankarray_interface4_bank_bus_dat_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphyinit_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphycmdw_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphycmdr_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphydataw_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temperature_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vccint_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vccaux_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vccbram_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_bankarray_interface4_bank_bus_dat_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_rxdatapath_bufferizeendpoints_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_txdatapath_bufferizeendpoints_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_txdatapath_liteethmacpreambleinserter_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_refresher_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_liteethphygmiimii_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_liteethmacsramwriter_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_liteethmacsramreader_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_sdphydataw_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_sdblock2memdma_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_sdmem2blockdma_resetinserter_state_reg' in module 'kc705'
INFO: [Synth 8-802] inferred FSM for state register 'soclinux_wishbone2csr_state_reg' in module 'kc705'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:100]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    LOAD |                               01 |                              001
                 COMPUTE |                               10 |                              010
                WAIT_END |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'load_packet'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'spike_next_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'compute_out_next_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/PacketLoader.v:86]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                GET_DATA |                              001 |                              001
                 INITIAL |                              010 |                              010
                SPIKE_IN |                              011 |                              011
                  UPDATE |                              100 |                              100
                    LAST |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'neuron_grid_controller'
WARNING: [Synth 8-327] inferring latch for variable 'csram_di_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'csram_di_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'csram_di_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'csram_di_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'csram_di_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/ranc3x2/neuron_grid_datapath_3x2.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_tick_next_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/tick_gen.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_tick_next_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/tick_gen.v:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   TICK1 |                               01 |                              001
                    WAIT |                               10 |                              010
                   TICK2 |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_tick_reg_reg' using encoding 'sequential' in module 'tick_gen'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_tick_next_reg' [/home/riolet/litex/linux-on-LiteX-vexriscv/ranc_sequence/tick_gen.v:43]
INFO: [Synth 8-3971] The signal ways_0_tags_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
DataCacheExternalAmoStates_LR_CMD |                               00 |                               00
DataCacheExternalAmoStates_LR_RSP |                               01 |                               01
DataCacheExternalAmoStates_SC_CMD |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stageB_amo_external_state_reg' using encoding 'sequential' in module 'DataCache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'switch_Fetcher_l365_reg' using encoding 'sequential' in module 'VexRiscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'switch_Fetcher_l365_reg' using encoding 'sequential' in module 'VexRiscv_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
BmbExclusiveMonitorState_FENCE_START |                               01 |                               01
BmbExclusiveMonitorState_FENCE_BUSY |                               10 |                               10
BmbExclusiveMonitorState_EMIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'logic_sources_1_state_reg' using encoding 'sequential' in module 'BmbExclusiveMonitor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
BmbExclusiveMonitorState_FENCE_START |                               01 |                               01
BmbExclusiveMonitorState_FENCE_BUSY |                               10 |                               10
BmbExclusiveMonitorState_EMIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'logic_sources_0_state_reg' using encoding 'sequential' in module 'BmbExclusiveMonitor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_refresher_state_reg' using encoding 'sequential' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_liteethphygmiimii_state_reg' using encoding 'one-hot' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_rxdatapath_bufferizeendpoints_state_reg' using encoding 'one-hot' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_liteethmacsramwriter_state_reg' using encoding 'sequential' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_txdatapath_liteethmacpreambleinserter_state_reg' using encoding 'one-hot' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_txdatapath_bufferizeendpoints_state_reg' using encoding 'one-hot' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_liteethmacsramreader_state_reg' using encoding 'one-hot' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
*
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_sdmem2blockdma_resetinserter_state_reg' using encoding 'one-hot' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_sdphydataw_state_reg' using encoding 'sequential' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
*
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_sdblock2memdma_state_reg' using encoding 'one-hot' in module 'kc705'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soclinux_wishbone2csr_state_reg' using encoding 'one-hot' in module 'kc705'
WARNING: [Synth 8-6841] Block RAM (sram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (19) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:31 . Memory (MB): peak = 2318.547 ; gain = 960.473 ; free physical = 147 ; free virtual = 4408
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain31_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain32_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain33_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain34_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain35_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain36_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain37_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain38_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain39_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain40_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain41_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain42_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain43_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain44_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain45_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain46_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain47_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain48_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain49_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain50_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain51_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain52_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain53_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain54_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain55_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain56_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain57_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain58_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain59_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain60_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain61_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain62_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain63_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+----------------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                     |Replication |Instances |
+------+----------------------------------------------------------------------------------+------------+----------+
|1     |SchedulerSRAM__GB0                                                                |           1|     43861|
|2     |SchedulerSRAM__GB1                                                                |           1|     12822|
|3     |SchedulerSRAM__GB2                                                                |           1|     17439|
|4     |Scheduler__GC0                                                                    |           1|        45|
|5     |Core_3x2__GC0                                                                     |           1|      8276|
|6     |Core_3x2__parameterized0__GC0                                                     |           1|      8276|
|7     |Core_3x2__parameterized1__GC0                                                     |           1|      8276|
|8     |Core_3x2__parameterized2__GC0                                                     |           1|      8276|
|9     |Core_3x2__parameterized3__GC0                                                     |           1|      8276|
|10    |RANCNetworkGrid_3x2__GC0                                                          |           1|      8875|
|11    |SNN_3x2__GC0                                                                      |           1|      5049|
|12    |VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm__GB0 |           1|     29400|
|13    |VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm__GB1 |           1|     18253|
|14    |kc705__GCB0                                                                       |           1|     36358|
|15    |kc705__GCB1                                                                       |           1|      9694|
+------+----------------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     52 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 19    
	   3 Input     32 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 60    
	   3 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 22    
	   2 Input      7 Bit       Adders := 14    
	   4 Input      7 Bit       Adders := 7     
	   3 Input      7 Bit       Adders := 14    
	   3 Input      6 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 26    
	   3 Input      5 Bit       Adders := 8     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 40    
	   3 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 349   
	   3 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 157   
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 22    
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 8     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      5 Bit         XORs := 8     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 134   
	   4 Input      1 Bit         XORs := 21    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 11    
	   6 Input      1 Bit         XORs := 7     
	   7 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
+---Registers : 
	              368 Bit    Registers := 10    
	              256 Bit    Registers := 80    
	              250 Bit    Registers := 2     
	              128 Bit    Registers := 9     
	               67 Bit    Registers := 1     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 33    
	               52 Bit    Registers := 2     
	               44 Bit    Registers := 9     
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 168   
	               30 Bit    Registers := 143   
	               22 Bit    Registers := 12    
	               21 Bit    Registers := 200   
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 153   
	               14 Bit    Registers := 18    
	               12 Bit    Registers := 74    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 80    
	                9 Bit    Registers := 35    
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 101   
	                6 Bit    Registers := 39    
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 87    
	                3 Bit    Registers := 298   
	                2 Bit    Registers := 254   
	                1 Bit    Registers := 1320  
+---RAMs : 
	           12288K Bit         RAMs := 1     
	              92K Bit         RAMs := 5     
	              32K Bit         RAMs := 8     
	              11K Bit         RAMs := 4     
	               7K Bit         RAMs := 1     
	               5K Bit         RAMs := 3     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
	               1K Bit         RAMs := 11    
	             1024 Bit         RAMs := 64    
	              176 Bit         RAMs := 8     
	              160 Bit         RAMs := 2     
	              128 Bit         RAMs := 2     
	               80 Bit         RAMs := 1     
	               60 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               24 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   3 Input    512 Bit        Muxes := 1     
	   2 Input    368 Bit        Muxes := 5     
	   2 Input    256 Bit        Muxes := 400   
	   2 Input    250 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 11    
	   5 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 80    
	   2 Input     44 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 311   
	   4 Input     32 Bit        Muxes := 23    
	   3 Input     32 Bit        Muxes := 15    
	  45 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 19    
	   4 Input     30 Bit        Muxes := 24    
	   3 Input     30 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 36    
	   2 Input     21 Bit        Muxes := 24    
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     14 Bit        Muxes := 14    
	   4 Input     14 Bit        Muxes := 4     
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 25    
	   5 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 36    
	   2 Input      8 Bit        Muxes := 90    
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 17    
	   2 Input      6 Bit        Muxes := 29    
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 31    
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 44    
	   3 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 167   
	   4 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 10    
	   7 Input      3 Bit        Muxes := 14    
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 244   
	   3 Input      2 Bit        Muxes := 20    
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 58    
	   2 Input      1 Bit        Muxes := 1893  
	   4 Input      1 Bit        Muxes := 110   
	   5 Input      1 Bit        Muxes := 51    
	   3 Input      1 Bit        Muxes := 90    
	   7 Input      1 Bit        Muxes := 29    
	  40 Input      1 Bit        Muxes := 16    
	  32 Input      1 Bit        Muxes := 124   
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 80    
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kc705 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 9     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 20    
	   2 Input      3 Bit       Adders := 195   
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 12    
+---XORs : 
	   2 Input      6 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 130   
	   4 Input      1 Bit         XORs := 21    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 11    
	   6 Input      1 Bit         XORs := 7     
	   7 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 9     
	               64 Bit    Registers := 3     
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 60    
	               30 Bit    Registers := 1     
	               21 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 151   
	               14 Bit    Registers := 18    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 67    
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 192   
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 265   
+---RAMs : 
	           12288K Bit         RAMs := 1     
	              11K Bit         RAMs := 4     
	               5K Bit         RAMs := 2     
	               3K Bit         RAMs := 1     
	             1024 Bit         RAMs := 64    
	               1K Bit         RAMs := 2     
	              176 Bit         RAMs := 8     
	              160 Bit         RAMs := 2     
	               80 Bit         RAMs := 1     
	               60 Bit         RAMs := 1     
	               24 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   3 Input    512 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 11    
	   5 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 63    
	   3 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     14 Bit        Muxes := 14    
	   4 Input     14 Bit        Muxes := 4     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 40    
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 58    
	   4 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 14    
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 44    
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 341   
	   4 Input      1 Bit        Muxes := 39    
	   3 Input      1 Bit        Muxes := 56    
	   5 Input      1 Bit        Muxes := 42    
	   6 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 27    
	   9 Input      1 Bit        Muxes := 80    
	  11 Input      1 Bit        Muxes := 5     
Module SchedulerSRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 16    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 80    
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Scheduler 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
Module neuron_grid_controller__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module CSRAM__1 
Detailed RTL Component Info : 
+---Registers : 
	              368 Bit    Registers := 1     
+---RAMs : 
	              92K Bit         RAMs := 1     
Module neuron_block__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_grid_datapath_3x2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    368 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module buffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module neuron_grid_controller__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module CSRAM__2 
Detailed RTL Component Info : 
+---Registers : 
	              368 Bit    Registers := 1     
+---RAMs : 
	              92K Bit         RAMs := 1     
Module neuron_block__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_grid_datapath_3x2__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    368 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module buffer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__4 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__3 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__4 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module neuron_grid_controller__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module CSRAM__3 
Detailed RTL Component Info : 
+---Registers : 
	              368 Bit    Registers := 1     
+---RAMs : 
	              92K Bit         RAMs := 1     
Module neuron_block__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_grid_datapath_3x2__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    368 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module buffer__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__6 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__5 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__6 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__5 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module neuron_grid_controller__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module CSRAM__4 
Detailed RTL Component Info : 
+---Registers : 
	              368 Bit    Registers := 1     
+---RAMs : 
	              92K Bit         RAMs := 1     
Module neuron_block__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_grid_datapath_3x2__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    368 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module buffer__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__8 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__7 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__8 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__7 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module neuron_grid_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module CSRAM 
Detailed RTL Component Info : 
+---Registers : 
	              368 Bit    Registers := 1     
+---RAMs : 
	              92K Bit         RAMs := 1     
Module neuron_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_grid_datapath_3x2__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    368 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module buffer__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__10 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__9 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__10 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__9 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sync_r2w__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync_w2r__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module wptr_full__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module fifomem__parameterized2 
Detailed RTL Component Info : 
+---RAMs : 
	               32 Bit         RAMs := 1     
Module rptr_empty__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module load_param_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module sync_r2w__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync_w2r__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module wptr_full__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module fifomem__parameterized3 
Detailed RTL Component Info : 
+---RAMs : 
	               5K Bit         RAMs := 1     
Module rptr_empty__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module load_param_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module sync_2ff__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module buffer__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__11 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PathDecoder3Way__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge3__11 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module PathDecoder2Way__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module buffer__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module buffer__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Merge2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RANCNetworkGrid_3x2 
Detailed RTL Component Info : 
+---Registers : 
	              368 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
Module sync_2ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_2ff__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_2ff__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_2ff__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_2ff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_2ff 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_2ff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module sync_r2w 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module sync_w2r 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module wptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module fifomem 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module rptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_r2w__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module sync_w2r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module wptr_full__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module fifomem__parameterized0 
Detailed RTL Component Info : 
+---RAMs : 
	               1K Bit         RAMs := 1     
Module rptr_empty__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_r2w__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module sync_w2r__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module wptr_full__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module fifomem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module rptr_empty__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module load_packet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              250 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    250 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module tick_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module BufferCC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FlowCCByToggle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module JtagBridgeNoTap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SystemDebugger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module InstructionCache__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	              32K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Ram_1w_1rs__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module Ram_1w_1rs__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module DataCache__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 37    
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 32    
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 36    
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 215   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 102   
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 226   
	   4 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module StreamFifo_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module StreamFifo_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module WishboneToBmb_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module BmbDecoder 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module StreamArbiter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module BmbArbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module StreamFifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BmbInvalidateMonitor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module StreamArbiter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module StreamArbiter_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module BmbExclusiveMonitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
Module StreamArbiter_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module StreamFork 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module BmbArbiter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module StreamFifoLowLatency 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BmbSyncRemover 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module BmbToWishbone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               44 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module StreamArbiter_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module BmbArbiter_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WishboneToBmb_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module BufferCC_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BufferCC_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	              32K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Ram_1w_1rs__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module Ram_1w_1rs 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 37    
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
Module VexRiscv_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 32    
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 36    
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 215   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 102   
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 226   
	   4 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module BmbClint 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module BufferCC_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 19    
	               44 Bit    Registers := 6     
	               32 Bit    Registers := 18    
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 44    
	                1 Bit    Registers := 288   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     44 Bit        Muxes := 2     
	  45 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 122   
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 306   
	  40 Input      1 Bit        Muxes := 16    
	  32 Input      1 Bit        Muxes := 124   
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "neuron_grid/datapath/done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "neuron_grid/datapath/done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "neuron_grid/datapath/done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "neuron_grid/datapath/done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "neuron_grid/datapath/done_neuron" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_wen_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt2_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tick_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_a1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "soclinux_sdphydatar_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "soclinux_sdphyinit_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphydataw_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphycmdw_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soclinux_sdphycmdr_next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design kc705 has port eth_tx_er driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/data_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_east/write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RANCNetworkGrid_3x2_insi_27/\gencore[5].OutputBus/Router_tb /\from_local/buffer_west/data_reg[2][12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][4]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][4]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][4]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][4]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][5]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][5]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][5]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][5]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][6]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][6]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][6]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][6]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][7]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][7]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][7]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][7]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][8]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][8]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][8]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][8]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][9]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][9]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][9]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][9]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][10]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][10]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][10]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][10]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][11]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][11]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][11]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][11]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][20]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][20]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][20]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][20]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][12]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][12]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][12]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][12]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][19]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][19]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][19]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][19]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][18]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][18]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][18]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][18]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][17]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][17]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][17]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][17]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][16]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][16]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][16]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][16]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][15]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][15]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][15]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][15]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][14]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][14]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][14]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][14]' (FDCE) to 'RANCNetworkGrid_3x2_insi_27/gencore[5].OutputBus/Router_tb/forward_west/north_buffer/data_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'i_1/ethphy_liteethphygmiimiirx_converter_sink_payload_data_reg[3]' (FDR) to 'i_1/ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/ethphy_liteethphygmiimiirx_converter_sink_payload_data_reg[0]' (FDR) to 'i_1/ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/ethphy_liteethphygmiimiirx_converter_sink_payload_data_reg[2]' (FDR) to 'i_1/ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/ethphy_liteethphygmiimiirx_converter_sink_payload_data_reg[1]' (FDR) to 'i_1/ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip0_r0_reg[14]' (FD) to 'i_1/k7ddrphy_bitslip1_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip0_r0_reg[12]' (FD) to 'i_1/k7ddrphy_bitslip1_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip0_r0_reg[10]' (FD) to 'i_1/k7ddrphy_bitslip1_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip0_r0_reg[8]' (FD) to 'i_1/k7ddrphy_bitslip1_r0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip0_r0_reg[6]' (FD) to 'i_1/k7ddrphy_bitslip0_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip0_r0_reg[4]' (FD) to 'i_1/k7ddrphy_bitslip0_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip0_r0_reg[2]' (FD) to 'i_1/k7ddrphy_bitslip1_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip1_r0_reg[14]' (FD) to 'i_1/k7ddrphy_bitslip1_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip1_r0_reg[12]' (FD) to 'i_1/k7ddrphy_bitslip1_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip1_r0_reg[10]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip1_r0_reg[8]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip1_r0_reg[6]' (FD) to 'i_1/k7ddrphy_bitslip1_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip1_r0_reg[4]' (FD) to 'i_1/k7ddrphy_bitslip1_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip1_r0_reg[2]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip2_r0_reg[14]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip2_r0_reg[12]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip2_r0_reg[10]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip2_r0_reg[8]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip2_r0_reg[6]' (FD) to 'i_1/k7ddrphy_bitslip2_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip2_r0_reg[4]' (FD) to 'i_1/k7ddrphy_bitslip2_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip2_r0_reg[2]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip4_r0_reg[14]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip4_r0_reg[12]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip4_r0_reg[10]' (FD) to 'i_1/k7ddrphy_bitslip6_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip4_r0_reg[8]' (FD) to 'i_1/k7ddrphy_bitslip6_r0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip4_r0_reg[6]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip4_r0_reg[4]' (FD) to 'i_1/k7ddrphy_bitslip4_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip4_r0_reg[2]' (FD) to 'i_1/k7ddrphy_bitslip6_r0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip5_r0_reg[14]' (FD) to 'i_1/k7ddrphy_bitslip6_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip5_r0_reg[12]' (FD) to 'i_1/k7ddrphy_bitslip6_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip5_r0_reg[10]' (FD) to 'i_1/k7ddrphy_bitslip6_r0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/k7ddrphy_bitslip5_r0_reg[8]' (FD) to 'i_1/k7ddrphy_bitslip6_r0_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:20830]
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_SFENCE_VMA2_reg' into 'decode_to_execute_IS_SFENCE_VMA_reg' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:21071]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:20835]
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_dBusRspStaged_payload_data_reg' and it is trimmed from '32' to '30' bits. [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:21615]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_1_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_0_reg to conserve power
INFO: [Synth 8-3971] The signal ways_0_tags_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ways_1_tags_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:13460]
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_SFENCE_VMA2_reg' into 'decode_to_execute_IS_SFENCE_VMA_reg' [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:13701]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:13465]
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_dBusRspStaged_payload_data_reg' and it is trimmed from '32' to '30' bits. [/home/riolet/litex/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm.v:14245]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_1_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_0_reg to conserve power
INFO: [Synth 8-3971] The signal ways_0_tags_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ways_1_tags_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5546] ROM "csr_bankarray_interface4_bank_bus_dat_r" won't be mapped to RAM because it is too sparse
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "tag_mem_reg" due to constant propagation. Old ram width 28 bits, new ram width 20 bits.
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain63_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain63_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain62_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain62_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain61_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain61_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain60_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain60_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain59_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain59_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain58_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain58_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain57_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain57_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain56_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain56_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain55_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain55_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain54_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain54_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain53_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain53_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain52_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain52_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain51_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain51_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain50_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain50_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain49_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain49_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain48_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain48_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain47_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain47_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain46_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain46_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain45_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain45_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain44_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain44_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain43_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain43_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain42_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain42_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain41_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain41_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain40_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain40_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain39_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain39_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain38_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain38_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain37_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain37_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain36_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain36_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain35_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain35_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain34_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain34_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain33_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain33_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain32_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain32_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain31_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain31_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (sram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (19) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-5784] Optimized 5 bits of RAM "storage_10_reg" due to constant propagation. Old ram width 42 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "storage_17_reg" due to constant propagation. Old ram width 10 bits, new ram width 9 bits.
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain63_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain62_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain61_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain60_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain59_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain58_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain57_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain56_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain55_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain54_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain53_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain52_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain51_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain50_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain49_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain48_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain47_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain46_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain45_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain44_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain43_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain42_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain41_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain40_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain39_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain38_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain37_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain36_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain35_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain34_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain33_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain32_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain31_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:18 . Memory (MB): peak = 2318.551 ; gain = 960.477 ; free physical = 443 ; free virtual = 4135
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 957, Available = 890. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|kc705       | p_0_out    | 32x8          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+---------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object          | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+---------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|InstructionCache: | banks_1_reg         | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | banks_0_reg         | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Ram_1w_1rs:       | ram_block_reg       | 512 x 64(WRITE_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Ram_1w_1rs:       | ram_block_reg       | 512 x 64(WRITE_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | banks_1_reg         | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | banks_0_reg         | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Ram_1w_1rs:       | ram_block_reg       | 512 x 64(WRITE_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Ram_1w_1rs:       | ram_block_reg       | 512 x 64(WRITE_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|kc705             | data_mem_grain4_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | data_mem_grain3_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | data_mem_grain2_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | data_mem_grain1_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | data_mem_grain0_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | sram_reg            | 512 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 384    | 
|kc705             | storage_12_reg      | 32 x 42(NO_CHANGE)      | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|kc705             | storage_10_reg      | 32 x 42(NO_CHANGE)      | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|kc705             | storage_17_reg      | 512 x 10(READ_FIRST)    | W |   | 512 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kc705             | storage_16_reg      | 512 x 10(READ_FIRST)    | W |   | 512 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+---------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+-----------------------------------------------------------------+
|Module Name                                                                                                                   | RTL Object                                           | Inference      | Size (Depth x Width) | Primitives                                                      | 
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+-----------------------------------------------------------------+
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | load_neuron_inst_fifo/async_fifo_ins/fifomem/mem_reg | Implied        | 16 x 2               | RAM16X1D x 2                                                    | 
|kc705                                                                                                                         | load_param/async_fifo_ins/fifomem/mem_reg            | Implied        | 16 x 368             | RAM32M x 62                                                     | 
|kc705                                                                                                                         | packet_out_fifo/fifomem/mem_reg                      | Implied        | 256 x 8              | RAM64X1D x 8  RAM64M x 8                                        | 
|kc705                                                                                                                         | spike_out_fifo/fifomem/mem_reg                       | Implied        | 8 x 250              | RAM32M x 42                                                     | 
|kc705                                                                                                                         | packet_loader/load_packet_fifo/fifomem/mem_reg       | Implied        | 256 x 30             | RAM64M x 40                                                     | 
|VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wmi_29/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache | ways_1_tags_reg                                      | Implied        | 64 x 22              | RAM64M x 8                                                      | 
|VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wmi_29/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache | ways_0_tags_reg                                      | Implied        | 64 x 22              | RAM64M x 8                                                      | 
|cores_0_cpu_logic_cpu/dataCache_2                                                                                             | sync_syncContext_history_reg                         | User Attribute | 64 x 1               | RAM64X1D x 1                                                    | 
|cores_0_cpu_logic_cpu                                                                                                         | RegFilePlugin_regFile_reg                            | User Attribute | 32 x 32              | RAM32M x 12                                                     | 
|cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo                                                       | logic_ram_reg                                        | Implied        | 32 x 4               | RAM32M x 1                                                      | 
|cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo                                                       | logic_ram_reg                                        | Implied        | 32 x 4               | RAM32M x 1                                                      | 
|smp_invalidationMonitor_logic                                                                                                 | rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg | Implied        | 16 x 2               | RAM16X1D x 2                                                    | 
|dBusCoherent_bmb_syncRemover                                                                                                  | io_output_rsp_fifo/ram_reg                           | User Attribute | 8 x 67               | RAM32M x 12                                                     | 
|VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wmi_30/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache | ways_1_tags_reg                                      | Implied        | 64 x 22              | RAM64M x 8                                                      | 
|VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wmi_30/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache | ways_0_tags_reg                                      | Implied        | 64 x 22              | RAM64M x 8                                                      | 
|cores_1_cpu_logic_cpu/dataCache_2                                                                                             | sync_syncContext_history_reg                         | User Attribute | 64 x 1               | RAM64X1D x 1                                                    | 
|cores_1_cpu_logic_cpu                                                                                                         | RegFilePlugin_regFile_reg                            | User Attribute | 32 x 32              | RAM32M x 12                                                     | 
|kc705__GCB0                                                                                                                   | storage_2_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_4_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_5_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_3_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_6_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_7_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_8_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_9_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | mem_4_reg                                            | Implied        | 512 x 32             | RAM16X1D x 128  RAM32X1D x 64  RAM64X1D x 64  RAM128X1D x 128   | 
|kc705__GCB0                                                                                                                   | mem_3_reg                                            | Implied        | 512 x 32             | RAM16X1D x 128  RAM32X1D x 64  RAM64X1D x 64  RAM128X1D x 128   | 
|kc705__GCB0                                                                                                                   | storage_14_reg                                       | Implied        | 2 x 12               | RAM32M x 2                                                      | 
|kc705__GCB0                                                                                                                   | storage_13_reg                                       | Implied        | 2 x 12               | RAM32M x 2                                                      | 
|kc705                                                                                                                         | tag_mem_reg                                          | Implied        | 128 x 28             | RAM64X1D x 2  RAM64M x 18                                       | 
|kc705                                                                                                                         | mem_1_reg                                            | Implied        | 512 x 32             | RAM64X1D x 12  RAM64M x 60                                      | 
|kc705                                                                                                                         | mem_2_reg                                            | Implied        | 512 x 32             | RAM64X1D x 12  RAM64M x 60                                      | 
|kc705                                                                                                                         | data_mem_grain5_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain6_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain7_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain8_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain9_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain10_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain11_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain12_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain13_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain14_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain15_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain16_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain17_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain18_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain19_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain20_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain21_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain22_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain23_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain24_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain25_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain26_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain27_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain28_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain29_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain30_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain31_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain32_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain33_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain34_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain35_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain36_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain37_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain38_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain39_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain40_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain41_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain42_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain43_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain44_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain45_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain46_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain47_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain48_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain49_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain50_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain51_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain52_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain53_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain54_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain55_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain56_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain57_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain58_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain59_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain60_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain61_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain62_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain63_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | storage_15_reg                                       | Implied        | 8 x 10               | RAM32M x 2                                                      | 
|kc705                                                                                                                         | storage_11_reg                                       | Implied        | 8 x 10               | RAM32M x 2                                                      | 
|kc705                                                                                                                         | storage_1_reg                                        | Implied        | 16 x 8               | RAM32M x 2                                                      | 
|kc705                                                                                                                         | storage_reg                                          | Implied        | 16 x 8               | RAM32M x 2                                                      | 
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+-----------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv_1  | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv_1  | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv_1  | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv_1  | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[0].Corei_6/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[1].Corei_11/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[2].Corei_16/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[3].Corei_21/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gencore[4].Corei_26/neuron_gridi_3/neuron_grid/datapath/CSRAM_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+----------------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                     |Replication |Instances |
+------+----------------------------------------------------------------------------------+------------+----------+
|1     |SchedulerSRAM__GB0                                                                |           5|     18269|
|2     |SchedulerSRAM__GB1                                                                |           5|      2842|
|3     |SchedulerSRAM__GB2                                                                |           5|      4915|
|4     |Scheduler__GC0                                                                    |           5|        11|
|5     |Core_3x2__GC0                                                                     |           1|      6147|
|6     |Core_3x2__parameterized0__GC0                                                     |           1|      6564|
|7     |Core_3x2__parameterized1__GC0                                                     |           1|      6098|
|8     |Core_3x2__parameterized2__GC0                                                     |           1|      6275|
|9     |Core_3x2__parameterized3__GC0                                                     |           1|      6261|
|10    |RANCNetworkGrid_3x2__GC0                                                          |           1|      3807|
|11    |SNN_3x2__GC0                                                                      |           1|      2664|
|12    |VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm__GB0 |           1|     22149|
|13    |VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm__GB1 |           1|     13033|
|14    |kc705__GCB0                                                                       |           1|     34197|
|15    |kc705__GCB1                                                                       |           1|      7045|
+------+----------------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
crg_clkout0 in more then one group at line 937 of file /home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:03:37 . Memory (MB): peak = 2318.551 ; gain = 960.477 ; free physical = 233 ; free virtual = 3995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:04:25 . Memory (MB): peak = 2318.551 ; gain = 960.477 ; free physical = 164 ; free virtual = 3906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+---------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object          | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+---------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|CSRAM:            | RAM_reg             | 256 x 368(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
|InstructionCache: | banks_1_reg         | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | banks_0_reg         | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Ram_1w_1rs:       | ram_block_reg       | 512 x 64(WRITE_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Ram_1w_1rs:       | ram_block_reg       | 512 x 64(WRITE_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | banks_1_reg         | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | banks_0_reg         | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Ram_1w_1rs:       | ram_block_reg       | 512 x 64(WRITE_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Ram_1w_1rs:       | ram_block_reg       | 512 x 64(WRITE_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|kc705             | data_mem_grain4_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | data_mem_grain3_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | data_mem_grain2_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | data_mem_grain1_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | data_mem_grain0_reg | 128 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kc705             | sram_reg            | 512 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 384    | 
|kc705             | storage_12_reg      | 32 x 42(NO_CHANGE)      | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|kc705             | storage_10_reg      | 32 x 42(NO_CHANGE)      | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|kc705             | storage_17_reg      | 512 x 10(READ_FIRST)    | W |   | 512 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kc705             | storage_16_reg      | 512 x 10(READ_FIRST)    | W |   | 512 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+---------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+-----------------------------------------------------------------+
|Module Name                                                                                                                   | RTL Object                                           | Inference      | Size (Depth x Width) | Primitives                                                      | 
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+-----------------------------------------------------------------+
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | neuron_grid/datapath/neuron_instructions_reg         | Implied        | 256 x 2              | RAM128X1D x 4                                                   | 
|kc705                                                                                                                         | load_neuron_inst_fifo/async_fifo_ins/fifomem/mem_reg | Implied        | 16 x 2               | RAM16X1D x 2                                                    | 
|kc705                                                                                                                         | load_param/async_fifo_ins/fifomem/mem_reg            | Implied        | 16 x 368             | RAM32M x 62                                                     | 
|kc705                                                                                                                         | packet_out_fifo/fifomem/mem_reg                      | Implied        | 256 x 8              | RAM64X1D x 8  RAM64M x 8                                        | 
|kc705                                                                                                                         | spike_out_fifo/fifomem/mem_reg                       | Implied        | 8 x 250              | RAM32M x 42                                                     | 
|kc705                                                                                                                         | packet_loader/load_packet_fifo/fifomem/mem_reg       | Implied        | 256 x 30             | RAM64M x 40                                                     | 
|VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wmi_29/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache | ways_1_tags_reg                                      | Implied        | 64 x 22              | RAM64M x 8                                                      | 
|VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wmi_29/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache | ways_0_tags_reg                                      | Implied        | 64 x 22              | RAM64M x 8                                                      | 
|cores_0_cpu_logic_cpu/dataCache_2                                                                                             | sync_syncContext_history_reg                         | User Attribute | 64 x 1               | RAM64X1D x 1                                                    | 
|cores_0_cpu_logic_cpu                                                                                                         | RegFilePlugin_regFile_reg                            | User Attribute | 32 x 32              | RAM32M x 12                                                     | 
|cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo                                                       | logic_ram_reg                                        | Implied        | 32 x 4               | RAM32M x 1                                                      | 
|cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo                                                       | logic_ram_reg                                        | Implied        | 32 x 4               | RAM32M x 1                                                      | 
|smp_invalidationMonitor_logic                                                                                                 | rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg | Implied        | 16 x 2               | RAM16X1D x 2                                                    | 
|dBusCoherent_bmb_syncRemover                                                                                                  | io_output_rsp_fifo/ram_reg                           | User Attribute | 8 x 67               | RAM32M x 12                                                     | 
|VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wmi_30/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache | ways_1_tags_reg                                      | Implied        | 64 x 22              | RAM64M x 8                                                      | 
|VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wmi_30/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache | ways_0_tags_reg                                      | Implied        | 64 x 22              | RAM64M x 8                                                      | 
|cores_1_cpu_logic_cpu/dataCache_2                                                                                             | sync_syncContext_history_reg                         | User Attribute | 64 x 1               | RAM64X1D x 1                                                    | 
|cores_1_cpu_logic_cpu                                                                                                         | RegFilePlugin_regFile_reg                            | User Attribute | 32 x 32              | RAM32M x 12                                                     | 
|kc705__GCB0                                                                                                                   | storage_2_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_4_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_5_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_3_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_6_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_7_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_8_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | storage_9_reg                                        | Implied        | 8 x 22               | RAM32M x 4                                                      | 
|kc705__GCB0                                                                                                                   | mem_4_reg                                            | Implied        | 512 x 32             | RAM16X1D x 128  RAM32X1D x 64  RAM64X1D x 64  RAM128X1D x 128   | 
|kc705__GCB0                                                                                                                   | mem_3_reg                                            | Implied        | 512 x 32             | RAM16X1D x 128  RAM32X1D x 64  RAM64X1D x 64  RAM128X1D x 128   | 
|kc705__GCB0                                                                                                                   | storage_14_reg                                       | Implied        | 2 x 12               | RAM32M x 2                                                      | 
|kc705__GCB0                                                                                                                   | storage_13_reg                                       | Implied        | 2 x 12               | RAM32M x 2                                                      | 
|kc705                                                                                                                         | tag_mem_reg                                          | Implied        | 128 x 28             | RAM64X1D x 2  RAM64M x 18                                       | 
|kc705                                                                                                                         | mem_1_reg                                            | Implied        | 512 x 32             | RAM64X1D x 12  RAM64M x 60                                      | 
|kc705                                                                                                                         | mem_2_reg                                            | Implied        | 512 x 32             | RAM64X1D x 12  RAM64M x 60                                      | 
|kc705                                                                                                                         | data_mem_grain5_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain6_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain7_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain8_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain9_reg                                  | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain10_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain11_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain12_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain13_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain14_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain15_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain16_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain17_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain18_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain19_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain20_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain21_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain22_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain23_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain24_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain25_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain26_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain27_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain28_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain29_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain30_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain31_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain32_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain33_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain34_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain35_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain36_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain37_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain38_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain39_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain40_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain41_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain42_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain43_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain44_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain45_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain46_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain47_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain48_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain49_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain50_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain51_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain52_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain53_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain54_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain55_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain56_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain57_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain58_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain59_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain60_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain61_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain62_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | data_mem_grain63_reg                                 | Implied        | 128 x 8              | RAM64X1D x 4  RAM64M x 4                                        | 
|kc705                                                                                                                         | storage_15_reg                                       | Implied        | 8 x 10               | RAM32M x 2                                                      | 
|kc705                                                                                                                         | storage_11_reg                                       | Implied        | 8 x 10               | RAM32M x 2                                                      | 
|kc705                                                                                                                         | storage_1_reg                                        | Implied        | 16 x 8               | RAM32M x 2                                                      | 
|kc705                                                                                                                         | storage_reg                                          | Implied        | 16 x 8               | RAM32M x 2                                                      | 
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+-----------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                     |Replication |Instances |
+------+----------------------------------------------------------------------------------+------------+----------+
|1     |SchedulerSRAM__GB0                                                                |           5|     18269|
|2     |SchedulerSRAM__GB1                                                                |           5|      2842|
|3     |SchedulerSRAM__GB2                                                                |           5|      4915|
|4     |Scheduler__GC0                                                                    |           5|        11|
|5     |Core_3x2__GC0                                                                     |           1|      6147|
|6     |Core_3x2__parameterized0__GC0                                                     |           1|      6564|
|7     |Core_3x2__parameterized1__GC0                                                     |           1|      6098|
|8     |Core_3x2__parameterized2__GC0                                                     |           1|      6275|
|9     |Core_3x2__parameterized3__GC0                                                     |           1|      6261|
|10    |RANCNetworkGrid_3x2__GC0                                                          |           1|      3807|
|11    |SNN_3x2__GC0                                                                      |           1|      2664|
|12    |VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm__GB0 |           1|     19599|
|13    |VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm__GB1 |           1|     12863|
|14    |kc705__GCB0                                                                       |           1|     33020|
|15    |kc705__GCB1                                                                       |           1|      7045|
+------+----------------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:25 ; elapsed = 00:05:02 . Memory (MB): peak = 2326.555 ; gain = 968.480 ; free physical = 232 ; free virtual = 3257
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                     |Replication |Instances |
+------+----------------------------------------------------------------------------------+------------+----------+
|1     |SchedulerSRAM__GB0                                                                |           5|      8246|
|2     |SchedulerSRAM__GB1                                                                |           1|      1290|
|3     |SchedulerSRAM__GB2                                                                |           1|      2835|
|4     |Scheduler__GC0                                                                    |           1|         9|
|5     |Core_3x2__GC0                                                                     |           1|      3087|
|6     |Core_3x2__parameterized0__GC0                                                     |           1|      3291|
|7     |Core_3x2__parameterized1__GC0                                                     |           1|      3062|
|8     |Core_3x2__parameterized2__GC0                                                     |           1|      3086|
|9     |Core_3x2__parameterized3__GC0                                                     |           1|      3342|
|10    |RANCNetworkGrid_3x2__GC0                                                          |           1|      2953|
|11    |SNN_3x2__GC0                                                                      |           1|      2162|
|12    |VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm__GB0 |           1|     11001|
|13    |VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm__GB1 |           1|      6753|
|14    |kc705__GCB0                                                                       |           1|     18316|
|15    |kc705__GCB1                                                                       |           1|      3431|
|16    |SchedulerSRAM__GB1__1                                                             |           1|      1290|
|17    |SchedulerSRAM__GB2__1                                                             |           1|      2835|
|18    |Scheduler__GC0__1                                                                 |           1|         9|
|19    |SchedulerSRAM__GB1__2                                                             |           1|      1290|
|20    |SchedulerSRAM__GB2__2                                                             |           1|      2835|
|21    |Scheduler__GC0__2                                                                 |           1|         9|
|22    |SchedulerSRAM__GB1__3                                                             |           1|      1290|
|23    |SchedulerSRAM__GB2__3                                                             |           1|      2835|
|24    |Scheduler__GC0__3                                                                 |           1|         9|
|25    |SchedulerSRAM__GB1__4                                                             |           1|      1290|
|26    |SchedulerSRAM__GB2__4                                                             |           1|      2835|
|27    |Scheduler__GC0__4                                                                 |           1|         9|
+------+----------------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20456]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20456]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20456]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20456]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20456]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20456]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:13906]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20424]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20424]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20424]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20424]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20424]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20424]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35265]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:35254]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20273]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20259]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20259]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20259]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20259]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20259]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20259]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14819]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:33811]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:33811]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:20277]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:13885]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:13932]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.v:14595]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:46 ; elapsed = 00:05:24 . Memory (MB): peak = 2355.602 ; gain = 997.527 ; free physical = 225 ; free virtual = 3292
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:47 ; elapsed = 00:05:24 . Memory (MB): peak = 2355.602 ; gain = 997.527 ; free physical = 221 ; free virtual = 3292
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:05 ; elapsed = 00:05:43 . Memory (MB): peak = 2355.602 ; gain = 997.527 ; free physical = 170 ; free virtual = 3238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:07 ; elapsed = 00:05:45 . Memory (MB): peak = 2355.602 ; gain = 997.527 ; free physical = 170 ; free virtual = 3240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:12 ; elapsed = 00:05:50 . Memory (MB): peak = 2355.602 ; gain = 997.527 ; free physical = 167 ; free virtual = 3236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:13 ; elapsed = 00:05:51 . Memory (MB): peak = 2355.602 ; gain = 997.527 ; free physical = 164 ; free virtual = 3236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|kc705       | soclinux_new_master_rdata_valid8_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|kc705       | k7ddrphy_rddata_en_tappeddelayline7_reg | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |    12|
|2     |CARRY4      |   650|
|3     |DSP48E1     |     2|
|4     |DSP48E1_2   |     6|
|5     |IDDR        |     5|
|6     |IDELAYCTRL  |     1|
|7     |IDELAYE2    |    64|
|8     |ISERDESE2   |    64|
|9     |LUT1        |   918|
|10    |LUT2        |  4330|
|11    |LUT3        |  7724|
|12    |LUT4        | 13206|
|13    |LUT5        | 11728|
|14    |LUT6        | 25281|
|15    |MMCME2_ADV  |     1|
|16    |MUXF7       |  3195|
|17    |MUXF8       |  1486|
|18    |ODDR        |    12|
|19    |ODELAYE2    |    99|
|20    |ODELAYE2_1  |     8|
|21    |OSERDESE2   |   107|
|22    |RAM128X1D   |   276|
|23    |RAM16X1D    |   260|
|24    |RAM32M      |   186|
|25    |RAM32X1D    |   128|
|26    |RAM64M      |   452|
|27    |RAM64X1D    |   400|
|28    |RAMB18E1    |    55|
|29    |RAMB18E1_1  |     8|
|30    |RAMB18E1_2  |     5|
|31    |RAMB18E1_3  |     2|
|32    |RAMB36E1    |     4|
|33    |RAMB36E1_1  |     6|
|34    |RAMB36E1_10 |     1|
|35    |RAMB36E1_11 |     1|
|36    |RAMB36E1_12 |     1|
|37    |RAMB36E1_13 |     1|
|38    |RAMB36E1_14 |     1|
|39    |RAMB36E1_15 |     1|
|40    |RAMB36E1_16 |     1|
|41    |RAMB36E1_17 |     1|
|42    |RAMB36E1_18 |     1|
|43    |RAMB36E1_19 |     1|
|44    |RAMB36E1_2  |   192|
|45    |RAMB36E1_3  |   192|
|46    |RAMB36E1_4  |     1|
|47    |RAMB36E1_5  |     1|
|48    |RAMB36E1_6  |     1|
|49    |RAMB36E1_7  |     1|
|50    |RAMB36E1_8  |     1|
|51    |RAMB36E1_9  |     1|
|52    |SRL16E      |     2|
|53    |XADC        |     1|
|54    |FDCE        | 28962|
|55    |FDPE        |   176|
|56    |FDRE        | 17290|
|57    |FDSE        |   647|
|58    |LD          |  2342|
|59    |IBUF        |    13|
|60    |IBUFDS      |     1|
|61    |IOBUF       |    70|
|62    |IOBUFDS     |     8|
|63    |OBUF        |    57|
|64    |OBUFDS      |     1|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
|      |Instance                                                                       |Module                                                                       |Cells  |
+------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
|1     |top                                                                            |                                                                             | 120651|
|2     |  SNN_3x2                                                                      |SNN_3x2                                                                      |  81266|
|3     |    RANCNetworkGrid_3x2_ins                                                    |RANCNetworkGrid_3x2                                                          |  79328|
|4     |      \gencore[0].Core                                                         |Core_3x2                                                                     |  15082|
|5     |        Router                                                                 |Router_143                                                                   |   3434|
|6     |          forward_east                                                         |ForwardEastWest_150                                                          |    599|
|7     |            Merge                                                              |Merge2_169                                                                   |     80|
|8     |            north_buffer                                                       |buffer__parameterized0_170                                                   |    170|
|9     |            routing_buffer                                                     |buffer_171                                                                   |    201|
|10    |            south_buffer                                                       |buffer__parameterized0_172                                                   |    148|
|11    |          forward_north                                                        |ForwardNorthSouth_151                                                        |    295|
|12    |            local_buffer                                                       |buffer__parameterized1_166                                                   |    110|
|13    |            merge                                                              |Merge3_167                                                                   |     37|
|14    |            routing_buffer                                                     |buffer__parameterized0_168                                                   |    148|
|15    |          forward_south                                                        |ForwardNorthSouth__parameterized0_152                                        |    154|
|16    |            local_buffer                                                       |buffer__parameterized1_163                                                   |     93|
|17    |            merge                                                              |Merge3_164                                                                   |     55|
|18    |            routing_buffer                                                     |buffer__parameterized0_165                                                   |      6|
|19    |          forward_west                                                         |ForwardEastWest__parameterized0_153                                          |    373|
|20    |            Merge                                                              |Merge2_159                                                                   |     71|
|21    |            north_buffer                                                       |buffer__parameterized0_160                                                   |    148|
|22    |            routing_buffer                                                     |buffer_161                                                                   |      6|
|23    |            south_buffer                                                       |buffer__parameterized0_162                                                   |    148|
|24    |          from_local                                                           |FromLocal_154                                                                |    403|
|25    |            buffer_east                                                        |buffer_157                                                                   |    202|
|26    |            buffer_west                                                        |buffer_158                                                                   |    201|
|27    |          local_in                                                             |LocalIn_155                                                                  |   1610|
|28    |            Merge                                                              |Merge2__parameterized0_156                                                   |   1610|
|29    |        Scheduler                                                              |Scheduler_144                                                                |  10400|
|30    |          SRAM                                                                 |SchedulerSRAM_148                                                            |   5888|
|31    |          counter                                                              |Counter_149                                                                  |   4512|
|32    |        neuron_grid                                                            |neuron_grid_3x2                                                              |   1248|
|33    |          controller                                                           |neuron_grid_controller_145                                                   |     54|
|34    |          datapath                                                             |neuron_grid_datapath_3x2                                                     |   1194|
|35    |            CSRAM_inst                                                         |CSRAM_146                                                                    |    686|
|36    |            neuron_block                                                       |neuron_block_147                                                             |     67|
|37    |      \gencore[1].Core                                                         |Core_3x2__parameterized0                                                     |  15285|
|38    |        Router                                                                 |Router_113                                                                   |   3637|
|39    |          forward_east                                                         |ForwardEastWest_120                                                          |    598|
|40    |            Merge                                                              |Merge2_139                                                                   |     80|
|41    |            north_buffer                                                       |buffer__parameterized0_140                                                   |    169|
|42    |            routing_buffer                                                     |buffer_141                                                                   |    202|
|43    |            south_buffer                                                       |buffer__parameterized0_142                                                   |    147|
|44    |          forward_north                                                        |ForwardNorthSouth_121                                                        |    294|
|45    |            local_buffer                                                       |buffer__parameterized1_136                                                   |    110|
|46    |            merge                                                              |Merge3_137                                                                   |     37|
|47    |            routing_buffer                                                     |buffer__parameterized0_138                                                   |    147|
|48    |          forward_south                                                        |ForwardNorthSouth__parameterized0_122                                        |    154|
|49    |            local_buffer                                                       |buffer__parameterized1_133                                                   |     94|
|50    |            merge                                                              |Merge3_134                                                                   |     55|
|51    |            routing_buffer                                                     |buffer__parameterized0_135                                                   |      5|
|52    |          forward_west                                                         |ForwardEastWest__parameterized0_123                                          |    578|
|53    |            Merge                                                              |Merge2_129                                                                   |     80|
|54    |            north_buffer                                                       |buffer__parameterized0_130                                                   |    148|
|55    |            routing_buffer                                                     |buffer_131                                                                   |    202|
|56    |            south_buffer                                                       |buffer__parameterized0_132                                                   |    148|
|57    |          from_local                                                           |FromLocal_124                                                                |    403|
|58    |            buffer_east                                                        |buffer_127                                                                   |    202|
|59    |            buffer_west                                                        |buffer_128                                                                   |    201|
|60    |          local_in                                                             |LocalIn_125                                                                  |   1610|
|61    |            Merge                                                              |Merge2__parameterized0_126                                                   |   1610|
|62    |        Scheduler                                                              |Scheduler_114                                                                |  10400|
|63    |          SRAM                                                                 |SchedulerSRAM_118                                                            |   5888|
|64    |          counter                                                              |Counter_119                                                                  |   4512|
|65    |        neuron_grid                                                            |neuron_grid_3x2__parameterized0                                              |   1248|
|66    |          controller                                                           |neuron_grid_controller_115                                                   |     54|
|67    |          datapath                                                             |neuron_grid_datapath_3x2__parameterized0                                     |   1194|
|68    |            CSRAM_inst                                                         |CSRAM_116                                                                    |    686|
|69    |            neuron_block                                                       |neuron_block_117                                                             |     67|
|70    |      \gencore[2].Core                                                         |Core_3x2__parameterized1                                                     |  15052|
|71    |        Router                                                                 |Router_83                                                                    |   3402|
|72    |          forward_east                                                         |ForwardEastWest_90                                                           |    394|
|73    |            Merge                                                              |Merge2_109                                                                   |     72|
|74    |            north_buffer                                                       |buffer__parameterized0_110                                                   |    169|
|75    |            routing_buffer                                                     |buffer_111                                                                   |      6|
|76    |            south_buffer                                                       |buffer__parameterized0_112                                                   |    147|
|77    |          forward_north                                                        |ForwardNorthSouth_91                                                         |    267|
|78    |            local_buffer                                                       |buffer__parameterized1_106                                                   |    106|
|79    |            merge                                                              |Merge3_107                                                                   |     37|
|80    |            routing_buffer                                                     |buffer__parameterized0_108                                                   |    124|
|81    |          forward_south                                                        |ForwardNorthSouth__parameterized0_92                                         |    154|
|82    |            local_buffer                                                       |buffer__parameterized1_103                                                   |     93|
|83    |            merge                                                              |Merge3_104                                                                   |     55|
|84    |            routing_buffer                                                     |buffer__parameterized0_105                                                   |      6|
|85    |          forward_west                                                         |ForwardEastWest__parameterized0_93                                           |    547|
|86    |            Merge                                                              |Merge2_99                                                                    |     51|
|87    |            north_buffer                                                       |buffer__parameterized0_100                                                   |    147|
|88    |            routing_buffer                                                     |buffer_101                                                                   |    202|
|89    |            south_buffer                                                       |buffer__parameterized0_102                                                   |    147|
|90    |          from_local                                                           |FromLocal_94                                                                 |    433|
|91    |            buffer_east                                                        |buffer_97                                                                    |    202|
|92    |            buffer_west                                                        |buffer_98                                                                    |    231|
|93    |          local_in                                                             |LocalIn_95                                                                   |   1607|
|94    |            Merge                                                              |Merge2__parameterized0_96                                                    |   1607|
|95    |        Scheduler                                                              |Scheduler_84                                                                 |  10402|
|96    |          SRAM                                                                 |SchedulerSRAM_88                                                             |   5888|
|97    |          counter                                                              |Counter_89                                                                   |   4514|
|98    |        neuron_grid                                                            |neuron_grid_3x2__parameterized1                                              |   1248|
|99    |          controller                                                           |neuron_grid_controller_85                                                    |     54|
|100   |          datapath                                                             |neuron_grid_datapath_3x2__parameterized1                                     |   1194|
|101   |            CSRAM_inst                                                         |CSRAM_86                                                                     |    686|
|102   |            neuron_block                                                       |neuron_block_87                                                              |     67|
|103   |      \gencore[3].Core                                                         |Core_3x2__parameterized2                                                     |  15074|
|104   |        Router                                                                 |Router_53                                                                    |   3426|
|105   |          forward_east                                                         |ForwardEastWest_60                                                           |    566|
|106   |            Merge                                                              |Merge2_79                                                                    |     47|
|107   |            north_buffer                                                       |buffer__parameterized0_80                                                    |    148|
|108   |            routing_buffer                                                     |buffer_81                                                                    |    202|
|109   |            south_buffer                                                       |buffer__parameterized0_82                                                    |    169|
|110   |          forward_north                                                        |ForwardNorthSouth_61                                                         |    167|
|111   |            local_buffer                                                       |buffer__parameterized1_76                                                    |    107|
|112   |            merge                                                              |Merge3_77                                                                    |     54|
|113   |            routing_buffer                                                     |buffer__parameterized0_78                                                    |      6|
|114   |          forward_south                                                        |ForwardNorthSouth__parameterized0_62                                         |    281|
|115   |            local_buffer                                                       |buffer__parameterized1_73                                                    |     94|
|116   |            merge                                                              |Merge3_74                                                                    |     40|
|117   |            routing_buffer                                                     |buffer__parameterized0_75                                                    |    147|
|118   |          forward_west                                                         |ForwardEastWest__parameterized0_63                                           |    372|
|119   |            Merge                                                              |Merge2_69                                                                    |     69|
|120   |            north_buffer                                                       |buffer__parameterized0_70                                                    |    148|
|121   |            routing_buffer                                                     |buffer_71                                                                    |      7|
|122   |            south_buffer                                                       |buffer__parameterized0_72                                                    |    148|
|123   |          from_local                                                           |FromLocal_64                                                                 |    433|
|124   |            buffer_east                                                        |buffer_67                                                                    |    232|
|125   |            buffer_west                                                        |buffer_68                                                                    |    201|
|126   |          local_in                                                             |LocalIn_65                                                                   |   1607|
|127   |            Merge                                                              |Merge2__parameterized0_66                                                    |   1607|
|128   |        Scheduler                                                              |Scheduler_54                                                                 |  10400|
|129   |          SRAM                                                                 |SchedulerSRAM_58                                                             |   5888|
|130   |          counter                                                              |Counter_59                                                                   |   4512|
|131   |        neuron_grid                                                            |neuron_grid_3x2__parameterized2                                              |   1248|
|132   |          controller                                                           |neuron_grid_controller_55                                                    |     54|
|133   |          datapath                                                             |neuron_grid_datapath_3x2__parameterized2                                     |   1194|
|134   |            CSRAM_inst                                                         |CSRAM_56                                                                     |    686|
|135   |            neuron_block                                                       |neuron_block_57                                                              |     67|
|136   |      \gencore[4].Core                                                         |Core_3x2__parameterized3                                                     |  15340|
|137   |        Router                                                                 |Router                                                                       |   3636|
|138   |          forward_east                                                         |ForwardEastWest_30                                                           |    596|
|139   |            Merge                                                              |Merge2_49                                                                    |     80|
|140   |            north_buffer                                                       |buffer__parameterized0_50                                                    |    147|
|141   |            routing_buffer                                                     |buffer_51                                                                    |    201|
|142   |            south_buffer                                                       |buffer__parameterized0_52                                                    |    168|
|143   |          forward_north                                                        |ForwardNorthSouth_31                                                         |    171|
|144   |            local_buffer                                                       |buffer__parameterized1_46                                                    |    109|
|145   |            merge                                                              |Merge3_47                                                                    |     55|
|146   |            routing_buffer                                                     |buffer__parameterized0_48                                                    |      7|
|147   |          forward_south                                                        |ForwardNorthSouth__parameterized0_32                                         |    280|
|148   |            local_buffer                                                       |buffer__parameterized1_43                                                    |     93|
|149   |            merge                                                              |Merge3_44                                                                    |     41|
|150   |            routing_buffer                                                     |buffer__parameterized0_45                                                    |    146|
|151   |          forward_west                                                         |ForwardEastWest__parameterized0_33                                           |    547|
|152   |            Merge                                                              |Merge2_39                                                                    |     52|
|153   |            north_buffer                                                       |buffer__parameterized0_40                                                    |    147|
|154   |            routing_buffer                                                     |buffer_41                                                                    |    201|
|155   |            south_buffer                                                       |buffer__parameterized0_42                                                    |    147|
|156   |          from_local                                                           |FromLocal_34                                                                 |    432|
|157   |            buffer_east                                                        |buffer_37                                                                    |    201|
|158   |            buffer_west                                                        |buffer_38                                                                    |    231|
|159   |          local_in                                                             |LocalIn_35                                                                   |   1610|
|160   |            Merge                                                              |Merge2__parameterized0_36                                                    |   1610|
|161   |        Scheduler                                                              |Scheduler                                                                    |  10519|
|162   |          SRAM                                                                 |SchedulerSRAM                                                                |   6007|
|163   |          counter                                                              |Counter                                                                      |   4512|
|164   |        neuron_grid                                                            |neuron_grid_3x2__parameterized3                                              |   1185|
|165   |          controller                                                           |neuron_grid_controller                                                       |     60|
|166   |          datapath                                                             |neuron_grid_datapath_3x2__parameterized3                                     |   1125|
|167   |            CSRAM_inst                                                         |CSRAM                                                                        |    603|
|168   |            neuron_block                                                       |neuron_block                                                                 |     76|
|169   |      \gencore[5].OutputBus                                                    |OutputBus                                                                    |   1362|
|170   |        Router_tb                                                              |Router__parameterized0                                                       |   1362|
|171   |          forward_east                                                         |ForwardEastWest                                                              |    352|
|172   |            Merge                                                              |Merge2_26                                                                    |     72|
|173   |            north_buffer                                                       |buffer__parameterized0_27                                                    |    124|
|174   |            routing_buffer                                                     |buffer_28                                                                    |      8|
|175   |            south_buffer                                                       |buffer__parameterized0_29                                                    |    148|
|176   |          forward_north                                                        |ForwardNorthSouth                                                            |    147|
|177   |            local_buffer                                                       |buffer__parameterized1_23                                                    |     91|
|178   |            merge                                                              |Merge3_24                                                                    |     48|
|179   |            routing_buffer                                                     |buffer__parameterized0_25                                                    |      8|
|180   |          forward_south                                                        |ForwardNorthSouth__parameterized0                                            |    277|
|181   |            local_buffer                                                       |buffer__parameterized1                                                       |     69|
|182   |            merge                                                              |Merge3                                                                       |     60|
|183   |            routing_buffer                                                     |buffer__parameterized0_22                                                    |    148|
|184   |          forward_west                                                         |ForwardEastWest__parameterized0                                              |     30|
|185   |            Merge                                                              |Merge2                                                                       |      6|
|186   |            north_buffer                                                       |buffer__parameterized0                                                       |      8|
|187   |            routing_buffer                                                     |buffer_20                                                                    |      8|
|188   |            south_buffer                                                       |buffer__parameterized0_21                                                    |      8|
|189   |          from_local                                                           |FromLocal                                                                    |     13|
|190   |            buffer_east                                                        |buffer                                                                       |      7|
|191   |            buffer_west                                                        |buffer_19                                                                    |      6|
|192   |          local_in                                                             |LocalIn                                                                      |    543|
|193   |            Merge                                                              |Merge2__parameterized0                                                       |    543|
|194   |      load_neuron_inst_fifo                                                    |load_param_fifo                                                              |     89|
|195   |        async_fifo_ins                                                         |async_fifo__parameterized2                                                   |     72|
|196   |          fifomem                                                              |fifomem__parameterized2                                                      |      2|
|197   |          rptr_empty                                                           |rptr_empty__parameterized1_15                                                |     25|
|198   |          sync_r2w                                                             |sync_r2w__parameterized1_16                                                  |     10|
|199   |          sync_w2r                                                             |sync_w2r__parameterized1_17                                                  |     10|
|200   |          wptr_full                                                            |wptr_full__parameterized1_18                                                 |     25|
|201   |      load_param                                                               |load_param_fifo__parameterized0                                              |    155|
|202   |        async_fifo_ins                                                         |async_fifo__parameterized3                                                   |    136|
|203   |          fifomem                                                              |fifomem__parameterized3                                                      |     62|
|204   |          rptr_empty                                                           |rptr_empty__parameterized1                                                   |     29|
|205   |          sync_r2w                                                             |sync_r2w__parameterized1                                                     |     10|
|206   |          sync_w2r                                                             |sync_w2r__parameterized1                                                     |     10|
|207   |          wptr_full                                                            |wptr_full__parameterized1                                                    |     25|
|208   |      param_wen_sync                                                           |sync_2ff__parameterized0_14                                                  |      3|
|209   |    complete_sync_inst                                                         |sync_2ff__parameterized0                                                     |      3|
|210   |    grid_state_sync_inst                                                       |sync_2ff                                                                     |      9|
|211   |    load_end_sync_inst                                                         |sync_2ff__parameterized0_6                                                   |      2|
|212   |    msb_param_inst                                                             |sync_2ff__parameterized1                                                     |     48|
|213   |    next_core_sync_inst                                                        |sync_2ff_7                                                                   |     17|
|214   |    packet_loader                                                              |load_packet                                                                  |   1244|
|215   |      load_packet_fifo                                                         |async_fifo__parameterized1                                                   |    229|
|216   |        fifomem                                                                |fifomem__parameterized1                                                      |    100|
|217   |        rptr_empty                                                             |rptr_empty_10                                                                |     45|
|218   |        sync_r2w                                                               |sync_r2w_11                                                                  |     18|
|219   |        sync_w2r                                                               |sync_w2r_12                                                                  |     18|
|220   |        wptr_full                                                              |wptr_full_13                                                                 |     48|
|221   |    packet_out_fifo                                                            |async_fifo                                                                   |    157|
|222   |      fifomem                                                                  |fifomem                                                                      |     32|
|223   |      rptr_empty                                                               |rptr_empty                                                                   |     43|
|224   |      sync_r2w                                                                 |sync_r2w                                                                     |     18|
|225   |      sync_w2r                                                                 |sync_w2r                                                                     |     18|
|226   |      wptr_full                                                                |wptr_full                                                                    |     46|
|227   |    spike_en_sync_inst                                                         |sync_2ff__parameterized0_8                                                   |      2|
|228   |    spike_out_fifo                                                             |async_fifo__parameterized0                                                   |    346|
|229   |      fifomem                                                                  |fifomem__parameterized0                                                      |    292|
|230   |      rptr_empty                                                               |rptr_empty__parameterized0                                                   |     20|
|231   |      sync_r2w                                                                 |sync_r2w__parameterized0                                                     |      8|
|232   |      sync_w2r                                                                 |sync_w2r__parameterized0                                                     |      8|
|233   |      wptr_full                                                                |wptr_full__parameterized0                                                    |     18|
|234   |    tick_generation                                                            |tick_gen                                                                     |    107|
|235   |    tick_ready_sync_inst                                                       |sync_2ff__parameterized0_9                                                   |      3|
|236   |  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm |VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm |  19996|
|237   |    bufferCC_4                                                                 |BufferCC_1                                                                   |      3|
|238   |    bufferCC_5                                                                 |BufferCC_2                                                                   |      3|
|239   |    bufferCC_6                                                                 |BufferCC_3                                                                   |      2|
|240   |    clintWishboneBridge_logic_bridge                                           |WishboneToBmb_1                                                              |      1|
|241   |    clint_logic                                                                |BmbClint                                                                     |    527|
|242   |    cores_0_cpu_logic_cpu                                                      |VexRiscv                                                                     |   6132|
|243   |      IBusCachedPlugin_cache                                                   |InstructionCache_2                                                           |   1033|
|244   |      dataCache_2                                                              |DataCache_3                                                                  |   1897|
|245   |        ways_0_data                                                            |Ram_1w_1rs_4                                                                 |     41|
|246   |        ways_1_data                                                            |Ram_1w_1rs_5                                                                 |    160|
|247   |    cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo    |StreamFifo_1                                                                 |     45|
|248   |    cores_1_cpu_logic_cpu                                                      |VexRiscv_1                                                                   |   6087|
|249   |      IBusCachedPlugin_cache                                                   |InstructionCache                                                             |   1029|
|250   |      dataCache_2                                                              |DataCache                                                                    |   1891|
|251   |        ways_0_data                                                            |Ram_1w_1rs                                                                   |     45|
|252   |        ways_1_data                                                            |Ram_1w_1rs_1                                                                 |    162|
|253   |    cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo    |StreamFifo_1_0                                                               |     46|
|254   |    dBusCoherent_bmb_arbiter                                                   |BmbArbiter_1                                                                 |    294|
|255   |      memory_arbiter                                                           |StreamArbiter_3                                                              |    260|
|256   |    dBusCoherent_bmb_syncRemover                                               |BmbSyncRemover                                                               |    138|
|257   |      io_output_rsp_fifo                                                       |StreamFifoLowLatency                                                         |    129|
|258   |    debugBridge_bmb_decoder                                                    |BmbDecoder                                                                   |     22|
|259   |    debugBridge_logic_debugger                                                 |SystemDebugger                                                               |      4|
|260   |    debugBridge_logic_jtagBridge                                               |JtagBridgeNoTap                                                              |     40|
|261   |      flowCCByToggle_1                                                         |FlowCCByToggle                                                               |      6|
|262   |        inputArea_target_buffercc                                              |BufferCC                                                                     |      4|
|263   |    iArbiter_bmb_arbiter                                                       |BmbArbiter                                                                   |     36|
|264   |      memory_arbiter                                                           |StreamArbiter                                                                |     36|
|265   |    peripheralBridge_bmb_arbiter                                               |BmbArbiter_2                                                                 |    259|
|266   |      memory_arbiter                                                           |StreamArbiter_4                                                              |    259|
|267   |    peripheralBridge_logic                                                     |BmbToWishbone                                                                |   2931|
|268   |    plicWishboneBridge_logic_bridge                                            |WishboneToBmb_2                                                              |      1|
|269   |    smp_exclusiveMonitor_logic                                                 |BmbExclusiveMonitor                                                          |    476|
|270   |      logic_cmdArbiter                                                         |StreamArbiter_2                                                              |     45|
|271   |      logic_exclusiveReadArbiter                                               |StreamArbiter_1                                                              |     87|
|272   |    smp_invalidationMonitor_logic                                              |BmbInvalidateMonitor                                                         |     59|
|273   |      rspLogic_rspToSyncFiltred_s2mPipe_fifo                                   |StreamFifo                                                                   |     39|
+------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:13 ; elapsed = 00:05:51 . Memory (MB): peak = 2355.602 ; gain = 997.527 ; free physical = 164 ; free virtual = 3236
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18738 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:50 ; elapsed = 00:05:31 . Memory (MB): peak = 2359.512 ; gain = 489.773 ; free physical = 3382 ; free virtual = 6463
Synthesis Optimization Complete : Time (s): cpu = 00:05:14 ; elapsed = 00:05:55 . Memory (MB): peak = 2359.512 ; gain = 1001.438 ; free physical = 3384 ; free virtual = 6455
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc:937]
INFO: [Timing 38-2] Deriving generated clocks [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc:937]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.984 ; gain = 555.406 ; free physical = 2693 ; free virtual = 5783
WARNING: [Vivado 12-3521] Clock specified in more than one group: crg_clkout0 [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc:937]
Finished Parsing XDC File [/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705.xdc]
INFO: [Opt 31-138] Pushed 3 inverter(s) to 136 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2998.984 ; gain = 0.000 ; free physical = 2783 ; free virtual = 5873
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4123 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 70 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 8 instances
  LD => LDCE: 2342 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 276 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 260 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 128 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 452 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 400 instances

INFO: [Common 17-83] Releasing license: Synthesis
958 Infos, 463 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:53 ; elapsed = 00:06:29 . Memory (MB): peak = 2998.984 ; gain = 1648.914 ; free physical = 2966 ; free virtual = 6057
# report_timing_summary -file kc705_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.996 ; gain = 3.012 ; free physical = 2802 ; free virtual = 5895
# report_utilization -hierarchical -file kc705_utilization_hierarchical_synth.rpt
# report_utilization -file kc705_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2023.01' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3034.012 ; gain = 32.016 ; free physical = 2794 ; free virtual = 5888

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15c2a0c9d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3034.012 ; gain = 0.000 ; free physical = 2794 ; free virtual = 5890

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 112 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 144d24aca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3034.012 ; gain = 0.000 ; free physical = 2950 ; free virtual = 6046
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 255 cells
INFO: [Opt 31-1021] In phase Retarget, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1820b5ae7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3034.012 ; gain = 0.000 ; free physical = 2949 ; free virtual = 6046
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Constant propagation, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 106c10559

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3034.012 ; gain = 0.000 ; free physical = 2949 ; free virtual = 6046
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 99 cells
INFO: [Opt 31-1021] In phase Sweep, 229 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
WARNING: [Opt 31-143] Automatic clock buffer insertion was skipped because there are already at least 12 clock buffers using global resources.
Resolution: Manually insert a clock buffer to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
Phase 4 BUFG optimization | Checksum: 106c10559

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3034.012 ; gain = 0.000 ; free physical = 2946 ; free virtual = 6042
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ebe818d1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3034.012 ; gain = 0.000 ; free physical = 2945 ; free virtual = 6040
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ebe818d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3034.012 ; gain = 0.000 ; free physical = 2943 ; free virtual = 6040
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |             255  |                                             52  |
|  Constant propagation         |               0  |               4  |                                             45  |
|  Sweep                        |               0  |              99  |                                            229  |
|  BUFG optimization            |               0  |               0  |                                              4  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3034.012 ; gain = 0.000 ; free physical = 2943 ; free virtual = 6040
Ending Logic Optimization Task | Checksum: 1ebe818d1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3034.012 ; gain = 0.000 ; free physical = 2943 ; free virtual = 6040

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.362 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 5 BRAM(s) out of a total of 480 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 960
Ending PowerOpt Patch Enables Task | Checksum: 1e1aad7ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2782 ; free virtual = 5887
Ending Power Optimization Task | Checksum: 1e1aad7ec

Time (s): cpu = 00:02:11 ; elapsed = 00:01:00 . Memory (MB): peak = 3908.770 ; gain = 874.758 ; free physical = 2894 ; free virtual = 6000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e1aad7ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2894 ; free virtual = 6000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2894 ; free virtual = 6000
Ending Netlist Obfuscation Task | Checksum: 1dd5de4d8

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2894 ; free virtual = 6000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:40 ; elapsed = 00:01:24 . Memory (MB): peak = 3908.770 ; gain = 906.773 ; free physical = 2894 ; free virtual = 6000
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2023.01' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[10] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[10] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[11] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[11] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[4] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[0]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[4] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[0]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[5] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[1]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[5] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[1]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[6] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[2]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[6] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[2]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[7] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[3]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[7] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[3]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[8] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[4]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[8] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[4]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[9] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[5]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[9] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[5]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRBWRADDR[10] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRBWRADDR[10] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRBWRADDR[11] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRBWRADDR[11] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2894 ; free virtual = 6003
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f80788f8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2895 ; free virtual = 6003
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2894 ; free virtual = 6003

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6e3c755c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2794 ; free virtual = 5904

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1152cc813

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2574 ; free virtual = 5686

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1152cc813

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2571 ; free virtual = 5686
Phase 1 Placer Initialization | Checksum: 1152cc813

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2571 ; free virtual = 5686

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13522594e

Time (s): cpu = 00:01:37 ; elapsed = 00:00:49 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2503 ; free virtual = 5613

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_8[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_2_8_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_11[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_2_10_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_9[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_2_2_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[3] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_3[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_2_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_9[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_3_8_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[1] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_10[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_3_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[0] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_5[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_10_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[2] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[1] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_6[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_2_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[2] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_4[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_4_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[2] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[0] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_14[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_3_4_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[0] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[4] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[5] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[5] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[3] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[4] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_4__2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[2] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[0] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[4] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_3[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_6[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_2_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[5] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_13[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_3_2_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[3] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[1] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_10[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_2_4_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[1] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_0[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[1] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[5] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[0] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_8__3 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[2] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[5] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[3] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[4] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_2 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_2_8_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_12[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_3_6_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_5[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_8_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_8[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_10_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[4] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[3] could not be optimized because driver SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_4[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_6_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_14 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_10_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_16[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_3_10_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_7[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_4_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[18]_1 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_2_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[18]_0 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_2_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_2[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_8_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_1[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_6_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_1 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_8_3_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_17 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_4_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_17 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_6_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_0 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_8_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_7[0] could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_2_6_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_16 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_4_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_11 could not be optimized because driver VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_4_5_i_1 could not be replicated
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[17]_rep__14_0[1] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2498 ; free virtual = 5613

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1627f3df0

Time (s): cpu = 00:04:51 ; elapsed = 00:02:54 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2498 ; free virtual = 5609
Phase 2 Global Placement | Checksum: 16f041a06

Time (s): cpu = 00:05:03 ; elapsed = 00:03:00 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2529 ; free virtual = 5641

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16f041a06

Time (s): cpu = 00:05:05 ; elapsed = 00:03:01 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2529 ; free virtual = 5643

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cd308df0

Time (s): cpu = 00:05:48 ; elapsed = 00:03:18 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2492 ; free virtual = 5607

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cceeb0a8

Time (s): cpu = 00:05:51 ; elapsed = 00:03:19 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2492 ; free virtual = 5608

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f39da78d

Time (s): cpu = 00:05:51 ; elapsed = 00:03:19 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2492 ; free virtual = 5608

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c2a633e6

Time (s): cpu = 00:06:32 ; elapsed = 00:03:35 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2496 ; free virtual = 5611

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13dcb1e11

Time (s): cpu = 00:07:03 ; elapsed = 00:04:04 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2442 ; free virtual = 5558

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1127081a4

Time (s): cpu = 00:07:07 ; elapsed = 00:04:08 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2443 ; free virtual = 5558

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d939e739

Time (s): cpu = 00:07:08 ; elapsed = 00:04:09 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2442 ; free virtual = 5560

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2041f2d8b

Time (s): cpu = 00:07:58 ; elapsed = 00:04:28 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2424 ; free virtual = 5539
Phase 3 Detail Placement | Checksum: 2041f2d8b

Time (s): cpu = 00:07:59 ; elapsed = 00:04:29 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2422 ; free virtual = 5539

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e99019eb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net sys_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e99019eb

Time (s): cpu = 00:08:55 ; elapsed = 00:04:51 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2515 ; free virtual = 5632
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.092. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e08cca2e

Time (s): cpu = 00:10:48 ; elapsed = 00:06:09 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2502 ; free virtual = 5622
Phase 4.1 Post Commit Optimization | Checksum: 1e08cca2e

Time (s): cpu = 00:10:49 ; elapsed = 00:06:10 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2502 ; free virtual = 5622

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e08cca2e

Time (s): cpu = 00:10:52 ; elapsed = 00:06:11 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2510 ; free virtual = 5630

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e08cca2e

Time (s): cpu = 00:10:53 ; elapsed = 00:06:12 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2512 ; free virtual = 5632

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2513 ; free virtual = 5633
Phase 4.4 Final Placement Cleanup | Checksum: 206b1c74e

Time (s): cpu = 00:10:54 ; elapsed = 00:06:13 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2513 ; free virtual = 5633
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 206b1c74e

Time (s): cpu = 00:10:54 ; elapsed = 00:06:13 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2514 ; free virtual = 5633
Ending Placer Task | Checksum: 166920810

Time (s): cpu = 00:10:54 ; elapsed = 00:06:14 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2628 ; free virtual = 5747
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:06 ; elapsed = 00:06:21 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2627 ; free virtual = 5747
# report_utilization -hierarchical -file kc705_utilization_hierarchical_place.rpt
# report_utilization -file kc705_utilization_place.rpt
# report_io -file kc705_io.rpt
report_io: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2605 ; free virtual = 5725
# report_control_sets -verbose -file kc705_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2604 ; free virtual = 5725
# report_clock_utilization -file kc705_clock_utilization.rpt
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2023.01' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: fac0a2e4 ConstDB: 0 ShapeSum: 6bd1652c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 20538d91

Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2339 ; free virtual = 5460
Post Restoration Checksum: NetGraph: 17f4131f NumContArr: 85f7a72 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 20538d91

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2313 ; free virtual = 5436

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 20538d91

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2287 ; free virtual = 5410

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 20538d91

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2287 ; free virtual = 5410
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2158df578

Time (s): cpu = 00:02:10 ; elapsed = 00:01:10 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2239 ; free virtual = 5363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.079 | TNS=-133.877| WHS=-0.342 | THS=-3630.825|

Phase 2 Router Initialization | Checksum: 1ede727e4

Time (s): cpu = 00:02:44 ; elapsed = 00:01:22 . Memory (MB): peak = 3908.770 ; gain = 0.000 ; free physical = 2231 ; free virtual = 5355

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ce95da31

Time (s): cpu = 00:10:33 ; elapsed = 00:03:44 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2200 ; free virtual = 5323

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17132
 Number of Nodes with overlaps = 898
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.965 | TNS=-1123.177| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16e03f86c

Time (s): cpu = 00:16:42 ; elapsed = 00:07:22 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2188 ; free virtual = 5313

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.765 | TNS=-1025.824| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 163eec0de

Time (s): cpu = 00:18:14 ; elapsed = 00:08:54 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2182 ; free virtual = 5305

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.650 | TNS=-714.536| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14f5fd799

Time (s): cpu = 00:21:08 ; elapsed = 00:11:48 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2172 ; free virtual = 5304

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.648 | TNS=-463.231| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 16d453cbf

Time (s): cpu = 00:22:07 ; elapsed = 00:12:46 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2166 ; free virtual = 5300
Phase 4 Rip-up And Reroute | Checksum: 16d453cbf

Time (s): cpu = 00:22:07 ; elapsed = 00:12:47 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2166 ; free virtual = 5300

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d0bfcf6c

Time (s): cpu = 00:22:17 ; elapsed = 00:12:50 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2167 ; free virtual = 5300
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.648 | TNS=-455.536| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: a51575d0

Time (s): cpu = 00:25:14 ; elapsed = 00:13:40 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2122 ; free virtual = 5260

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a51575d0

Time (s): cpu = 00:25:14 ; elapsed = 00:13:41 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2123 ; free virtual = 5260
Phase 5 Delay and Skew Optimization | Checksum: a51575d0

Time (s): cpu = 00:25:14 ; elapsed = 00:13:41 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2123 ; free virtual = 5260

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 30b4e118

Time (s): cpu = 00:25:28 ; elapsed = 00:13:46 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2133 ; free virtual = 5269
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.648 | TNS=-419.403| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 546baa20

Time (s): cpu = 00:25:28 ; elapsed = 00:13:46 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2131 ; free virtual = 5269
Phase 6 Post Hold Fix | Checksum: 546baa20

Time (s): cpu = 00:25:28 ; elapsed = 00:13:47 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2131 ; free virtual = 5269

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.9842 %
  Global Horizontal Routing Utilization  = 18.5792 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X55Y202 -> INT_R_X55Y202
   INT_L_X60Y196 -> INT_L_X60Y196
   INT_R_X53Y195 -> INT_R_X53Y195
   INT_L_X52Y194 -> INT_L_X52Y194
   INT_L_X66Y194 -> INT_L_X66Y194
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y209 -> INT_L_X44Y209
   INT_L_X56Y204 -> INT_L_X56Y204
   INT_R_X55Y202 -> INT_R_X55Y202
   INT_L_X66Y173 -> INT_L_X66Y173
   INT_R_X65Y172 -> INT_R_X65Y172
East Dir 2x2 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X68Y140 -> INT_R_X69Y141
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X45Y210 -> INT_R_X45Y210
   INT_L_X46Y204 -> INT_L_X46Y204
   INT_L_X48Y163 -> INT_L_X48Y163
   INT_R_X41Y149 -> INT_R_X41Y149
   INT_L_X48Y148 -> INT_L_X48Y148

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.6875
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.6875

Phase 7 Route finalize | Checksum: f41e1920

Time (s): cpu = 00:25:35 ; elapsed = 00:13:50 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2136 ; free virtual = 5272

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f41e1920

Time (s): cpu = 00:25:35 ; elapsed = 00:13:50 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2133 ; free virtual = 5272

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14894e8d1

Time (s): cpu = 00:25:42 ; elapsed = 00:13:57 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2133 ; free virtual = 5272

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.648 | TNS=-419.403| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14894e8d1

Time (s): cpu = 00:25:43 ; elapsed = 00:13:58 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2135 ; free virtual = 5273
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:25:43 ; elapsed = 00:13:58 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2243 ; free virtual = 5381

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:25:59 ; elapsed = 00:14:05 . Memory (MB): peak = 4714.391 ; gain = 805.621 ; free physical = 2243 ; free virtual = 5381
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2023.01' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4714.391 ; gain = 0.000 ; free physical = 2203 ; free virtual = 5339

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.645 | TNS=-415.706 | WHS=0.047 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 253367646

Time (s): cpu = 00:01:07 ; elapsed = 00:00:22 . Memory (MB): peak = 4714.391 ; gain = 0.000 ; free physical = 2115 ; free virtual = 5253
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.645 | TNS=-415.706 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/spike_out_valid0.
INFO: [Physopt 32-710] Processed net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/spike_out_valid0. Critial path length was reduced through logic transformation on cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/spike_out_valid_i_1__3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.620. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/packet_out1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/Q[8].
INFO: [Physopt 32-663] Processed net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/counter/out_reg[2]_rep__2_0.  Re-placed instance SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/counter/out_reg[2]_rep__2
INFO: [Physopt 32-952] Improved path group WNS = -0.594. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/counter/out_reg[2]_rep__2_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/spike_out_valid0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1_11[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/dout[49].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: clkout.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: sram_reg_2_3_0_n_35.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[31]_0[13].
INFO: [Physopt 32-710] Processed net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_9[0]. Critial path length was reduced through logic transformation on cell VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_2_2_0_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.494. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_ram_we_reg[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: sram_reg_1_9_4_n_35.
INFO: [Physopt 32-710] Processed net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]_5[0]. Critial path length was reduced through logic transformation on cell VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_8_0_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.486. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_ram_we_reg[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: sram_reg_0_3_2_n_35.
INFO: [Physopt 32-710] Processed net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_3[0]. Critial path length was reduced through logic transformation on cell VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_2_0_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.461. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_ram_we_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: sram_reg_2_7_3_n_35.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[31]_0[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.458. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_18.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: rom_dat0_reg[18].
INFO: [Physopt 32-663] Processed net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[3].  Re-placed instance VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[3]
INFO: [Physopt 32-952] Improved path group WNS = -0.457. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.457. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_output_ADR[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: sram_reg_2_1_6_n_35.
INFO: [Physopt 32-952] Improved path group WNS = -0.451. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[31]_0[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: sram_reg_3_9_6_n_35.
INFO: [Physopt 32-663] Processed net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[6].  Re-placed instance VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[6]
INFO: [Physopt 32-952] Improved path group WNS = -0.451. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.447. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_output_ADR[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_ram_we_reg[3].
INFO: [Physopt 32-710] Processed net VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_ram_we_reg[3]. Critial path length was reduced through logic transformation on cell VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_3_0_0_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.445. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[28]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_output_ADR[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: crg_clkout0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/spike_out_valid0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/CO[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.590. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1_11[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/Q[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/counter/out[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/axon_num_reg[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential[8]_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_20_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_57_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.583. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential[8]_i_131_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_58_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential[8]_i_133_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/axon_spikes[244].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/integrated_potential_reg[8]_i_586_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.581. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/integrated_potential[8]_i_1189_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/counter/out_reg[0]_rep__10_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/integrated_potential[8]_i_1189_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/E[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout. Processed net: clkout.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: sram_reg_0_3_2_n_35.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_output_ADR[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clkout0. Processed net: crg_clkout0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.581 | TNS=-400.597 | WHS=0.047 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 253367646

Time (s): cpu = 00:05:01 ; elapsed = 00:03:15 . Memory (MB): peak = 4738.402 ; gain = 24.012 ; free physical = 2031 ; free virtual = 5170
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2031 ; free virtual = 5170
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.581 | TNS=-400.597 | WHS=0.047 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.064  |         15.109  |            0  |              0  |                    15  |           0  |           1  |  00:02:43  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2031 ; free virtual = 5169
Ending Physical Synthesis Task | Checksum: 253367646

Time (s): cpu = 00:05:01 ; elapsed = 00:03:15 . Memory (MB): peak = 4738.402 ; gain = 24.012 ; free physical = 2035 ; free virtual = 5175
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:00 ; elapsed = 00:03:33 . Memory (MB): peak = 4738.402 ; gain = 24.012 ; free physical = 2281 ; free virtual = 5421
# write_checkpoint -force kc705_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2281 ; free virtual = 5421
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2236 ; free virtual = 5422
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2097 ; free virtual = 5417
INFO: [Common 17-1381] The checkpoint '/home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2245 ; free virtual = 5426
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[10]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[11]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[4]_rep/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__2/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__2/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__2/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[8]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[9]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/wen_reg/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[3]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[4]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/load_packet_fifo/rptr_empty/rempty_reg/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/spike_en_sync_inst/dest_ptr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/FSM_sequential_state_tick_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/FSM_sequential_state_tick_reg_reg[1]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg_rep/Q (HIGH)

 There are 127 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg_rep__0/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 135 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.581     -400.598                   1789               126458        0.047        0.000                      0               126458        0.264        0.000                       0                 54154  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk200_p            {0.000 2.500}        5.000           200.000         
  clkout            {0.000 5.000}        10.000          100.000         
  crg_clkout0       {0.000 4.000}        8.000           125.000         
  crg_clkout1       {0.000 1.000}        2.000           500.000         
  crg_clkout2       {0.000 2.500}        5.000           200.000         
  soclinux_mmcm_fb  {0.000 2.500}        5.000           200.000         
eth_clocks_rx       {0.000 4.000}        8.000           125.000         
eth_clocks_tx       {0.000 4.000}        8.000           125.000         
eth_rx_clk          {0.000 4.000}        8.000           125.000         
eth_tx_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                  4.273        0.000                      0                    7        0.183        0.000                      0                    7        1.100        0.000                       0                    10  
  clkout                 -0.581      -67.659                    255                43403        0.048        0.000                      0                43403        4.232        0.000                       0                 31570  
  crg_clkout0            -0.445     -332.939                   1534                82025        0.047        0.000                      0                82025        3.232        0.000                       0                 21975  
  crg_clkout1                                                                                                                                                         0.591        0.000                       0                   237  
  crg_clkout2             1.596        0.000                      0                   14        0.108        0.000                      0                   14        0.264        0.000                       0                    12  
  soclinux_mmcm_fb                                                                                                                                                    3.929        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                         6.591        0.000                       0                     2  
eth_clocks_tx                                                                                                                                                         6.591        0.000                       0                     1  
eth_rx_clk                1.621        0.000                      0                  486        0.108        0.000                      0                  486        3.232        0.000                       0                   185  
eth_tx_clk                1.592        0.000                      0                  349        0.103        0.000                      0                  349        3.600        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0              1.438        0.000                      0                  174        0.668        0.000                      0                  174  


report_timing_summary: Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2289 ; free virtual = 5470
# report_route_status -file kc705_route_status.rpt
report_route_status: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2286 ; free virtual = 5467
# report_drc -file kc705_drc.rpt
Command: report_drc -file kc705_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/riolet/litex/linux-on-LiteX-vexriscv/build/kc705/gateware/kc705_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2211 ; free virtual = 5415
# report_timing_summary -datasheet -max_paths 10 -file kc705_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:01:08 ; elapsed = 00:00:20 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2217 ; free virtual = 5422
# report_power -file kc705_power.rpt
Command: report_power -file kc705_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2170 ; free virtual = 5376
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# write_bitstream -force kc705.bit 
Command: write_bitstream -force kc705.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2023.01' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_2/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_3/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_4/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_5/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_6/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_7/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg input VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_state_tick_reg_reg[0][0] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_state_tick_next_reg[1]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_state_tick_next_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[0] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[0]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[100] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[100]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[100]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[101] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[101]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[101]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[102] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[102]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[102]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[103] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[103]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[103]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[104] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[104]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[104]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[105] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[105]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[105]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[106] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[106]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[106]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[107] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[107]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[107]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[108] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[108]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[108]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[109] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[109]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[109]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[10] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[10]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[110] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[110]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[110]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[111] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[111]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[111]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[112] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[112]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[112]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[113] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[113]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[113]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[114] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[114]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[114]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[115] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[115]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[115]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[116] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[116]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[116]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[117] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[117]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[117]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[118] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[118]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[118]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[119] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[119]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[119]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[11] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[11]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[120] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[120]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[120]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[121] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[121]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[121]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[122] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[122]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[122]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[123] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[123]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[123]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[124] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[124]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[124]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[125] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[125]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[125]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[126] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[126]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[126]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[127] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[127]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[127]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[128] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[128]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[128]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[129] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[129]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[129]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[12] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[12]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[12]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[130] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[130]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[130]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[131] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[131]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[131]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[132] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[132]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[132]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[133] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[133]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[133]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[134] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[134]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[134]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[135] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[135]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[135]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[136] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[136]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[136]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[137] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[137]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[137]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[138] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[138]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[138]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[139] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[139]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[139]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[13] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[13]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[13]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[140] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[140]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[140]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[141] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[141]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[141]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[142] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[142]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[142]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[143] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[143]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[143]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[144] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[144]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[144]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[145] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[145]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[145]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[146] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[146]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[146]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[147] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[147]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[147]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[148] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[148]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[148]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[149] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[149]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[149]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[14] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[14]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[14]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[150] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[150]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[150]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[151] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[151]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[151]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[152] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[152]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[152]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[153] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[153]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[153]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[154] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[154]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[154]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[155] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[155]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[155]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[156] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[156]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[156]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[157] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[157]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[157]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[158] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[158]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[158]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[159] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[159]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[159]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[15] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[15]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[160] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[160]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[160]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[161] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[161]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[161]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[162] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[162]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[162]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[163] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[163]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[163]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[164] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[164]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[164]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[165] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[165]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[165]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[166] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[166]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[166]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[167] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[167]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[167]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[168] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[168]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[168]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[169] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[169]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[169]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[16] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[16]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[170] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[170]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[170]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[171] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[171]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[171]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[172] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[172]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[172]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[173] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[173]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[173]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[174] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[174]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[174]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[175] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[175]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[175]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[176] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[176]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[176]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[177] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[177]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[177]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[178] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[178]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[178]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[179] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[179]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[179]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[17] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[17]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[180] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[180]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[180]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[181] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[181]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[181]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[182] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[182]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[182]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[183] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[183]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[183]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[184] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[184]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[184]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[185] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[185]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[185]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[186] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[186]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[186]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[187] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[187]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[187]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[188] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[188]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[188]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[189] is a gated clock net sourced by a combinational pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[189]_i_2/O, cell SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/compute_out_next_reg[189]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[10] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[10] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[11] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[11] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[4] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[0]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[4] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[0]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[5] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[1]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[5] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[1]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[6] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[2]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[6] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[2]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[7] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[3]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[7] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[3]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[8] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[4]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[8] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[4]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[9] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[5]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRARDADDR[9] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[5]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRBWRADDR[10] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRBWRADDR[10] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[6]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRBWRADDR[11] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_num_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0 has an input control pin SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/ADDRBWRADDR[11] (net: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/csram_addr[7]) which is driven by a register (SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/ways_1_data/ram_block_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_1_data/ram_block_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 303 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./kc705.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:19 ; elapsed = 00:01:15 . Memory (MB): peak = 4738.402 ; gain = 0.000 ; free physical = 2109 ; free virtual = 5343
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 kc705.bit" -file kc705.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 kc705.bit} -file kc705.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile kc705.bit
Writing file ./kc705.bin
Writing log file ./kc705.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00AE9D9B    Jan 10 14:36:43 2023    kc705.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 14:36:52 2023...
