Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 15 15:02:07 2022
| Host         : LAPTOP-SSO9OBH6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pingpong_control_sets_placed.rpt
| Design       : pingpong
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              59 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------+------------------+------------------+----------------+
|    Clock Signal    |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+------------------+------------------+------------------+----------------+
|  CRC3_0/div_clk    |                  | rst_i_IBUF       |                1 |              3 |
|  display_div_clk_r |                  | rst_i_IBUF       |                1 |              4 |
|  CRC3_0/CLK        | led_r[7]_i_1_n_0 | rst_i_IBUF       |                2 |              8 |
|  clk_i_IBUF_BUFG   |                  | rst_i_IBUF       |               14 |             52 |
+--------------------+------------------+------------------+------------------+----------------+


