I 000044 55 6735          1606534606280 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606534606281 2020.11.27 22:36:46)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 0354560553555215020402071659530550040605020550)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000053 55 1376          1606534606570 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606534606571 2020.11.27 22:36:46)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 1c4b4d1b4e4a4c0a1e1c5a464b1a4a1b1e1b1b1a1d)
	(_coverage d)
	(_ent
		(_time 1606531982546)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out(_string \"00"\)))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1475          1606534606428 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606534606429 2020.11.27 22:36:46)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 90c7c19e98c4928795c582c9979792969596979695)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000051 55 2002          1606534606370 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606534606371 2020.11.27 22:36:46)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code 51060053580600475107440a045754575456595754)
	(_coverage d)
	(_ent
		(_time 1606531982349)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((rs1_out)(rs1_out))
			((rs2_out)(rs2_out))
			((rs3_out)(rs3_out))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs1_out))
			((rs2)(rs2_out))
			((rs3)(rs3_out))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 34(_ent(_in))))
		(_port(_int rs2 0 0 35(_ent(_in))))
		(_port(_int rs3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_out 3 0 51(_arch(_uni))))
		(_sig(_int rs2_out 3 0 52(_arch(_uni))))
		(_sig(_int rs3_out 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1375          1606534606384 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606534606385 2020.11.27 22:36:46)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 71262370262727667571602a227775742777257674)
	(_coverage d)
	(_ent
		(_time 1606531982367)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 30(_ent(_in))))
		(_port(_int rs2 0 0 31(_ent(_in))))
		(_port(_int rs3 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2227          1606534606603 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606534606604 2020.11.27 22:36:46)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 3c6b60396b683e2a3d3d24653b3b3e3a393a3b3a35)
	(_coverage d)
	(_ent
		(_time 1606531982571)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1036          1606534606532 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606534606533 2020.11.27 22:36:46)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code fdaaa0adafa9ffebf6fae9a4fafafffbf8fbfafbf4)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1479          1606534606456 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606534606457 2020.11.27 22:36:46)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code aff8f2f8acf9f8b8a9aebdf4fba9aca8abaaf9a9ad)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606534606487 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606534606488 2020.11.27 22:36:46)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code ce99939bce9899d9c898dc959ac8cdc9cacb98c8c8)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606534606502 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606534606503 2020.11.27 22:36:46)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code de888a8d8989dcc8dbdacc848ed88adb88d8ddd888)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8291          1606537816373 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606537816374 2020.11.27 23:30:16)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 71277b70752622672c74622a247774767374277777)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(3)(8)(9)(10)(13)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 4457          1606534606638 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606534606639 2020.11.27 22:36:46)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 6b3d3d6a303d3c7c3e647e316e6c686c626c686c6f)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((rs1)(rs1_o))
			((rs2)(rs2_o))
			((rs3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_o_2))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_o_2))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_o_2))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 50(_arch(_uni))))
		(_sig(_int rs2 3 0 51(_arch(_uni))))
		(_sig(_int rs3 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_o_2 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1453          1606536616648 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606536616649 2020.11.27 23:10:16)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 0a08580d525c5d1d0a591f500f0f5c0d0e0c080d09)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000044 55 6735          1606541491876 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606541491877 2020.11.28 00:31:31)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code dd89888fda8b8ccbdcdadcd9c8878ddb8edad8dbdcdb8e)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2002          1606541491996 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606541491997 2020.11.28 00:31:31)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code 5a0e0a58030d0b4c5a0c4f010f5c5f5c5f5d525c5f)
	(_coverage d)
	(_ent
		(_time 1606531982349)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((rs1_out)(rs1_out))
			((rs2_out)(rs2_out))
			((rs3_out)(rs3_out))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs1_out))
			((rs2)(rs2_out))
			((rs3)(rs3_out))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 34(_ent(_in))))
		(_port(_int rs2 0 0 35(_ent(_in))))
		(_port(_int rs3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_out 3 0 51(_arch(_uni))))
		(_sig(_int rs2_out 3 0 52(_arch(_uni))))
		(_sig(_int rs3_out 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1375          1606541492019 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606541492020 2020.11.28 00:31:32)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 6a3e396a6d3c3c7d6e6a7b31396c6e6f3c6c3e6d6f)
	(_coverage d)
	(_ent
		(_time 1606531982367)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 30(_ent(_in))))
		(_port(_int rs2 0 0 31(_ent(_in))))
		(_port(_int rs3 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606541492085 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606541492086 2020.11.28 00:31:32)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code b8ece8edb8ecbaafbdedaae1bfbfbabebdbebfbebd)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606541492123 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606541492124 2020.11.28 00:31:32)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code d7838b85858180c0d1d6c58c83d1d4d0d3d281d1d5)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606541492161 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606541492162 2020.11.28 00:31:32)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code f6a2aaa6a5a0a1e1f0a0e4ada2f0f5f1f2f3a0f0f0)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606541492177 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606541492178 2020.11.28 00:31:32)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 06535001025104100302145c560052035000050050)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606541492204 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606541492205 2020.11.28 00:31:32)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 25717a21267127332e22317c22222723202322232c)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606541492241 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606541492242 2020.11.28 00:31:32)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 54000657510204425654120e035202535653535255)
	(_coverage d)
	(_ent
		(_time 1606541492234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2227          1606541492274 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606541492275 2020.11.28 00:31:32)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 73272c727427716572726b2a74747175767574757a)
	(_coverage d)
	(_ent
		(_time 1606531982571)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000051 55 4457          1606541492306 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606541492307 2020.11.28 00:31:32)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 92c7c79c99c4c585c79d87c8979591959b95919596)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((rs1)(rs1_o))
			((rs2)(rs2_o))
			((rs3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_o_2))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_o_2))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_o_2))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 50(_arch(_uni))))
		(_sig(_int rs2 3 0 51(_arch(_uni))))
		(_sig(_int rs3 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_o_2 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1453          1606541492320 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606541492321 2020.11.28 00:31:32)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code a2f7f7f4a9f4f5b5a2f1b7f8a7a7f4a5a6a4a0a5a1)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606541492358 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606541492359 2020.11.28 00:31:32)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code c1949594c59692d79cc4d29a94c7c4c6c3c497c7c7)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6735          1606542572148 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606542572149 2020.11.28 00:49:32)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code b6b3bee2e3e0e7a0b7b1b7b2a3ece6b0e5b1b3b0b7b0e5)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2014          1606542572239 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606542572240 2020.11.28 00:49:32)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code 04015003085355120452115f5102010201030c0201)
	(_coverage d)
	(_ent
		(_time 1606542572236)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1)(regs1))
			((rs2)(regs2))
			((rs3)(regs3))
			((rs1_out)(rs1_out))
			((rs2_out)(rs2_out))
			((rs3_out)(rs3_out))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs1_out))
			((rs2)(rs2_out))
			((rs3)(rs3_out))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int regs1 0 0 34(_ent(_in))))
		(_port(_int regs2 0 0 35(_ent(_in))))
		(_port(_int regs3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_out 3 0 51(_arch(_uni))))
		(_sig(_int rs2_out 3 0 52(_arch(_uni))))
		(_sig(_int rs3_out 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1375          1606542572250 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606542572251 2020.11.28 00:49:32)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 14114313464242031014054f471210114212401311)
	(_coverage d)
	(_ent
		(_time 1606531982367)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 30(_ent(_in))))
		(_port(_int rs2 0 0 31(_ent(_in))))
		(_port(_int rs3 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606542572289 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606542572290 2020.11.28 00:49:32)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 43461740481741544616511a444441454645444546)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606542572312 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606542572313 2020.11.28 00:49:32)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 52570a510504054554534009065451555657045450)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606542572353 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606542572354 2020.11.28 00:49:32)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 8184d98fd5d7d69687d793dad58782868584d78787)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606542572362 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606542572363 2020.11.28 00:49:32)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 8185d08e82d68397848593dbd187d584d7878287d7)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606542572392 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606542572393 2020.11.28 00:49:32)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code a1a4f9f6a6f5a3b7aaa6b5f8a6a6a3a7a4a7a6a7a8)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606542572422 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606542572423 2020.11.28 00:49:32)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code c0c59595c19690d6c2c0869a97c696c7c2c7c7c6c1)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2227          1606542572444 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606542572445 2020.11.28 00:49:32)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code dfda878d8d8bddc9dedec786d8d8ddd9dad9d8d9d6)
	(_coverage d)
	(_ent
		(_time 1606531982571)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000051 55 4463          1606542572473 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606542572474 2020.11.28 00:49:32)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code efebbdbdb0b9b8f8bae0fab5eae8ece8e6e8ece8eb)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((regs1)(rs1_o))
			((regs2)(rs2_o))
			((regs3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_o_2))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_o_2))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_o_2))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 50(_arch(_uni))))
		(_sig(_int rs2 3 0 51(_arch(_uni))))
		(_sig(_int rs3 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_o_2 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1453          1606542572484 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606542572485 2020.11.28 00:49:32)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code fefaacafa2a8a9e9feadeba4fbfba8f9faf8fcf9fd)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606542572515 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606542572516 2020.11.28 00:49:32)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 1e1a4e194e494d08431b0d454b181b191c1b481818)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6735          1606542929203 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606542929204 2020.11.28 00:55:29)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 6d3a3f6d6a3b3c7b6c6a6c6978373d6b3e6a686b6c6b3e)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000050 55 1475          1606542929426 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606542929427 2020.11.28 00:55:29)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 481f194b481c4a5f4d1d5a114f4f4a4e4d4e4f4e4d)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606542929489 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606542929490 2020.11.28 00:55:29)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 86d1db88d5d0d191808794ddd28085818283d08084)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606542929545 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606542929546 2020.11.28 00:55:29)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code c5929890959392d2c393d79e91c3c6c2c1c093c3c3)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606542929584 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606542929585 2020.11.28 00:55:29)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code f4a2a0a5f2a3f6e2f1f0e6aea4f2a0f1a2f2f7f2a2)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606542929636 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606542929637 2020.11.28 00:55:29)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 23747f27267721352824377a24242125262524252a)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606542929689 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606542929690 2020.11.28 00:55:29)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 51060052510701475351170b065707565356565750)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2227          1606542929736 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606542929737 2020.11.28 00:55:29)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 80d7dc8e84d48296818198d9878782868586878689)
	(_coverage d)
	(_ent
		(_time 1606531982571)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1453          1606542929829 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606542929830 2020.11.28 00:55:29)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code de88888d828889c9de8dcb84dbdb88d9dad8dcd9dd)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606542929879 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606542929880 2020.11.28 00:55:29)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 0d5b590b5c5a5e1b50081e56580b080a0f085b0b0b)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6735          1606543024472 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606543024473 2020.11.28 00:57:04)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 8f8b8e818ad9de998e888e8b9ad5df89dc888a898e89dc)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2050          1606543024534 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606543024535 2020.11.28 00:57:04)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code cdc9c899919a9cdbcd9bd89698cbc8cbc8cac5cbc8)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs3_connect))
			((rs2)(rs3_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1475          1606543024579 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606543024580 2020.11.28 00:57:04)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code fcf8f9ada7a8feebf9a9eea5fbfbfefaf9fafbfaf9)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606543024620 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606543024621 2020.11.28 00:57:04)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 2b2f232f2c7d7c3c2d2a39707f2d282c2f2e7d2d29)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606543024656 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606543024657 2020.11.28 00:57:04)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 4a4e42484e1c1d5d4c1c58111e4c494d4e4f1c4c4c)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606543024682 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606543024683 2020.11.28 00:57:04)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 696c6868623e6b7f6c6d7b33396f3d6c3f6f6a6f3f)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606543024751 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606543024752 2020.11.28 00:57:04)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code a8aca0ffa6fcaabea3afbcf1afafaaaeadaeafaea1)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606543024796 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606543024797 2020.11.28 00:57:04)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code d7d3d285d18187c1d5d7918d80d181d0d5d0d0d1d6)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2227          1606543024842 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606543024843 2020.11.28 00:57:04)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 06020d000452041007071e5f01010400030001000f)
	(_coverage d)
	(_ent
		(_time 1606531982571)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1453          1606543024923 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606543024924 2020.11.28 00:57:04)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 54515556590203435407410e515102535052565357)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606543024961 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606543024962 2020.11.28 00:57:04)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 8386838d85d4d095de8690d8d68586848186d58585)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6735          1606543138172 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606543138173 2020.11.28 00:58:58)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code b6e4e4e2e3e0e7a0b7b1b7b2a3ece6b0e5b1b3b0b7b0e5)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2050          1606543138241 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606543138242 2020.11.28 00:58:58)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code 04565503085355120452115f5102010201030c0201)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs3_connect))
			((rs2)(rs3_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1381          1606543138253 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606543138254 2020.11.28 00:58:58)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 04565602565252130004155f570200015202500301)
	(_coverage d)
	(_ent
		(_time 1606542929352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606543138282 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606543138283 2020.11.28 00:58:58)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 23717226287721342676317a242421252625242526)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606543138305 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606543138306 2020.11.28 00:58:58)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 42101f401514155544435019164441454647144440)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606543138340 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606543138341 2020.11.28 00:58:58)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 62303f623534357564347039366461656667346464)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606543138348 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606543138349 2020.11.28 00:58:58)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 623136636235607467667038326436673464616434)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606543138369 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606543138370 2020.11.28 00:58:58)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 81d3dc8f86d583978a8695d8868683878487868788)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606543138404 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606543138405 2020.11.28 00:58:58)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code a0f2f0f7a1f6f0b6a2a0e6faf7a6f6a7a2a7a7a6a1)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2227          1606543138424 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606543138425 2020.11.28 00:58:58)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code b0e2ede4b4e4b2a6b1b1a8e9b7b7b2b6b5b6b7b6b9)
	(_coverage d)
	(_ent
		(_time 1606531982571)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1453          1606543138493 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606543138494 2020.11.28 00:58:58)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code feada9afa2a8a9e9feadeba4fbfba8f9faf8fcf9fd)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606543138532 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606543138533 2020.11.28 00:58:58)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 1d4e4a1a4c4a4e0b40180e46481b181a1f184b1b1b)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6735          1606543266323 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606543266324 2020.11.28 01:01:06)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 5200525103040344535553564708025401555754535401)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2050          1606543266384 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606543266385 2020.11.28 01:01:06)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code 91c3959f98c6c08791c784cac49794979496999794)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs3_connect))
			((rs2)(rs3_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1381          1606543266391 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606543266392 2020.11.28 01:01:06)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 91c3969ec6c7c786959180cac2979594c797c59694)
	(_coverage d)
	(_ent
		(_time 1606542929352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606543266424 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606543266425 2020.11.28 01:01:06)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code b0e2b4e5b8e4b2a7b5e5a2e9b7b7b2b6b5b6b7b6b5)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606543266453 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606543266454 2020.11.28 01:01:06)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code cf9dc79acc9998d8c9cedd949bc9ccc8cbca99c9cd)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606543266487 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606543266488 2020.11.28 01:01:06)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code eebce6bdeeb8b9f9e8b8fcb5bae8ede9eaebb8e8e8)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606543266496 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606543266497 2020.11.28 01:01:06)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code feadffafa9a9fce8fbfaeca4aef8aafba8f8fdf8a8)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606543266521 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606543266522 2020.11.28 01:01:06)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 1d4f161a4f491f0b161a09441a1a1f1b181b1a1b14)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606543266552 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606543266553 2020.11.28 01:01:06)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 3c6e3a396e6a6c2a3e3c7a666b3a6a3b3e3b3b3a3d)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2227          1606543266581 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606543266582 2020.11.28 01:01:06)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 4c1e474e1b184e5a4d4d54154b4b4e4a494a4b4a45)
	(_coverage d)
	(_ent
		(_time 1606531982571)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000051 55 4460          1606543266606 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606543266607 2020.11.28 01:01:06)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 6b386a6a303d3c7c3e647e316e6c686c626c686c6f)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_o_2))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_o_2))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_o_2))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 50(_arch(_uni))))
		(_sig(_int rs2 3 0 51(_arch(_uni))))
		(_sig(_int rs3 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_o_2 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1453          1606543266620 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606543266621 2020.11.28 01:01:06)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 7b287a7b202d2c6c7b286e217e7e2d7c7f7d797c78)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606543266653 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606543266654 2020.11.28 01:01:06)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 9ac99a95cecdc98cc79f89c1cf9c9f9d989fcc9c9c)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(3)(8)(9)(10)(13)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6735          1606543382616 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606543382617 2020.11.28 01:03:02)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 9b949d949acdca8d9a9c9a9f8ec1cb9dc89c9e9d9a9dc8)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2050          1606543382681 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606543382682 2020.11.28 01:03:02)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code d9d6db8ad88e88cfd98fcc828cdfdcdfdcded1dfdc)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs3_connect))
			((rs2)(rs3_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1381          1606543382688 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606543382689 2020.11.28 01:03:02)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code d9d6d88b868f8fceddd9c8828adfdddc8fdf8ddedc)
	(_coverage d)
	(_ent
		(_time 1606542929352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606543382715 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606543382716 2020.11.28 01:03:02)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code f9f6fba8f8adfbeefcaceba0fefefbfffcfffefffc)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606543382740 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606543382741 2020.11.28 01:03:02)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 1817191f454e4f0f1e190a434c1e1b1f1c1d4e1e1a)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606543382769 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606543382770 2020.11.28 01:03:02)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 2827292c757e7f3f2e7e3a737c2e2b2f2c2d7e2e2e)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606543382778 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606543382779 2020.11.28 01:03:02)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 37393f33326035213233256d673163326131343161)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606543382807 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606543382808 2020.11.28 01:03:02)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 56595755560254405d51420f51515450535051505f)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606543382829 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606543382830 2020.11.28 01:03:02)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 66696a66613036706466203c316030616461616067)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2236          1606543382852 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606543382853 2020.11.28 01:03:02)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 858a848b84d1879384849ddc82828783808382838c)
	(_coverage d)
	(_ent
		(_time 1606543382850)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1453          1606543382909 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606543382910 2020.11.28 01:03:02)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code b4babfe1b9e2e3a3b4e7a1eeb1b1e2b3b0b2b6b3b7)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606543382953 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606543382954 2020.11.28 01:03:02)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code e3ede9b0e5b4b0f5bee6f0b8b6e5e6e4e1e6b5e5e5)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 4469          1606543430655 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606543430656 2020.11.28 01:03:50)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 3a383a3e626c6d2d6f352f603f3d393d333d393d3e)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_o_2))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_o_2))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_o_2))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 50(_arch(_uni))))
		(_sig(_int rs2 3 0 51(_arch(_uni))))
		(_sig(_int rs3 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_o_2 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4487          1606543502039 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606543502040 2020.11.28 01:05:02)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 19184b1f194f4e0e4c160c431c1e1a1e101e1a1e1d)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1_t))
			((rs2)(rs2_t))
			((rs3)(rs3_t))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1_t))
			((rs2_id)(rs2_t))
			((rs3_id)(rs3_t))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_o_2))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_o_2))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_o_2))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_t 3 0 50(_arch(_uni))))
		(_sig(_int rs2_t 3 0 51(_arch(_uni))))
		(_sig(_int rs3_t 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_o_2 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 6735          1606543504415 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606543504416 2020.11.28 01:05:04)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 606162603336317661676164753a306633676566616633)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2050          1606543504478 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606543504479 2020.11.28 01:05:04)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code 9e9f9890c3c9cf889ec88bc5cb989b989b9996989b)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs3_connect))
			((rs2)(rs3_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1381          1606543504486 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606543504487 2020.11.28 01:05:04)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 9e9f9b919dc8c8899a9e8fc5cd989a9bc898ca999b)
	(_coverage d)
	(_ent
		(_time 1606542929352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606543504513 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606543504514 2020.11.28 01:05:04)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code bebfb8ebe3eabca9bbebace7b9b9bcb8bbb8b9b8bb)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606543504537 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606543504538 2020.11.28 01:05:04)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code dddcd78fdc8b8acadbdccf8689dbdedad9d88bdbdf)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606543504569 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606543504570 2020.11.28 01:05:04)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code fcfdf6acfaaaabebfaaaeea7a8fafffbf8f9aafafa)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606543504576 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606543504577 2020.11.28 01:05:04)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code fcfcffadadabfeeaf9f8eea6acfaa8f9aafafffaaa)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606543504598 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606543504599 2020.11.28 01:05:04)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 0c0d010a59580e1a070b18550b0b0e0a090a0b0a05)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606543504620 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606543504621 2020.11.28 01:05:04)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 2b2a2b2f787d7b3d292b6d717c2d7d2c292c2c2d2a)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2236          1606543504672 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606543504673 2020.11.28 01:05:04)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 5a5b57590f0e584c5b5b42035d5d585c5f5c5d5c53)
	(_coverage d)
	(_ent
		(_time 1606543382849)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000051 55 4487          1606543504695 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606543504696 2020.11.28 01:05:04)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 79797e79792f2e6e2c766c237c7e7a7e707e7a7e7d)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1_t))
			((rs2)(rs2_t))
			((rs3)(rs3_t))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1_t))
			((rs2_id)(rs2_t))
			((rs3_id)(rs3_t))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_o_2))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_o_2))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_o_2))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_t 3 0 50(_arch(_uni))))
		(_sig(_int rs2_t 3 0 51(_arch(_uni))))
		(_sig(_int rs3_t 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_o_2 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1453          1606543504710 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606543504711 2020.11.28 01:05:04)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 89898e8689dfde9e89da9cd38c8cdf8e8d8f8b8e8a)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606543504736 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606543504737 2020.11.28 01:05:04)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 98989e9795cfcb8ec59d8bc3cd9e9d9f9a9dce9e9e)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6735          1606543665641 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606543665642 2020.11.28 01:07:45)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 23702b2773757235222422273679732570242625222570)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2050          1606543665731 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606543665732 2020.11.28 01:07:45)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code 80d38c8f88d7d19680d695dbd58685868587888685)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs1_connect))
			((rs2)(rs2_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1381          1606543665739 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606543665740 2020.11.28 01:07:45)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 80d38f8ed6d6d697848091dbd3868485d686d48785)
	(_coverage d)
	(_ent
		(_time 1606542929352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606543665766 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606543665767 2020.11.28 01:07:45)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code a0f3acf6a8f4a2b7a5f5b2f9a7a7a2a6a5a6a7a6a5)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606543665788 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606543665789 2020.11.28 01:07:45)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code bfecbfebbce9e8a8b9beade4ebb9bcb8bbbae9b9bd)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606543665821 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606543665822 2020.11.28 01:07:45)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code de8dde8cde8889c9d888cc858ad8ddd9dadb88d8d8)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606543665829 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606543665830 2020.11.28 01:07:45)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code de8cd78d8989dcc8dbdacc848ed88adb88d8ddd888)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606543665849 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606543665850 2020.11.28 01:07:45)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code fdaefdadafa9ffebf6fae9a4fafafffbf8fbfafbf4)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606543665882 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606543665883 2020.11.28 01:07:45)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 1d4e481a484b4d0b1f1d5b474a1b4b1a1f1a1a1b1c)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2236          1606543665908 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606543665909 2020.11.28 01:07:45)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 2c7f74287b782e3a2d2d34752b2b2e2a292a2b2a25)
	(_coverage d)
	(_ent
		(_time 1606543382849)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000051 55 4487          1606543665932 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606543665933 2020.11.28 01:07:45)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 4b191948101d1c5c1e445e114e4c484c424c484c4f)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1_t))
			((rs2)(rs2_t))
			((rs3)(rs3_t))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1_t))
			((rs2_id)(rs2_t))
			((rs3_id)(rs3_t))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_o_2))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_o_2))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_o_2))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_t 3 0 50(_arch(_uni))))
		(_sig(_int rs2_t 3 0 51(_arch(_uni))))
		(_sig(_int rs3_t 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_o_2 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1453          1606543665940 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606543665941 2020.11.28 01:07:45)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 4b191948101d1c5c4b185e114e4e1d4c4f4d494c48)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606543665964 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606543665965 2020.11.28 01:07:45)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 6b39386b3c3c387d366e78303e6d6e6c696e3d6d6d)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6735          1606576551438 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606576551439 2020.11.28 10:15:51)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 471343451311165146404643521d174114404241464114)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2050          1606576551558 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606576551559 2020.11.28 10:15:51)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code c490c490c89395d2c492d19f91c2c1c2c1c3ccc2c1)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs1_connect))
			((rs2)(rs2_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1381          1606576551578 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606576551579 2020.11.28 10:15:51)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code d480d786868282c3d0d4c58f87d2d0d182d280d3d1)
	(_coverage d)
	(_ent
		(_time 1606542929352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606576551620 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606576551621 2020.11.28 10:15:51)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 03570004085701140656115a040401050605040506)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606576551666 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606576551667 2020.11.28 10:15:51)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 32663d376564652534332069663431353637643430)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606576551740 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606576551741 2020.11.28 10:15:51)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 70247f71252627677626622b247673777475267676)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606576551764 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606576551765 2020.11.28 10:15:51)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 90c5969e92c79286959482cac096c495c6969396c6)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606576551812 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606576551813 2020.11.28 10:15:51)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code beeab1eaedeabca8b5b9aae7b9b9bcb8bbb8b9b8b7)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606576551883 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606576551884 2020.11.28 10:15:51)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code fda9ffada8abadebfffdbba7aafbabfafffafafbfc)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2236          1606576551922 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606576551923 2020.11.28 10:15:51)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 2c7822287b782e3a2d2d34752b2b2e2a292a2b2a25)
	(_coverage d)
	(_ent
		(_time 1606543382849)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000051 55 4479          1606576551971 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606576551972 2020.11.28 10:15:51)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 5b0e5f59000d0c4c0e544e015e5c585c525c585c5f)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1_t))
			((rs2)(rs2_t))
			((rs3)(rs3_t))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1_t))
			((rs2_id)(rs2_t))
			((rs3_id)(rs3_t))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_e))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_e))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_e))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_t 3 0 50(_arch(_uni))))
		(_sig(_int rs2_t 3 0 51(_arch(_uni))))
		(_sig(_int rs3_t 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_e 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1453          1606576551994 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606576551995 2020.11.28 10:15:51)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 7a2f7e7a222c2d6d7a296f207f7f2c7d7e7c787d79)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606576552076 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606576552077 2020.11.28 10:15:52)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code c89dcd9dc59f9bde95cddb939dcecdcfcacd9ecece)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6735          1606577721989 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606577721990 2020.11.28 10:35:21)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code bab5baeeb8ecebacbbbdbbbeafe0eabce9bdbfbcbbbce9)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__460(_arch 1 0 460(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2050          1606577722103 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606577722104 2020.11.28 10:35:22)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code 28272f2d287f793e287e3d737d2e2d2e2d2f202e2d)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs1_connect))
			((rs2)(rs2_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1381          1606577722131 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606577722132 2020.11.28 10:35:22)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 47484345161111504347561c144143421141134042)
	(_coverage d)
	(_ent
		(_time 1606542929352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606577722186 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606577722187 2020.11.28 10:35:22)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 858a828a88d1879280d097dc828287838083828380)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1479          1606577722244 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606577722245 2020.11.28 10:35:22)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code c4cbcf91959293d3c2c5d69f90c2c7c3c0c192c2c6)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606577722296 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606577722297 2020.11.28 10:35:22)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code f3fcf8a3a5a5a4e4f5a5e1a8a7f5f0f4f7f6a5f5f5)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606577722324 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606577722325 2020.11.28 10:35:22)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 121c11141245100417160048421446174414111444)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606577722376 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606577722377 2020.11.28 10:35:22)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 414e4b43461543574a465518464643474447464748)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606577722432 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606577722433 2020.11.28 10:35:22)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 707f7771712620667270362a277626777277777671)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2236          1606577722488 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606577722489 2020.11.28 10:35:22)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code aea1a4f9fffaacb8afafb6f7a9a9aca8aba8a9a8a7)
	(_coverage d)
	(_ent
		(_time 1606543382849)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000051 55 4479          1606577722543 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606577722544 2020.11.28 10:35:22)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code ede3edbfb0bbbafab8e2f8b7e8eaeeeae4eaeeeae9)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1_t))
			((rs2)(rs2_t))
			((rs3)(rs3_t))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1_t))
			((rs2_id)(rs2_t))
			((rs3_id)(rs3_t))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_e))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_e))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_e))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_t 3 0 50(_arch(_uni))))
		(_sig(_int rs2_t 3 0 51(_arch(_uni))))
		(_sig(_int rs3_t 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_e 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1532          1606577722574 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606577722575 2020.11.28 10:35:22)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 0c020b0b565a5b1b0d09195609095a0b080a0e0b0f)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686018 2)
		(33686018 771)
		(33686275 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606577722630 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606577722631 2020.11.28 10:35:22)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 3b353d3e6c6c682d663e28606e3d3e3c393e6d3d3d)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 230(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000050 55 1532          1606577940702 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606577940703 2020.11.28 10:39:00)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 194b121f194f4e0e181c0c431c1c4f1e1d1f1b1e1a)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686274 2)
		(33686018 771)
		(33686275 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8291          1606578303549 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606578303550 2020.11.28 10:45:03)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 75757674752226632871662e207370727770237373)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(3)(8)(9)(10)(13)))))
			(write_value(_arch 1 0 231(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 7028          1606578309813 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606578309814 2020.11.28 10:45:09)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code dfd1d78dda898ec9ded8dedcca858fd98cd8dad9ded98c)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__461(_arch 1 0 461(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000050 55 1532          1606578309926 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606578309927 2020.11.28 10:45:09)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 5c530e5e060a0b4b5d59490659590a5b585a5e5b5f)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686274 2)
		(33686018 771)
		(33686275 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 8584          1606578390958 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606578390959 2020.11.28 10:46:30)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code f3a7f7a3f5a4a0e5aef0e0a8a6f5f6f4f1f6a5f5f5)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(3)(8)(9)(10)(13)))))
			(write_value(_arch 1 0 232(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 8291          1606578526111 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606578526112 2020.11.28 10:48:46)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code d784d385d58084c18ad3c48c82d1d2d0d5d281d1d1)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(3)(8)(9)(10)(13)))))
			(write_value(_arch 1 0 231(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000056 55 1479          1606589796118 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606589796119 2020.11.28 13:56:36)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 47121b45151110504146551c134144404342114145)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000056 55 1529          1606590313286 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606590313287 2020.11.28 14:05:13)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 7b2f707a7c2d2c6c7d7a69202f7d787c7f7e2d7d79)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000044 55 7028          1606590351505 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606590351506 2020.11.28 14:05:51)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code c6c4c093939097d0c7c1c7c5d39c96c095c1c3c0c7c095)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__461(_arch 1 0 461(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
I 000051 55 2050          1606590351618 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606590351619 2020.11.28 14:05:51)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code 33313e3738646225336526686635363536343b3536)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs1_connect))
			((rs2)(rs2_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000052 55 1381          1606590351636 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606590351637 2020.11.28 14:05:51)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 43414d411615155447435218104547461545174446)
	(_coverage d)
	(_ent
		(_time 1606542929352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1475          1606590351672 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606590351673 2020.11.28 14:05:51)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 62606f63683660756737703b656560646764656467)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000056 55 1529          1606590351714 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606590351715 2020.11.28 14:05:51)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code a1a3a0f6f5f7f6b6a7a0b3faf5a7a2a6a5a4f7a7a3)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1348          1606590351762 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606590351763 2020.11.28 14:05:51)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code d0d2d182858687c7d686c28b84d6d3d7d4d586d6d6)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1342          1606590351786 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606590351787 2020.11.28 14:05:51)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code dfdcd78c8b88ddc9dadbcd858fd98bda89d9dcd989)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000050 55 1036          1606590351831 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606590351832 2020.11.28 14:05:51)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 0e0c0e085d5a0c1805091a5709090c080b08090807)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000053 55 1360          1606590351874 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606590351875 2020.11.28 14:05:51)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 3d3f3038686b6d2b3f3d7b676a3b6b3a3f3a3a3b3c)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 2236          1606590351919 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606590351920 2020.11.28 14:05:51)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 5c5e5c5f0b085e4a5d5d44055b5b5e5a595a5b5a55)
	(_coverage d)
	(_ent
		(_time 1606543382849)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000051 55 4479          1606590351968 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606590351969 2020.11.28 14:05:51)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 8b888184d0dddc9cde849ed18e8c888c828c888c8f)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1_t))
			((rs2)(rs2_t))
			((rs3)(rs3_t))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1_t))
			((rs2_id)(rs2_t))
			((rs3_id)(rs3_t))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_e))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_e))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_e))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_t 3 0 50(_arch(_uni))))
		(_sig(_int rs2_t 3 0 51(_arch(_uni))))
		(_sig(_int rs3_t 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_e 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1532          1606590351992 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606590351993 2020.11.28 14:05:51)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code aaa9a0fcf2fcfdbdabafbff0afaffcadaeaca8ada9)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686274 2)
		(33686018 771)
		(33686275 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . System_tb 2 -1)
)
I 000051 55 4479          1606590410436 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606590410437 2020.11.28 14:06:50)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code fffaa8aea0a9a8e8aaf0eaa5faf8fcf8f6f8fcf8fb)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1_t))
			((rs2)(rs2_t))
			((rs3)(rs3_t))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1_t))
			((rs2_id)(rs2_t))
			((rs3_id)(rs3_t))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_e))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_e))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_e))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_t 3 0 50(_arch(_uni))))
		(_sig(_int rs2_t 3 0 51(_arch(_uni))))
		(_sig(_int rs3_t 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_e 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1532          1606590415205 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606590415206 2020.11.28 14:06:55)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code 9d9e9e93c0cbca8a9c9888c79898cb9a999b9f9a9e)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686274 2)
		(33686018 771)
		(33686275 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . System_tb 2 -1)
)
V 000044 55 7028          1606590430768 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606590430769 2020.11.28 14:07:10)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 68693d68333e397e696f696b7d32386e3b6f6d6e696e3b)
	(_coverage d)
	(_ent
		(_time 1606531982224)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_in))))
		(_port(_int rs2 0 0 32(_ent(_in))))
		(_port(_int rs3 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_prcs
			(line__199(_arch 0 0 199(_prcs(_simple)(_trgt(5(d_111_0))(5(d_95_0))(5(d_127_112))(5(d_111_96))(5(d_79_0))(5(d_95_80))(5(d_127_80))(5(d_79_64))(5(d_47_0))(5(d_127_64))(5(d_63_48))(5(d_127_48))(5(d_47_32))(5(d_127_32))(5(d_31_16))(5(d_127_16))(5(d_15_0))(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__461(_arch 1 0 461(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 10 -1)
)
V 000051 55 2050          1606590430868 structural
(_unit VHDL(execute 0 32(structural 0 49))
	(_version ve4)
	(_time 1606590430869 2020.11.28 14:07:10)
	(_source(\../src/Execute.vhd\))
	(_parameters dbg tan)
	(_code d5d48486d88284c3d583c08e80d3d0d3d0d2ddd3d0)
	(_coverage d)
	(_ent
		(_time 1606542929291)
	)
	(_inst forward_mux 0 58(_ent . forward_mux)
		(_port
			((rs1_m)(reg1))
			((rs2_m)(reg2))
			((rs3_m)(reg3))
			((rs1_out)(rs1_connect))
			((rs2_out)(rs2_connect))
			((rs3_out)(rs3_connect))
			((forward)(forward))
			((WriteValue)(WriteValue))
			((instruct_in)(instruct))
			((instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 72(_ent . ALU)
		(_port
			((rs1)(rs1_connect))
			((rs2)(rs2_connect))
			((rs3)(rs3_connect))
			((instruct)(instruct_t))
			((reg_des_in)(reg_des_in))
			((rd)(rd_value))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int reg1 0 0 34(_ent(_in))))
		(_port(_int reg2 0 0 35(_ent(_in))))
		(_port(_int reg3 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 37(_ent(_in))))
		(_port(_int WriteValue 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct 2 0 39(_ent(_in))))
		(_port(_int reg_des_in 2 0 40(_ent(_in))))
		(_port(_int rd_value 0 0 41(_ent(_out))))
		(_port(_int reg_des_out 2 0 42(_ent(_out))))
		(_port(_int valid -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_connect 3 0 51(_arch(_uni))))
		(_sig(_int rs2_connect 3 0 52(_arch(_uni))))
		(_sig(_int rs3_connect 3 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int instruct_t 4 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000052 55 1381          1606590430877 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606590430878 2020.11.28 14:07:10)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code d5d48787868383c2d1d5c48e86d3d1d083d381d2d0)
	(_coverage d)
	(_ent
		(_time 1606542929352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out 0 0 33(_ent(_out))))
		(_port(_int rs2_out 0 0 34(_ent(_out))))
		(_port(_int rs3_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int instruct_in 2 0 38(_ent(_in))))
		(_port(_int instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((instruct_out)(instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
V 000050 55 1475          1606590430909 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606590430910 2020.11.28 14:07:10)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code f4f5a5a5f8a0f6e3f1a1e6adf3f3f6f2f1f2f3f2f1)
	(_coverage d)
	(_ent
		(_time 1606531982407)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(read(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(7)(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
V 000056 55 1529          1606590430935 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606590430936 2020.11.28 14:07:10)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 13124f144545440415120148471510141716451511)
	(_coverage d)
	(_ent
		(_time 1606531982433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
V 000051 55 1348          1606590430959 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 47))
	(_version ve4)
	(_time 1606590430960 2020.11.28 14:07:10)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 33326f366565642435652168673530343736653535)
	(_coverage d)
	(_ent
		(_time 1606531982473)
	)
	(_inst u1 0 51(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 60(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000056 55 1342          1606590430969 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606590430970 2020.11.28 14:07:10)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 333366373264312536372169633567366535303565)
	(_coverage d)
	(_ent
		(_time 1606531982484)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
V 000050 55 1036          1606590430993 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606590430994 2020.11.28 14:07:10)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 52530e51560650445955460b55555054575455545b)
	(_coverage d)
	(_ent
		(_time 1606531982511)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(read(_arch 1 0 51(_prcs(_simple)(_trgt(2))(_sens(0))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
V 000053 55 1360          1606590431018 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606590431019 2020.11.28 14:07:11)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 626333626134327460622438356434656065656463)
	(_coverage d)
	(_ent
		(_time 1606541492233)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int In_Value 0 0 33(_ent(_in))))
		(_port(_int In_Value_2 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 35(_ent(_in))))
		(_port(_int In_reg_num_2 2 0 36(_ent(_in))))
		(_port(_int reg1_num 2 0 37(_ent(_in))))
		(_port(_int reg2_num 2 0 38(_ent(_in))))
		(_port(_int reg3_num 2 0 39(_ent(_in))))
		(_port(_int valid -1 0 40(_ent(_in))))
		(_port(_int valid_2 -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
V 000050 55 2236          1606590431047 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 52))
	(_version ve4)
	(_time 1606590431048 2020.11.28 14:07:11)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 8180dd8f84d58397808099d8868683878487868788)
	(_coverage d)
	(_ent
		(_time 1606543382849)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int rs1_out 0 0 39(_ent(_out))))
		(_port(_int rs2_out 0 0 40(_ent(_out))))
		(_port(_int rs3_out 0 0 41(_ent(_out))))
		(_port(_int rs1_num_out 1 0 42(_ent(_out))))
		(_port(_int rs2_num_out 1 0 43(_ent(_out))))
		(_port(_int rs3_num_out 1 0 44(_ent(_out))))
		(_port(_int rd_num_out 1 0 45(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 54(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 55(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 57(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 58(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 59(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 60(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 61(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 65(_prcs(_simple)(_trgt(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
			(read(_arch 1 0 80(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
V 000051 55 4479          1606590431073 structural
(_unit VHDL(system 0 31(structural 0 44))
	(_version ve4)
	(_time 1606590431074 2020.11.28 14:07:11)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code a0a0f6f6a9f6f7b7f5afb5faa5a7a3a7a9a7a3a7a4)
	(_coverage d)
	(_ent
		(_time 1606531982598)
	)
	(_inst instruct_buffer 0 92(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
			((Instruct)(Instruct))
		)
	)
	(_inst IF_ID_Register 0 104(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 111(_ent . register_file)
		(_port
			((rs1)(rs1_t))
			((rs2)(rs2_t))
			((rs3)(rs3_t))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((clk)(Clk))
		)
	)
	(_inst ID_EX_Register 0 128(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1_t))
			((rs2_id)(rs2_t))
			((rs3_id)(rs3_t))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_o))
		)
	)
	(_inst Execute_Stage 0 150(_ent . Execute)
		(_port
			((reg1)(rs1_o))
			((reg2)(rs2_o))
			((reg3)(rs3_o))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((instruct)(ALU_Ctrl_o))
			((reg_des_in)(RSelD_o))
			((rd_value)(ALU_out))
			((reg_des_out)(RSelD_e))
			((valid)(valid))
		)
	)
	(_inst EX_WB_Register 0 165(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(ALU_out))
			((Reg_Num_in)(RSelD_e))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 177(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((In_Value)(ALU_out))
			((In_Value_2)(writeData))
			((In_reg_num)(RSelD_e))
			((In_reg_num_2)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(valid))
			((valid_2)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 46(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 46(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 50(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_t 3 0 50(_arch(_uni))))
		(_sig(_int rs2_t 3 0 51(_arch(_uni))))
		(_sig(_int rs3_t 3 0 52(_arch(_uni))))
		(_sig(_int rs1_o 3 0 54(_arch(_uni))))
		(_sig(_int rs2_o 3 0 55(_arch(_uni))))
		(_sig(_int rs3_o 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 58(_arch(_uni))))
		(_sig(_int RSel2 4 0 59(_arch(_uni))))
		(_sig(_int RSel3 4 0 60(_arch(_uni))))
		(_sig(_int RselD 4 0 61(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 63(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 65(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 66(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 67(_arch(_uni))))
		(_sig(_int RselD_o 4 0 68(_arch(_uni))))
		(_sig(_int RselD_e 4 0 69(_arch(_uni))))
		(_sig(_int ALU_Ctrl_o 4 0 71(_arch(_uni))))
		(_sig(_int writeData 3 0 74(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 75(_arch(_uni))))
		(_sig(_int writeEnable -1 0 76(_arch(_uni))))
		(_sig(_int WriteValue 3 0 79(_arch(_uni))))
		(_sig(_int ALU_out 3 0 82(_arch(_uni))))
		(_sig(_int valid -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 84(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000050 55 1453          1606590431086 System_tb
(_unit VHDL(system_tb 0 32(system_tb 0 37))
	(_version ve4)
	(_time 1606590431087 2020.11.28 14:07:11)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan)
	(_code b0b0e6e5b9e6e7a7b1b5a5eab5b5e6b7b4b6b2b7b3)
	(_coverage d)
	(_ent
		(_time 1606531982618)
	)
	(_inst UUT 0 48(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 40(_arch(_uni))))
		(_sig(_int Rst -1 0 41(_arch(_uni))))
		(_sig(_int Set -1 0 42(_arch(_uni))))
		(_sig(_int Clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 44(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 0 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 1 0 45(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
			(testing(_arch 1 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686019 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 770)
		(33751555 50463234 33686018 33686274 50463234 33686019 2)
		(33686018 515)
		(33751555 33686275 33686018 33686274 50463234 33686274 2)
	)
	(_model . System_tb 2 -1)
)
V 000051 55 8291          1606590431142 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 50))
	(_version ve4)
	(_time 1606590431143 2020.11.28 14:07:11)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code dfdf888d8c888cc982dbcc848ad9dad8ddda89d9d9)
	(_coverage d)
	(_ent
		(_time 1606531982682)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int clk -1 0 44(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 51(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 51(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 52(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 87(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 95(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 96(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 139(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 139(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 140(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 140(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 141(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 141(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 142(_prcs 0)))
		(_prcs
			(read_value(_arch 0 0 138(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11))(_sens(12))(_mon)(_read(13)(3)(8)(9)(10)))))
			(write_value(_arch 1 0 231(_prcs(_simple)(_trgt(13))(_sens(12))(_mon)(_read(3)(8)(9)))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 87(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 95(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
