
synpwrap -msg -prj "lat_bert_impl0_synplify.tcl" -log "lat_bert_impl0.srf"
Copyright (C) 1992-2018 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.3.144
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of lat_bert_impl0.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: L-795KQQ2

# Wed Apr 10 19:52:06 2019

#Implementation: impl0

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\ecp5um5g.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v" (library work)
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":69:34:69:41|Unrecognized synthesis directive preserve. Verify the correct directive name.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":75:14:75:21|Unrecognized synthesis directive preserve. Verify the correct directive name.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":84:14:84:21|Unrecognized synthesis directive preserve. Verify the correct directive name.
@I::"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v" (library work)
@W: CG921 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":41:4:41:15|bert_synched is already declared in this scope.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":237:31:237:40|Unrecognized synthesis directive dont_merge. Verify the correct directive name.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":250:50:250:57|Unrecognized synthesis directive preserve. Verify the correct directive name.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":251:42:251:49|Unrecognized synthesis directive preserve. Verify the correct directive name.
@I::"C:\git\lat_bert\rtl_sources\prbs7x1_gen.v" (library work)
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs7x1_gen.v":34:32:34:41|Unrecognized synthesis directive dont_merge. Verify the correct directive name.
Verilog syntax check successful!
File C:\git\lat_bert\rtl_sources\prbs7x1_gen.v changed - recompiling
Selecting top level module prbs_loopback_top
@N: CG364 :"C:\git\lat_bert\rtl_sources\prbs7x1_gen.v":28:7:28:17|Synthesizing module prbs7x1_gen in library work.
@N: CG364 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":27:7:27:17|Synthesizing module prbs7x1_chk in library work.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal prbs_rstn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal encr_bit_position; possible missing assignment in an if or case statement.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal efc_rstn; possible missing assignment in an if or case statement.
@W: CL177 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sharing sequential element efc_rstn. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal efc_en; possible missing assignment in an if or case statement.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal ec_rstn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal ec_en; possible missing assignment in an if or case statement.
@W: CL177 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sharing sequential element ec_en. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal bert_synched; possible missing assignment in an if or case statement.
@W: CL177 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sharing sequential element bert_synched. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":27:7:27:23|Synthesizing module prbs_loopback_top in library work.
@W: CG360 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":69:5:69:19|Removing wire prbs7_x1_signal, as there is no assignment to it.
@N: CL201 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Trying to extract state machine for register bert_state.
Extracted state machine for register bert_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 19:52:06 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\git\lat_bert\fpga_prj\impl0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 19:52:06 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 19:52:06 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\git\lat_bert\fpga_prj\impl0\synwork\lat_bert_impl0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 19:52:07 2019

###########################################################]
# Wed Apr 10 19:52:08 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0_scck.rpt 
Printing clock  summary report in "C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@W: MO129 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sequential instance prbs7x1_chk0.efc_en_0 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sequential instance prbs7x1_chk0.encr_bit_position is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sequential instance prbs7x1_chk0.prbs_rstn_0 is reduced to a combinational gate by constant propagation.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=108  set on top level netlist prbs_loopback_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                        Requested     Requested     Clock        Clock                     Clock
Level     Clock                        Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------
0 -       System                       1.0 MHz       1000.000      system       system_clkgroup           1    
                                                                                                               
0 -       prbs_loopback_top|clk_in     763.0 MHz     1.311         inferred     Autoconstr_clkgroup_0     79   
===============================================================================================================

@W: MT531 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Found signal identified as System clock which controls 1 sequential elements including prbs7x1_chk0.bert_synched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\git\lat_bert\rtl_sources\prbs7x1_gen.v":39:0:39:5|Found inferred clock prbs_loopback_top|clk_in which controls 79 sequential elements including prbs7x1_gen0.col_gen[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Encoding state machine bert_state[4:0] (in view: work.prbs7x1_chk(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 10 19:52:08 2019

###########################################################]
# Wed Apr 10 19:52:08 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs_loopback_top.v":48:0:48:5|Found counter in view:work.prbs_loopback_top(verilog) instance ctr[23:0] 
Encoding state machine bert_state[4:0] (in view: work.prbs7x1_chk(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: BN362 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Removing sequential instance bert_state[0] (in view: work.prbs7x1_chk(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":84:0:84:5|Found counter in view:work.prbs7x1_chk(verilog) instance error_counter[15:0] 
@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":74:0:74:5|Found counter in view:work.prbs7x1_chk(verilog) instance pattern_count[6:0] 
@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":225:0:225:5|Found counter in view:work.prbs7x1_chk(verilog) instance pattern_bit_position[6:0] 
@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":97:0:97:5|Found counter in view:work.prbs7x1_chk(verilog) instance error_free_counter[5:0] 
@N: MF179 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":145:4:145:45|Found 7 by 7 bit equality operator ('==') bert_next_state16 (in view: work.prbs7x1_chk(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MF578 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Incompatible asynchronous control logic preventing generated clock conversion of prbs7x1_chk0.bert_synched (in view: work.prbs_loopback_top(verilog)).
@N: BN362 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Removing sequential instance prbs7x1_chk0.bert_state[3] (in view: work.prbs_loopback_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Removing sequential instance prbs7x1_chk0.bert_state[2] (in view: work.prbs_loopback_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Removing sequential instance prbs7x1_chk0.bert_state[1] (in view: work.prbs_loopback_top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.94ns		  35 /        80
   2		0h:00m:00s		    -0.94ns		  34 /        80

   3		0h:00m:00s		    -0.94ns		  44 /        80
   4		0h:00m:00s		    -0.94ns		  46 /        80
@N: FX271 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Replicating instance prbs7x1_chk0.bert_state_0[3] (in view: work.prbs_loopback_top(verilog)) with 4 loads 1 time to improve timing.
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   5		0h:00m:00s		    -0.94ns		  44 /        81
   6		0h:00m:00s		    -0.94ns		  45 /        81
   7		0h:00m:00s		    -0.94ns		  48 /        81
   8		0h:00m:00s		    -0.80ns		  50 /        81
   9		0h:00m:00s		    -0.80ns		  50 /        81
  10		0h:00m:00s		    -1.09ns		  52 /        81
  11		0h:00m:00s		    -0.82ns		  52 /        81
  12		0h:00m:00s		    -1.00ns		  51 /        81

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 81 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_in              port                   81         ctr[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 143MB)

Writing Analyst data base C:\git\lat_bert\fpga_prj\impl0\synwork\lat_bert_impl0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_126
1) instance I_114.lat_r (in view: work.prbs_loopback_top(verilog)), output net G_126 (in view: work.prbs_loopback_top(verilog))
    net        G_126
    input  pin I_114.lat_r/C
    instance   I_114.lat_r (cell ORCALUT4)
    output pin I_114.lat_r/Z
    net        G_126
End of loops
@W: MT420 |Found inferred clock prbs_loopback_top|clk_in with period 2.59ns. Please declare a user-defined clock on object "p:clk_in"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 10 19:52:10 2019
#


Top view:               prbs_loopback_top
Requested Frequency:    385.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.458

                             Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock               Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
prbs_loopback_top|clk_in     385.6 MHz     327.8 MHz     2.593         3.051         -0.458     inferred     Autoconstr_clkgroup_0
==================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------
prbs_loopback_top|clk_in  prbs_loopback_top|clk_in  |  2.593       -0.458  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: prbs_loopback_top|clk_in
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                     Arrival           
Instance                                 Reference                    Type        Pin     Net                         Time        Slack 
                                         Clock                                                                                          
----------------------------------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[1]     prbs_loopback_top|clk_in     FD1P3DX     Q       pattern_bit_position[1]     0.798       -0.458
prbs7x1_chk0.pattern_bit_position[2]     prbs_loopback_top|clk_in     FD1P3DX     Q       pattern_bit_position[2]     0.798       -0.458
prbs7x1_chk0.pattern_bit_position[3]     prbs_loopback_top|clk_in     FD1P3DX     Q       pattern_bit_position[3]     0.798       -0.458
prbs7x1_chk0.pattern_bit_position[6]     prbs_loopback_top|clk_in     FD1P3DX     Q       pattern_bit_position[6]     0.798       -0.458
prbs7x1_chk0.pattern_count[1]            prbs_loopback_top|clk_in     FD1S3DX     Q       pattern_count[1]            0.798       -0.458
prbs7x1_chk0.pattern_count[2]            prbs_loopback_top|clk_in     FD1S3DX     Q       pattern_count[2]            0.798       -0.458
prbs7x1_chk0.pattern_count[3]            prbs_loopback_top|clk_in     FD1S3DX     Q       pattern_count[3]            0.798       -0.458
prbs7x1_chk0.pattern_count[6]            prbs_loopback_top|clk_in     FD1S3DX     Q       pattern_count[6]            0.798       -0.458
ctr[0]                                   prbs_loopback_top|clk_in     FD1S3AX     Q       ctr[0]                      0.798       -0.455
prbs7x1_chk0.error_counter[2]            prbs_loopback_top|clk_in     FD1S3DX     Q       error_counter[2]            0.838       -0.453
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                      Required           
Instance                          Reference                    Type        Pin     Net                          Time         Slack 
                                  Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.bert_state_ret_1     prbs_loopback_top|clk_in     FD1S3BX     D       N_89_reti                    2.382        -0.458
ctr[23]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[23]                    2.382        -0.455
prbs7x1_chk0.bert_state_0[1]      prbs_loopback_top|clk_in     FD1S3DX     D       bert_state_i_0_reti_i[1]     2.382        -0.453
prbs7x1_chk0.bert_state_ret       prbs_loopback_top|clk_in     FD1S3BX     D       bert_state_i_0_reti[1]       2.382        -0.453
ctr[21]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[21]                    2.382        -0.396
ctr[22]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[22]                    2.382        -0.396
prbs7x1_chk0.bert_state[4]        prbs_loopback_top|clk_in     FD1S3DX     D       bert_state_ns[4]             2.382        -0.368
ctr[19]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[19]                    2.382        -0.337
ctr[20]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[20]                    2.382        -0.337
ctr[17]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[17]                    2.382        -0.278
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_bit_position[1] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[1]            FD1P3DX      Q        Out     0.798     0.798       -         
pattern_bit_position[1]                         Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     A        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_2                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     B        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_bit_position[2] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[2]            FD1P3DX      Q        Out     0.798     0.798       -         
pattern_bit_position[2]                         Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     B        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_2                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     B        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_bit_position[3] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[3]            FD1P3DX      Q        Out     0.798     0.798       -         
pattern_bit_position[3]                         Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_1             ORCALUT4     A        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_1             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_1                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     A        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_bit_position[6] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[6]            FD1P3DX      Q        Out     0.798     0.798       -         
pattern_bit_position[6]                         Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_1             ORCALUT4     B        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_1             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_1                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     A        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================


Path information for path number 5: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_count[1] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_count[1]                   FD1S3DX      Q        Out     0.798     0.798       -         
pattern_count[1]                                Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     C        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_2                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     B        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

---------------------------------------
Resource Usage Report
Part: lfe5um5g_45f-8

Register bits: 81 of 43848 (0%)
PIC Latch:       0
I/O cells:       7


Details:
CCU2C:          34
FD1P3DX:        13
FD1S3AX:        24
FD1S3BX:        16
FD1S3DX:        28
GSR:            1
IB:             4
INV:            3
OB:             3
ORCALUT4:       48
PUR:            1
VHI:            3
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 32MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 10 19:52:10 2019

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "ECP5UM5G" -d LFE5UM5G-45F -path "C:/git/lat_bert/fpga_prj/impl0" -path "C:/git/lat_bert/fpga_prj"   "C:/git/lat_bert/fpga_prj/impl0/lat_bert_impl0.edi" "lat_bert_impl0.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="BERT_TEST"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WAIT_FOR_CNT_ALIGN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ADD_DELAY"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="TEST_SYNCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CLOCKS_ASSUME_SYNCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SEQUENCE_LENGTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PRBS_PATTERN"  />
Writing the design to lat_bert_impl0.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "ECP5UM5G" -d LFE5UM5G-45F  -p "C:/lscc/diamond/3.10_x64/ispfpga/sa5p00g/data"  -p "C:/git/lat_bert/fpga_prj/impl0" -p "C:/git/lat_bert/fpga_prj"  "lat_bert_impl0.ngo" "lat_bert_impl0.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'lat_bert_impl0.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    180 blocks expanded
Complete the first expansion.
Writing 'lat_bert_impl0.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "ECP5UM5G" -p LFE5UM5G-45F -t CABGA381 -s 8 -oc Commercial   "lat_bert_impl0.ngd" -o "lat_bert_impl0_map.ncd" -pr "lat_bert_impl0.prf" -mp "lat_bert_impl0.mrp" -lpf "C:/git/lat_bert/fpga_prj/impl0/lat_bert_impl0_synplify.lpf" -lpf "C:/git/lat_bert/fpga_prj/lat_bert.lpf"             
map:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lat_bert_impl0.ngd
   Picdevice="LFE5UM5G-45F"

   Pictype="CABGA381"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5UM5G-45FCABGA381, Performance used: 8.

Loading device for application map from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.38.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="rstn_in_c"  />



Design Summary:
   Number of registers:     81 out of 44457 (0%)
      PFU registers:           81 out of 43848 (0%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:        64 out of 21924 (0%)
      SLICEs as Logic/ROM:     64 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:         34 out of 21924 (0%)
   Number of LUT4s:        117 out of 43848 (0%)
      Number used as logic LUTs:         49
      Number used as distributed RAM:     0
      Number used as ripple logic:       68
      Number used as shift registers:     0
   Number of PIO sites used: 8 out of 203 (4%)
      Number of PIO sites used for single ended IOs: 6
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO comps in NCD)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Number of DCUs:  0 out of 2 (0%)
   Number of DCU Channels:  0 out of 4 (0%)
   Number of EXTREFs:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net clk_in_c: 48 loads, 48 rising, 0 falling (Driver: PIO clk_in )
   Number of Clock Enables:  2
     Net prbs7x1_chk0.bert_state_ret_1: 4 loads, 4 LSLICEs
     Net prbs7x1_chk0/bert_state[2]: 4 loads, 4 LSLICEs
   Number of local set/reset loads for net rstn_in_c merged into GSR:  35
   Number of LSRs:  2
     Net G_126: 9 loads, 9 LSLICEs
     Net prbs7x1_chk0/error_free_counter14: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net G_126: 11 loads
     Net prbs7x1_chk0.bert_state[4]: 11 loads
     Net prbs7x1_chk0/bert_state[2]: 8 loads
     Net prbs7x1_chk0/bert_state_i_0[1]: 8 loads
     Net prbs7x1_chk0.bert_state_ret_1: 5 loads
     Net prbs7x1_chk0/col_chk[6]: 5 loads
     Net prbs7x1_chk0/col_chk[0]: 4 loads
     Net prbs7x1_chk0/error_free_counter14: 4 loads
     Net prbs7x1_chk0/pattern_bit_position[0]: 4 loads
     Net prbs7x1_chk0/pattern_count[0]: 4 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 154 MB

Dumping design to file lat_bert_impl0_map.ncd.

mpartrce -p "lat_bert_impl0.p2t" -f "lat_bert_impl0.p3t" -tf "lat_bert_impl0.pt" "lat_bert_impl0_map.ncd" "lat_bert_impl0.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lat_bert_impl0_map.ncd"
Wed Apr 10 19:52:13 2019

PAR: Place And Route Diamond (64-bit) 3.10.3.144.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/git/lat_bert/fpga_prj/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF lat_bert_impl0_map.ncd lat_bert_impl0.dir/5_1.ncd lat_bert_impl0.prf
Preference file: lat_bert_impl0.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lat_bert_impl0_map.ncd.
Design name: prbs_loopback_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM5G-45F
Package:     CABGA381
Performance: 8
Loading device for application par from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 53.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       8/245           3% used
                      8/203           3% bonded

   SLICE             64/21924        <1% used

   GSR                1/1           100% used


1 potential circuit loop found in timing analysis.
Number of Signals: 223
Number of Connections: 405

Pin Constraint Summary:
   7 out of 7 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_in_c (driver: clk_in, clk/ce/sr load #: 48/0/0)


Signal rstn_in_c is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
..................
Placer score = 17565.
Finished Placer Phase 1.  REAL time: 7 secs 

Starting Placer Phase 2.
.
Placer score =  17373
Finished Placer Phase 2.  REAL time: 7 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant TR Clocks:
  PRIMARY "clk_in_c" from comp "clk_in" on PIO site "P3 (PL68C)", CLK/CE/SR load = 48

  PRIMARY  : 1 out of 16 (6%)

Quadrant BL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant BR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   8 out of 245 (3.3%) PIO sites used.
   8 out of 203 (3.9%) bonded PIO sites used.
   Number of PIO comps: 7; differential: 1.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 2 / 27 (  7%) | 2.5V       | -          | -          |
| 1        | 2 / 33 (  6%) | 2.5V       | -          | -          |
| 2        | 1 / 32 (  3%) | 2.5V       | -          | -          |
| 3        | 0 / 33 (  0%) | -          | -          | -          |
| 6        | 2 / 33 (  6%) | 1.2V       | -          | -          |
| 7        | 0 / 32 (  0%) | -          | -          | -          |
| 8        | 1 / 13 (  7%) | 2.5V       | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 6 secs 

Dumping design to file lat_bert_impl0.dir/5_1.ncd.

1 potential circuit loop found in timing analysis.
0 connections routed; 405 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 12 secs 

Start NBR router at 19:52:25 04/10/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

1 potential circuit loop found in timing analysis.
Start NBR special constraint process at 19:52:25 04/10/19

Start NBR section for initial routing at 19:52:25 04/10/19
Level 1, iteration 1
5(0.00%) conflicts; 231(57.04%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.219ns/0.000ns; real time: 12 secs 
Level 2, iteration 1
4(0.00%) conflicts; 227(56.05%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.118ns/0.000ns; real time: 12 secs 
Level 3, iteration 1
1(0.00%) conflict; 230(56.79%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.335ns/0.000ns; real time: 12 secs 
Level 4, iteration 1
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.201ns/0.000ns; real time: 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:52:25 04/10/19
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.118ns/0.000ns; real time: 12 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.118ns/0.000ns; real time: 12 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.118ns/0.000ns; real time: 12 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 19:52:25 04/10/19
1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.

Start NBR section for re-routing at 19:52:25 04/10/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.118ns/0.000ns; real time: 12 secs 

Start NBR section for post-routing at 19:52:25 04/10/19
1 potential circuit loop found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 7.118ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
Total CPU time 12 secs 
Total REAL time: 13 secs 
Completely routed.
End of route.  405 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file lat_bert_impl0.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 7.118
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.157
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 13 secs 
Total REAL time to completion: 13 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "lat_bert_impl0.pt" -o "lat_bert_impl0.twr" "lat_bert_impl0.ncd" "lat_bert_impl0.prf"
trce:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lat_bert_impl0.ncd.
Design name: prbs_loopback_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM5G-45F
Package:     CABGA381
Performance: 8
Loading device for application trce from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 53.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Wed Apr 10 19:52:28 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o lat_bert_impl0.twr -gui -msgset C:/git/lat_bert/fpga_prj/promote.xml lat_bert_impl0.ncd lat_bert_impl0.prf 
Design file:     lat_bert_impl0.ncd
Preference file: lat_bert_impl0.prf
Device,speed:    LFE5UM5G-45F,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 776 paths, 1 nets, and 394 connections (97.28% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Wed Apr 10 19:52:28 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o lat_bert_impl0.twr -gui -msgset C:/git/lat_bert/fpga_prj/promote.xml lat_bert_impl0.ncd lat_bert_impl0.prf 
Design file:     lat_bert_impl0.ncd
Preference file: lat_bert_impl0.prf
Device,speed:    LFE5UM5G-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 776 paths, 1 nets, and 394 connections (97.28% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

bitgen -w "lat_bert_impl0.ncd" -f "lat_bert_impl0.t2b" -e -s "C:/git/lat_bert/fpga_prj/lat_bert.sec" -k "C:/git/lat_bert/fpga_prj/lat_bert.bek" "lat_bert_impl0.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.3.144
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lat_bert_impl0.ncd.
Design name: prbs_loopback_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM5G-45F
Package:     CABGA381
Performance: 8
Loading device for application Bitgen from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 53.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lat_bert_impl0.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "lat_bert_impl0.bit".
