$comment
	File created using the following command:
		vcd file VCPU.msim.vcd -direction
$end
$date
	Sat Sep 06 16:05:12 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module f_adder_vhd_vec_tst $end
$var wire 1 ! C_IN $end
$var wire 1 " C_OUT $end
$var wire 1 # S $end
$var wire 1 $ X $end
$var wire 1 % Y $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_C_OUT $end
$var wire 1 0 ww_X $end
$var wire 1 1 ww_C_IN $end
$var wire 1 2 ww_Y $end
$var wire 1 3 ww_S $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 : \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 < \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 = \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 > \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 ? \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 @ \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 A \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 B \C_OUT~output_o\ $end
$var wire 1 C \S~output_o\ $end
$var wire 1 D \C_IN~input_o\ $end
$var wire 1 E \X~input_o\ $end
$var wire 1 F \Y~input_o\ $end
$var wire 1 G \inst8~0_combout\ $end
$var wire 1 H \inst~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
0>
z?
z@
zA
0B
0C
0D
0E
0F
0G
0H
04
05
06
07
08
09
0:
0;
0<
0=
$end
#25000
1$
10
1E
1H
1C
13
1#
#50000
0$
1%
00
12
1F
0E
#75000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#100000
0$
0%
1!
00
02
11
1D
0F
0E
0G
1H
1C
0B
13
0/
1#
0"
#125000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#150000
0$
1%
00
12
1F
0E
#175000
1$
10
1E
1H
1C
13
1#
#200000
0$
0%
0!
00
02
01
0D
0F
0E
0G
0H
0C
0B
03
0/
0#
0"
#225000
1$
10
1E
1H
1C
13
1#
#250000
0$
1%
00
12
1F
0E
#275000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#300000
0$
0%
1!
00
02
11
1D
0F
0E
0G
1H
1C
0B
13
0/
1#
0"
#325000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#350000
0$
1%
00
12
1F
0E
#375000
1$
10
1E
1H
1C
13
1#
#400000
0$
0%
0!
00
02
01
0D
0F
0E
0G
0H
0C
0B
03
0/
0#
0"
#425000
1$
10
1E
1H
1C
13
1#
#450000
0$
1%
00
12
1F
0E
#475000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#500000
0$
0%
1!
00
02
11
1D
0F
0E
0G
1H
1C
0B
13
0/
1#
0"
#525000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#550000
0$
1%
00
12
1F
0E
#575000
1$
10
1E
1H
1C
13
1#
#600000
0$
0%
0!
00
02
01
0D
0F
0E
0G
0H
0C
0B
03
0/
0#
0"
#625000
1$
10
1E
1H
1C
13
1#
#650000
0$
1%
00
12
1F
0E
#675000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#700000
0$
0%
1!
00
02
11
1D
0F
0E
0G
1H
1C
0B
13
0/
1#
0"
#725000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#750000
0$
1%
00
12
1F
0E
#775000
1$
10
1E
1H
1C
13
1#
#800000
0$
0%
0!
00
02
01
0D
0F
0E
0G
0H
0C
0B
03
0/
0#
0"
#825000
1$
10
1E
1H
1C
13
1#
#850000
0$
1%
00
12
1F
0E
#875000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#900000
0$
0%
1!
00
02
11
1D
0F
0E
0G
1H
1C
0B
13
0/
1#
0"
#925000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#950000
0$
1%
00
12
1F
0E
#975000
1$
10
1E
1H
1C
13
1#
#1000000
0$
0%
0!
00
02
01
0D
0F
0E
0G
0H
0C
0B
03
0/
0#
0"
#1025000
1$
10
1E
1H
1C
13
1#
#1050000
0$
1%
00
12
1F
0E
#1075000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#1100000
0$
0%
1!
00
02
11
1D
0F
0E
0G
1H
1C
0B
13
0/
1#
0"
#1125000
1$
10
1E
1G
0H
0C
1B
03
1/
0#
1"
#1150000
0$
1%
00
12
1F
0E
#1175000
1$
10
1E
1H
1C
13
1#
#1200000
