Still learning RISC-V CPU design......
