name: DAC
description: Digital-to-analog converter
groupName: DAC
baseAddress: 1073771520
registers:
- name: CR
  displayName: CR
  description: control register
  addressOffset: 0
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: EN1
    description: DAC channel1 enable
    bitOffset: 0
    bitWidth: 1
  - name: BOFF1
    description: DAC channel1 output buffer               disable
    bitOffset: 1
    bitWidth: 1
  - name: TEN1
    description: DAC channel1 trigger               enable
    bitOffset: 2
    bitWidth: 1
  - name: TSEL1
    description: DAC channel1 trigger               selection
    bitOffset: 3
    bitWidth: 3
  - name: WAVE1
    description: DAC channel1 noise/triangle wave               generation 
      enable
    bitOffset: 6
    bitWidth: 2
  - name: MAMP1
    description: DAC channel1 mask/amplitude               selector
    bitOffset: 8
    bitWidth: 4
  - name: DMAEN1
    description: DAC channel1 DMA enable
    bitOffset: 12
    bitWidth: 1
  - name: DMAUDRIE1
    description: DAC channel1 DMA Underrun Interrupt               enable
    bitOffset: 13
    bitWidth: 1
  - name: EN2
    description: DAC channel2 enable
    bitOffset: 16
    bitWidth: 1
  - name: BOFF2
    description: DAC channel2 output buffer disable
    bitOffset: 17
    bitWidth: 1
  - name: TEN2
    description: DAC channel2 trigger enable
    bitOffset: 18
    bitWidth: 1
  - name: TSEL2
    description: DAC channel2 trigger selection
    bitOffset: 19
    bitWidth: 3
  - name: WAVE2
    description: DAC channel2 noise/triangle wave generation enable
    bitOffset: 22
    bitWidth: 2
  - name: MAMP2
    description: DAC channel2 mask/amplitude selector
    bitOffset: 24
    bitWidth: 4
  - name: DMAEN2
    description: DAC channel2 DMA enable
    bitOffset: 28
    bitWidth: 1
  - name: DMAUDRIE2
    description: DAC channel2 DMA underrun interrupt enable
    bitOffset: 29
    bitWidth: 1
- name: SWTRIGR
  displayName: SWTRIGR
  description: software trigger register
  addressOffset: 4
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: SWTRIG1
    description: DAC channel1 software               trigger
    bitOffset: 0
    bitWidth: 1
- name: DHR12R1
  displayName: DHR12R1
  description: channel1 12-bit right-aligned data holding           register
  addressOffset: 8
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DACC1DHR
    description: DAC channel1 12-bit right-aligned               data
    bitOffset: 0
    bitWidth: 12
- name: DHR12L1
  displayName: DHR12L1
  description: channel1 12-bit left-aligned data holding           register
  addressOffset: 12
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DACC1DHR
    description: DAC channel1 12-bit left-aligned               data
    bitOffset: 4
    bitWidth: 12
- name: DHR8R1
  displayName: DHR8R1
  description: channel1 8-bit right-aligned data holding           register
  addressOffset: 16
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DACC1DHR
    description: DAC channel1 8-bit right-aligned               data
    bitOffset: 0
    bitWidth: 8
- name: DHR12R2
  displayName: DHR12R2
  description: channel2 12-bit right-aligned data holding           register
  addressOffset: 20
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DACC2DHR
    description: DAC channel2 12-bit right-aligned               data
    bitOffset: 0
    bitWidth: 12
- name: DHR12L2
  displayName: DHR12L2
  description: channel2 12-bit left-aligned data holding           register
  addressOffset: 24
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DACC2DHR
    description: DAC channel2 12-bit left-aligned               data
    bitOffset: 4
    bitWidth: 12
- name: DHR8R2
  displayName: DHR8R2
  description: channel2 8-bit right-aligned data holding           register
  addressOffset: 28
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DACC2DHR
    description: DAC channel2 8-bit right-aligned               data
    bitOffset: 0
    bitWidth: 8
- name: DHR12RD
  displayName: DHR12RD
  description: Dual DAC 12-bit right-aligned data holding           register
  addressOffset: 32
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DACC1DHR
    description: DAC channel1 12-bit right-aligned               data
    bitOffset: 0
    bitWidth: 12
  - name: DACC2DHR
    description: DAC channel2 12-bit right-aligned               data
    bitOffset: 16
    bitWidth: 12
- name: DHR12LD
  displayName: DHR12LD
  description: Dual DAC 12-bit left-aligned data holding           register
  addressOffset: 36
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DACC1DHR
    description: DAC channel1 12-bit left-aligned               data
    bitOffset: 4
    bitWidth: 12
  - name: DACC2DHR
    description: DAC channel2 12-bit left-aligned               data
    bitOffset: 20
    bitWidth: 12
- name: DHR8RD
  displayName: DHR8RD
  description: Dual DAC 8-bit right-aligned data holding           register
  addressOffset: 40
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DACC1DHR
    description: DAC channel1 8-bit right-aligned               data
    bitOffset: 0
    bitWidth: 8
  - name: DACC2DHR
    description: DAC channel2 8-bit right-aligned               data
    bitOffset: 8
    bitWidth: 8
- name: DOR1
  displayName: DOR1
  description: channel1 data output register
  addressOffset: 44
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: DACC1DOR
    description: DAC channel1 data output
    bitOffset: 0
    bitWidth: 12
- name: DOR2
  displayName: DOR2
  description: channel2 data output register
  addressOffset: 48
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: DACC2DOR
    description: DAC channel2 data output
    bitOffset: 0
    bitWidth: 12
- name: SR
  displayName: SR
  description: status register
  addressOffset: 52
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DMAUDR1
    description: DAC channel1 DMA underrun               flag
    bitOffset: 13
    bitWidth: 1
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
