module csr_registers(
    input clk,
    input rst_n,
    
    // è»Ÿé«”å­˜å–æ¥å£
    input [11:0] csr_addr,
    input [31:0] csr_wdata,
    input csr_we,
    input [1:0] csr_op,
    input csr_use_imm,
    
    // ğŸ† ç¡¬é«”è‡ªå‹•å­˜æª”æ¥å£ (ç”± core.v å‚³å…¥)
    input trap_in,
    input [31:0] id_pc,
    input [31:0] id_exc_cause,
    input mret_taken,
    input timer_int_raw,   // ğŸ† æ–°å¢ï¼šç”± core.v å‚³å…¥çš„ (mtime >= mtimecmp) è¨Šè™Ÿ
    
    // è¼¸å‡º
    output reg [31:0] csr_rdata,
    output [31:0] mtvec,
    output [31:0] mepc,
    output [31:0] mie_reg, // ğŸ† è¼¸å‡ºæ•´å€‹ mie æš«å­˜å™¨çµ¦ core.v åšåˆ¤æ–·
    output mstatus_mie     // ğŸ† å…¨çƒä¸­æ–·ç¸½é–‹é—œ (mstatus[3])
);
    // CSR æš«å­˜å™¨å®šç¾©
    reg [31:0] reg_mepc;
    reg [31:0] reg_mcause;
    reg [31:0] reg_mtvec;
    reg [31:0] reg_mstatus;
    reg [31:0] reg_mscratch;
    reg [31:0] reg_mie;    // ğŸ† æ–°å¢ï¼šMachine Interrupt Enable
    reg [31:0] reg_mip;    // ğŸ† æ–°å¢ï¼šMachine Interrupt Pending

    assign mepc  = reg_mepc;
    assign mtvec = reg_mtvec;
    assign mie_reg = reg_mie;      // æŠŠæ•´å€‹é–‹é—œè¡¨é€å‡ºå»
    assign mstatus_mie = reg_mstatus[3]; // ç¸½é–‹é—œåœ¨ç¬¬ 3 ä½å…ƒ 

    // ğŸ† èª¿è©¦ï¼šç›£è¦–å¯«å…¥æ“ä½œ

    // ğŸ† æ ¸å¿ƒé‚è¼¯ï¼šè™•ç†ç¡¬é«” Trap èˆ‡ è»Ÿé«”å¯«å…¥
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            reg_mepc    <= 32'h0;
            reg_mcause  <= 32'h0;
            reg_mstatus <= 32'h0;
            reg_mtvec   <= 32'h00000100; // é è¨­ç‚ºå‘é‡è¡¨ä½å€
            reg_mscratch <= 32'h0;
            reg_mie     <= 32'h0;
            reg_mip     <= 32'h0;
        end 
        // A. å„ªå…ˆè™•ç†ç¡¬é«”ä¾‹å¤– (Trap)
        else begin 
            reg_mip[7] <= timer_int_raw;

            if (trap_in) begin
                reg_mepc   <= id_pc;         // ğŸ† å­˜å…¥ç™¼ç”Ÿä¾‹å¤–çš„ PC
                reg_mcause <= id_exc_cause;  // ğŸ† å­˜å…¥ä¾‹å¤–åŸå› 
                // æ›´æ–° mstatus (ä¾‹å¦‚é—œé–‰ä¸­æ–·)
                reg_mstatus[7] <= reg_mstatus[3]; // MPIE = MIE
                reg_mstatus[3] <= 1'b0;           // MIE = 0
            end 
            // B. è™•ç† MRET è¿”å›
            else if (mret_taken) begin
                reg_mstatus[3] <= reg_mstatus[7]; // MIE = MPIE
                reg_mstatus[7] <= 1'b1;           // MPIE = 1
            end
            // C. è™•ç†è»Ÿé«” CSRW æŒ‡ä»¤
            else if (csr_we) begin
                case (csr_addr)
                    12'h300: begin 
                        reg_mstatus <= csr_wdata;
                    end
                    12'h304: reg_mie     <= csr_wdata; // ğŸ† åœ°å€ 0x304 æ˜¯ mie                    
                    12'h305: reg_mtvec    <= csr_wdata;
                    12'h340: reg_mscratch <= csr_wdata;
                    12'h341: reg_mepc     <= csr_wdata;
                    // ğŸ† ç¦æ­¢è»Ÿé«”å¯«å…¥ mcauseï¼Œåªå…è¨±ç¡¬é«”ä¾‹å¤–å¯«å…¥
                    // 12'h342: reg_mcause   <= csr_wdata;
                    12'h344: reg_mip[7]  <= csr_wdata[7];                    
                    default: begin end
                endcase
            end
        end
    end

    // è®€å–é‚è¼¯
    always @(*) begin
        case (csr_addr)
            12'h300: csr_rdata = reg_mstatus;
            12'h304: csr_rdata = reg_mie;     // ğŸ†            
            12'h305: csr_rdata = reg_mtvec;
            12'h340: csr_rdata = reg_mscratch;
            12'h341: csr_rdata = reg_mepc;
            12'h342: csr_rdata = reg_mcause;
            12'h344: csr_rdata = reg_mip;     // ğŸ† åœ°å€ 0x344 æ˜¯ mip            
            default: csr_rdata = 32'h0;
        endcase


        // ğŸ† èª¿è©¦ï¼šç›£è¦–CSRè®€å–    
    end


endmodule