================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Dec 06 17:09:44 +0800 2021
    * Version:         2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:         sigmoid_new
    * Solution:        16_8 (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k325t-ffg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              339
FF:               180
DSP:              6
BRAM:             0
URAM:             0
SRL:              31


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 3.025       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+------------+-----------------------------------------------------------------------------+
| Name                                 | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable   | Source                                                                      |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+------------+-----------------------------------------------------------------------------+
| inst                                 | 339 | 180 | 6   |      |      |     |        |      |         |            |                                                                             |
|   (inst)                             | 79  | 121 | 1   |      |      |     |        |      |         |            |                                                                             |
|   dcmp_64ns_64ns_1_2_no_dsp_1_U1     | 162 | 59  |     |      |      |     |        |      |         |            |                                                                             |
|     (dcmp_64ns_64ns_1_2_no_dsp_1_U1) | 82  | 59  |     |      |      |     |        |      |         |            |                                                                             |
|   mul_17s_32ns_43_1_1_U2             | 43  |     | 2   |      |      |     |        |      |         |            |                                                                             |
|     bind_op mul                      |     |     |     |      |      |     |        | auto | 0       | mul_ln1246 | C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1246 |
|   mul_mul_15ns_15ns_30_4_1_U5        | 43  |     | 1   |      |      |     |        |      |         |            |                                                                             |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp  | 3       | r_V_4      | C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171 |
|   mul_mul_16ns_13ns_29_4_1_U3        |     |     | 1   |      |      |     |        |      |         |            |                                                                             |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp  | 3       | r_V        | C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171 |
|   mul_mul_8ns_12ns_20_4_1_U4         | 12  |     | 1   |      |      |     |        |      |         |            |                                                                             |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp  | 3       | r_V_2      | C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171 |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+------------+-----------------------------------------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.17%  | OK     |
| FD                                                        | 50%       | 0.04%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.05%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.71%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.71%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 3821      | 5      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | Slack | Startpoint Pin                                                                           | Endpoint Pin                        | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |       |                                                                                          |                                     |              |            |                |          Delay |        Delay |
+-------+-------+------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.975 | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK | mul_17s_32ns_43_1_1_U2/dout/D[3]    |            2 |          5 |          1.804 |          0.442 |        1.362 |
| Path2 | 6.975 | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK | mul_17s_32ns_43_1_1_U2/dout/D[4]    |            2 |          5 |          1.804 |          0.442 |        1.362 |
| Path3 | 6.975 | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK | mul_17s_32ns_43_1_1_U2/dout/D[5]    |            2 |          7 |          1.804 |          0.442 |        1.362 |
| Path4 | 6.975 | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK | mul_17s_32ns_43_1_1_U2/dout/D[6]    |            2 |          7 |          1.804 |          0.442 |        1.362 |
| Path5 | 6.975 | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK | mul_17s_32ns_43_1_1_U2/dout__0/D[3] |            2 |          5 |          1.804 |          0.442 |        1.362 |
+-------+-------+------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------------------+------------------+
    | Path1 Cells                                                                          | Primitive Type   |
    +--------------------------------------------------------------------------------------+------------------+
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28 | LUT.others.LUT5  |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_13 | LUT.others.LUT6  |
    | mul_17s_32ns_43_1_1_U2/dout                                                          | MULT.dsp.DSP48E1 |
    +--------------------------------------------------------------------------------------+------------------+

    +--------------------------------------------------------------------------------------+------------------+
    | Path2 Cells                                                                          | Primitive Type   |
    +--------------------------------------------------------------------------------------+------------------+
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_27 | LUT.others.LUT5  |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_12 | LUT.others.LUT6  |
    | mul_17s_32ns_43_1_1_U2/dout                                                          | MULT.dsp.DSP48E1 |
    +--------------------------------------------------------------------------------------+------------------+

    +--------------------------------------------------------------------------------------+------------------+
    | Path3 Cells                                                                          | Primitive Type   |
    +--------------------------------------------------------------------------------------+------------------+
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_26 | LUT.others.LUT5  |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_11 | LUT.others.LUT6  |
    | mul_17s_32ns_43_1_1_U2/dout                                                          | MULT.dsp.DSP48E1 |
    +--------------------------------------------------------------------------------------+------------------+

    +--------------------------------------------------------------------------------------+------------------+
    | Path4 Cells                                                                          | Primitive Type   |
    +--------------------------------------------------------------------------------------+------------------+
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_25 | LUT.others.LUT5  |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_10 | LUT.others.LUT6  |
    | mul_17s_32ns_43_1_1_U2/dout                                                          | MULT.dsp.DSP48E1 |
    +--------------------------------------------------------------------------------------+------------------+

    +--------------------------------------------------------------------------------------+------------------+
    | Path5 Cells                                                                          | Primitive Type   |
    +--------------------------------------------------------------------------------------+------------------+
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28 | LUT.others.LUT5  |
    | mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_13 | LUT.others.LUT6  |
    | mul_17s_32ns_43_1_1_U2/dout__0                                                       | MULT.dsp.DSP48E1 |
    +--------------------------------------------------------------------------------------+------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sigmoid_top_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/sigmoid_top_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/sigmoid_top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/sigmoid_top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/sigmoid_top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/sigmoid_top_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


