Start time: 07:00:55 on Aug 23,2022
qverilog alu.svh 
-- Compiling module alu
-- Compiling interface alu_intf
-- Compiling package alu_svh_unit
** Warning: alu_gen.sv(17): (qverilog-2240) Treating stand-alone use of function 'print' as an implicit VOID cast.
-- Compiling program alu_tb
-- Compiling module alu_top

Top level modules:
	alu_top
# vsim -lib work work.alu_svh_unit work.alu_top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: alu_gen.sv(17): (vopt-2240) Treating stand-alone use of function 'print' as an implicit VOID cast.
# ** Warning: alu_tx.sv(7): (vopt-2250) Function "print" has no return value assignment.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.alu_svh_unit(fast)
# Loading work.alu_top(fast)
# Loading work.alu_tb(fast)
# Loading work.alu_intf(fast)
# run -all
# alu_gen::gen
# alu_tx::display
# a=10, b=5, sel=0
# //////////////////
# Packet Number -----0
# alu_gen::gen
# alu_tx::display
# a=12, b=6, sel=0
# //////////////////
# Packet Number -----1
# alu_gen::gen
# alu_tx::display
# a=18, b=9, sel=3
# //////////////////
# Packet Number -----2
# alu_gen::gen
# alu_tx::display
# a=19, b=6, sel=2
# //////////////////
# Packet Number -----3
# alu_gen::gen
# alu_tx::display
# a=16, b=9, sel=2
# //////////////////
# Packet Number -----4
# alu_gen::gen
# alu_tx::display
# a=6, b=1, sel=2
# //////////////////
# Packet Number -----5
# alu_gen::gen
# alu_tx::display
# a=16, b=13, sel=2
# //////////////////
# Packet Number -----6
# alu_gen::gen
# alu_tx::display
# a=8, b=2, sel=1
# //////////////////
# Packet Number -----7
# alu_gen::gen
# alu_tx::display
# a=10, b=4, sel=0
# //////////////////
# Packet Number -----8
# alu_gen::gen
# alu_tx::display
# a=15, b=3, sel=3
# //////////////////
# Packet Number -----9
# alu_gen::gen
# alu_tx::display
# a=17, b=12, sel=2
# //////////////////
# Packet Number -----10
# alu_gen::gen
# alu_tx::display
# a=12, b=10, sel=3
# //////////////////
# Packet Number -----11
# alu_gen::gen
# alu_tx::display
# a=11, b=7, sel=0
# //////////////////
# Packet Number -----12
# alu_gen::gen
# alu_tx::display
# a=8, b=3, sel=1
# //////////////////
# Packet Number -----13
# alu_gen::gen
# alu_tx::display
# a=9, b=1, sel=1
# //////////////////
# Packet Number -----14
# alu_gen::gen
# alu_tx::display
# a=10, b=8, sel=2
# //////////////////
# Packet Number -----15
# alu_scb::run
# alu_cov::run
# alu_drv::run
# alu_mon::run
# alu_drv::run
# alu_drv::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=10,tx.b=5,tx.out=15,tx.sel=0
# Addition test Passed
# alu_scb::run
# alu_drv::run
# alu_drv::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=18,tx.b=9,tx.out=2,tx.sel=3
# Division test Passed
# alu_scb::run
# alu_drv::run
# alu_drv::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=16,tx.b=9,tx.out=144,tx.sel=2
# Multiplication test Passed
# alu_scb::run
# alu_drv::run
# alu_drv::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=16,tx.b=13,tx.out=208,tx.sel=2
# Multiplication test Passed
# alu_scb::run
# alu_drv::run
# alu_drv::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=10,tx.b=4,tx.out=14,tx.sel=0
# Addition test Passed
# alu_scb::run
# alu_drv::run
# alu_drv::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=17,tx.b=12,tx.out=204,tx.sel=2
# Multiplication test Passed
# alu_scb::run
# alu_drv::run
# alu_drv::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=11,tx.b=7,tx.out=18,tx.sel=0
# Addition test Passed
# alu_scb::run
# alu_drv::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=9,tx.b=1,tx.out=8,tx.sel=1
# Subtraction test Passed
# alu_scb::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=10,tx.b=8,tx.out=80,tx.sel=2
# Multiplication test Passed
# alu_scb::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=10,tx.b=8,tx.out=80,tx.sel=2
# Multiplication test Passed
# alu_scb::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=10,tx.b=8,tx.out=80,tx.sel=2
# Multiplication test Passed
# alu_scb::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=10,tx.b=8,tx.out=80,tx.sel=2
# Multiplication test Passed
# alu_scb::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=10,tx.b=8,tx.out=80,tx.sel=2
# Multiplication test Passed
# alu_scb::run
# alu_mon::run
# COVER--COVER--COVER--COVER
# alu_cov::run
# tx.a=10,tx.b=8,tx.out=80,tx.sel=2
# Multiplication test Passed
# alu_scb::run
# ** Note: $finish    : alu_top.sv(21)
#    Time: 300 ns  Iteration: 0  Instance: /alu_top
# End time: 07:01:09 on Aug 23,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 3
