--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml IO_Bus.twx IO_Bus.ncd -o IO_Bus.twr IO_Bus.pcf -ucf
IO_Bus.ucf

Design file:              IO_Bus.ncd
Physical constraint file: IO_Bus.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock addr_in<0>
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
data_in<0>  |   -0.822(F)|      FAST  |    2.443(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.417(F)|      FAST  |    2.189(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -0.868(F)|      FAST  |    3.440(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -0.841(F)|      FAST  |    3.336(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -0.900(F)|      FAST  |    3.369(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -0.789(F)|      FAST  |    2.669(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -0.923(F)|      FAST  |    3.384(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -1.249(F)|      FAST  |    2.698(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_in<1>  |   -0.351(F)|      FAST  |    2.044(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.278(F)|      FAST  |    2.097(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -0.467(F)|      FAST  |    2.969(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -0.414(F)|      FAST  |    2.809(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -0.505(F)|      FAST  |    2.909(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -0.553(F)|      FAST  |    2.435(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -0.504(F)|      FAST  |    2.865(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -0.757(F)|      FAST  |    2.066(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_in<2>  |   -0.586(F)|      FAST  |    2.379(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.521(F)|      FAST  |    2.430(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -0.632(F)|      FAST  |    3.145(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -0.592(F)|      FAST  |    3.028(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -0.680(F)|      FAST  |    3.128(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -0.779(F)|      FAST  |    2.753(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -0.679(F)|      FAST  |    3.081(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -0.849(F)|      FAST  |    2.244(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_in<3>  |   -0.570(F)|      FAST  |    2.355(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.391(F)|      FAST  |    2.226(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -0.481(F)|      FAST  |    2.893(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -0.450(F)|      FAST  |    2.821(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -0.613(F)|      FAST  |    3.048(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -0.665(F)|      FAST  |    2.578(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -0.532(F)|      FAST  |    2.869(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -1.129(F)|      FAST  |    2.548(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Setup/Hold to clock addr_in<1>
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
data_in<0>  |   -1.192(F)|      FAST  |    2.455(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -1.016(F)|      FAST  |    2.224(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -1.406(F)|      FAST  |    3.452(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -1.765(F)|      FAST  |    3.348(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -1.209(F)|      FAST  |    3.381(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -1.275(F)|      FAST  |    2.681(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -1.783(F)|      FAST  |    3.486(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -1.282(F)|      FAST  |    2.710(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_in<1>  |   -0.721(F)|      FAST  |    2.056(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.877(F)|      FAST  |    2.132(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -1.005(F)|      FAST  |    2.981(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -1.338(F)|      FAST  |    2.821(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -0.814(F)|      FAST  |    2.921(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -1.039(F)|      FAST  |    2.447(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -1.364(F)|      FAST  |    2.967(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -0.790(F)|      FAST  |    2.078(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_in<2>  |   -0.956(F)|      FAST  |    2.391(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -1.120(F)|      FAST  |    2.465(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -1.170(F)|      FAST  |    3.157(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -1.516(F)|      FAST  |    3.040(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -0.989(F)|      FAST  |    3.140(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -1.265(F)|      FAST  |    2.765(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -1.539(F)|      FAST  |    3.183(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -0.882(F)|      FAST  |    2.256(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_in<3>  |   -0.940(F)|      FAST  |    2.367(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.990(F)|      FAST  |    2.261(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -1.019(F)|      FAST  |    2.905(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -1.374(F)|      FAST  |    2.833(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -0.922(F)|      FAST  |    3.060(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -1.151(F)|      FAST  |    2.590(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -1.392(F)|      FAST  |    2.971(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -1.162(F)|      FAST  |    2.560(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Setup/Hold to clock addr_in<2>
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
data_in<0>  |   -0.906(F)|      FAST  |    1.702(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.572(F)|      FAST  |    1.448(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -1.348(F)|      FAST  |    2.699(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -1.357(F)|      FAST  |    2.595(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -1.364(F)|      FAST  |    2.628(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -0.844(F)|      FAST  |    1.928(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -1.276(F)|      FAST  |    2.531(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -0.865(F)|      FAST  |    1.957(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_in<1>  |   -0.435(F)|      FAST  |    1.303(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.433(F)|      FAST  |    1.356(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -0.947(F)|      FAST  |    2.228(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -0.930(F)|      FAST  |    2.068(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -0.969(F)|      FAST  |    2.168(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -0.608(F)|      FAST  |    1.694(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -0.857(F)|      FAST  |    2.012(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -0.373(F)|      FAST  |    1.325(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_in<2>  |   -0.670(F)|      FAST  |    1.638(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.676(F)|      FAST  |    1.689(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -1.112(F)|      FAST  |    2.404(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -1.108(F)|      FAST  |    2.287(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -1.144(F)|      FAST  |    2.387(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -0.834(F)|      FAST  |    2.012(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -1.032(F)|      FAST  |    2.228(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -0.465(F)|      FAST  |    1.503(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_in<3>  |   -0.654(F)|      FAST  |    1.614(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |   -0.546(F)|      FAST  |    1.485(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |   -0.961(F)|      FAST  |    2.152(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |   -0.966(F)|      FAST  |    2.080(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |   -1.077(F)|      FAST  |    2.307(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |   -0.720(F)|      FAST  |    1.837(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |   -0.885(F)|      FAST  |    2.016(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |   -0.745(F)|      FAST  |    1.807(F)|      SLOW  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
burst       |    2.337(R)|      SLOW  |   -1.039(R)|      FAST  |clk_BUFGP         |   0.000|
bus_id<0>   |    3.263(R)|      SLOW  |   -1.993(R)|      FAST  |clk_BUFGP         |   0.000|
ready       |    2.512(R)|      SLOW  |   -1.080(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    6.889(R)|      SLOW  |   -1.012(R)|      FAST  |clk_BUFGP         |   0.000|
rw          |    3.014(R)|      SLOW  |   -1.800(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock addr_in<0> to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
data_out<0> |        13.686(F)|      SLOW  |         7.402(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        13.564(F)|      SLOW  |         7.198(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        14.578(F)|      SLOW  |         7.095(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        13.406(F)|      SLOW  |         6.604(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        13.257(F)|      SLOW  |         6.848(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        13.164(F)|      SLOW  |         6.755(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        13.387(F)|      SLOW  |         6.555(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        13.198(F)|      SLOW  |         7.475(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_out<1> |        13.971(F)|      SLOW  |         7.201(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        13.515(F)|      SLOW  |         7.004(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        14.234(F)|      SLOW  |         7.371(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        13.769(F)|      SLOW  |         6.793(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        14.478(F)|      SLOW  |         7.268(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        14.038(F)|      SLOW  |         6.985(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        13.747(F)|      SLOW  |         6.709(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        13.586(F)|      SLOW  |         7.635(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_out<2> |        13.644(F)|      SLOW  |         7.023(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        13.480(F)|      SLOW  |         7.002(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        14.469(F)|      SLOW  |         7.297(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        13.392(F)|      SLOW  |         6.591(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        14.043(F)|      SLOW  |         6.770(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        12.959(F)|      SLOW  |         6.924(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        13.169(F)|      SLOW  |         6.546(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        13.326(F)|      SLOW  |         7.428(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_out<3> |        12.730(F)|      SLOW  |         6.747(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        12.779(F)|      SLOW  |         6.584(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        14.138(F)|      SLOW  |         7.382(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        13.713(F)|      SLOW  |         6.835(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        13.596(F)|      SLOW  |         6.873(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        13.020(F)|      SLOW  |         6.939(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        13.792(F)|      SLOW  |         6.862(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        12.702(F)|      SLOW  |         7.025(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock addr_in<1> to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
data_out<0> |        13.698(F)|      SLOW  |         7.772(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        13.599(F)|      SLOW  |         7.797(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        14.590(F)|      SLOW  |         7.633(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        13.418(F)|      SLOW  |         7.528(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        13.269(F)|      SLOW  |         7.157(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        13.176(F)|      SLOW  |         7.241(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        13.489(F)|      SLOW  |         7.415(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        13.210(F)|      SLOW  |         7.508(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_out<1> |        13.983(F)|      SLOW  |         7.571(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        13.550(F)|      SLOW  |         7.603(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        14.246(F)|      SLOW  |         7.909(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        13.781(F)|      SLOW  |         7.717(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        14.490(F)|      SLOW  |         7.577(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        14.050(F)|      SLOW  |         7.471(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        13.849(F)|      SLOW  |         7.569(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        13.598(F)|      SLOW  |         7.668(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_out<2> |        13.656(F)|      SLOW  |         7.393(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        13.515(F)|      SLOW  |         7.601(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        14.481(F)|      SLOW  |         7.835(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        13.404(F)|      SLOW  |         7.515(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        14.055(F)|      SLOW  |         7.079(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        12.971(F)|      SLOW  |         7.410(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        13.271(F)|      SLOW  |         7.406(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        13.338(F)|      SLOW  |         7.461(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_out<3> |        12.742(F)|      SLOW  |         7.117(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        12.814(F)|      SLOW  |         7.183(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        14.150(F)|      SLOW  |         7.920(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        13.725(F)|      SLOW  |         7.759(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        13.608(F)|      SLOW  |         7.182(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        13.032(F)|      SLOW  |         7.425(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        13.894(F)|      SLOW  |         7.722(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        12.714(F)|      SLOW  |         7.058(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock addr_in<2> to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
data_out<0> |        12.945(F)|      SLOW  |         7.486(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        12.823(F)|      SLOW  |         7.353(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        13.837(F)|      SLOW  |         7.575(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        12.665(F)|      SLOW  |         7.120(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        12.516(F)|      SLOW  |         7.312(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        12.423(F)|      SLOW  |         6.810(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        12.534(F)|      SLOW  |         6.908(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        12.457(F)|      SLOW  |         7.091(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_out<1> |        13.230(F)|      SLOW  |         7.285(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        12.774(F)|      SLOW  |         7.159(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        13.493(F)|      SLOW  |         7.851(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        13.028(F)|      SLOW  |         7.309(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        13.737(F)|      SLOW  |         7.732(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        13.297(F)|      SLOW  |         7.040(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        12.894(F)|      SLOW  |         7.062(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        12.845(F)|      SLOW  |         7.251(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_out<2> |        12.903(F)|      SLOW  |         7.107(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        12.739(F)|      SLOW  |         7.157(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        13.728(F)|      SLOW  |         7.777(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        12.651(F)|      SLOW  |         7.107(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        13.302(F)|      SLOW  |         7.234(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        12.218(F)|      SLOW  |         6.979(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        12.316(F)|      SLOW  |         6.899(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        12.585(F)|      SLOW  |         7.044(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
data_out<3> |        11.989(F)|      SLOW  |         6.831(F)|      FAST  |SRAM_0/i_oe_i_we_AND_13_o|   0.000|
            |        12.038(F)|      SLOW  |         6.739(F)|      FAST  |SRAM_0/i_oe_i_we_AND_21_o|   0.000|
            |        13.397(F)|      SLOW  |         7.862(F)|      FAST  |SRAM_0/i_oe_i_we_AND_29_o|   0.000|
            |        12.972(F)|      SLOW  |         7.351(F)|      FAST  |SRAM_0/i_oe_i_we_AND_37_o|   0.000|
            |        12.855(F)|      SLOW  |         7.337(F)|      FAST  |SRAM_0/i_oe_i_we_AND_45_o|   0.000|
            |        12.279(F)|      SLOW  |         6.994(F)|      FAST  |SRAM_0/i_oe_i_we_AND_53_o|   0.000|
            |        12.939(F)|      SLOW  |         7.215(F)|      FAST  |SRAM_0/i_oe_i_we_AND_61_o|   0.000|
            |        11.961(F)|      SLOW  |         6.641(F)|      FAST  |SRAM_0/i_oe_i_we_AND_7_o |   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
CAn_out       |         7.162(R)|      SLOW  |         3.711(R)|      FAST  |clk_BUFGP         |   0.000|
CBn_out       |         7.262(R)|      SLOW  |         3.783(R)|      FAST  |clk_BUFGP         |   0.000|
CCn_out       |         7.315(R)|      SLOW  |         3.800(R)|      FAST  |clk_BUFGP         |   0.000|
CDn_out       |         7.262(R)|      SLOW  |         3.768(R)|      FAST  |clk_BUFGP         |   0.000|
CEn_out       |         7.553(R)|      SLOW  |         3.926(R)|      FAST  |clk_BUFGP         |   0.000|
CFn_out       |         7.338(R)|      SLOW  |         3.829(R)|      FAST  |clk_BUFGP         |   0.000|
CGn_out       |         7.461(R)|      SLOW  |         3.909(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<0>   |         8.028(R)|      SLOW  |         4.184(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<1>   |         8.649(R)|      SLOW  |         4.394(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<2>   |         8.789(R)|      SLOW  |         4.472(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<0>   |        11.228(R)|      SLOW  |         4.823(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1>   |        11.656(R)|      SLOW  |         4.911(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2>   |        11.237(R)|      SLOW  |         4.873(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3>   |        11.526(R)|      SLOW  |         4.851(R)|      FAST  |clk_BUFGP         |   0.000|
hund_anode_out|         7.087(R)|      SLOW  |         3.698(R)|      FAST  |clk_BUFGP         |   0.000|
ones_anode_out|         7.071(R)|      SLOW  |         3.643(R)|      FAST  |clk_BUFGP         |   0.000|
tens_anode_out|         7.060(R)|      SLOW  |         3.653(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
addr_in<0>     |    4.605|    8.087|         |         |
addr_in<1>     |    4.527|    8.087|         |         |
addr_in<2>     |    2.267|    8.087|         |         |
clk            |    4.759|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
addr_in<0>     |addr_out<0>    |    7.211|
addr_in<0>     |addr_out<1>    |    6.962|
addr_in<0>     |addr_out<2>    |    7.102|
addr_in<0>     |data_out<0>    |   10.979|
addr_in<0>     |data_out<1>    |   10.467|
addr_in<0>     |data_out<2>    |   10.726|
addr_in<0>     |data_out<3>    |   10.676|
addr_in<1>     |addr_out<1>    |    7.233|
addr_in<1>     |addr_out<2>    |    7.373|
addr_in<1>     |data_out<0>    |   10.946|
addr_in<1>     |data_out<1>    |   11.234|
addr_in<1>     |data_out<2>    |   11.148|
addr_in<1>     |data_out<3>    |   10.189|
addr_in<2>     |addr_out<2>    |    7.333|
addr_in<2>     |data_out<0>    |    9.310|
addr_in<2>     |data_out<1>    |    9.725|
addr_in<2>     |data_out<2>    |    9.306|
addr_in<2>     |data_out<3>    |    9.047|
---------------+---------------+---------+


Analysis completed Thu May 12 10:18:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



