Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.29 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.29 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : top.lso
verilog2001                        : YES
safe_implementation                : No
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/Shukri_Kursova_143610/Decoder_Counter.vhd" in Library work.
Entity <decoder_counter> compiled.
Entity <decoder_counter> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/Shukri_Kursova_143610/Filter.vhd" in Library work.
Architecture behavioral of Entity filter is up to date.
Compiling verilog file "top.vf" in library work
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for entity <filter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder_counter> in library <work> (architecture <behavioral>).

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing Entity <filter> in library <work> (Architecture <behavioral>).
Entity <filter> analyzed. Unit <filter> generated.

Analyzing Entity <decoder_counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Xilinx/Shukri_Kursova_143610/Decoder_Counter.vhd" line 43: The following signals are missing in the process sensitivity list:
   D.
Entity <decoder_counter> analyzed. Unit <decoder_counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <filter>.
    Related source file is "C:/Xilinx/Shukri_Kursova_143610/Filter.vhd".
    Found 1-bit register for signal <FilterOut>.
    Found 17-bit comparator greater for signal <$cmp_gt0000> created at line 54.
    Found 1-bit xor2 for signal <$xor0001> created at line 50.
    Found 16-bit up counter for signal <FilterCount>.
    Found 1-bit register for signal <FilterInPrev>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
Unit <filter> synthesized.


Synthesizing Unit <decoder_counter>.
    Related source file is "C:/Xilinx/Shukri_Kursova_143610/Decoder_Counter.vhd".
    Found 16x8-bit ROM for signal <LIGHT>.
    Found 4-bit up counter for signal <counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <decoder_counter> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.vf".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Comparators                                          : 1
 17-bit comparator greater                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <filter> ...
  implementation constraint: INIT=s	 : FilterInPrev
  implementation constraint: INIT=r	 : FilterCount_0
  implementation constraint: INIT=r	 : FilterCount_15
  implementation constraint: INIT=r	 : FilterCount_14
  implementation constraint: INIT=r	 : FilterCount_13
  implementation constraint: INIT=r	 : FilterCount_12
  implementation constraint: INIT=r	 : FilterCount_11
  implementation constraint: INIT=r	 : FilterCount_10
  implementation constraint: INIT=r	 : FilterCount_9
  implementation constraint: INIT=r	 : FilterCount_8
  implementation constraint: INIT=r	 : FilterCount_7
  implementation constraint: INIT=r	 : FilterCount_6
  implementation constraint: INIT=r	 : FilterCount_5
  implementation constraint: INIT=r	 : FilterCount_4
  implementation constraint: INIT=r	 : FilterCount_3
  implementation constraint: INIT=r	 : FilterCount_2
  implementation constraint: INIT=r	 : FilterCount_1

Optimizing unit <decoder_counter> ...

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 207
#      AND2                        : 71
#      AND3                        : 6
#      AND4                        : 2
#      GND                         : 1
#      INV                         : 81
#      OR2                         : 22
#      OR3                         : 2
#      VCC                         : 1
#      XOR2                        : 21
# FlipFlops/Latches                : 22
#      FD                          : 17
#      FDCE                        : 1
#      FDCP                        : 4
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================
CPU : 3.94 / 4.24 s | Elapsed : 4.00 / 4.00 s
 
--> 

Total memory usage is 166188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

