<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: C:/Project/M4/M480/temp/bsp/Library/StdDriver/inc/usci_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.06.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ffd1f789ec7bd0a45fc6ad92579c5070.html">Project</a></li><li class="navelem"><a class="el" href="dir_3a932c27cfbef9aaf35ad4d9136fab03.html">M4</a></li><li class="navelem"><a class="el" href="dir_10f8fed7517c581dde03c29a3d17d8f9.html">M480</a></li><li class="navelem"><a class="el" href="dir_ca7d3463f5185e90ec4e75377090fe1d.html">temp</a></li><li class="navelem"><a class="el" href="dir_d0a461ecafbc2bf0ce9c3bf8c16f7191.html">bsp</a></li><li class="navelem"><a class="el" href="dir_eea0180e2bbf6aabfffbd53ec5d902ee.html">Library</a></li><li class="navelem"><a class="el" href="dir_ce629995b707a95b4e91a35f6f77628d.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_936fc6053fcd267e5095e300eedbeea5.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">usci_spi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>M480 series USCI_SPI driver header file.  
<a href="#details">More...</a></p>

<p><a href="usci__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadc5589c27f1574b8e5e053b6dcfbc3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadc5589c27f1574b8e5e053b6dcfbc3ac">USPI_MODE_0</a></td></tr>
<tr class="separator:gadc5589c27f1574b8e5e053b6dcfbc3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa78f8bb8b9d72e47aefc402bdcfbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafaa78f8bb8b9d72e47aefc402bdcfbe1">USPI_MODE_1</a></td></tr>
<tr class="separator:gafaa78f8bb8b9d72e47aefc402bdcfbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ce41311fad7955d9f1563740768af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33ce41311fad7955d9f1563740768af0">USPI_MODE_2</a></td></tr>
<tr class="separator:ga33ce41311fad7955d9f1563740768af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2178be38f1ea2e121cc858d45e9b518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2178be38f1ea2e121cc858d45e9b518">USPI_MODE_3</a></td></tr>
<tr class="separator:gaa2178be38f1ea2e121cc858d45e9b518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859dedde424155fdd830e47814a8a617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga859dedde424155fdd830e47814a8a617">USPI_SLAVE</a></td></tr>
<tr class="separator:ga859dedde424155fdd830e47814a8a617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f64547621b47139c3e1eff031c90516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5f64547621b47139c3e1eff031c90516">USPI_MASTER</a></td></tr>
<tr class="separator:ga5f64547621b47139c3e1eff031c90516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad209faf8cfbd4da4436f438f553f430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad209faf8cfbd4da4436f438f553f430">USPI_SS</a></td></tr>
<tr class="separator:gaad209faf8cfbd4da4436f438f553f430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc50f5f86dae4259847035a8271956a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabc50f5f86dae4259847035a8271956a0">USPI_SS_ACTIVE_HIGH</a></td></tr>
<tr class="separator:gabc50f5f86dae4259847035a8271956a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95b3dd4de20b12e4af72b32ecd9833e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa95b3dd4de20b12e4af72b32ecd9833e">USPI_SS_ACTIVE_LOW</a></td></tr>
<tr class="separator:gaa95b3dd4de20b12e4af72b32ecd9833e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893a448d324ff1eb8759e8d28ca5345d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga893a448d324ff1eb8759e8d28ca5345d">USPI_SSINACT_INT_MASK</a></td></tr>
<tr class="separator:ga893a448d324ff1eb8759e8d28ca5345d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962125e92dbccc304ecf5faf5e41e235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga962125e92dbccc304ecf5faf5e41e235">USPI_SSACT_INT_MASK</a></td></tr>
<tr class="separator:ga962125e92dbccc304ecf5faf5e41e235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe941fda6528373f0c0c9e59d558196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5fe941fda6528373f0c0c9e59d558196">USPI_SLVTO_INT_MASK</a></td></tr>
<tr class="separator:ga5fe941fda6528373f0c0c9e59d558196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab3e612ec30ca19fe2f3459b5cbaa16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadab3e612ec30ca19fe2f3459b5cbaa16">USPI_SLVBE_INT_MASK</a></td></tr>
<tr class="separator:gadab3e612ec30ca19fe2f3459b5cbaa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6330d310d50546b17affb55e701f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaea6330d310d50546b17affb55e701f0e">USPI_TXUDR_INT_MASK</a></td></tr>
<tr class="separator:gaea6330d310d50546b17affb55e701f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6145e34491d8634d6bdf4ebdb442570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa6145e34491d8634d6bdf4ebdb442570">USPI_RXOV_INT_MASK</a></td></tr>
<tr class="separator:gaa6145e34491d8634d6bdf4ebdb442570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ec903cb6bd593cd73914f1585a38f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67ec903cb6bd593cd73914f1585a38f9">USPI_TXST_INT_MASK</a></td></tr>
<tr class="separator:ga67ec903cb6bd593cd73914f1585a38f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09132876a3860655020a16669fda57a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga09132876a3860655020a16669fda57a2">USPI_TXEND_INT_MASK</a></td></tr>
<tr class="separator:ga09132876a3860655020a16669fda57a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0182142af4e7641bc9a207e93bebcff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0182142af4e7641bc9a207e93bebcff0">USPI_RXST_INT_MASK</a></td></tr>
<tr class="separator:ga0182142af4e7641bc9a207e93bebcff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b8266011d550f056d2db080b659092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga73b8266011d550f056d2db080b659092">USPI_RXEND_INT_MASK</a></td></tr>
<tr class="separator:ga73b8266011d550f056d2db080b659092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12d75ae2b6527afeabe8b926fd5a291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad12d75ae2b6527afeabe8b926fd5a291">USPI_BUSY_MASK</a></td></tr>
<tr class="separator:gad12d75ae2b6527afeabe8b926fd5a291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca784907ede5eb79c03238b201a97d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca784907ede5eb79c03238b201a97d93">USPI_RX_EMPTY_MASK</a></td></tr>
<tr class="separator:gaca784907ede5eb79c03238b201a97d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada623666a8d969e37a5a2319a28584ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gada623666a8d969e37a5a2319a28584ff">USPI_RX_FULL_MASK</a></td></tr>
<tr class="separator:gada623666a8d969e37a5a2319a28584ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e48ae7afb739134d9e4d080c7bbebbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e48ae7afb739134d9e4d080c7bbebbf">USPI_TX_EMPTY_MASK</a></td></tr>
<tr class="separator:ga1e48ae7afb739134d9e4d080c7bbebbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fa9e0deb3b07c7252bf05cf3afe71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga69fa9e0deb3b07c7252bf05cf3afe71a">USPI_TX_FULL_MASK</a></td></tr>
<tr class="separator:ga69fa9e0deb3b07c7252bf05cf3afe71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b0a76b352469fc638d4ce2d48db031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf4b0a76b352469fc638d4ce2d48db031">USPI_SSLINE_STS_MASK</a></td></tr>
<tr class="separator:gaf4b0a76b352469fc638d4ce2d48db031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac92446af934f228adf9f18872f0f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4ac92446af934f228adf9f18872f0f24">USPI_DISABLE_3WIRE_MODE</a>(uspi)</td></tr>
<tr class="memdesc:ga4ac92446af934f228adf9f18872f0f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable slave 3-wire mode.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4ac92446af934f228adf9f18872f0f24">More...</a><br /></td></tr>
<tr class="separator:ga4ac92446af934f228adf9f18872f0f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24472f07cc14425a013f1957c5b01fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad24472f07cc14425a013f1957c5b01fa">USPI_ENABLE_3WIRE_MODE</a>(uspi)</td></tr>
<tr class="memdesc:gad24472f07cc14425a013f1957c5b01fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable slave 3-wire mode.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad24472f07cc14425a013f1957c5b01fa">More...</a><br /></td></tr>
<tr class="separator:gad24472f07cc14425a013f1957c5b01fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f5a23dbec76ebcdd9033c15db9a590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga18f5a23dbec76ebcdd9033c15db9a590">USPI_GET_RX_EMPTY_FLAG</a>(uspi)</td></tr>
<tr class="memdesc:ga18f5a23dbec76ebcdd9033c15db9a590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Rx buffer empty flag.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga18f5a23dbec76ebcdd9033c15db9a590">More...</a><br /></td></tr>
<tr class="separator:ga18f5a23dbec76ebcdd9033c15db9a590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a673821ee0cc784c61ae53190d5586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga93a673821ee0cc784c61ae53190d5586">USPI_GET_TX_EMPTY_FLAG</a>(uspi)</td></tr>
<tr class="memdesc:ga93a673821ee0cc784c61ae53190d5586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Tx buffer empty flag.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga93a673821ee0cc784c61ae53190d5586">More...</a><br /></td></tr>
<tr class="separator:ga93a673821ee0cc784c61ae53190d5586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e6ed0e73520d01091fc58402de9cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga04e6ed0e73520d01091fc58402de9cb1">USPI_GET_TX_FULL_FLAG</a>(uspi)</td></tr>
<tr class="memdesc:ga04e6ed0e73520d01091fc58402de9cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Tx buffer full flag.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga04e6ed0e73520d01091fc58402de9cb1">More...</a><br /></td></tr>
<tr class="separator:ga04e6ed0e73520d01091fc58402de9cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7847bed397ed5551ce527aa000a2bcab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7847bed397ed5551ce527aa000a2bcab">USPI_READ_RX</a>(uspi)</td></tr>
<tr class="memdesc:ga7847bed397ed5551ce527aa000a2bcab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from RX register.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7847bed397ed5551ce527aa000a2bcab">More...</a><br /></td></tr>
<tr class="separator:ga7847bed397ed5551ce527aa000a2bcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648835a9989af5981e431d48b7394a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga648835a9989af5981e431d48b7394a61">USPI_WRITE_TX</a>(uspi,  u32TxData)</td></tr>
<tr class="memdesc:ga648835a9989af5981e431d48b7394a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX register.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga648835a9989af5981e431d48b7394a61">More...</a><br /></td></tr>
<tr class="separator:ga648835a9989af5981e431d48b7394a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19dfb092738359aed19d0c65e362bbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga19dfb092738359aed19d0c65e362bbc0">USPI_SET_SS_HIGH</a>(uspi)</td></tr>
<tr class="memdesc:ga19dfb092738359aed19d0c65e362bbc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set USCI_SPI_SS pin to high state.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga19dfb092738359aed19d0c65e362bbc0">More...</a><br /></td></tr>
<tr class="separator:ga19dfb092738359aed19d0c65e362bbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097eadd32b6430b52ee6c5335761d8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga097eadd32b6430b52ee6c5335761d8f9">USPI_SET_SS_LOW</a>(uspi)</td></tr>
<tr class="memdesc:ga097eadd32b6430b52ee6c5335761d8f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set USCI_SPI_SS pin to low state.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga097eadd32b6430b52ee6c5335761d8f9">More...</a><br /></td></tr>
<tr class="separator:ga097eadd32b6430b52ee6c5335761d8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a00e274150502c19c0daca2795717cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2a00e274150502c19c0daca2795717cc">USPI_SET_SUSPEND_CYCLE</a>(uspi,  u32SuspCycle)</td></tr>
<tr class="memdesc:ga2a00e274150502c19c0daca2795717cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of suspend interval.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2a00e274150502c19c0daca2795717cc">More...</a><br /></td></tr>
<tr class="separator:ga2a00e274150502c19c0daca2795717cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded6377ad25878c6c7e7f2d29eb18dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaded6377ad25878c6c7e7f2d29eb18dc0">USPI_SET_LSB_FIRST</a>(uspi)</td></tr>
<tr class="memdesc:gaded6377ad25878c6c7e7f2d29eb18dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the USCI_SPI transfer sequence with LSB first.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaded6377ad25878c6c7e7f2d29eb18dc0">More...</a><br /></td></tr>
<tr class="separator:gaded6377ad25878c6c7e7f2d29eb18dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09fb780542684655eb21380c944b4170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga09fb780542684655eb21380c944b4170">USPI_SET_MSB_FIRST</a>(uspi)</td></tr>
<tr class="memdesc:ga09fb780542684655eb21380c944b4170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the USCI_SPI transfer sequence with MSB first.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga09fb780542684655eb21380c944b4170">More...</a><br /></td></tr>
<tr class="separator:ga09fb780542684655eb21380c944b4170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80a309cea2612bde47582cc65fe2497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab80a309cea2612bde47582cc65fe2497">USPI_SET_DATA_WIDTH</a>(uspi,  u32Width)</td></tr>
<tr class="memdesc:gab80a309cea2612bde47582cc65fe2497"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width of a USCI_SPI transaction.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab80a309cea2612bde47582cc65fe2497">More...</a><br /></td></tr>
<tr class="separator:gab80a309cea2612bde47582cc65fe2497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3581d7d0bb9f3b09317d5b48368786c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab3581d7d0bb9f3b09317d5b48368786c">USPI_IS_BUSY</a>(uspi)</td></tr>
<tr class="memdesc:gab3581d7d0bb9f3b09317d5b48368786c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the USCI_SPI busy state.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab3581d7d0bb9f3b09317d5b48368786c">More...</a><br /></td></tr>
<tr class="separator:gab3581d7d0bb9f3b09317d5b48368786c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4b69763513233828491b2686949e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7c4b69763513233828491b2686949e9e">USPI_GET_WAKEUP_FLAG</a>(uspi)</td></tr>
<tr class="memdesc:ga7c4b69763513233828491b2686949e9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the USCI_SPI wakeup flag.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7c4b69763513233828491b2686949e9e">More...</a><br /></td></tr>
<tr class="separator:ga7c4b69763513233828491b2686949e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adf5e093c735ed646cd31203da71b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5adf5e093c735ed646cd31203da71b11">USPI_CLR_WAKEUP_FLAG</a>(uspi)</td></tr>
<tr class="memdesc:ga5adf5e093c735ed646cd31203da71b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the USCI_SPI wakeup flag.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5adf5e093c735ed646cd31203da71b11">More...</a><br /></td></tr>
<tr class="separator:ga5adf5e093c735ed646cd31203da71b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5525a084cdb6d6536b6f2230acd8d14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5525a084cdb6d6536b6f2230acd8d14d">USPI_GET_PROT_STATUS</a>(uspi)</td></tr>
<tr class="memdesc:ga5525a084cdb6d6536b6f2230acd8d14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get protocol interrupt flag/status.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5525a084cdb6d6536b6f2230acd8d14d">More...</a><br /></td></tr>
<tr class="separator:ga5525a084cdb6d6536b6f2230acd8d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0498ab795858a948059aaed94f2409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f0498ab795858a948059aaed94f2409">USPI_CLR_PROT_INT_FLAG</a>(uspi,  u32IntTypeFlag)</td></tr>
<tr class="memdesc:ga9f0498ab795858a948059aaed94f2409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear specified protocol interrupt flag.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f0498ab795858a948059aaed94f2409">More...</a><br /></td></tr>
<tr class="separator:ga9f0498ab795858a948059aaed94f2409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858da4999cca974d4089bd793f5709c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga858da4999cca974d4089bd793f5709c3">USPI_GET_BUF_STATUS</a>(uspi)</td></tr>
<tr class="memdesc:ga858da4999cca974d4089bd793f5709c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get buffer interrupt flag/status.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga858da4999cca974d4089bd793f5709c3">More...</a><br /></td></tr>
<tr class="separator:ga858da4999cca974d4089bd793f5709c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebdf3aeaaebac33ac84b7fb7553d663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7ebdf3aeaaebac33ac84b7fb7553d663">USPI_CLR_BUF_INT_FLAG</a>(uspi,  u32IntTypeFlag)</td></tr>
<tr class="memdesc:ga7ebdf3aeaaebac33ac84b7fb7553d663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear specified buffer interrupt flag.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7ebdf3aeaaebac33ac84b7fb7553d663">More...</a><br /></td></tr>
<tr class="separator:ga7ebdf3aeaaebac33ac84b7fb7553d663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa828a22f9586977acd5158bb4dcb4fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa828a22f9586977acd5158bb4dcb4fff">USPI_ENABLE_PROT_INT</a>(uspi,  u32IntSel)</td></tr>
<tr class="memdesc:gaa828a22f9586977acd5158bb4dcb4fff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable specified protocol interrupt.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa828a22f9586977acd5158bb4dcb4fff">More...</a><br /></td></tr>
<tr class="separator:gaa828a22f9586977acd5158bb4dcb4fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228f0ae6d4a4f6311e4494f362c8b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga228f0ae6d4a4f6311e4494f362c8b132">USPI_DISABLE_PROT_INT</a>(uspi,  u32IntSel)</td></tr>
<tr class="memdesc:ga228f0ae6d4a4f6311e4494f362c8b132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable specified protocol interrupt.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga228f0ae6d4a4f6311e4494f362c8b132">More...</a><br /></td></tr>
<tr class="separator:ga228f0ae6d4a4f6311e4494f362c8b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e329c84ae7df1ea2544856e1420e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga28e329c84ae7df1ea2544856e1420e27">USPI_ENABLE_BUF_INT</a>(uspi,  u32IntSel)</td></tr>
<tr class="memdesc:ga28e329c84ae7df1ea2544856e1420e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable specified buffer interrupt.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga28e329c84ae7df1ea2544856e1420e27">More...</a><br /></td></tr>
<tr class="separator:ga28e329c84ae7df1ea2544856e1420e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4440497c1399ed8dba261f333d6fe6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4440497c1399ed8dba261f333d6fe6c">USPI_DISABLE_BUF_INT</a>(uspi,  u32IntSel)</td></tr>
<tr class="memdesc:gaa4440497c1399ed8dba261f333d6fe6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable specified buffer interrupt.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4440497c1399ed8dba261f333d6fe6c">More...</a><br /></td></tr>
<tr class="separator:gaa4440497c1399ed8dba261f333d6fe6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4b7aecedfa1a5cd0c3de2a9ac5819a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaee4b7aecedfa1a5cd0c3de2a9ac5819a">USPI_ENABLE_TRANS_INT</a>(uspi,  u32IntSel)</td></tr>
<tr class="memdesc:gaee4b7aecedfa1a5cd0c3de2a9ac5819a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable specified transfer interrupt.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaee4b7aecedfa1a5cd0c3de2a9ac5819a">More...</a><br /></td></tr>
<tr class="separator:gaee4b7aecedfa1a5cd0c3de2a9ac5819a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220596deb488cbb36b153191a54c148a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga220596deb488cbb36b153191a54c148a">USPI_DISABLE_TRANS_INT</a>(uspi,  u32IntSel)</td></tr>
<tr class="memdesc:ga220596deb488cbb36b153191a54c148a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable specified transfer interrupt.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga220596deb488cbb36b153191a54c148a">More...</a><br /></td></tr>
<tr class="separator:ga220596deb488cbb36b153191a54c148a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf900a98c98b1173979f83cc7b754c481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf900a98c98b1173979f83cc7b754c481">USPI_TRIGGER_RX_PDMA</a>(uspi)</td></tr>
<tr class="memdesc:gaf900a98c98b1173979f83cc7b754c481"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger RX PDMA function.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf900a98c98b1173979f83cc7b754c481">More...</a><br /></td></tr>
<tr class="separator:gaf900a98c98b1173979f83cc7b754c481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5560efa7c66e9691d7e82a637ecc711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa5560efa7c66e9691d7e82a637ecc711">USPI_TRIGGER_TX_PDMA</a>(uspi)</td></tr>
<tr class="memdesc:gaa5560efa7c66e9691d7e82a637ecc711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA function.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa5560efa7c66e9691d7e82a637ecc711">More...</a><br /></td></tr>
<tr class="separator:gaa5560efa7c66e9691d7e82a637ecc711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e16e18ec986b6985a69216205d6e6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e16e18ec986b6985a69216205d6e6b8">USPI_TRIGGER_TX_RX_PDMA</a>(uspi)</td></tr>
<tr class="memdesc:ga8e16e18ec986b6985a69216205d6e6b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX and RX PDMA function.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e16e18ec986b6985a69216205d6e6b8">More...</a><br /></td></tr>
<tr class="separator:ga8e16e18ec986b6985a69216205d6e6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d45ac31ba00656e0b986ef077c0edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf7d45ac31ba00656e0b986ef077c0edd">USPI_DISABLE_RX_PDMA</a>(uspi)</td></tr>
<tr class="memdesc:gaf7d45ac31ba00656e0b986ef077c0edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX PDMA transfer.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf7d45ac31ba00656e0b986ef077c0edd">More...</a><br /></td></tr>
<tr class="separator:gaf7d45ac31ba00656e0b986ef077c0edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d61be99d6830358b3e1dbf91c4b129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga16d61be99d6830358b3e1dbf91c4b129">USPI_DISABLE_TX_PDMA</a>(uspi)</td></tr>
<tr class="memdesc:ga16d61be99d6830358b3e1dbf91c4b129"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX PDMA transfer.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga16d61be99d6830358b3e1dbf91c4b129">More...</a><br /></td></tr>
<tr class="separator:ga16d61be99d6830358b3e1dbf91c4b129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68c76f2a142f88579c744caafc3f473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad68c76f2a142f88579c744caafc3f473">USPI_DISABLE_TX_RX_PDMA</a>(uspi)</td></tr>
<tr class="memdesc:gad68c76f2a142f88579c744caafc3f473"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX and RX PDMA transfer.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad68c76f2a142f88579c744caafc3f473">More...</a><br /></td></tr>
<tr class="separator:gad68c76f2a142f88579c744caafc3f473"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga318cd9af5b5c60295ee1b9d5f471a8fe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga318cd9af5b5c60295ee1b9d5f471a8fe">USPI_Open</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga318cd9af5b5c60295ee1b9d5f471a8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make USCI_SPI module be ready to transfer. By default, the USCI_SPI transfer sequence is MSB first, the slave selection signal is active low and the automatic slave select function is disabled. In Slave mode, the u32BusClock must be NULL and the USCI_SPI clock divider setting will be 0.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga318cd9af5b5c60295ee1b9d5f471a8fe">More...</a><br /></td></tr>
<tr class="separator:ga318cd9af5b5c60295ee1b9d5f471a8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f274ac8146a79e421613954cbab1ae5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0f274ac8146a79e421613954cbab1ae5">USPI_Close</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi)</td></tr>
<tr class="memdesc:ga0f274ac8146a79e421613954cbab1ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable USCI_SPI function mode.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0f274ac8146a79e421613954cbab1ae5">More...</a><br /></td></tr>
<tr class="separator:ga0f274ac8146a79e421613954cbab1ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95a4315a8b1fb746dbf38263ec87174"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae95a4315a8b1fb746dbf38263ec87174">USPI_ClearRxBuf</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi)</td></tr>
<tr class="memdesc:gae95a4315a8b1fb746dbf38263ec87174"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Rx buffer.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae95a4315a8b1fb746dbf38263ec87174">More...</a><br /></td></tr>
<tr class="separator:gae95a4315a8b1fb746dbf38263ec87174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92b30c4dbfeff69318dfb68f5e090db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab92b30c4dbfeff69318dfb68f5e090db">USPI_ClearTxBuf</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi)</td></tr>
<tr class="memdesc:gab92b30c4dbfeff69318dfb68f5e090db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Tx buffer.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab92b30c4dbfeff69318dfb68f5e090db">More...</a><br /></td></tr>
<tr class="separator:gab92b30c4dbfeff69318dfb68f5e090db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62838f6686b6e56b3db306aa3d7c6996"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga62838f6686b6e56b3db306aa3d7c6996">USPI_DisableAutoSS</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi)</td></tr>
<tr class="memdesc:ga62838f6686b6e56b3db306aa3d7c6996"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave select function.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga62838f6686b6e56b3db306aa3d7c6996">More...</a><br /></td></tr>
<tr class="separator:ga62838f6686b6e56b3db306aa3d7c6996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685b1a6e674cb71c71e41af5ac57f1a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga685b1a6e674cb71c71e41af5ac57f1a1">USPI_EnableAutoSS</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga685b1a6e674cb71c71e41af5ac57f1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave select function. Only available in Master mode.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga685b1a6e674cb71c71e41af5ac57f1a1">More...</a><br /></td></tr>
<tr class="separator:ga685b1a6e674cb71c71e41af5ac57f1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ba1b6fbf58d6749921b2dd618e6fda"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga76ba1b6fbf58d6749921b2dd618e6fda">USPI_SetBusClock</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga76ba1b6fbf58d6749921b2dd618e6fda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the USCI_SPI bus clock. Only available in Master mode.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga76ba1b6fbf58d6749921b2dd618e6fda">More...</a><br /></td></tr>
<tr class="separator:ga76ba1b6fbf58d6749921b2dd618e6fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37914cdade22db50b931d3550c20573b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga37914cdade22db50b931d3550c20573b">USPI_GetBusClock</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi)</td></tr>
<tr class="memdesc:ga37914cdade22db50b931d3550c20573b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of USCI_SPI bus clock. Only available in Master mode.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga37914cdade22db50b931d3550c20573b">More...</a><br /></td></tr>
<tr class="separator:ga37914cdade22db50b931d3550c20573b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb1dea60b28bb93ae232451e85c73b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2bb1dea60b28bb93ae232451e85c73b1">USPI_EnableInt</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga2bb1dea60b28bb93ae232451e85c73b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable related interrupts specified by u32Mask parameter.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2bb1dea60b28bb93ae232451e85c73b1">More...</a><br /></td></tr>
<tr class="separator:ga2bb1dea60b28bb93ae232451e85c73b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91b71e4c71c63aa777adfb8a1334fdb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab91b71e4c71c63aa777adfb8a1334fdb">USPI_DisableInt</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gab91b71e4c71c63aa777adfb8a1334fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable related interrupts specified by u32Mask parameter.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab91b71e4c71c63aa777adfb8a1334fdb">More...</a><br /></td></tr>
<tr class="separator:gab91b71e4c71c63aa777adfb8a1334fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1a0bb71e3d6037c12fccb51717fdd4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc1a0bb71e3d6037c12fccb51717fdd4">USPI_GetIntFlag</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabc1a0bb71e3d6037c12fccb51717fdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt flag.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc1a0bb71e3d6037c12fccb51717fdd4">More...</a><br /></td></tr>
<tr class="separator:gabc1a0bb71e3d6037c12fccb51717fdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ac46b9cdd7fd86c7cd4311e066a2d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga28ac46b9cdd7fd86c7cd4311e066a2d7">USPI_ClearIntFlag</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga28ac46b9cdd7fd86c7cd4311e066a2d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear interrupt flag.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga28ac46b9cdd7fd86c7cd4311e066a2d7">More...</a><br /></td></tr>
<tr class="separator:ga28ac46b9cdd7fd86c7cd4311e066a2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c47361177670d09714feb3c69f7778"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae8c47361177670d09714feb3c69f7778">USPI_GetStatus</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gae8c47361177670d09714feb3c69f7778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get USCI_SPI status.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae8c47361177670d09714feb3c69f7778">More...</a><br /></td></tr>
<tr class="separator:gae8c47361177670d09714feb3c69f7778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7974b53bb9cb60c1d083bb27dddd1f1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7974b53bb9cb60c1d083bb27dddd1f1b">USPI_EnableWakeup</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi)</td></tr>
<tr class="memdesc:ga7974b53bb9cb60c1d083bb27dddd1f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable USCI_SPI Wake-up Function.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7974b53bb9cb60c1d083bb27dddd1f1b">More...</a><br /></td></tr>
<tr class="separator:ga7974b53bb9cb60c1d083bb27dddd1f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c871ae8743c593fefeb5db65876f40"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga81c871ae8743c593fefeb5db65876f40">USPI_DisableWakeup</a> (<a class="el" href="struct_u_s_p_i___t.html">USPI_T</a> *uspi)</td></tr>
<tr class="memdesc:ga81c871ae8743c593fefeb5db65876f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable USCI_SPI Wake-up Function.  <a href="group___u_s_c_i___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga81c871ae8743c593fefeb5db65876f40">More...</a><br /></td></tr>
<tr class="separator:ga81c871ae8743c593fefeb5db65876f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >M480 series USCI_SPI driver header file. </p>
<dl class="section version"><dt>Version</dt><dd>V3.00</dd></dl>
<p>SPDX-License-Identifier: Apache-2.0 </p><dl class="section copyright"><dt>Copyright</dt><dd>(C) 2016-2020 Nuvoton Technology Corp. All rights reserved. </dd></dl>

<p class="definition">Definition in file <a class="el" href="usci__spi_8h_source.html">usci_spi.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 14 2024 12:22:05 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
