-- Project:   ext_pim
-- Generated: 02/25/2019 13:45:09
-- PSoC Creator  4.2

ENTITY ext_pim IS
    PORT(
        RELAY_B(0)_PAD : OUT std_ulogic;
        LED_GRN(0)_PAD : OUT std_ulogic;
        SOUND_OUT(0)_PAD : OUT std_ulogic;
        PS_D0(0)_PAD : OUT std_ulogic;
        PS_D1(0)_PAD : OUT std_ulogic;
        Pin_WD0(0)_PAD : IN std_ulogic;
        Pin_WD1(0)_PAD : IN std_ulogic;
        TAMPER_OUT(0)_PAD : OUT std_ulogic;
        LEDG_OUT(0)_PAD : OUT std_ulogic;
        SOUND_IN(0)_PAD : IN std_ulogic;
        LEDG_IN(0)_PAD : IN std_ulogic;
        TAMPER_IN(0)_PAD : IN std_ulogic;
        SW_Rst(0)_PAD : IN std_ulogic;
        LED_RED(0)_PAD : OUT std_ulogic;
        LEDR_IN(0)_PAD : IN std_ulogic;
        LEDR_OUT(0)_PAD : OUT std_ulogic;
        REED_1(0)_PAD : IN std_ulogic;
        REED_2(0)_PAD : IN std_ulogic;
        RELAY_A(0)_PAD : OUT std_ulogic;
        Pin_VRef(0)_PAD : OUT std_ulogic;
        LED_YEL(0)_PAD : OUT std_ulogic;
        Mode_Sel_ACS(0)_PAD : OUT std_ulogic;
        ACS_Tx(0)_PAD : OUT std_ulogic;
        ACS_Rx(0)_PAD : IN std_ulogic;
        TX_EN(0)_PAD : OUT std_ulogic;
        CR_DE(0)_PAD : OUT std_ulogic;
        CR_Rx(0)_PAD : IN std_ulogic;
        CR_Tx(0)_PAD : OUT std_ulogic;
        Mode_Sel_CR(0)_PAD : OUT std_ulogic;
        EZI2CPin(0)_PAD : INOUT std_ulogic;
        EZI2CPin(1)_PAD : INOUT std_ulogic;
        SF2F(0)_PAD : OUT std_ulogic;
        POE_RST(0)_PAD : OUT std_ulogic;
        POE_OIM_SDn(0)_PAD : OUT std_ulogic;
        ST_LED_0(0)_PAD : OUT std_ulogic;
        SDA_RTC(0)_PAD : INOUT std_ulogic;
        SCL_RTC(0)_PAD : INOUT std_ulogic;
        ST_LED_1(0)_PAD : OUT std_ulogic;
        ST_LED_2(0)_PAD : OUT std_ulogic;
        RESET_SWBTN(0)_PAD : IN std_ulogic;
        SW1(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END ext_pim;

ARCHITECTURE __DEFAULT__ OF ext_pim IS
    SIGNAL ACS_Rx(0)__PA : bit;
    SIGNAL ACS_Tx(0)__PA : bit;
    SIGNAL CLK24M : bit;
    ATTRIBUTE udbclken_assigned OF CLK24M : SIGNAL IS "True";
    ATTRIBUTE global_signal OF CLK24M : SIGNAL IS true;
    SIGNAL CLK24M_local : bit;
    SIGNAL CR_DE(0)__PA : bit;
    SIGNAL CR_Rx(0)__PA : bit;
    SIGNAL CR_Tx(0)__PA : bit;
    SIGNAL CTW_OUT : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL EZI2CPin(0)__PA : bit;
    SIGNAL EZI2CPin(1)__PA : bit;
    SIGNAL LEDG_IN(0)__PA : bit;
    SIGNAL LEDG_OUT(0)__PA : bit;
    SIGNAL LEDR_IN(0)__PA : bit;
    SIGNAL LEDR_OUT(0)__PA : bit;
    SIGNAL LED_GRN(0)__PA : bit;
    SIGNAL LED_RED(0)__PA : bit;
    SIGNAL LED_YEL(0)__PA : bit;
    SIGNAL MODIN1_3 : bit;
    SIGNAL MODIN1_4 : bit;
    SIGNAL MODIN1_5 : bit;
    SIGNAL MODIN1_6 : bit;
    SIGNAL MODIN2_0 : bit;
    ATTRIBUTE placement_force OF MODIN2_0 : SIGNAL IS "U(2,3,B)1";
    SIGNAL MODIN2_1 : bit;
    ATTRIBUTE placement_force OF MODIN2_1 : SIGNAL IS "U(2,3,B)0";
    SIGNAL MODIN5_3 : bit;
    SIGNAL MODIN5_4 : bit;
    SIGNAL MODIN5_5 : bit;
    SIGNAL MODIN5_6 : bit;
    SIGNAL Mode_Sel_ACS(0)__PA : bit;
    SIGNAL Mode_Sel_CR(0)__PA : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_103 : bit;
    ATTRIBUTE placement_force OF Net_103 : SIGNAL IS "U(0,0,A)1";
    SIGNAL Net_1087 : bit;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_1292 : bit;
    SIGNAL Net_1356 : bit;
    ATTRIBUTE placement_force OF Net_1356 : SIGNAL IS "U(3,1,A)3";
    SIGNAL Net_1361 : bit;
    SIGNAL Net_1361_SYNCOUT : bit;
    SIGNAL Net_1512 : bit;
    ATTRIBUTE placement_force OF Net_1512 : SIGNAL IS "U(3,4,A)2";
    SIGNAL Net_1513 : bit;
    ATTRIBUTE placement_force OF Net_1513 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_1532 : bit;
    ATTRIBUTE placement_force OF Net_1532 : SIGNAL IS "U(3,4,A)3";
    SIGNAL Net_1559 : bit;
    SIGNAL Net_1573 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1573 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1573 : SIGNAL IS true;
    SIGNAL Net_1573_local : bit;
    SIGNAL Net_1610 : bit;
    ATTRIBUTE placement_force OF Net_1610 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_1613 : bit;
    ATTRIBUTE placement_force OF Net_1613 : SIGNAL IS "U(2,0,B)1";
    SIGNAL Net_1616 : bit;
    ATTRIBUTE global_signal OF Net_1616 : SIGNAL IS true;
    SIGNAL Net_1616_adig : bit;
    SIGNAL Net_1616_adig_local : bit;
    SIGNAL Net_1616_local : bit;
    SIGNAL Net_1616_local__SYNC_OUT : bit;
    SIGNAL Net_1618 : bit;
    SIGNAL Net_1618_SYNCOUT : bit;
    SIGNAL Net_1631 : bit;
    SIGNAL Net_1728 : bit;
    SIGNAL Net_1830 : bit;
    SIGNAL Net_1830_SYNCOUT : bit;
    SIGNAL Net_1841 : bit;
    ATTRIBUTE placement_force OF Net_1841 : SIGNAL IS "U(3,4,B)2";
    ATTRIBUTE soft OF Net_1841 : SIGNAL IS 1;
    SIGNAL Net_1852 : bit;
    SIGNAL Net_1974 : bit;
    SIGNAL Net_2044 : bit;
    SIGNAL Net_2170 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2170 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2170 : SIGNAL IS true;
    SIGNAL Net_2170_local : bit;
    SIGNAL Net_2187 : bit;
    SIGNAL Net_2189 : bit;
    ATTRIBUTE placement_force OF Net_2189 : SIGNAL IS "U(3,4,B)0";
    SIGNAL Net_2223 : bit;
    ATTRIBUTE placement_force OF Net_2223 : SIGNAL IS "U(0,4,A)3";
    SIGNAL Net_45 : bit;
    ATTRIBUTE udbclken_assigned OF Net_45 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_45 : SIGNAL IS true;
    SIGNAL Net_45_local : bit;
    SIGNAL Net_77 : bit;
    ATTRIBUTE placement_force OF Net_77 : SIGNAL IS "U(0,0,A)3";
    SIGNAL Net_78 : bit;
    ATTRIBUTE placement_force OF Net_78 : SIGNAL IS "U(0,0,A)0";
    SIGNAL Net_878 : bit;
    SIGNAL OSDP_RDR : bit;
    ATTRIBUTE udbclken_assigned OF OSDP_RDR : SIGNAL IS "True";
    ATTRIBUTE global_signal OF OSDP_RDR : SIGNAL IS true;
    SIGNAL OSDP_RDR_local : bit;
    SIGNAL POE_OIM_SDn(0)__PA : bit;
    SIGNAL POE_RST(0)__PA : bit;
    SIGNAL PS_D0(0)__PA : bit;
    SIGNAL PS_D1(0)__PA : bit;
    SIGNAL Pin_VRef(0)__PA : bit;
    SIGNAL Pin_WD0(0)__PA : bit;
    SIGNAL Pin_WD1(0)__PA : bit;
    SIGNAL REED_1(0)__PA : bit;
    SIGNAL REED_2(0)__PA : bit;
    SIGNAL RELAY_A(0)__PA : bit;
    SIGNAL RELAY_B(0)__PA : bit;
    SIGNAL RESET_SWBTN(0)__PA : bit;
    SIGNAL SCL_RTC(0)__PA : bit;
    SIGNAL SDA_RTC(0)__PA : bit;
    SIGNAL SF2F(0)__PA : bit;
    SIGNAL SOUND_IN(0)__PA : bit;
    SIGNAL SOUND_OUT(0)__PA : bit;
    SIGNAL ST_LED_0(0)__PA : bit;
    SIGNAL ST_LED_1(0)__PA : bit;
    SIGNAL ST_LED_2(0)__PA : bit;
    SIGNAL SW1(0)__PA : bit;
    SIGNAL SW_Rst(0)__PA : bit;
    SIGNAL TAMPER_IN(0)__PA : bit;
    SIGNAL TAMPER_OUT(0)__PA : bit;
    SIGNAL TX_EN(0)__PA : bit;
    SIGNAL WD0_dbnc : bit;
    ATTRIBUTE placement_force OF WD0_dbnc : SIGNAL IS "U(0,4,A)1";
    SIGNAL WD0_in : bit;
    SIGNAL WD0_in_SYNCOUT : bit;
    SIGNAL WD1_in : bit;
    SIGNAL WD1_in_SYNCOUT : bit;
    SIGNAL \D0_debounce:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \D0_debounce:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \Debtn:DEBOUNCER[0]:d_sync_0\ : bit;
    ATTRIBUTE placement_force OF \Debtn:DEBOUNCER[0]:d_sync_0\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \Debtn:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \Debtn:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \EZI2Cs:Net_172\ : bit;
    SIGNAL \EZI2Cs:Net_173\ : bit;
    SIGNAL \EZI2Cs:Net_174\ : bit;
    SIGNAL \EZI2Cs:Net_175\ : bit;
    SIGNAL \EZI2Cs:Net_175_SYNCOUT\ : bit;
    SIGNAL \EZI2Cs:Net_181\ : bit;
    SIGNAL \EZI2Cs:Net_181_SYNCOUT\ : bit;
    SIGNAL \I2C_Master:Net_1109_0\ : bit;
    SIGNAL \I2C_Master:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C_Master:Net_1109_1\ : bit;
    SIGNAL \I2C_Master:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C_Master:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:Net_643_3\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \I2C_Master:Net_697\ : bit;
    SIGNAL \I2C_Master:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C_Master:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C_Master:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C_Master:Net_970_local\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \I2C_Master:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \I2C_Master:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \I2C_Master:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \I2C_Master:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(1,3,A)0";
    ATTRIBUTE soft OF \I2C_Master:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C_Master:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \I2C_Master:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(0,4,B)1";
    ATTRIBUTE soft OF \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C_Master:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \I2C_Master:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:m_reset\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \I2C_Master:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:m_state_0\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \I2C_Master:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \I2C_Master:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:m_state_1\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \I2C_Master:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:m_state_2\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \I2C_Master:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \I2C_Master:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:m_state_3\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \I2C_Master:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:m_state_4\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \I2C_Master:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \I2C_Master:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \I2C_Master:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \I2C_Master:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \I2C_Master:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \I2C_Master:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \I2C_Master:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \I2C_Master:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C_Master:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:status_0\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \I2C_Master:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:status_1\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \I2C_Master:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:status_2\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \I2C_Master:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:status_3\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \I2C_Master:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:status_4\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \I2C_Master:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:bI2C_UDB:status_5\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \I2C_Master:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C_Master:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \I2C_Master:sda_x_wire\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \OSDPReaderTimer:TimerUDB:control_0\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:control_1\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:control_2\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:control_3\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:control_4\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:control_5\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:control_6\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:control_7\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:status_2\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:status_3\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \OSDPReaderTimer:TimerUDB:status_tc\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \OptSelect:control_2\ : bit;
    SIGNAL \OptSelect:control_3\ : bit;
    SIGNAL \OptSelect:control_4\ : bit;
    SIGNAL \OptSelect:control_5\ : bit;
    SIGNAL \OptSelect:control_6\ : bit;
    SIGNAL \OptSelect:control_7\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:control_0\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:control_1\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:control_2\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:control_3\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:control_4\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:control_5\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:control_6\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:control_7\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:per_zero\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:status_2\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:status_3\ : bit;
    SIGNAL \Pulse_50us:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Pulse_50us:TimerUDB:status_tc\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \Tamper_Timer:Net_261\ : bit;
    SIGNAL \Tamper_Timer:Net_51\ : bit;
    SIGNAL \Timeout_Timer:Net_261\ : bit;
    SIGNAL \Timeout_Timer:Net_51\ : bit;
    SIGNAL \UART_1:BUART:control_0\ : bit;
    SIGNAL \UART_1:BUART:control_1\ : bit;
    SIGNAL \UART_1:BUART:control_2\ : bit;
    SIGNAL \UART_1:BUART:control_3\ : bit;
    SIGNAL \UART_1:BUART:control_4\ : bit;
    SIGNAL \UART_1:BUART:control_5\ : bit;
    SIGNAL \UART_1:BUART:control_6\ : bit;
    SIGNAL \UART_1:BUART:control_7\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:counter_load_not\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_counter_load\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_last\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_load_fifo\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_markspace_pre\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_parity_bit\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_parity_error_pre\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_0\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \UART_1:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_1\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_2\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_3\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \UART_1:BUART:rx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_2\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_3\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_4\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_5\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_bitclk\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_mark\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_mark\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_parity_bit\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_0\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_1\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_2\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_0\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_2\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \UART_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \UART_1:BUART:txn_split\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn_split\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \UART_ACS:BUART:HalfDuplexSend_last\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:HalfDuplexSend_last\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \UART_ACS:BUART:control_0\ : bit;
    SIGNAL \UART_ACS:BUART:control_1\ : bit;
    SIGNAL \UART_ACS:BUART:control_2\ : bit;
    SIGNAL \UART_ACS:BUART:control_3\ : bit;
    SIGNAL \UART_ACS:BUART:control_4\ : bit;
    SIGNAL \UART_ACS:BUART:control_5\ : bit;
    SIGNAL \UART_ACS:BUART:control_6\ : bit;
    SIGNAL \UART_ACS:BUART:control_7\ : bit;
    SIGNAL \UART_ACS:BUART:hd_shift_out\ : bit;
    SIGNAL \UART_ACS:BUART:hd_tx_fifo_empty\ : bit;
    SIGNAL \UART_ACS:BUART:hd_tx_fifo_notfull\ : bit;
    SIGNAL \UART_ACS:BUART:reset_sr\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:reset_sr\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \UART_ACS:BUART:rx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_bitclk\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \UART_ACS:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \UART_ACS:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_ACS:BUART:rx_count_0\ : bit;
    SIGNAL \UART_ACS:BUART:rx_count_1\ : bit;
    SIGNAL \UART_ACS:BUART:rx_count_2\ : bit;
    SIGNAL \UART_ACS:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_counter_load\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \UART_ACS:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_ACS:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_ACS:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_last\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \UART_ACS:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_load_fifo\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \UART_ACS:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_postpoll\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \UART_ACS:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_state_0\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \UART_ACS:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_state_1\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \UART_ACS:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_state_2\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \UART_ACS:BUART:rx_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_state_2_split\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \UART_ACS:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_state_3\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \UART_ACS:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \UART_ACS:BUART:rx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_status_0\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \UART_ACS:BUART:rx_status_1\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_status_1\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \UART_ACS:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_status_3\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \UART_ACS:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_status_4\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \UART_ACS:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:rx_status_5\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \UART_ACS:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:txn\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \UART_ACS:BUART:txn_split\ : bit;
    ATTRIBUTE placement_force OF \UART_ACS:BUART:txn_split\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \UART_READER:BUART:HalfDuplexSend_last\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:HalfDuplexSend_last\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART_READER:BUART:control_0\ : bit;
    SIGNAL \UART_READER:BUART:control_1\ : bit;
    SIGNAL \UART_READER:BUART:control_2\ : bit;
    SIGNAL \UART_READER:BUART:control_3\ : bit;
    SIGNAL \UART_READER:BUART:control_4\ : bit;
    SIGNAL \UART_READER:BUART:control_5\ : bit;
    SIGNAL \UART_READER:BUART:control_6\ : bit;
    SIGNAL \UART_READER:BUART:control_7\ : bit;
    SIGNAL \UART_READER:BUART:hd_shift_out\ : bit;
    SIGNAL \UART_READER:BUART:hd_tx_fifo_empty\ : bit;
    SIGNAL \UART_READER:BUART:hd_tx_fifo_notfull\ : bit;
    SIGNAL \UART_READER:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:pollcount_0\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \UART_READER:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:pollcount_1\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \UART_READER:BUART:reset_sr\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:reset_sr\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \UART_READER:BUART:rx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_bitclk\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \UART_READER:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART_READER:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_READER:BUART:rx_count_0\ : bit;
    SIGNAL \UART_READER:BUART:rx_count_1\ : bit;
    SIGNAL \UART_READER:BUART:rx_count_2\ : bit;
    SIGNAL \UART_READER:BUART:rx_count_3\ : bit;
    SIGNAL \UART_READER:BUART:rx_count_4\ : bit;
    SIGNAL \UART_READER:BUART:rx_count_5\ : bit;
    SIGNAL \UART_READER:BUART:rx_count_6\ : bit;
    SIGNAL \UART_READER:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \UART_READER:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_READER:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_READER:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_last\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \UART_READER:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_load_fifo\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \UART_READER:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_postpoll\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \UART_READER:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_state_0\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \UART_READER:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_state_1\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART_READER:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_state_2\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UART_READER:BUART:rx_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_state_2_split\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART_READER:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_state_3\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UART_READER:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \UART_READER:BUART:rx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_status_0\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \UART_READER:BUART:rx_status_1\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_status_1\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \UART_READER:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_status_3\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART_READER:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_status_4\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \UART_READER:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:rx_status_5\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \UART_READER:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:txn\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART_READER:BUART:txn_split\ : bit;
    ATTRIBUTE placement_force OF \UART_READER:BUART:txn_split\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART_TIMER:TimerUDB:control_0\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:control_1\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:control_2\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:control_3\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:control_4\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:control_5\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:control_6\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:control_7\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:per_zero\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:status_2\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:status_3\ : bit;
    SIGNAL \UART_TIMER:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \UART_TIMER:TimerUDB:status_tc\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,3,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__RELAY_B_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__RELAY_B_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_2__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_3__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \UART_1:BUART:txn_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \UART_1:BUART:txn_split\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF RELAY_B(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF RELAY_B(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF LED_GRN(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF LED_GRN(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF SOUND_OUT(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF SOUND_OUT(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF PS_D0(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF PS_D0(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF PS_D1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF PS_D1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Pin_WD0(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Pin_WD0(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Pin_WD1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Pin_WD1(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF TAMPER_OUT(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF TAMPER_OUT(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF LEDG_OUT(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF LEDG_OUT(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF SOUND_IN(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF SOUND_IN(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF LEDG_IN(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF LEDG_IN(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF TAMPER_IN(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF TAMPER_IN(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF SW_Rst(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF SW_Rst(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF LED_RED(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF LED_RED(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF LEDR_IN(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF LEDR_IN(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF LEDR_OUT(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF LEDR_OUT(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF REED_1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF REED_1(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF REED_2(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF REED_2(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF RELAY_A(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF RELAY_A(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Pin_VRef(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Pin_VRef(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF LED_YEL(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF LED_YEL(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Mode_Sel_ACS(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Mode_Sel_ACS(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF ACS_Tx(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF ACS_Tx(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF ACS_Rx(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF ACS_Rx(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF TX_EN(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF TX_EN(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF CR_DE(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF CR_DE(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF CR_Rx(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF CR_Rx(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF CR_Tx(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF CR_Tx(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Mode_Sel_CR(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Mode_Sel_CR(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF EZI2CPin(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF EZI2CPin(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF EZI2CPin(1) : LABEL IS "iocell31";
    ATTRIBUTE Location OF EZI2CPin(1) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF SF2F(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF SF2F(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF POE_RST(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF POE_RST(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF POE_OIM_SDn(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF POE_OIM_SDn(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF ST_LED_0(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF ST_LED_0(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell36";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell37";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF SDA_RTC(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF SDA_RTC(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF SCL_RTC(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF SCL_RTC(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF ST_LED_1(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF ST_LED_1(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF ST_LED_2(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF ST_LED_2(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF RESET_SWBTN(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF RESET_SWBTN(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF SW1(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF SW1(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF \UART_TIMER:TimerUDB:status_tc\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_TIMER:TimerUDB:status_tc\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_1841 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_1841 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_1:BUART:counter_load_not\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_1:BUART:rx_counter_load\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_4\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_5\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF ACS_Rx(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_2189 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_2189 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:reset_sr\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UART_ACS:BUART:reset_sr\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_1356 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_1356 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_counter_load\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_counter_load\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_bitclk_enable\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_bitclk_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_postpoll\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_postpoll\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_status_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_status_1\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_status_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_status_4\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_status_4\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_status_5\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_status_5\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:reset_sr\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \UART_READER:BUART:reset_sr\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_1613 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_1613 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_counter_load\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_bitclk_enable\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_bitclk_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_postpoll\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_postpoll\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_status_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_status_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_status_1\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_status_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_status_4\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_status_4\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_status_5\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_status_5\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF SW_Rst(0)_SYNC : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \OSDPReaderTimer:TimerUDB:status_tc\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \OSDPReaderTimer:TimerUDB:status_tc\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Pulse_50us:TimerUDB:status_tc\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Pulse_50us:TimerUDB:status_tc\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:status_5\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:status_5\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:status_4\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:status_4\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF Pin_WD1(0)_SYNC : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:cnt_reset\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF Pin_WD0(0)_SYNC : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_2223 : LABEL IS "macrocell39";
    ATTRIBUTE Location OF Net_2223 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:m_state_0_split\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_TIMER:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_TIMER:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_TIMER:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_TIMER:TimerUDB:sT8:timerdp:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \UART_1:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \OptSelect:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \OptSelect:Sync:ctrl_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \Tamper_Timer:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF Tamper_Timer_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(17)]";
    ATTRIBUTE Location OF UART_TIMER_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \Timeout_Timer:TimerHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF Timeout_Timer_Isr : LABEL IS "[IntrContainer=(0)][IntrId=(18)]";
    ATTRIBUTE lib_model OF \FilterReg:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \FilterReg:sts:sts_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF isr_F2F_edge : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF \UART_ACS:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART_ACS:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \UART_ACS:BUART:sRX:RxBitCounter\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UART_ACS:BUART:sRX:RxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \UART_READER:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \UART_READER:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \UART_READER:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:sRX:RxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \UART_READER:BUART:sRX:RxSts\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \OSDPReaderTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \OSDPReaderTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF isr_keepalive : LABEL IS "[IntrContainer=(0)][IntrId=(13)]";
    ATTRIBUTE Location OF \EZI2Cs:I2C_Prim\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \EZI2Cs:isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE lib_model OF \FltrReg:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \FltrReg:sts:sts_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF isr_SW_Rst : LABEL IS "[IntrContainer=(0)][IntrId=(9)]";
    ATTRIBUTE Location OF isr_READER_rx : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF isr_50us : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE lib_model OF \Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Pulse_50us:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \Pulse_50us:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Pulse_50us:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Pulse_50us:TimerUDB:sT8:timerdp:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF isr_Sleep : LABEL IS "[IntrContainer=(0)][IntrId=(10)]";
    ATTRIBUTE Location OF \I2C_Master:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:StsReg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:StsReg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:Shifter:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF isr_WD_SYNC : LABEL IS "[IntrContainer=(0)][IntrId=(11)]";
    ATTRIBUTE lib_model OF \Status_Reg_HwPort:sts:sts_reg\ : LABEL IS "statuscell3";
    ATTRIBUTE Location OF \Status_Reg_HwPort:sts:sts_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:m_state_2_split\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \UART_1:BUART:txn\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART_1:BUART:tx_bitclk\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_mark\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \UART_1:BUART:tx_mark\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_parity_bit\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \UART_1:BUART:tx_parity_bit\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_1\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_3\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_2\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_3\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_markspace_pre\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \UART_1:BUART:rx_markspace_pre\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_parity_error_pre\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \UART_1:BUART:rx_parity_error_pre\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \UART_1:BUART:rx_last\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_parity_bit\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \UART_1:BUART:rx_parity_bit\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF WD0_dbnc : LABEL IS "macrocell63";
    ATTRIBUTE Location OF WD0_dbnc : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \D0_debounce:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \D0_debounce:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_1512 : LABEL IS "macrocell65";
    ATTRIBUTE Location OF Net_1512 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_1513 : LABEL IS "macrocell66";
    ATTRIBUTE Location OF Net_1513 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_1532 : LABEL IS "macrocell67";
    ATTRIBUTE Location OF Net_1532 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:m_state_4_split\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:HalfDuplexSend_last\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \UART_ACS:BUART:HalfDuplexSend_last\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:txn\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \UART_ACS:BUART:txn\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_state_1\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_state_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_state_0\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_load_fifo\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_load_fifo\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_state_3\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_state_3\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_state_2\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_state_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_bitclk\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_bitclk\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF MODIN2_1 : LABEL IS "macrocell78";
    ATTRIBUTE Location OF MODIN2_1 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF MODIN2_0 : LABEL IS "macrocell79";
    ATTRIBUTE Location OF MODIN2_0 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_state_2_split\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_state_2_split\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_status_3\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_status_3\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_1610 : LABEL IS "macrocell82";
    ATTRIBUTE Location OF Net_1610 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_last\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_last\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:txn_split\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \UART_READER:BUART:txn_split\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:HalfDuplexSend_last\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \UART_READER:BUART:HalfDuplexSend_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:txn\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \UART_READER:BUART:txn\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_state_1\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_state_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_state_0\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_state_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_load_fifo\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_load_fifo\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_state_3\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_state_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_state_2\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_state_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_bitclk\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_bitclk\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:pollcount_1\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \UART_READER:BUART:pollcount_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:pollcount_0\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \UART_READER:BUART:pollcount_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:rx_state_2_split\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \UART_ACS:BUART:rx_state_2_split\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_status_3\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_READER:BUART:rx_last\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \UART_READER:BUART:rx_last\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Debtn:DEBOUNCER[0]:d_sync_0\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \Debtn:DEBOUNCER[0]:d_sync_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Debtn:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \Debtn:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_77 : LABEL IS "macrocell101";
    ATTRIBUTE Location OF Net_77 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_78 : LABEL IS "macrocell102";
    ATTRIBUTE Location OF Net_78 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_103 : LABEL IS "macrocell103";
    ATTRIBUTE Location OF Net_103 : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF Net_1616_local__SYNC : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF SCL_RTC(0)_SYNC : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF SDA_RTC(0)_SYNC : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF EZI2CPin(1)_SYNC : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:sda_in_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:m_state_4\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:m_state_4\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:m_state_3\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:m_state_3\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:m_state_2\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:m_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:m_state_1\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:m_state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:m_state_0\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:m_state_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:status_3\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:status_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:status_2\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:status_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:status_1\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:status_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:status_0\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:status_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:scl_in_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell117";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell118";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_ACS:BUART:txn_split\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \UART_ACS:BUART:txn_split\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF EZI2CPin(0)_SYNC : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell124";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C_Master:Net_643_3\ : LABEL IS "macrocell125";
    ATTRIBUTE Location OF \I2C_Master:Net_643_3\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_Master:sda_x_wire\ : LABEL IS "macrocell126";
    ATTRIBUTE Location OF \I2C_Master:sda_x_wire\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF CR_Rx(0)_SYNC : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C_Master:bI2C_UDB:m_reset\ : LABEL IS "macrocell127";
    ATTRIBUTE Location OF \I2C_Master:bI2C_UDB:m_reset\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF PM : LABEL IS "F(PM,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \UART_1:BUART:txn_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_6 * main_7 * main_8 * main_10) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * main_7 * !main_10) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_6 * main_7 * main_8 * main_10) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_7 * !main_10) + (main_0 * main_1 * main_3 * !main_4 * !main_6 * main_7 * main_8 * !main_9) + (!main_3 * main_4 * !main_5 * !main_6) + (!main_3 * main_4 * !main_6 * !main_8) + (main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn_split\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:txn\,
            main_3 => \UART_1:BUART:tx_state_1\,
            main_4 => \UART_1:BUART:tx_state_0\,
            main_5 => \UART_1:BUART:tx_shift_out\,
            main_6 => \UART_1:BUART:tx_state_2\,
            main_7 => \UART_1:BUART:tx_counter_dp\,
            main_8 => \UART_1:BUART:tx_bitclk\,
            main_9 => \UART_1:BUART:tx_mark\,
            main_10 => \UART_1:BUART:tx_parity_bit\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => CLK24M,
            dclk_0 => CLK24M_local,
            aclk_glb_0 => Net_1616,
            aclk_0 => Net_1616_local,
            clk_a_dig_glb_0 => Net_1616_adig,
            clk_a_dig_0 => Net_1616_adig_local,
            dclk_glb_1 => \I2C_Master:Net_970\,
            dclk_1 => \I2C_Master:Net_970_local\,
            dclk_glb_2 => Net_1573,
            dclk_2 => Net_1573_local,
            dclk_glb_3 => Net_10,
            dclk_3 => Net_10_local,
            dclk_glb_4 => Net_2170,
            dclk_4 => Net_2170_local,
            dclk_glb_5 => OSDP_RDR,
            dclk_5 => OSDP_RDR_local,
            dclk_glb_6 => Net_45,
            dclk_6 => Net_45_local,
            dclk_glb_ff_2 => \ClockBlock.dclk_glb_ff_2__sig\,
            dclk_glb_ff_3 => \ClockBlock.dclk_glb_ff_3__sig\);

    RELAY_B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "45ec0c49-6837-48df-b676-304d4cd83939",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RELAY_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RELAY_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RELAY_B(0)__PA,
            oe => open,
            pad_in => RELAY_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_GRN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e2355a34-d957-4cfa-825e-82b7b1a95262",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_GRN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_GRN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_GRN(0)__PA,
            oe => open,
            pad_in => LED_GRN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SOUND_OUT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "72689643-b31e-4f9b-b5d8-f025d8a66bce",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SOUND_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SOUND_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SOUND_OUT(0)__PA,
            oe => open,
            pad_in => SOUND_OUT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PS_D0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "54aa4a27-46d6-4453-996b-f421eededf03",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PS_D0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PS_D0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PS_D0(0)__PA,
            oe => open,
            pin_input => Net_2189,
            pad_out => PS_D0(0)_PAD,
            pad_in => PS_D0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PS_D1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f0e6a3fe-3611-4486-9810-841ad7a5dd49",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PS_D1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PS_D1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PS_D1(0)__PA,
            oe => open,
            pad_in => PS_D1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_WD0:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "44906eef-7414-4079-8114-eb0c25d01ec7",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Pin_WD0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_WD0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_WD0(0)__PA,
            oe => open,
            fb => WD0_in,
            pad_in => Pin_WD0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_WD1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "a958cde6-c344-4e4c-ac19-69125223fd6a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Pin_WD1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_WD1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_WD1(0)__PA,
            oe => open,
            fb => WD1_in,
            pad_in => Pin_WD1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TAMPER_OUT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "41037885-ec53-4de9-a85e-653dec4933c2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TAMPER_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TAMPER_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TAMPER_OUT(0)__PA,
            oe => open,
            pad_in => TAMPER_OUT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LEDG_OUT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1683a0f0-af64-47cd-914a-866e627526f8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LEDG_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LEDG_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LEDG_OUT(0)__PA,
            oe => open,
            pad_in => LEDG_OUT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SOUND_IN:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "4af1537e-fbfe-49de-966a-b3bdf937a5d1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SOUND_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SOUND_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SOUND_IN(0)__PA,
            oe => open,
            pad_in => SOUND_IN(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LEDG_IN:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "21fae2eb-020e-43c1-8127-bb6927365d42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    LEDG_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LEDG_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LEDG_IN(0)__PA,
            oe => open,
            pad_in => LEDG_IN(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TAMPER_IN:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "90deab3f-825d-4856-af37-2ed71ddbdd50",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    TAMPER_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TAMPER_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TAMPER_IN(0)__PA,
            oe => open,
            pad_in => TAMPER_IN(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SW_Rst:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "7a7451db-5965-4aeb-b9f0-2c39241cd856",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SW_Rst(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SW_Rst",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SW_Rst(0)__PA,
            oe => open,
            fb => Net_1830,
            pad_in => SW_Rst(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_RED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3dba336a-f6a5-43fb-aed3-de1e0b7bf362",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_RED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_RED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_RED(0)__PA,
            oe => open,
            pad_in => LED_RED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LEDR_IN:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "7a9a047e-dd7d-4cf8-821a-2701c583fb49",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    LEDR_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LEDR_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LEDR_IN(0)__PA,
            oe => open,
            pad_in => LEDR_IN(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LEDR_OUT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "396f8a6e-1368-4dfa-b577-64dbdd78eb87",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LEDR_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LEDR_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LEDR_OUT(0)__PA,
            oe => open,
            pad_in => LEDR_OUT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    REED_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d3d0b0f1-8e9a-49fa-9dd4-6957a7d5aefd",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    REED_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "REED_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => REED_1(0)__PA,
            oe => open,
            pad_in => REED_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    REED_2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "f646b6f9-cd69-4968-8bc2-ed785e5735e2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    REED_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "REED_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => REED_2(0)__PA,
            oe => open,
            pad_in => REED_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RELAY_A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RELAY_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RELAY_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RELAY_A(0)__PA,
            oe => open,
            pad_in => RELAY_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_VRef:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "281949f8-d9a3-4438-89b8-e721c4a44ad4",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_VRef(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_VRef",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_VRef(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => Pin_VRef(0)_PAD,
            pad_in => Pin_VRef(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    LED_YEL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "888a191f-5997-495b-975d-6c7271d21c63",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_YEL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_YEL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_YEL(0)__PA,
            oe => open,
            pad_in => LED_YEL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Mode_Sel_ACS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Mode_Sel_ACS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Mode_Sel_ACS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Mode_Sel_ACS(0)__PA,
            oe => open,
            pad_in => Mode_Sel_ACS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ACS_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ACS_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ACS_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ACS_Tx(0)__PA,
            oe => open,
            pin_input => Net_1356,
            pad_out => ACS_Tx(0)_PAD,
            pad_in => ACS_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ACS_Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ACS_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ACS_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ACS_Rx(0)__PA,
            oe => open,
            fb => Net_1361,
            pad_in => ACS_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TX_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "721a6e7a-af82-40e3-8652-73a633995ca4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TX_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TX_EN(0)__PA,
            oe => open,
            pin_input => Net_1610,
            pad_out => TX_EN(0)_PAD,
            pad_in => TX_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR_DE:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "34965521-f240-425d-a7fe-78cf0f851ff4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR_DE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR_DE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CR_DE(0)__PA,
            oe => open,
            pad_in => CR_DE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR_Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8e710393-0d39-458b-99ce-61ae7e0a6f51",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    CR_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CR_Rx(0)__PA,
            oe => open,
            fb => Net_1618,
            pad_in => CR_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b06a25c1-2164-438e-bef7-02bb689c5eda",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CR_Tx(0)__PA,
            oe => open,
            pin_input => Net_1613,
            pad_out => CR_Tx(0)_PAD,
            pad_in => CR_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Mode_Sel_CR:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "77c49492-a0f7-4849-8f2c-2c8b6a4f67bd",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Mode_Sel_CR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Mode_Sel_CR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Mode_Sel_CR(0)__PA,
            oe => open,
            pad_in => Mode_Sel_CR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EZI2CPin:logicalport
        GENERIC MAP(
            drive_mode => "100100",
            ibuf_enabled => "11",
            id => "34cfed22-c960-4363-8ecf-2f6fc0d15200",
            init_dr_st => "11",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "00",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "11",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "scl,sda",
            pin_mode => "BB",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "11",
            sio_ibuf => "0",
            sio_info => "1011",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "0000",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    EZI2CPin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EZI2CPin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100101")
        PORT MAP(
            pa_out => EZI2CPin(0)__PA,
            oe => open,
            fb => \EZI2Cs:Net_175\,
            pin_input => \EZI2Cs:Net_174\,
            pad_out => EZI2CPin(0)_PAD,
            pad_in => EZI2CPin(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EZI2CPin(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EZI2CPin",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100101")
        PORT MAP(
            pa_out => EZI2CPin(1)__PA,
            oe => open,
            fb => \EZI2Cs:Net_181\,
            pin_input => \EZI2Cs:Net_173\,
            pad_out => EZI2CPin(1)_PAD,
            pad_in => EZI2CPin(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SF2F:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fdd36e91-5c57-4d26-b227-f86ebbac32d2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SF2F(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SF2F",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SF2F(0)__PA,
            oe => open,
            pad_in => SF2F(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    POE_RST:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7eab62ce-002a-4156-9337-92d8f2afc22a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    POE_RST(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "POE_RST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => POE_RST(0)__PA,
            oe => open,
            pad_in => POE_RST(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    POE_OIM_SDn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d11d7fb8-9ddc-4bba-a70d-f1fac518bf7d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    POE_OIM_SDn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "POE_OIM_SDn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => POE_OIM_SDn(0)__PA,
            oe => open,
            pad_in => POE_OIM_SDn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ST_LED_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0d27b68f-4834-432a-b261-f3fbcbf093a6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ST_LED_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ST_LED_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ST_LED_0(0)__PA,
            oe => open,
            pad_in => ST_LED_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_RTC:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_RTC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_RTC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_RTC(0)__PA,
            oe => open,
            fb => \I2C_Master:Net_1109_1\,
            pin_input => \I2C_Master:sda_x_wire\,
            pad_out => SDA_RTC(0)_PAD,
            pad_in => SDA_RTC(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_RTC:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_RTC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_RTC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_RTC(0)__PA,
            oe => open,
            fb => \I2C_Master:Net_1109_0\,
            pin_input => \I2C_Master:Net_643_3\,
            pad_out => SCL_RTC(0)_PAD,
            pad_in => SCL_RTC(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ST_LED_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6feb91d6-b8b2-4599-811d-4fe50ed85ce0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ST_LED_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ST_LED_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ST_LED_1(0)__PA,
            oe => open,
            pad_in => ST_LED_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ST_LED_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4c662043-81af-404a-9b15-6e03ec45ab6c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ST_LED_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ST_LED_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ST_LED_2(0)__PA,
            oe => open,
            pad_in => ST_LED_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RESET_SWBTN:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "6dcd3681-2a2b-4ef2-90c2-c04908f237cc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RESET_SWBTN(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RESET_SWBTN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RESET_SWBTN(0)__PA,
            oe => open,
            pad_in => RESET_SWBTN(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SW1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "da11615d-8d75-472b-b9aa-b09b691ea32e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SW1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SW1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SW1(0)__PA,
            oe => open,
            pin_input => Net_1361,
            pad_out => SW1(0)_PAD,
            pad_in => SW1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \UART_TIMER:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_TIMER:TimerUDB:status_tc\,
            main_0 => \UART_TIMER:TimerUDB:control_7\,
            main_1 => \UART_TIMER:TimerUDB:per_zero\);

    Net_1841:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1841,
            main_0 => Net_1087,
            main_1 => WD0_dbnc);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3) + (main_0 * main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    ACS_Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1361,
            out => Net_1361_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_2189:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2189,
            main_0 => Net_1087,
            main_1 => \UART_1:BUART:txn\,
            main_2 => Net_878);

    \UART_ACS:BUART:reset_sr\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:reset_sr\,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:HalfDuplexSend_last\);

    Net_1356:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1356,
            main_0 => \UART_ACS:BUART:txn\);

    \UART_ACS:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (!main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_counter_load\,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_bitclk\);

    \UART_ACS:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_5) + (main_0 * !main_1 * !main_6 * !main_7 * !main_8) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7 * main_8) + (main_0 * !main_2 * !main_6 * !main_7 * !main_8) + (main_0 * main_3 * !main_6 * !main_7 * !main_8) + (main_0 * !main_4 * !main_6 * !main_7 * !main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_bitclk_enable\,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_bitclk\,
            main_6 => \UART_ACS:BUART:rx_count_2\,
            main_7 => \UART_ACS:BUART:rx_count_1\,
            main_8 => \UART_ACS:BUART:rx_count_0\);

    \UART_ACS:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_postpoll\,
            main_0 => MODIN2_1,
            main_1 => MODIN2_0,
            main_2 => Net_1361_SYNCOUT);

    \UART_ACS:BUART:rx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_status_0\,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:hd_tx_fifo_empty\,
            main_4 => \UART_ACS:BUART:rx_state_3\,
            main_5 => \UART_ACS:BUART:rx_state_2\,
            main_6 => \UART_ACS:BUART:rx_bitclk\);

    \UART_ACS:BUART:rx_status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_status_1\,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:hd_tx_fifo_empty\);

    \UART_ACS:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_status_4\,
            main_0 => \UART_ACS:BUART:rx_load_fifo\,
            main_1 => \UART_ACS:BUART:rx_fifofull\);

    \UART_ACS:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3) + (main_0 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_status_5\,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_fifonotempty\,
            main_2 => \UART_ACS:BUART:hd_tx_fifo_notfull\,
            main_3 => \UART_ACS:BUART:rx_state_stop1_reg\);

    \UART_READER:BUART:reset_sr\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:reset_sr\,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:HalfDuplexSend_last\);

    Net_1613:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1613,
            main_0 => \UART_READER:BUART:txn\);

    \UART_READER:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (!main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:rx_counter_load\,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_bitclk\);

    \UART_READER:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_5) + (main_0 * !main_1 * !main_6 * !main_7 * !main_8) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7 * main_8) + (main_0 * !main_2 * !main_6 * !main_7 * !main_8) + (main_0 * main_3 * !main_6 * !main_7 * !main_8) + (main_0 * !main_4 * !main_6 * !main_7 * !main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:rx_bitclk_enable\,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_bitclk\,
            main_6 => \UART_READER:BUART:rx_count_2\,
            main_7 => \UART_READER:BUART:rx_count_1\,
            main_8 => \UART_READER:BUART:rx_count_0\);

    \UART_READER:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:rx_postpoll\,
            main_0 => \UART_READER:BUART:pollcount_1\,
            main_1 => \UART_READER:BUART:pollcount_0\,
            main_2 => Net_1618_SYNCOUT);

    \UART_READER:BUART:rx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:rx_status_0\,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:hd_tx_fifo_empty\,
            main_4 => \UART_READER:BUART:rx_state_3\,
            main_5 => \UART_READER:BUART:rx_state_2\,
            main_6 => \UART_READER:BUART:rx_bitclk\);

    \UART_READER:BUART:rx_status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:rx_status_1\,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:hd_tx_fifo_empty\);

    \UART_READER:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:rx_status_4\,
            main_0 => \UART_READER:BUART:rx_load_fifo\,
            main_1 => \UART_READER:BUART:rx_fifofull\);

    \UART_READER:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3) + (main_0 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:rx_status_5\,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_fifonotempty\,
            main_2 => \UART_READER:BUART:hd_tx_fifo_notfull\,
            main_3 => \UART_READER:BUART:rx_state_stop1_reg\);

    SW_Rst(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1830,
            out => Net_1830_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \OSDPReaderTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \OSDPReaderTimer:TimerUDB:status_tc\,
            main_0 => \OSDPReaderTimer:TimerUDB:control_7\,
            main_1 => \OSDPReaderTimer:TimerUDB:per_zero\);

    \Pulse_50us:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Pulse_50us:TimerUDB:status_tc\,
            main_0 => \Pulse_50us:TimerUDB:control_7\,
            main_1 => \Pulse_50us:TimerUDB:per_zero\);

    \I2C_Master:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:status_5\,
            main_0 => \I2C_Master:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_Master:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_Master:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_Master:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_Master:bI2C_UDB:sda_in_last2_reg\);

    \I2C_Master:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:status_4\,
            main_0 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_0\);

    Pin_WD1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => WD1_in,
            out => WD1_in_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \I2C_Master:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:cnt_reset\,
            main_0 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_5 => \I2C_Master:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C_Master:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_Master:Net_643_3\);

    \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C_Master:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_Master:bI2C_UDB:cnt_reset\);

    \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C_Master:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Master:bI2C_UDB:clk_eq_reg\);

    \I2C_Master:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C_Master:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_Master:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C_Master:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Master:bI2C_UDB:cnt_reset\);

    Pin_WD0(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => WD0_in,
            out => WD0_in_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_2223:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2223,
            main_0 => WD0_in_SYNCOUT,
            main_1 => WD1_in_SYNCOUT);

    \UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => CLK24M,
            control_7 => \UART_TIMER:TimerUDB:control_7\,
            control_6 => \UART_TIMER:TimerUDB:control_6\,
            control_5 => \UART_TIMER:TimerUDB:control_5\,
            control_4 => \UART_TIMER:TimerUDB:control_4\,
            control_3 => \UART_TIMER:TimerUDB:control_3\,
            control_2 => \UART_TIMER:TimerUDB:control_2\,
            control_1 => \UART_TIMER:TimerUDB:control_1\,
            control_0 => \UART_TIMER:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_Master:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C_Master:bI2C_UDB:control_7\,
            main_1 => \I2C_Master:bI2C_UDB:control_6\,
            main_2 => \I2C_Master:bI2C_UDB:control_5\,
            main_3 => \I2C_Master:bI2C_UDB:control_4\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_6 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_7 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_8 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_9 => \I2C_Master:bI2C_UDB:m_reset\,
            main_10 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_Master:bI2C_UDB:lost_arb_reg\);

    \UART_TIMER:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => CLK24M,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_TIMER:TimerUDB:status_3\,
            status_2 => \UART_TIMER:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \UART_TIMER:TimerUDB:status_tc\,
            interrupt => Net_1292);

    \UART_TIMER:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => CLK24M,
            cs_addr_1 => \UART_TIMER:TimerUDB:control_7\,
            cs_addr_0 => \UART_TIMER:TimerUDB:per_zero\,
            z0_comb => \UART_TIMER:TimerUDB:per_zero\,
            f0_bus_stat_comb => \UART_TIMER:TimerUDB:status_3\,
            f0_blk_stat_comb => \UART_TIMER:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sCR_SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => OSDP_RDR,
            control_7 => \UART_1:BUART:control_7\,
            control_6 => \UART_1:BUART:control_6\,
            control_5 => \UART_1:BUART:control_5\,
            control_4 => \UART_1:BUART:control_4\,
            control_3 => \UART_1:BUART:control_3\,
            control_2 => \UART_1:BUART:control_2\,
            control_1 => \UART_1:BUART:control_1\,
            control_0 => \UART_1:BUART:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => OSDP_RDR,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => OSDP_RDR,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => OSDP_RDR,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => OSDP_RDR,
            cs_addr_2 => \UART_1:BUART:rx_state_1\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => Net_1841,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110001",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => OSDP_RDR,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN1_6,
            count_5 => MODIN1_5,
            count_4 => MODIN1_4,
            count_3 => MODIN1_3,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => OSDP_RDR,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => \UART_1:BUART:rx_status_2\,
            status_1 => open,
            status_0 => open);

    \OptSelect:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \OptSelect:control_7\,
            control_6 => \OptSelect:control_6\,
            control_5 => \OptSelect:control_5\,
            control_4 => \OptSelect:control_4\,
            control_3 => \OptSelect:control_3\,
            control_2 => \OptSelect:control_2\,
            control_1 => Net_1087,
            control_0 => Net_878,
            busclk => ClockBlock_BUS_CLK);

    \Tamper_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_3__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Tamper_Timer:Net_51\,
            cmp => \Tamper_Timer:Net_261\,
            irq => Net_1559);

    Tamper_Timer_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1559,
            clock => ClockBlock_BUS_CLK);

    UART_TIMER_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1292,
            clock => ClockBlock_BUS_CLK);

    \Timeout_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timeout_Timer:Net_51\,
            cmp => \Timeout_Timer:Net_261\,
            irq => Net_1852);

    Timeout_Timer_Isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1852,
            clock => ClockBlock_BUS_CLK);

    \FilterReg:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_1513,
            status_0 => Net_1512);

    isr_F2F_edge:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1532,
            clock => ClockBlock_BUS_CLK);

    \UART_ACS:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1631,
            clock => ClockBlock_BUS_CLK);

    \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2170,
            control_7 => \UART_ACS:BUART:control_7\,
            control_6 => \UART_ACS:BUART:control_6\,
            control_5 => \UART_ACS:BUART:control_5\,
            control_4 => \UART_ACS:BUART:control_4\,
            control_3 => \UART_ACS:BUART:control_3\,
            control_2 => \UART_ACS:BUART:control_2\,
            control_1 => \UART_ACS:BUART:control_1\,
            control_0 => \UART_ACS:BUART:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \UART_ACS:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_2170,
            cs_addr_2 => \UART_ACS:BUART:rx_state_1\,
            cs_addr_1 => \UART_ACS:BUART:rx_state_0\,
            cs_addr_0 => \UART_ACS:BUART:rx_bitclk_enable\,
            route_si => \UART_ACS:BUART:rx_postpoll\,
            f0_load => \UART_ACS:BUART:rx_load_fifo\,
            so_comb => \UART_ACS:BUART:hd_shift_out\,
            f0_bus_stat_comb => \UART_ACS:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_ACS:BUART:rx_fifofull\,
            f1_bus_stat_comb => \UART_ACS:BUART:hd_tx_fifo_notfull\,
            f1_blk_stat_comb => \UART_ACS:BUART:hd_tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_ACS:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2170,
            reset => open,
            load => \UART_ACS:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN5_6,
            count_5 => MODIN5_5,
            count_4 => MODIN5_4,
            count_3 => MODIN5_3,
            count_2 => \UART_ACS:BUART:rx_count_2\,
            count_1 => \UART_ACS:BUART:rx_count_1\,
            count_0 => \UART_ACS:BUART:rx_count_0\,
            tc => \UART_ACS:BUART:rx_count7_tc\);

    \UART_ACS:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \UART_ACS:BUART:reset_sr\,
            clock => Net_2170,
            status_6 => open,
            status_5 => \UART_ACS:BUART:rx_status_5\,
            status_4 => \UART_ACS:BUART:rx_status_4\,
            status_3 => \UART_ACS:BUART:rx_status_3\,
            status_2 => open,
            status_1 => \UART_ACS:BUART:rx_status_1\,
            status_0 => \UART_ACS:BUART:rx_status_0\,
            interrupt => Net_1631);

    \UART_READER:BUART:sCR_SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \UART_READER:BUART:control_7\,
            control_6 => \UART_READER:BUART:control_6\,
            control_5 => \UART_READER:BUART:control_5\,
            control_4 => \UART_READER:BUART:control_4\,
            control_3 => \UART_READER:BUART:control_3\,
            control_2 => \UART_READER:BUART:control_2\,
            control_1 => \UART_READER:BUART:control_1\,
            control_0 => \UART_READER:BUART:control_0\,
            clk_en => Net_1616_local__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK);

    \UART_READER:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            reset => open,
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \UART_READER:BUART:rx_state_1\,
            cs_addr_1 => \UART_READER:BUART:rx_state_0\,
            cs_addr_0 => \UART_READER:BUART:rx_bitclk_enable\,
            route_si => \UART_READER:BUART:rx_postpoll\,
            f0_load => \UART_READER:BUART:rx_load_fifo\,
            so_comb => \UART_READER:BUART:hd_shift_out\,
            f0_bus_stat_comb => \UART_READER:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_READER:BUART:rx_fifofull\,
            f1_bus_stat_comb => \UART_READER:BUART:hd_tx_fifo_notfull\,
            f1_blk_stat_comb => \UART_READER:BUART:hd_tx_fifo_empty\,
            clk_en => Net_1616_local__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK);

    \UART_READER:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            reset => open,
            load => \UART_READER:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_READER:BUART:rx_count_6\,
            count_5 => \UART_READER:BUART:rx_count_5\,
            count_4 => \UART_READER:BUART:rx_count_4\,
            count_3 => \UART_READER:BUART:rx_count_3\,
            count_2 => \UART_READER:BUART:rx_count_2\,
            count_1 => \UART_READER:BUART:rx_count_1\,
            count_0 => \UART_READER:BUART:rx_count_0\,
            tc => \UART_READER:BUART:rx_count7_tc\,
            clk_en => Net_1616_local__SYNC_OUT);

    \UART_READER:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            reset => \UART_READER:BUART:reset_sr\,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => \UART_READER:BUART:rx_status_5\,
            status_4 => \UART_READER:BUART:rx_status_4\,
            status_3 => \UART_READER:BUART:rx_status_3\,
            status_2 => open,
            status_1 => \UART_READER:BUART:rx_status_1\,
            status_0 => \UART_READER:BUART:rx_status_0\,
            interrupt => Net_1974,
            clk_en => Net_1616_local__SYNC_OUT);

    \OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => OSDP_RDR,
            control_7 => \OSDPReaderTimer:TimerUDB:control_7\,
            control_6 => \OSDPReaderTimer:TimerUDB:control_6\,
            control_5 => \OSDPReaderTimer:TimerUDB:control_5\,
            control_4 => \OSDPReaderTimer:TimerUDB:control_4\,
            control_3 => \OSDPReaderTimer:TimerUDB:control_3\,
            control_2 => \OSDPReaderTimer:TimerUDB:control_2\,
            control_1 => \OSDPReaderTimer:TimerUDB:control_1\,
            control_0 => \OSDPReaderTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \OSDPReaderTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => OSDP_RDR,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \OSDPReaderTimer:TimerUDB:status_3\,
            status_2 => \OSDPReaderTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \OSDPReaderTimer:TimerUDB:status_tc\,
            interrupt => Net_1728);

    \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => OSDP_RDR,
            cs_addr_1 => \OSDPReaderTimer:TimerUDB:control_7\,
            cs_addr_0 => \OSDPReaderTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => OSDP_RDR,
            cs_addr_1 => \OSDPReaderTimer:TimerUDB:control_7\,
            cs_addr_0 => \OSDPReaderTimer:TimerUDB:per_zero\,
            z0_comb => \OSDPReaderTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \OSDPReaderTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \OSDPReaderTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    isr_keepalive:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1728,
            clock => ClockBlock_BUS_CLK);

    \EZI2Cs:I2C_Prim\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            scl_in => \EZI2Cs:Net_175\,
            sda_in => \EZI2Cs:Net_181\,
            scl_out => \EZI2Cs:Net_174\,
            sda_out => \EZI2Cs:Net_173\,
            interrupt => \EZI2Cs:Net_172\);

    \EZI2Cs:isr\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \EZI2Cs:Net_172\,
            clock => ClockBlock_BUS_CLK);

    \FltrReg:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_78,
            status_0 => Net_77);

    isr_SW_Rst:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_103,
            clock => ClockBlock_BUS_CLK);

    isr_READER_rx:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1974,
            clock => ClockBlock_BUS_CLK);

    isr_50us:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2044,
            clock => ClockBlock_BUS_CLK);

    \Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1573,
            control_7 => \Pulse_50us:TimerUDB:control_7\,
            control_6 => \Pulse_50us:TimerUDB:control_6\,
            control_5 => \Pulse_50us:TimerUDB:control_5\,
            control_4 => \Pulse_50us:TimerUDB:control_4\,
            control_3 => \Pulse_50us:TimerUDB:control_3\,
            control_2 => \Pulse_50us:TimerUDB:control_2\,
            control_1 => \Pulse_50us:TimerUDB:control_1\,
            control_0 => \Pulse_50us:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Pulse_50us:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1573,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Pulse_50us:TimerUDB:status_3\,
            status_2 => \Pulse_50us:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Pulse_50us:TimerUDB:status_tc\,
            interrupt => Net_2044);

    \Pulse_50us:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1573,
            cs_addr_1 => \Pulse_50us:TimerUDB:control_7\,
            cs_addr_0 => \Pulse_50us:TimerUDB:per_zero\,
            z0_comb => \Pulse_50us:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Pulse_50us:TimerUDB:status_3\,
            f0_blk_stat_comb => \Pulse_50us:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_2187,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2187,
            clock => ClockBlock_BUS_CLK);

    isr_Sleep:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => CTW_OUT,
            clock => ClockBlock_BUS_CLK);

    \I2C_Master:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_Master:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_Master:Net_970\,
            control_7 => \I2C_Master:bI2C_UDB:control_7\,
            control_6 => \I2C_Master:bI2C_UDB:control_6\,
            control_5 => \I2C_Master:bI2C_UDB:control_5\,
            control_4 => \I2C_Master:bI2C_UDB:control_4\,
            control_3 => \I2C_Master:bI2C_UDB:control_3\,
            control_2 => \I2C_Master:bI2C_UDB:control_2\,
            control_1 => \I2C_Master:bI2C_UDB:control_1\,
            control_0 => \I2C_Master:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_Master:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_Master:Net_970\,
            status_6 => open,
            status_5 => \I2C_Master:bI2C_UDB:status_5\,
            status_4 => \I2C_Master:bI2C_UDB:status_4\,
            status_3 => \I2C_Master:bI2C_UDB:status_3\,
            status_2 => \I2C_Master:bI2C_UDB:status_2\,
            status_1 => \I2C_Master:bI2C_UDB:status_1\,
            status_0 => \I2C_Master:bI2C_UDB:status_0\,
            interrupt => \I2C_Master:Net_697\);

    \I2C_Master:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_Master:Net_970\,
            cs_addr_1 => \I2C_Master:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C_Master:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C_Master:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C_Master:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C_Master:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_Master:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_Master:Net_970\,
            cs_addr_1 => \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C_Master:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C_Master:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    isr_WD_SYNC:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2223,
            clock => ClockBlock_BUS_CLK);

    \Status_Reg_HwPort:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => OSDP_RDR,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \I2C_Master:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C_Master:bI2C_UDB:control_6\,
            main_1 => \I2C_Master:bI2C_UDB:control_5\,
            main_2 => \I2C_Master:bI2C_UDB:control_4\,
            main_3 => \I2C_Master:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_6 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_7 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_8 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_9 => \I2C_Master:bI2C_UDB:m_reset\,
            main_10 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_Master:bI2C_UDB:lost_arb_reg\);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_3) + (main_0 * main_2) + (main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_2\,
            main_3 => \UART_1:BUART:tx_bitclk\,
            main_4 => \UART_1:BUART:txn_split\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_5 * main_6 * main_7) + (!main_2 * !main_3 * main_4 * main_5) + (main_2 * main_3 * main_4 * main_5) + (main_3 * !main_5 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:tx_state_1\,
            main_3 => \UART_1:BUART:tx_state_0\,
            main_4 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_5 => \UART_1:BUART:tx_state_2\,
            main_6 => \UART_1:BUART:tx_counter_dp\,
            main_7 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * !main_6 * main_7 * main_8) + (main_1 * main_2 * !main_6 * main_7 * main_8) + (!main_2 * !main_3 * main_4 * main_6) + (!main_2 * !main_3 * !main_5 * !main_6) + (main_2 * main_3 * main_4 * main_5 * main_6) + (main_3 * !main_6 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:tx_state_1\,
            main_3 => \UART_1:BUART:tx_state_0\,
            main_4 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_5 => \UART_1:BUART:tx_fifo_empty\,
            main_6 => \UART_1:BUART:tx_state_2\,
            main_7 => \UART_1:BUART:tx_counter_dp\,
            main_8 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_5 * main_6 * main_7) + (main_2 * main_3 * main_4 * main_5) + (main_2 * main_3 * !main_5 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:tx_state_1\,
            main_3 => \UART_1:BUART:tx_state_0\,
            main_4 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_5 => \UART_1:BUART:tx_state_2\,
            main_6 => \UART_1:BUART:tx_counter_dp\,
            main_7 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:control_2\,
            main_3 => \UART_1:BUART:tx_ctrl_mark_last\);

    \UART_1:BUART:tx_mark\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_8 * !main_9) + (main_0 * main_1 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_mark\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:control_2\,
            main_3 => \UART_1:BUART:tx_state_1\,
            main_4 => \UART_1:BUART:tx_state_0\,
            main_5 => \UART_1:BUART:tx_state_2\,
            main_6 => \UART_1:BUART:tx_counter_dp\,
            main_7 => \UART_1:BUART:tx_bitclk\,
            main_8 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_9 => \UART_1:BUART:tx_mark\);

    \UART_1:BUART:tx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6) + (main_0 * !main_1 * !main_3 * main_4 * !main_5 * main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_parity_bit\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:txn\,
            main_3 => \UART_1:BUART:tx_state_1\,
            main_4 => \UART_1:BUART:tx_state_0\,
            main_5 => \UART_1:BUART:tx_state_2\,
            main_6 => \UART_1:BUART:tx_bitclk\,
            main_7 => \UART_1:BUART:tx_parity_bit\);

    \UART_1:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_1\,
            clock_0 => OSDP_RDR);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => OSDP_RDR,
            main_0 => Net_1841,
            main_1 => \UART_1:BUART:rx_state_1\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => MODIN1_6,
            main_7 => MODIN1_5,
            main_8 => MODIN1_4);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_8) + (!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:rx_bitclk_enable\,
            main_5 => \UART_1:BUART:rx_state_3\,
            main_6 => \UART_1:BUART:rx_state_2\,
            main_7 => MODIN1_6,
            main_8 => MODIN1_5,
            main_9 => MODIN1_4);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => MODIN1_6,
            main_6 => MODIN1_5,
            main_7 => MODIN1_4);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_6 * !main_7 * main_8) + (!main_1 * !main_2 * !main_3 * main_4 * !main_6 * !main_7 * !main_9 * !main_10) + (!main_1 * !main_2 * !main_3 * main_4 * !main_6 * !main_7 * !main_9 * !main_11) + (!main_3 * !main_4 * main_5 * main_6) + (!main_3 * !main_4 * main_5 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => OSDP_RDR,
            main_0 => Net_1841,
            main_1 => \UART_1:BUART:control_4\,
            main_2 => \UART_1:BUART:control_3\,
            main_3 => \UART_1:BUART:rx_state_1\,
            main_4 => \UART_1:BUART:rx_state_0\,
            main_5 => \UART_1:BUART:rx_bitclk_enable\,
            main_6 => \UART_1:BUART:rx_state_3\,
            main_7 => \UART_1:BUART:rx_state_2\,
            main_8 => \UART_1:BUART:rx_last\,
            main_9 => MODIN1_6,
            main_10 => MODIN1_5,
            main_11 => MODIN1_4);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_2\,
            clock_0 => OSDP_RDR,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:rx_bitclk_enable\,
            main_5 => \UART_1:BUART:rx_state_3\,
            main_6 => \UART_1:BUART:rx_state_2\,
            main_7 => \UART_1:BUART:rx_parity_error_pre\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => OSDP_RDR,
            main_0 => Net_1841,
            main_1 => \UART_1:BUART:rx_state_1\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_markspace_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_markspace_pre\,
            clock_0 => OSDP_RDR,
            main_0 => Net_1841,
            main_1 => \UART_1:BUART:control_4\,
            main_2 => \UART_1:BUART:control_3\,
            main_3 => \UART_1:BUART:rx_state_1\,
            main_4 => \UART_1:BUART:rx_state_0\,
            main_5 => \UART_1:BUART:rx_bitclk_enable\,
            main_6 => \UART_1:BUART:rx_state_3\,
            main_7 => \UART_1:BUART:rx_state_2\,
            main_8 => \UART_1:BUART:rx_markspace_pre\);

    \UART_1:BUART:rx_parity_error_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8 * main_9) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_parity_error_pre\,
            clock_0 => OSDP_RDR,
            main_0 => Net_1841,
            main_1 => \UART_1:BUART:control_4\,
            main_2 => \UART_1:BUART:control_3\,
            main_3 => \UART_1:BUART:rx_state_1\,
            main_4 => \UART_1:BUART:rx_state_0\,
            main_5 => \UART_1:BUART:rx_bitclk_enable\,
            main_6 => \UART_1:BUART:rx_state_3\,
            main_7 => \UART_1:BUART:rx_state_2\,
            main_8 => \UART_1:BUART:rx_parity_error_pre\,
            main_9 => \UART_1:BUART:rx_parity_bit\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => OSDP_RDR,
            main_0 => Net_1087,
            main_1 => WD0_dbnc);

    \UART_1:BUART:rx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_parity_bit\,
            clock_0 => OSDP_RDR,
            main_0 => Net_1841,
            main_1 => \UART_1:BUART:control_4\,
            main_2 => \UART_1:BUART:control_3\,
            main_3 => \UART_1:BUART:rx_state_1\,
            main_4 => \UART_1:BUART:rx_state_0\,
            main_5 => \UART_1:BUART:rx_bitclk_enable\,
            main_6 => \UART_1:BUART:rx_state_3\,
            main_7 => \UART_1:BUART:rx_state_2\,
            main_8 => \UART_1:BUART:rx_parity_bit\);

    WD0_dbnc:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => WD0_dbnc,
            clock_0 => Net_10,
            main_0 => WD0_in_SYNCOUT);

    \D0_debounce:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \D0_debounce:DEBOUNCER[0]:d_sync_1\,
            clock_0 => Net_10,
            main_0 => WD0_dbnc);

    Net_1512:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1512,
            clock_0 => Net_10,
            main_0 => WD0_dbnc,
            main_1 => \D0_debounce:DEBOUNCER[0]:d_sync_1\);

    Net_1513:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1513,
            clock_0 => Net_10,
            main_0 => WD0_dbnc,
            main_1 => \D0_debounce:DEBOUNCER[0]:d_sync_1\);

    Net_1532:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1532,
            clock_0 => Net_10,
            main_0 => WD0_dbnc,
            main_1 => \D0_debounce:DEBOUNCER[0]:d_sync_1\);

    \I2C_Master:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C_Master:bI2C_UDB:control_6\,
            main_1 => \I2C_Master:bI2C_UDB:control_5\,
            main_2 => \I2C_Master:bI2C_UDB:control_2\,
            main_3 => \I2C_Master:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_6 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_7 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_8 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_9 => \I2C_Master:bI2C_UDB:m_reset\,
            main_10 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_Master:bI2C_UDB:lost_arb_reg\);

    \UART_ACS:BUART:HalfDuplexSend_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:HalfDuplexSend_last\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\);

    \UART_ACS:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * !main_3 * !main_4 * !main_5 * !main_7) + (main_0 * main_2 * !main_4 * !main_5 * main_6 * !main_7) + (main_1 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:txn\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:txn\,
            main_2 => \UART_ACS:BUART:rx_state_1\,
            main_3 => \UART_ACS:BUART:rx_state_0\,
            main_4 => \UART_ACS:BUART:rx_state_3\,
            main_5 => \UART_ACS:BUART:rx_state_2\,
            main_6 => \UART_ACS:BUART:rx_bitclk\,
            main_7 => \UART_ACS:BUART:txn_split\);

    \UART_ACS:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6) + (main_0 * !main_1 * !main_2 * main_4 * !main_5 * main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_state_1\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:hd_tx_fifo_empty\,
            main_4 => \UART_ACS:BUART:rx_state_3\,
            main_5 => \UART_ACS:BUART:rx_state_2\,
            main_6 => \UART_ACS:BUART:rx_bitclk\);

    \UART_ACS:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_11) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_1 * main_2 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_state_0\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_bitclk\,
            main_6 => MODIN2_1,
            main_7 => MODIN2_0,
            main_8 => MODIN5_6,
            main_9 => MODIN5_5,
            main_10 => MODIN5_4,
            main_11 => Net_1361_SYNCOUT);

    \UART_ACS:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_load_fifo\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_bitclk\,
            main_6 => MODIN5_6,
            main_7 => MODIN5_5,
            main_8 => MODIN5_4);

    \UART_ACS:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_5) + (!main_1 * !main_2 * main_3 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_state_3\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_bitclk\,
            main_6 => MODIN5_6,
            main_7 => MODIN5_5,
            main_8 => MODIN5_4);

    \UART_ACS:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_8 * !main_9) + (main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_state_2\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_1\,
            main_1 => \UART_ACS:BUART:control_0\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_bitclk\,
            main_6 => MODIN5_6,
            main_7 => MODIN5_5,
            main_8 => MODIN5_4,
            main_9 => MODIN5_3,
            main_10 => \UART_ACS:BUART:rx_state_2_split\);

    \UART_ACS:BUART:rx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_1 * !main_5 * !main_6 * !main_7) + (!main_2 * !main_5 * !main_6 * !main_7) + (main_3 * !main_5 * !main_6 * !main_7) + (!main_4 * !main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_bitclk\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_count_2\,
            main_6 => \UART_ACS:BUART:rx_count_1\,
            main_7 => \UART_ACS:BUART:rx_count_0\);

    \UART_ACS:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_state_stop1_reg\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:rx_state_1\,
            main_1 => \UART_ACS:BUART:rx_state_0\,
            main_2 => \UART_ACS:BUART:rx_state_3\,
            main_3 => \UART_ACS:BUART:rx_state_2\);

    MODIN2_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_7) + (main_5) + (main_6) + (!main_8 * !main_9) + (!main_8 * !main_10) + (main_8 * main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN2_1,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_count_2\,
            main_6 => \UART_ACS:BUART:rx_count_1\,
            main_7 => \UART_ACS:BUART:rx_count_0\,
            main_8 => MODIN2_1,
            main_9 => MODIN2_0,
            main_10 => Net_1361_SYNCOUT);

    MODIN2_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_7) + (main_5) + (main_6) + (!main_8 * !main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN2_0,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_count_2\,
            main_6 => \UART_ACS:BUART:rx_count_1\,
            main_7 => \UART_ACS:BUART:rx_count_0\,
            main_8 => MODIN2_0,
            main_9 => Net_1361_SYNCOUT);

    \UART_READER:BUART:rx_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_10 * !main_11) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8 * !main_9) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * !main_2 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:rx_state_2_split\,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_bitclk\,
            main_6 => \UART_READER:BUART:rx_count_6\,
            main_7 => \UART_READER:BUART:rx_count_5\,
            main_8 => \UART_READER:BUART:rx_count_4\,
            main_9 => \UART_READER:BUART:rx_count_3\,
            main_10 => \UART_READER:BUART:rx_last\,
            main_11 => Net_1618_SYNCOUT);

    \UART_ACS:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_status_3\,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:rx_state_1\,
            main_1 => \UART_ACS:BUART:rx_state_0\,
            main_2 => \UART_ACS:BUART:rx_state_3\,
            main_3 => \UART_ACS:BUART:rx_state_2\,
            main_4 => \UART_ACS:BUART:rx_bitclk\,
            main_5 => MODIN2_1,
            main_6 => MODIN2_0,
            main_7 => Net_1361_SYNCOUT);

    Net_1610:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1610,
            clock_0 => Net_2170,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\);

    \UART_ACS:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_last\,
            clock_0 => Net_2170,
            main_0 => Net_1361_SYNCOUT);

    \UART_READER:BUART:txn_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_5 * !main_6 * main_7 * !main_8 * !main_9) + (!main_0 * main_1 * main_2 * main_3 * !main_5 * !main_6 * main_7 * !main_8 * !main_10 * !main_11) + (!main_0 * main_1 * main_2 * main_4 * !main_5 * !main_6 * main_7) + (main_1 * !main_2 * !main_3 * !main_6 * main_7) + (main_1 * main_2 * main_3 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * !main_10 * !main_11) + (main_1 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_2 * !main_3 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_READER:BUART:txn_split\,
            main_0 => \UART_READER:BUART:control_1\,
            main_1 => \UART_READER:BUART:control_0\,
            main_2 => \UART_READER:BUART:rx_state_1\,
            main_3 => \UART_READER:BUART:rx_state_0\,
            main_4 => \UART_READER:BUART:hd_shift_out\,
            main_5 => \UART_READER:BUART:rx_state_3\,
            main_6 => \UART_READER:BUART:rx_state_2\,
            main_7 => \UART_READER:BUART:rx_bitclk\,
            main_8 => \UART_READER:BUART:rx_count_6\,
            main_9 => \UART_READER:BUART:rx_count_5\,
            main_10 => \UART_READER:BUART:rx_count_4\,
            main_11 => \UART_READER:BUART:rx_count_3\);

    \UART_READER:BUART:HalfDuplexSend_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:HalfDuplexSend_last\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_0\);

    \UART_READER:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * !main_3 * !main_4 * !main_5 * !main_7) + (main_0 * main_2 * !main_4 * !main_5 * main_6 * !main_7) + (main_1 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:txn\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:txn\,
            main_2 => \UART_READER:BUART:rx_state_1\,
            main_3 => \UART_READER:BUART:rx_state_0\,
            main_4 => \UART_READER:BUART:rx_state_3\,
            main_5 => \UART_READER:BUART:rx_state_2\,
            main_6 => \UART_READER:BUART:rx_bitclk\,
            main_7 => \UART_READER:BUART:txn_split\);

    \UART_READER:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6) + (main_0 * !main_1 * !main_2 * main_4 * !main_5 * main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:rx_state_1\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:hd_tx_fifo_empty\,
            main_4 => \UART_READER:BUART:rx_state_3\,
            main_5 => \UART_READER:BUART:rx_state_2\,
            main_6 => \UART_READER:BUART:rx_bitclk\);

    \UART_READER:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_9 * !main_10) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_9 * !main_11) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:rx_state_0\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_bitclk\,
            main_6 => \UART_READER:BUART:rx_count_6\,
            main_7 => \UART_READER:BUART:rx_count_5\,
            main_8 => \UART_READER:BUART:rx_count_4\,
            main_9 => \UART_READER:BUART:pollcount_1\,
            main_10 => \UART_READER:BUART:pollcount_0\,
            main_11 => Net_1618_SYNCOUT);

    \UART_READER:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:rx_load_fifo\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_bitclk\,
            main_6 => \UART_READER:BUART:rx_count_6\,
            main_7 => \UART_READER:BUART:rx_count_5\,
            main_8 => \UART_READER:BUART:rx_count_4\);

    \UART_READER:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_5) + (!main_1 * !main_2 * main_3 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:rx_state_3\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_bitclk\,
            main_6 => \UART_READER:BUART:rx_count_6\,
            main_7 => \UART_READER:BUART:rx_count_5\,
            main_8 => \UART_READER:BUART:rx_count_4\);

    \UART_READER:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_8 * !main_9) + (main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:rx_state_2\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_1\,
            main_1 => \UART_READER:BUART:control_0\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_bitclk\,
            main_6 => \UART_READER:BUART:rx_count_6\,
            main_7 => \UART_READER:BUART:rx_count_5\,
            main_8 => \UART_READER:BUART:rx_count_4\,
            main_9 => \UART_READER:BUART:rx_count_3\,
            main_10 => \UART_READER:BUART:rx_state_2_split\);

    \UART_READER:BUART:rx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_1 * !main_5 * !main_6 * !main_7) + (!main_2 * !main_5 * !main_6 * !main_7) + (main_3 * !main_5 * !main_6 * !main_7) + (!main_4 * !main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:rx_bitclk\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_count_2\,
            main_6 => \UART_READER:BUART:rx_count_1\,
            main_7 => \UART_READER:BUART:rx_count_0\);

    \UART_READER:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:rx_state_stop1_reg\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:rx_state_1\,
            main_1 => \UART_READER:BUART:rx_state_0\,
            main_2 => \UART_READER:BUART:rx_state_3\,
            main_3 => \UART_READER:BUART:rx_state_2\);

    \UART_READER:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_7) + (main_5) + (main_6) + (!main_8 * !main_9) + (!main_8 * !main_10) + (main_8 * main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:pollcount_1\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_count_2\,
            main_6 => \UART_READER:BUART:rx_count_1\,
            main_7 => \UART_READER:BUART:rx_count_0\,
            main_8 => \UART_READER:BUART:pollcount_1\,
            main_9 => \UART_READER:BUART:pollcount_0\,
            main_10 => Net_1618_SYNCOUT);

    \UART_READER:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_7) + (main_5) + (main_6) + (!main_8 * !main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:pollcount_0\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:control_0\,
            main_1 => \UART_READER:BUART:rx_state_1\,
            main_2 => \UART_READER:BUART:rx_state_0\,
            main_3 => \UART_READER:BUART:rx_state_3\,
            main_4 => \UART_READER:BUART:rx_state_2\,
            main_5 => \UART_READER:BUART:rx_count_2\,
            main_6 => \UART_READER:BUART:rx_count_1\,
            main_7 => \UART_READER:BUART:rx_count_0\,
            main_8 => \UART_READER:BUART:pollcount_0\,
            main_9 => Net_1618_SYNCOUT);

    \UART_ACS:BUART:rx_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * !main_11) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_7 * !main_8 * !main_9 * !main_10) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * !main_2 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_1 * main_2 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:rx_state_2_split\,
            main_0 => \UART_ACS:BUART:control_0\,
            main_1 => \UART_ACS:BUART:rx_state_1\,
            main_2 => \UART_ACS:BUART:rx_state_0\,
            main_3 => \UART_ACS:BUART:rx_state_3\,
            main_4 => \UART_ACS:BUART:rx_state_2\,
            main_5 => \UART_ACS:BUART:rx_bitclk\,
            main_6 => \UART_ACS:BUART:rx_last\,
            main_7 => MODIN5_6,
            main_8 => MODIN5_5,
            main_9 => MODIN5_4,
            main_10 => MODIN5_3,
            main_11 => Net_1361_SYNCOUT);

    \UART_READER:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:rx_status_3\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \UART_READER:BUART:rx_state_1\,
            main_1 => \UART_READER:BUART:rx_state_0\,
            main_2 => \UART_READER:BUART:rx_state_3\,
            main_3 => \UART_READER:BUART:rx_state_2\,
            main_4 => \UART_READER:BUART:rx_bitclk\,
            main_5 => \UART_READER:BUART:pollcount_1\,
            main_6 => \UART_READER:BUART:pollcount_0\,
            main_7 => Net_1618_SYNCOUT);

    \UART_READER:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \UART_READER:BUART:rx_last\,
            clk_en => Net_1616_local__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1618_SYNCOUT);

    \Debtn:DEBOUNCER[0]:d_sync_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debtn:DEBOUNCER[0]:d_sync_0\,
            clock_0 => Net_45,
            main_0 => Net_1830_SYNCOUT);

    \Debtn:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debtn:DEBOUNCER[0]:d_sync_1\,
            clock_0 => Net_45,
            main_0 => \Debtn:DEBOUNCER[0]:d_sync_0\);

    Net_77:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_77,
            clock_0 => Net_45,
            main_0 => \Debtn:DEBOUNCER[0]:d_sync_0\,
            main_1 => \Debtn:DEBOUNCER[0]:d_sync_1\);

    Net_78:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_78,
            clock_0 => Net_45,
            main_0 => \Debtn:DEBOUNCER[0]:d_sync_0\,
            main_1 => \Debtn:DEBOUNCER[0]:d_sync_1\);

    Net_103:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_103,
            clock_0 => Net_45,
            main_0 => \Debtn:DEBOUNCER[0]:d_sync_0\,
            main_1 => \Debtn:DEBOUNCER[0]:d_sync_1\);

    Net_1616_local__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1616_local,
            out => Net_1616_local__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    SCL_RTC(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_Master:Net_1109_0\,
            out => \I2C_Master:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    SDA_RTC(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_Master:Net_1109_1\,
            out => \I2C_Master:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    EZI2CPin(1)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \EZI2Cs:Net_181\,
            out => \EZI2Cs:Net_181_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \I2C_Master:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:Net_1109_1_SYNCOUT\);

    \I2C_Master:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:m_state_4\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:control_4\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_5 => \I2C_Master:bI2C_UDB:m_reset\,
            main_6 => \I2C_Master:bI2C_UDB:m_state_4_split\);

    \I2C_Master:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:m_state_3\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:control_6\,
            main_1 => \I2C_Master:bI2C_UDB:control_5\,
            main_2 => \I2C_Master:bI2C_UDB:control_2\,
            main_3 => \I2C_Master:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_6 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_7 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_8 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_9 => \I2C_Master:bI2C_UDB:m_reset\,
            main_10 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_Master:bI2C_UDB:lost_arb_reg\);

    \I2C_Master:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:m_state_2\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_3 => \I2C_Master:bI2C_UDB:m_reset\,
            main_4 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_2_split\);

    \I2C_Master:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:m_state_1\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Master:bI2C_UDB:m_reset\,
            main_7 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_Master:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:m_state_0\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Master:bI2C_UDB:m_reset\,
            main_7 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_Master:bI2C_UDB:m_state_0_split\);

    \I2C_Master:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:status_3\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:status_3\,
            main_1 => \I2C_Master:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_6 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_7 => \I2C_Master:bI2C_UDB:m_reset\);

    \I2C_Master:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:status_2\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:status_2\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Master:bI2C_UDB:m_reset\);

    \I2C_Master:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_7 * !main_8) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:status_1\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:status_1\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Master:bI2C_UDB:m_reset\,
            main_7 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_Master:Net_1109_1_SYNCOUT\);

    \I2C_Master:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:status_0\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:status_0\,
            main_1 => \I2C_Master:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_6 => \I2C_Master:bI2C_UDB:m_reset\);

    \I2C_Master:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:Net_1109_0_SYNCOUT\);

    \I2C_Master:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:scl_in_reg\);

    \I2C_Master:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:scl_in_last_reg\);

    \I2C_Master:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:sda_in_reg\);

    \I2C_Master:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:sda_in_last_reg\);

    \I2C_Master:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_Master:bI2C_UDB:m_reset\,
            main_2 => \I2C_Master:bI2C_UDB:cnt_reset\);

    \I2C_Master:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C_Master:bI2C_UDB:m_reset\,
            main_2 => \I2C_Master:bI2C_UDB:lost_arb_reg\);

    \UART_ACS:BUART:txn_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_5 * !main_6 * main_7 * !main_8 * !main_9) + (!main_0 * main_1 * main_2 * main_3 * !main_5 * !main_6 * main_7 * !main_8 * !main_10 * !main_11) + (!main_0 * main_1 * main_2 * main_4 * !main_5 * !main_6 * main_7) + (main_1 * !main_2 * !main_3 * !main_6 * main_7) + (main_1 * main_2 * main_3 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * !main_10 * !main_11) + (main_1 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_2 * !main_3 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_ACS:BUART:txn_split\,
            main_0 => \UART_ACS:BUART:control_1\,
            main_1 => \UART_ACS:BUART:control_0\,
            main_2 => \UART_ACS:BUART:rx_state_1\,
            main_3 => \UART_ACS:BUART:rx_state_0\,
            main_4 => \UART_ACS:BUART:hd_shift_out\,
            main_5 => \UART_ACS:BUART:rx_state_3\,
            main_6 => \UART_ACS:BUART:rx_state_2\,
            main_7 => \UART_ACS:BUART:rx_bitclk\,
            main_8 => MODIN5_6,
            main_9 => MODIN5_5,
            main_10 => MODIN5_4,
            main_11 => MODIN5_3);

    \I2C_Master:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:m_reset\,
            main_1 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\);

    EZI2CPin(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \EZI2Cs:Net_175\,
            out => \EZI2Cs:Net_175_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \I2C_Master:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_Master:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_Master:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_Master:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_Master:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C_Master:bI2C_UDB:m_reset\,
            main_6 => \I2C_Master:bI2C_UDB:bus_busy_reg\);

    \I2C_Master:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:Net_643_3\,
            main_1 => \I2C_Master:Net_1109_0_SYNCOUT\);

    \I2C_Master:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:Net_643_3\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Master:bI2C_UDB:m_reset\,
            main_7 => \I2C_Master:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_Master:bI2C_UDB:cnt_reset\);

    \I2C_Master:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:sda_x_wire\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:sda_x_wire\,
            main_1 => \I2C_Master:bI2C_UDB:control_4\,
            main_2 => \I2C_Master:bI2C_UDB:shift_data_out\,
            main_3 => \I2C_Master:bI2C_UDB:m_state_4\,
            main_4 => \I2C_Master:bI2C_UDB:m_state_3\,
            main_5 => \I2C_Master:bI2C_UDB:m_state_2\,
            main_6 => \I2C_Master:bI2C_UDB:m_state_1\,
            main_7 => \I2C_Master:bI2C_UDB:m_state_0\,
            main_8 => \I2C_Master:bI2C_UDB:m_reset\,
            main_9 => \I2C_Master:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C_Master:bI2C_UDB:clkgen_tc2_reg\);

    CR_Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1618,
            out => Net_1618_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \I2C_Master:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Master:bI2C_UDB:m_reset\,
            clock_0 => \I2C_Master:Net_970\,
            main_0 => \I2C_Master:bI2C_UDB:control_1\);

    PM:pmcell
        PORT MAP(
            ctw_int => CTW_OUT);

END __DEFAULT__;
