/* CPU data for vc4.

THIS FILE IS MACHINE GENERATED WITH CGEN.

Copyright 1996-2010 Free Software Foundation, Inc.

This file is part of the GNU Binutils and/or GDB, the GNU debugger.

   This file is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   You should have received a copy of the GNU General Public License along
   with this program; if not, write to the Free Software Foundation, Inc.,
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.

*/

#include "sysdep.h"
#include <stdio.h>
#include <stdarg.h>
#include "ansidecl.h"
#include "bfd.h"
#include "symcat.h"
#include "vc4-desc.h"
#include "vc4-opc.h"
#include "opintl.h"
#include "libiberty.h"
#include "xregex.h"

/* Attributes.  */

static const CGEN_ATTR_ENTRY bool_attr[] =
{
  { "#f", 0 },
  { "#t", 1 },
  { 0, 0 }
};

static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =
{
  { "base", MACH_BASE },
  { "vc4", MACH_VC4 },
  { "max", MACH_MAX },
  { 0, 0 }
};

static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =
{
  { "vc4", ISA_VC4 },
  { "max", ISA_MAX },
  { 0, 0 }
};

const CGEN_ATTR_TABLE vc4_cgen_ifield_attr_table[] =
{
  { "MACH", & MACH_attr[0], & MACH_attr[0] },
  { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
  { "PCREL-ADDR", &bool_attr[0], &bool_attr[0] },
  { "ABS-ADDR", &bool_attr[0], &bool_attr[0] },
  { "RESERVED", &bool_attr[0], &bool_attr[0] },
  { "SIGN-OPT", &bool_attr[0], &bool_attr[0] },
  { "SIGNED", &bool_attr[0], &bool_attr[0] },
  { 0, 0, 0 }
};

const CGEN_ATTR_TABLE vc4_cgen_hardware_attr_table[] =
{
  { "MACH", & MACH_attr[0], & MACH_attr[0] },
  { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
  { "CACHE-ADDR", &bool_attr[0], &bool_attr[0] },
  { "PC", &bool_attr[0], &bool_attr[0] },
  { "PROFILE", &bool_attr[0], &bool_attr[0] },
  { 0, 0, 0 }
};

const CGEN_ATTR_TABLE vc4_cgen_operand_attr_table[] =
{
  { "MACH", & MACH_attr[0], & MACH_attr[0] },
  { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
  { "PCREL-ADDR", &bool_attr[0], &bool_attr[0] },
  { "ABS-ADDR", &bool_attr[0], &bool_attr[0] },
  { "SIGN-OPT", &bool_attr[0], &bool_attr[0] },
  { "SIGNED", &bool_attr[0], &bool_attr[0] },
  { "NEGATIVE", &bool_attr[0], &bool_attr[0] },
  { "RELAX", &bool_attr[0], &bool_attr[0] },
  { "SEM-ONLY", &bool_attr[0], &bool_attr[0] },
  { 0, 0, 0 }
};

const CGEN_ATTR_TABLE vc4_cgen_insn_attr_table[] =
{
  { "MACH", & MACH_attr[0], & MACH_attr[0] },
  { "ALIAS", &bool_attr[0], &bool_attr[0] },
  { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
  { "UNCOND-CTI", &bool_attr[0], &bool_attr[0] },
  { "COND-CTI", &bool_attr[0], &bool_attr[0] },
  { "SKIP-CTI", &bool_attr[0], &bool_attr[0] },
  { "DELAY-SLOT", &bool_attr[0], &bool_attr[0] },
  { "RELAXABLE", &bool_attr[0], &bool_attr[0] },
  { "RELAXED", &bool_attr[0], &bool_attr[0] },
  { "NO-DIS", &bool_attr[0], &bool_attr[0] },
  { "PBB", &bool_attr[0], &bool_attr[0] },
  { "SWITCH", &bool_attr[0], &bool_attr[0] },
  { 0, 0, 0 }
};

/* Instruction set variants.  */

static const CGEN_ISA vc4_cgen_isa_table[] = {
  { "vc4", 16, 16, 16, 80 },
  { 0, 0, 0, 0, 0 }
};

/* Machine variants.  */

static const CGEN_MACH vc4_cgen_mach_table[] = {
  { "vc4", "vc4", MACH_VC4, 0 },
  { 0, 0, 0, 0 }
};

static CGEN_KEYWORD_ENTRY vc4_cgen_opval_h_reg_entries[] =
{
  { "r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "r8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "r9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "r10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "r11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "r12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "r13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "r14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "r15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "r16", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "r17", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "r18", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "r19", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "r20", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "r21", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "r22", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "r23", 23, {0, {{{0, 0}}}}, 0, 0 },
  { "gp", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "sp", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "lr", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "r27", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "r28", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "r29", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "sr", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "pc", 31, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD vc4_cgen_opval_h_reg =
{
  & vc4_cgen_opval_h_reg_entries[0],
  32,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY vc4_cgen_opval_h_fastreg_entries[] =
{
  { "r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "r8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "r9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "r10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "r11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "r12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "r13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "r14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "r15", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD vc4_cgen_opval_h_fastreg =
{
  & vc4_cgen_opval_h_fastreg_entries[0],
  16,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY vc4_cgen_opval_h_preg_entries[] =
{
  { "p0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "p1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "p2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "p3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "p4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "p5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "p6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "p7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "p8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "p9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "p10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "p11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "p12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "p13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "p14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "p15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "p16", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "p17", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "p18", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "p19", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "p20", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "p21", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "p22", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "p23", 23, {0, {{{0, 0}}}}, 0, 0 },
  { "p24", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "p25", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "p26", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "p27", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "p28", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "p29", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "p30", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "p31", 31, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD vc4_cgen_opval_h_preg =
{
  & vc4_cgen_opval_h_preg_entries[0],
  32,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY vc4_cgen_opval_h_ppreg_entries[] =
{
  { "r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "r6", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "r16", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "gp", 3, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD vc4_cgen_opval_h_ppreg =
{
  & vc4_cgen_opval_h_ppreg_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY vc4_cgen_opval_h_basereg_entries[] =
{
  { "gp", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "sp", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "pc", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "r0", 3, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD vc4_cgen_opval_h_basereg =
{
  & vc4_cgen_opval_h_basereg_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY vc4_cgen_opval_h_cond_entries[] =
{
  { "eq", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "ne", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "cs", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "lo", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "cc", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "hs", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "mi", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "pl", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "vs", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "vc", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "hi", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "ls", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "ge", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "lt", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "gt", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "le", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "f", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD vc4_cgen_opval_h_cond =
{
  & vc4_cgen_opval_h_cond_entries[0],
  18,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY vc4_cgen_opval_h_dotcond_entries[] =
{
  { ".eq", 0, {0, {{{0, 0}}}}, 0, 0 },
  { ".ne", 1, {0, {{{0, 0}}}}, 0, 0 },
  { ".cs", 2, {0, {{{0, 0}}}}, 0, 0 },
  { ".lo", 2, {0, {{{0, 0}}}}, 0, 0 },
  { ".cc", 3, {0, {{{0, 0}}}}, 0, 0 },
  { ".hs", 3, {0, {{{0, 0}}}}, 0, 0 },
  { ".mi", 4, {0, {{{0, 0}}}}, 0, 0 },
  { ".pl", 5, {0, {{{0, 0}}}}, 0, 0 },
  { ".vs", 6, {0, {{{0, 0}}}}, 0, 0 },
  { ".vc", 7, {0, {{{0, 0}}}}, 0, 0 },
  { ".hi", 8, {0, {{{0, 0}}}}, 0, 0 },
  { ".ls", 9, {0, {{{0, 0}}}}, 0, 0 },
  { ".ge", 10, {0, {{{0, 0}}}}, 0, 0 },
  { ".lt", 11, {0, {{{0, 0}}}}, 0, 0 },
  { ".gt", 12, {0, {{{0, 0}}}}, 0, 0 },
  { ".le", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "", 14, {0, {{{0, 0}}}}, 0, 0 },
  { ".f", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD vc4_cgen_opval_h_dotcond =
{
  & vc4_cgen_opval_h_dotcond_entries[0],
  18,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY vc4_cgen_opval_h_eltsize_entries[] =
{
  { "8", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "16", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "32", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "unk", 3, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD vc4_cgen_opval_h_eltsize =
{
  & vc4_cgen_opval_h_eltsize_entries[0],
  4,
  0, 0, 0, 0, ""
};


/* The hardware table.  */

#define A(a) (1 << CGEN_HW_##a)

const CGEN_HW_ENTRY vc4_cgen_hw_table[] =
{
  { "h-memory", HW_H_MEMORY, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-sint", HW_H_SINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-addr", HW_H_ADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-reg", HW_H_REG, CGEN_ASM_KEYWORD, (PTR) & vc4_cgen_opval_h_reg, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-fastreg", HW_H_FASTREG, CGEN_ASM_KEYWORD, (PTR) & vc4_cgen_opval_h_fastreg, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-preg", HW_H_PREG, CGEN_ASM_KEYWORD, (PTR) & vc4_cgen_opval_h_preg, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ppreg", HW_H_PPREG, CGEN_ASM_KEYWORD, (PTR) & vc4_cgen_opval_h_ppreg, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-basereg", HW_H_BASEREG, CGEN_ASM_KEYWORD, (PTR) & vc4_cgen_opval_h_basereg, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cond", HW_H_COND, CGEN_ASM_KEYWORD, (PTR) & vc4_cgen_opval_h_cond, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-dotcond", HW_H_DOTCOND, CGEN_ASM_KEYWORD, (PTR) & vc4_cgen_opval_h_dotcond, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-pc", HW_H_PC, CGEN_ASM_NONE, 0, { 0|A(PC), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-eltsize", HW_H_ELTSIZE, CGEN_ASM_KEYWORD, (PTR) & vc4_cgen_opval_h_eltsize, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { 0, 0, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }
};

#undef A


/* The instruction field table.  */

#define A(a) (1 << CGEN_IFLD_##a)

const CGEN_IFLD vc4_cgen_ifld_table[] =
{
  { VC4_F_NIL, "f-nil", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_ANYOF, "f-anyof", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OPLEN, "f-oplen", 0, 16, 15, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP15_13, "f-op15-13", 0, 16, 15, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP15_11, "f-op15-11", 0, 16, 15, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP11_8, "f-op11-8", 0, 16, 11, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_LDSTOFF, "f-ldstoff", 0, 16, 11, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP11_9, "f-op11-9", 0, 16, 11, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP11_10, "f-op11-10", 0, 16, 11, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP11, "f-op11", 0, 16, 11, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP10_8, "f-op10-8", 0, 16, 10, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP10_7, "f-op10-7", 0, 16, 10, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_ADDSPOFFSET, "f-addspoffset", 0, 16, 10, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP10_0, "f-op10-0", 0, 16, 10, 11, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_ALU16OP, "f-alu16op", 0, 16, 12, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_ALU16OPI, "f-alu16opi", 0, 16, 12, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP9_8, "f-op9-8", 0, 16, 9, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP9_5, "f-op9-5", 0, 16, 9, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_SPOFFSET, "f-spoffset", 0, 16, 8, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP8_5, "f-op8-5", 0, 16, 8, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP8_4, "f-op8-4", 0, 16, 8, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP8_4_SHL3, "f-op8-4-shl3", 0, 16, 8, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP8, "f-op8", 0, 16, 8, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP7_4, "f-op7-4", 0, 16, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP7_4S, "f-op7-4s", 0, 16, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP7_5, "f-op7-5", 0, 16, 7, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP7_6, "f-op7-6", 0, 16, 7, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP7, "f-op7", 0, 16, 7, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP6_5, "f-op6-5", 0, 16, 6, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP6_0, "f-op6-0", 0, 16, 6, 7, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_PCRELCC, "f-pcrelcc", 0, 16, 6, 7, { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP5, "f-op5", 0, 16, 5, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP5_0, "f-op5-0", 0, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP4, "f-op4", 0, 16, 4, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP4_0, "f-op4-0", 0, 16, 4, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP3_0, "f-op3-0", 0, 16, 3, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP4_0_BASE_0, "f-op4-0-base-0", 0, 16, 4, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP4_0_BASE_6, "f-op4-0-base-6", 0, 16, 4, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP4_0_BASE_16, "f-op4-0-base-16", 0, 16, 4, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP4_0_BASE_24, "f-op4-0-base-24", 0, 16, 4, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_30, "f-op31-30", 16, 16, 15, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_27, "f-op31-27", 16, 16, 15, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_16, "f-op31-16", 16, 16, 15, 16, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_16S, "f-op31-16s", 16, 16, 15, 16, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_16S_SHL1, "f-op31-16s-shl1", 16, 16, 15, 16, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_16S_SHL2, "f-op31-16s-shl2", 16, 16, 15, 16, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_16S_SHL3, "f-op31-16s-shl3", 16, 16, 15, 16, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_16S_SHL4, "f-op31-16s-shl4", 16, 16, 15, 16, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_PCREL16, "f-pcrel16", 16, 16, 15, 16, { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP29_26, "f-op29-26", 16, 16, 13, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP29_24, "f-op29-24", 16, 16, 13, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP26_23, "f-op26-23", 16, 16, 10, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP26_16, "f-op26-16", 16, 16, 10, 11, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_PCREL10, "f-pcrel10", 16, 16, 9, 10, { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_PCREL8, "f-pcrel8", 16, 16, 7, 8, { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP22_21, "f-op22-21", 16, 16, 6, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP22, "f-op22", 16, 16, 6, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16, "f-op21-16", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16S, "f-op21-16s", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16S_SHL1, "f-op21-16s-shl1", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16S_SHL2, "f-op21-16s-shl2", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16S_SHL3, "f-op21-16s-shl3", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16S_SHL4, "f-op21-16s-shl4", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16S_SHL5, "f-op21-16s-shl5", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16S_SHL6, "f-op21-16s-shl6", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16S_SHL7, "f-op21-16s-shl7", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_16S_SHL8, "f-op21-16s-shl8", 16, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP20_16, "f-op20-16", 16, 16, 4, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP47_16, "f-op47-16", 16, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_PCREL32_48, "f-pcrel32-48", 16, 32, 31, 32, { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP47_43, "f-op47-43", 16, 32, 31, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OFFSET27_48, "f-offset27-48", 16, 32, 26, 27, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_PCREL27_48, "f-pcrel27-48", 16, 32, 26, 27, { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP79_48, "f-op79-48", 48, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OFFSET23BITS, "f-offset23bits", 0, 0, 0, 0,{ 0|A(PCREL_ADDR)|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OFFSET27BITS, "f-offset27bits", 0, 0, 0, 0,{ 0|A(PCREL_ADDR)|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OFFSET12, "f-offset12", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP15_10, "f-op15-10", 0, 16, 15, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP9, "f-op9", 0, 16, 9, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP8_3, "f-op8-3", 0, 16, 8, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP2_0, "f-op2-0", 0, 16, 2, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP4_3, "f-op4-3", 0, 16, 4, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_22, "f-op31-22", 16, 16, 15, 10, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_28, "f-op31-28", 16, 16, 15, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP31_29, "f-op31-29", 16, 16, 15, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP28, "f-op28", 16, 16, 12, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP27_22, "f-op27-22", 16, 16, 11, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_19, "f-op21-19", 16, 16, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP21_18, "f-op21-18", 16, 16, 5, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP18, "f-op18", 16, 16, 2, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP17_16, "f-op17-16", 16, 16, 1, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP37_32, "f-op37-32", 32, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP38, "f-op38", 32, 16, 6, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP41_32, "f-op41-32", 32, 16, 9, 10, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP42, "f-op42", 32, 16, 10, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP43, "f-op43", 32, 16, 11, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP47_44, "f-op47-44", 32, 16, 15, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP38_32, "f-op38-32", 32, 16, 6, 7, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP41_39, "f-op41-39", 32, 16, 9, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP41_38, "f-op41-38", 32, 16, 9, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP51_48, "f-op51-48", 48, 16, 3, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP57_52, "f-op57-52", 48, 16, 9, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP63_58, "f-op63-58", 48, 16, 15, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP69_64, "f-op69-64", 64, 16, 5, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP76_70, "f-op76-70", 64, 16, 12, 7, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP79_77, "f-op79-77", 64, 16, 15, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP65_64, "f-op65-64", 64, 16, 1, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_OP69_66, "f-op69-66", 64, 16, 5, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC80DREG, "f-vec80dreg", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC80AREG, "f-vec80areg", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC80BREG, "f-vec80breg", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC80MODS, "f-vec80mods", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC80MODS_MEM, "f-vec80mods-mem", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC80IMM, "f-vec80imm", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC80LDADDR, "f-vec80ldaddr", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC80STADDR, "f-vec80staddr", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_DUMMYABITS, "f-dummyabits", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC48DREG, "f-vec48dreg", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC48AREG, "f-vec48areg", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { VC4_F_VEC48BREG, "f-vec48breg", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { 0, 0, 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }
};

#undef A



/* multi ifield declarations */

const CGEN_MAYBE_MULTI_IFLD VC4_F_OFFSET23BITS_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_OFFSET27BITS_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_OFFSET12_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80DREG_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80AREG_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80BREG_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80MODS_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80MODS_MEM_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80IMM_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80LDADDR_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80STADDR_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_DUMMYABITS_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC48DREG_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC48AREG_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC48BREG_MULTI_IFIELD [];


/* multi ifield definitions */

const CGEN_MAYBE_MULTI_IFLD VC4_F_OFFSET23BITS_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP6_0] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_16] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_OFFSET27BITS_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP11_8] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP6_0] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_16] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_OFFSET12_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP8] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP26_16] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80DREG_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_22] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP63_58] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80AREG_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP47_44] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP57_52] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP51_48] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80BREG_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP41_32] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP69_64] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80MODS_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP2_0] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP79_77] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP76_70] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80MODS_MEM_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP2_0] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP79_77] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80IMM_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP69_64] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP41_32] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80LDADDR_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38_32] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP65_64] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP76_70] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP57_52] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP69_66] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC80STADDR_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38_32] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP65_64] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP76_70] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP63_58] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP69_66] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_DUMMYABITS_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP51_48] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP47_44] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP17_16] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC48DREG_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_29] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP27_22] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC48AREG_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_19] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP17_16] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP47_44] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD VC4_F_VEC48BREG_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP41_39] } },
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP37_32] } },
    { 0, { (const PTR) 0 } }
};

/* The operand table.  */

#define A(a) (1 << CGEN_OPERAND_##a)
#define OPERAND(op) VC4_OPERAND_##op

const CGEN_OPERAND vc4_cgen_operand_table[] =
{
/* pc: program counter */
  { "pc", VC4_OPERAND_PC, HW_H_PC, 0, 0,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_NIL] } }, 
    { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } }  },
/* condcode:  */
  { "condcode", VC4_OPERAND_CONDCODE, HW_H_COND, 10, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP10_7] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* pcrelcc:  */
  { "pcrelcc", VC4_OPERAND_PCRELCC, HW_H_IADDR, 6, 7,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_PCRELCC] } }, 
    { 0|A(RELAX)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* ldstoff: 4-bit unsigned immediate lsl 2 */
  { "ldstoff", VC4_OPERAND_LDSTOFF, HW_H_UINT, 11, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_LDSTOFF] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu16sreg:  */
  { "alu16sreg", VC4_OPERAND_ALU16SREG, HW_H_FASTREG, 7, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP7_4] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu16imm: 5-bit unsigned immediate */
  { "alu16imm", VC4_OPERAND_ALU16IMM, HW_H_UINT, 8, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP8_4] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu16imm_shl3: 5-bit immediate left-shifted by 3 */
  { "alu16imm_shl3", VC4_OPERAND_ALU16IMM_SHL3, HW_H_UINT, 8, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP8_4_SHL3] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu16dreg:  */
  { "alu16dreg", VC4_OPERAND_ALU16DREG, HW_H_FASTREG, 3, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP3_0] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu32dreg:  */
  { "alu32dreg", VC4_OPERAND_ALU32DREG, HW_H_REG, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP4_0] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* pregdst:  */
  { "pregdst", VC4_OPERAND_PREGDST, HW_H_PREG, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP4_0] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* pregsrc:  */
  { "pregsrc", VC4_OPERAND_PREGSRC, HW_H_PREG, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP20_16] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* disp5: 5-bit unsigned displacement */
  { "disp5", VC4_OPERAND_DISP5, HW_H_UINT, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP20_16] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* imm6: 6-bit signed immediate */
  { "imm6", VC4_OPERAND_IMM6, HW_H_SINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16S] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* floatimm6: 6-bit floating-point immediate */
  { "floatimm6", VC4_OPERAND_FLOATIMM6, HW_H_UINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* imm6_shl1: 6-bit immediate left-shifted by 1 */
  { "imm6_shl1", VC4_OPERAND_IMM6_SHL1, HW_H_SINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16S_SHL1] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* imm6_shl2: 6-bit immediate left-shifted by 2 */
  { "imm6_shl2", VC4_OPERAND_IMM6_SHL2, HW_H_SINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16S_SHL2] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* imm6_shl3: 6-bit immediate left-shifted by 3 */
  { "imm6_shl3", VC4_OPERAND_IMM6_SHL3, HW_H_SINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16S_SHL3] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* imm6_shl4: 6-bit immediate left-shifted by 4 */
  { "imm6_shl4", VC4_OPERAND_IMM6_SHL4, HW_H_SINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16S_SHL4] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* imm6_shl5: 6-bit immediate left-shifted by 5 */
  { "imm6_shl5", VC4_OPERAND_IMM6_SHL5, HW_H_SINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16S_SHL5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* imm6_shl6: 6-bit immediate left-shifted by 6 */
  { "imm6_shl6", VC4_OPERAND_IMM6_SHL6, HW_H_SINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16S_SHL6] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* imm6_shl7: 6-bit immediate left-shifted by 7 */
  { "imm6_shl7", VC4_OPERAND_IMM6_SHL7, HW_H_SINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16S_SHL7] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* imm6_shl8: 6-bit immediate left-shifted by 8 */
  { "imm6_shl8", VC4_OPERAND_IMM6_SHL8, HW_H_SINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP21_16S_SHL8] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu32breg:  */
  { "alu32breg", VC4_OPERAND_ALU32BREG, HW_H_REG, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP20_16] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ppstartreg:  */
  { "ppstartreg", VC4_OPERAND_PPSTARTREG, HW_H_PPREG, 6, 2,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP6_5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ppendreg0:  */
  { "ppendreg0", VC4_OPERAND_PPENDREG0, HW_H_REG, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP4_0_BASE_0] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ppendreg6:  */
  { "ppendreg6", VC4_OPERAND_PPENDREG6, HW_H_REG, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP4_0_BASE_6] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ppendreg16:  */
  { "ppendreg16", VC4_OPERAND_PPENDREG16, HW_H_REG, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP4_0_BASE_16] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ppendreg24:  */
  { "ppendreg24", VC4_OPERAND_PPENDREG24, HW_H_REG, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP4_0_BASE_24] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* swi_imm:  */
  { "swi_imm", VC4_OPERAND_SWI_IMM, HW_H_UINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP5_0] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* spoffset: 5-bit unsigned immediate lsl 2 */
  { "spoffset", VC4_OPERAND_SPOFFSET, HW_H_UINT, 8, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_SPOFFSET] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* addspoffset:  */
  { "addspoffset", VC4_OPERAND_ADDSPOFFSET, HW_H_UINT, 10, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_ADDSPOFFSET] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu32areg:  */
  { "alu32areg", VC4_OPERAND_ALU32AREG, HW_H_REG, 15, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_27] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu32missingareg: omitted A operand */
  { "alu32missingareg", VC4_OPERAND_ALU32MISSINGAREG, HW_H_UINT, 15, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_27] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu32cond:  */
  { "alu32cond", VC4_OPERAND_ALU32COND, HW_H_DOTCOND, 10, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP26_23] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu48isreg:  */
  { "alu48isreg", VC4_OPERAND_ALU48ISREG, HW_H_REG, 9, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP9_5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu48idreg:  */
  { "alu48idreg", VC4_OPERAND_ALU48IDREG, HW_H_REG, 4, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP4_0] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* mem48sreg:  */
  { "mem48sreg", VC4_OPERAND_MEM48SREG, HW_H_REG, 31, 5,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP47_43] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu48immu: 32-bit immediate */
  { "alu48immu", VC4_OPERAND_ALU48IMMU, HW_H_UINT, 31, 32,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP47_16] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* alu48pcrel:  */
  { "alu48pcrel", VC4_OPERAND_ALU48PCREL, HW_H_ADDR, 31, 32,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_PCREL32_48] } }, 
    { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* mem48offset27: 27-bit offset in 48-bit load/store insn */
  { "mem48offset27", VC4_OPERAND_MEM48OFFSET27, HW_H_SINT, 26, 27,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OFFSET27_48] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* mem48pcrel27: 27-bit pc-relative offset */
  { "mem48pcrel27", VC4_OPERAND_MEM48PCREL27, HW_H_ADDR, 26, 27,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_PCREL27_48] } }, 
    { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* condcodebcc32:  */
  { "condcodebcc32", VC4_OPERAND_CONDCODEBCC32, HW_H_COND, 11, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP11_8] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bcc32sreg:  */
  { "bcc32sreg", VC4_OPERAND_BCC32SREG, HW_H_FASTREG, 13, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP29_26] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* pcrel10bits:  */
  { "pcrel10bits", VC4_OPERAND_PCREL10BITS, HW_H_IADDR, 9, 10,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_PCREL10] } }, 
    { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* pcrel8bits:  */
  { "pcrel8bits", VC4_OPERAND_PCREL8BITS, HW_H_IADDR, 7, 8,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_PCREL8] } }, 
    { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* bcc32imm: 6-bit unsigned immediate in compare-branch insn */
  { "bcc32imm", VC4_OPERAND_BCC32IMM, HW_H_UINT, 13, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP29_24] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* addcmpbareg:  */
  { "addcmpbareg", VC4_OPERAND_ADDCMPBAREG, HW_H_FASTREG, 7, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP7_4] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* addcmpbimm: 4-bit signed immediate in addcmpb insn */
  { "addcmpbimm", VC4_OPERAND_ADDCMPBIMM, HW_H_SINT, 7, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP7_4S] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* offset23bits:  */
  { "offset23bits", VC4_OPERAND_OFFSET23BITS, HW_H_IADDR, 6, 23,
    { 2, { (const PTR) &VC4_F_OFFSET23BITS_MULTI_IFIELD[0] } }, 
    { 0|A(RELAX)|A(PCREL_ADDR)|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* offset27bits:  */
  { "offset27bits", VC4_OPERAND_OFFSET27BITS, HW_H_IADDR, 6, 27,
    { 3, { (const PTR) &VC4_F_OFFSET27BITS_MULTI_IFIELD[0] } }, 
    { 0|A(PCREL_ADDR)|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* offset12: 12-bit immediate offset */
  { "offset12", VC4_OPERAND_OFFSET12, HW_H_SINT, 8, 12,
    { 2, { (const PTR) &VC4_F_OFFSET12_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* offset16: 16-bit immediate */
  { "offset16", VC4_OPERAND_OFFSET16, HW_H_SINT, 15, 16,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_16S] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* offset16_shl1: 16-bit immediate left-shifted by 1 */
  { "offset16_shl1", VC4_OPERAND_OFFSET16_SHL1, HW_H_SINT, 15, 16,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_16S_SHL1] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* offset16_shl2: 16-bit immediate left-shifted by 2 */
  { "offset16_shl2", VC4_OPERAND_OFFSET16_SHL2, HW_H_SINT, 15, 16,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_16S_SHL2] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* offset16_shl3: 16-bit immediate left-shifted by 3 */
  { "offset16_shl3", VC4_OPERAND_OFFSET16_SHL3, HW_H_SINT, 15, 16,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_16S_SHL3] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* offset16_shl4: 16-bit immediate left-shifted by 4 */
  { "offset16_shl4", VC4_OPERAND_OFFSET16_SHL4, HW_H_SINT, 15, 16,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP31_16S_SHL4] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* pcrel16:  */
  { "pcrel16", VC4_OPERAND_PCREL16, HW_H_ADDR, 15, 16,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_PCREL16] } }, 
    { 0|A(RELAX)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* off16basereg:  */
  { "off16basereg", VC4_OPERAND_OFF16BASEREG, HW_H_BASEREG, 9, 2,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP9_8] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* operand10_0:  */
  { "operand10_0", VC4_OPERAND_OPERAND10_0, HW_H_UINT, 10, 11,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP10_0] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* operand47_16:  */
  { "operand47_16", VC4_OPERAND_OPERAND47_16, HW_H_UINT, 31, 32,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP47_16] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* operand79_48:  */
  { "operand79_48", VC4_OPERAND_OPERAND79_48, HW_H_UINT, 31, 32,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP79_48] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* shl1: syntax for left shift by 1 */
  { "shl1", VC4_OPERAND_SHL1, HW_H_UINT, 0, 0,
    { 0, { (const PTR) 0 } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* shl2: syntax for left shift by 2 */
  { "shl2", VC4_OPERAND_SHL2, HW_H_UINT, 0, 0,
    { 0, { (const PTR) 0 } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* shl3: syntax for left shift by 3 */
  { "shl3", VC4_OPERAND_SHL3, HW_H_UINT, 0, 0,
    { 0, { (const PTR) 0 } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* shl4: syntax for left shift by 4 */
  { "shl4", VC4_OPERAND_SHL4, HW_H_UINT, 0, 0,
    { 0, { (const PTR) 0 } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* shl5: syntax for left shift by 5 */
  { "shl5", VC4_OPERAND_SHL5, HW_H_UINT, 0, 0,
    { 0, { (const PTR) 0 } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* shl6: syntax for left shift by 6 */
  { "shl6", VC4_OPERAND_SHL6, HW_H_UINT, 0, 0,
    { 0, { (const PTR) 0 } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* shl7: syntax for left shift by 7 */
  { "shl7", VC4_OPERAND_SHL7, HW_H_UINT, 0, 0,
    { 0, { (const PTR) 0 } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* shl8: syntax for left shift by 8 */
  { "shl8", VC4_OPERAND_SHL8, HW_H_UINT, 0, 0,
    { 0, { (const PTR) 0 } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* v80d32reg: vector dest register, 80-bit ALU insn */
  { "v80d32reg", VC4_OPERAND_V80D32REG, HW_H_UINT, 15, 16,
    { 2, { (const PTR) &VC4_F_VEC80DREG_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v80a32reg: vector A register, 80-bit ALU insn */
  { "v80a32reg", VC4_OPERAND_V80A32REG, HW_H_UINT, 3, 20,
    { 4, { (const PTR) &VC4_F_VEC80AREG_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v80b32reg: vector B register, 80-bit ALU insn */
  { "v80b32reg", VC4_OPERAND_V80B32REG, HW_H_UINT, 5, 16,
    { 2, { (const PTR) &VC4_F_VEC80BREG_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v80imm: vector immediate, 80-bit ALU insn */
  { "v80imm", VC4_OPERAND_V80IMM, HW_H_SINT, 5, 16,
    { 2, { (const PTR) &VC4_F_VEC80IMM_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v80mods: modifier bits for 80-bit vector ALU insn */
  { "v80mods", VC4_OPERAND_V80MODS, HW_H_UINT, 2, 14,
    { 4, { (const PTR) &VC4_F_VEC80MODS_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v80mods_mem: modifier bits for 80-bit vector memory insns */
  { "v80mods_mem", VC4_OPERAND_V80MODS_MEM, HW_H_UINT, 2, 7,
    { 3, { (const PTR) &VC4_F_VEC80MODS_MEM_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* setf_mod: SETF modifier only for 48-bit data ops */
  { "setf_mod", VC4_OPERAND_SETF_MOD, HW_H_UINT, 6, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* v48imm_mods: SETF/predicate modifiers */
  { "v48imm_mods", VC4_OPERAND_V48IMM_MODS, HW_H_UINT, 9, 4,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP41_38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* vmemwidth: element width for memory operation */
  { "vmemwidth", VC4_OPERAND_VMEMWIDTH, HW_H_ELTSIZE, 4, 2,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP4_3] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* vec_ldaddr: address for 80-bit vld instruction */
  { "vec_ldaddr", VC4_OPERAND_VEC_LDADDR, HW_H_UINT, 1, 26,
    { 5, { (const PTR) &VC4_F_VEC80LDADDR_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* vec_staddr: address for 80-bit vst instruction */
  { "vec_staddr", VC4_OPERAND_VEC_STADDR, HW_H_UINT, 1, 26,
    { 5, { (const PTR) &VC4_F_VEC80STADDR_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* dummyabits: extra/unknown A-operand bits for vld instructions */
  { "dummyabits", VC4_OPERAND_DUMMYABITS, HW_H_UINT, 1, 10,
    { 3, { (const PTR) &VC4_F_DUMMYABITS_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* dummydbits: extra/unknown D-operand bits for vst instructions */
  { "dummydbits", VC4_OPERAND_DUMMYDBITS, HW_H_UINT, 11, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP27_22] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* v48sclr: scalar reg B-operand for 48-bit data ops */
  { "v48sclr", VC4_OPERAND_V48SCLR, HW_H_UINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP37_32] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* v48imm: immediate B-operand for 48-bit data ops */
  { "v48imm", VC4_OPERAND_V48IMM, HW_H_UINT, 5, 6,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP37_32] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* v48dreg_h: vector H dest register, 48-bit ALU insn */
  { "v48dreg_h", VC4_OPERAND_V48DREG_H, HW_H_UINT, 11, 9,
    { 2, { (const PTR) &VC4_F_VEC48DREG_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v48dreg_v: vector V dest register, 48-bit ALU insn */
  { "v48dreg_v", VC4_OPERAND_V48DREG_V, HW_H_UINT, 11, 9,
    { 2, { (const PTR) &VC4_F_VEC48DREG_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v48areg_h: vector H A register, 48-bit ALU insn */
  { "v48areg_h", VC4_OPERAND_V48AREG_H, HW_H_UINT, 1, 9,
    { 3, { (const PTR) &VC4_F_VEC48AREG_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v48areg_v: vector V A register, 48-bit ALU insn */
  { "v48areg_v", VC4_OPERAND_V48AREG_V, HW_H_UINT, 1, 9,
    { 3, { (const PTR) &VC4_F_VEC48AREG_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v48breg_h: vector H B register, 48-bit ALU insn */
  { "v48breg_h", VC4_OPERAND_V48BREG_H, HW_H_UINT, 5, 9,
    { 2, { (const PTR) &VC4_F_VEC48BREG_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* v48breg_v: vector V B register, 48-bit ALU insn */
  { "v48breg_v", VC4_OPERAND_V48BREG_V, HW_H_UINT, 5, 9,
    { 2, { (const PTR) &VC4_F_VEC48BREG_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* dplus_sr0: Add r0 for 48-bit D operand */
  { "dplus_sr0", VC4_OPERAND_DPLUS_SR0, HW_H_UINT, 11, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aplus_sr0: Add r0 for 48-bit A operand */
  { "aplus_sr0", VC4_OPERAND_APLUS_SR0, HW_H_UINT, 2, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP18] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bplus_sr0: Add r0 for 48-bit B operand */
  { "bplus_sr0", VC4_OPERAND_BPLUS_SR0, HW_H_UINT, 6, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dplus_sr1: Add r1 for 48-bit D operand */
  { "dplus_sr1", VC4_OPERAND_DPLUS_SR1, HW_H_UINT, 11, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aplus_sr1: Add r1 for 48-bit A operand */
  { "aplus_sr1", VC4_OPERAND_APLUS_SR1, HW_H_UINT, 2, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP18] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bplus_sr1: Add r1 for 48-bit B operand */
  { "bplus_sr1", VC4_OPERAND_BPLUS_SR1, HW_H_UINT, 6, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dplus_sr2: Add r2 for 48-bit D operand */
  { "dplus_sr2", VC4_OPERAND_DPLUS_SR2, HW_H_UINT, 11, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aplus_sr2: Add r2 for 48-bit A operand */
  { "aplus_sr2", VC4_OPERAND_APLUS_SR2, HW_H_UINT, 2, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP18] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bplus_sr2: Add r2 for 48-bit B operand */
  { "bplus_sr2", VC4_OPERAND_BPLUS_SR2, HW_H_UINT, 6, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dplus_sr3: Add r3 for 48-bit D operand */
  { "dplus_sr3", VC4_OPERAND_DPLUS_SR3, HW_H_UINT, 11, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aplus_sr3: Add r3 for 48-bit A operand */
  { "aplus_sr3", VC4_OPERAND_APLUS_SR3, HW_H_UINT, 2, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP18] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bplus_sr3: Add r3 for 48-bit B operand */
  { "bplus_sr3", VC4_OPERAND_BPLUS_SR3, HW_H_UINT, 6, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dplus_sr4: Add r4 for 48-bit D operand */
  { "dplus_sr4", VC4_OPERAND_DPLUS_SR4, HW_H_UINT, 11, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aplus_sr4: Add r4 for 48-bit A operand */
  { "aplus_sr4", VC4_OPERAND_APLUS_SR4, HW_H_UINT, 2, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP18] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bplus_sr4: Add r4 for 48-bit B operand */
  { "bplus_sr4", VC4_OPERAND_BPLUS_SR4, HW_H_UINT, 6, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dplus_sr5: Add r5 for 48-bit D operand */
  { "dplus_sr5", VC4_OPERAND_DPLUS_SR5, HW_H_UINT, 11, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aplus_sr5: Add r5 for 48-bit A operand */
  { "aplus_sr5", VC4_OPERAND_APLUS_SR5, HW_H_UINT, 2, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP18] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bplus_sr5: Add r5 for 48-bit B operand */
  { "bplus_sr5", VC4_OPERAND_BPLUS_SR5, HW_H_UINT, 6, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dplus_sr6: Add r6 for 48-bit D operand */
  { "dplus_sr6", VC4_OPERAND_DPLUS_SR6, HW_H_UINT, 11, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aplus_sr6: Add r6 for 48-bit A operand */
  { "aplus_sr6", VC4_OPERAND_APLUS_SR6, HW_H_UINT, 2, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP18] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bplus_sr6: Add r6 for 48-bit B operand */
  { "bplus_sr6", VC4_OPERAND_BPLUS_SR6, HW_H_UINT, 6, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dplus_sr7: Add r7 for 48-bit D operand */
  { "dplus_sr7", VC4_OPERAND_DPLUS_SR7, HW_H_UINT, 11, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP43] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aplus_sr7: Add r7 for 48-bit A operand */
  { "aplus_sr7", VC4_OPERAND_APLUS_SR7, HW_H_UINT, 2, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP18] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bplus_sr7: Add r7 for 48-bit B operand */
  { "bplus_sr7", VC4_OPERAND_BPLUS_SR7, HW_H_UINT, 6, 1,
    { 0, { (const PTR) &vc4_cgen_ifld_table[VC4_F_OP38] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* sentinel */
  { 0, 0, 0, 0, 0,
    { 0, { (const PTR) 0 } },
    { 0, { { { (1<<MACH_BASE), 0 } } } } }
};

#undef A


/* The instruction table.  */

#define OP(field) CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
#define A(a) (1 << CGEN_INSN_##a)

static const CGEN_IBASE vc4_cgen_insn_table[MAX_INSNS] =
{
  /* Special null first entry.
     A `num' value of zero is thus invalid.
     Also, the special `invalid' insn resides here.  */
  { 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
/* bkpt */
  {
    VC4_INSN_BKPT, "bkpt", "bkpt", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* nop */
  {
    VC4_INSN_NOP, "nop", "nop", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sleep */
  {
    VC4_INSN_SLEEP, "sleep", "sleep", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* user */
  {
    VC4_INSN_USER, "user", "user", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ei */
  {
    VC4_INSN_EI, "ei", "ei", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* di */
  {
    VC4_INSN_DI, "di", "di", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cbclr */
  {
    VC4_INSN_CBCLR, "cbclr", "cbclr", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cbadd1 */
  {
    VC4_INSN_CBADD1, "cbadd1", "cbadd1", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cbadd2 */
  {
    VC4_INSN_CBADD2, "cbadd2", "cbadd2", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cbadd3 */
  {
    VC4_INSN_CBADD3, "cbadd3", "cbadd3", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* rti */
  {
    VC4_INSN_RTI, "rti", "rti", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* swi $alu32dreg */
  {
    VC4_INSN_SWIREG, "swireg", "swi", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* rts */
  {
    VC4_INSN_RTS, "rts", "rts", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* b.s $alu32dreg */
  {
    VC4_INSN_BREG, "breg", "b.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bl $alu32dreg */
  {
    VC4_INSN_BLREG, "blreg", "bl", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* tbb $alu32dreg */
  {
    VC4_INSN_TBB, "tbb", "tbb", 16,
    { 0|A(SWITCH), { { { (1<<MACH_BASE), 0 } } } }
  },
/* tbh $alu32dreg */
  {
    VC4_INSN_TBH, "tbh", "tbh", 16,
    { 0|A(SWITCH), { { { (1<<MACH_BASE), 0 } } } }
  },
/* version $alu32dreg */
  {
    VC4_INSN_MOVCPUID, "movcpuid", "version", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mov.m $pregdst,$alu32breg */
  {
    VC4_INSN_MOVPDRA, "movpdra", "mov.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mov.m $alu32dreg,$pregsrc */
  {
    VC4_INSN_MOVRDPA, "movrdpa", "mov.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* swi $swi_imm */
  {
    VC4_INSN_SWIIMM, "swiimm", "swi", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm.s $ppstartreg,(--sp) */
  {
    VC4_INSN_PUSHRN, "pushrn", "stm.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm $ppstartreg,lr,(--sp) */
  {
    VC4_INSN_PUSHRNLR, "pushrnlr", "stm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm r0-$ppendreg0,(--sp) */
  {
    VC4_INSN_PUSHRNRM0, "pushrnrm0", "stm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm r6-$ppendreg6,(--sp) */
  {
    VC4_INSN_PUSHRNRM6, "pushrnrm6", "stm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm r16-$ppendreg16,(--sp) */
  {
    VC4_INSN_PUSHRNRM16, "pushrnrm16", "stm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm gp-$ppendreg24,(--sp) */
  {
    VC4_INSN_PUSHRNRM24, "pushrnrm24", "stm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm r0-$ppendreg0,lr,(--sp) */
  {
    VC4_INSN_PUSHRNRM0_LR, "pushrnrm0,lr", "stm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm r6-$ppendreg6,lr,(--sp) */
  {
    VC4_INSN_PUSHRNRM6_LR, "pushrnrm6,lr", "stm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm r16-$ppendreg16,lr,(--sp) */
  {
    VC4_INSN_PUSHRNRM16_LR, "pushrnrm16,lr", "stm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stm gp-$ppendreg24,lr,(--sp) */
  {
    VC4_INSN_PUSHRNRM24_LR, "pushrnrm24,lr", "stm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm.s $ppstartreg,(sp++) */
  {
    VC4_INSN_POPRN, "poprn", "ldm.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm $ppstartreg,pc,(sp++) */
  {
    VC4_INSN_POPRNPC, "poprnpc", "ldm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm r0-$ppendreg0,(sp++) */
  {
    VC4_INSN_POPRNRM0, "poprnrm0", "ldm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm r6-$ppendreg6,(sp++) */
  {
    VC4_INSN_POPRNRM6, "poprnrm6", "ldm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm r16-$ppendreg16,(sp++) */
  {
    VC4_INSN_POPRNRM16, "poprnrm16", "ldm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm gp-$ppendreg24,(sp++) */
  {
    VC4_INSN_POPRNRM24, "poprnrm24", "ldm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm r0-$ppendreg0,pc,(sp++) */
  {
    VC4_INSN_POPRNRM0_PC, "poprnrm0,pc", "ldm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm r6-$ppendreg6,pc,(sp++) */
  {
    VC4_INSN_POPRNRM6_PC, "poprnrm6,pc", "ldm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm r16-$ppendreg16,pc,(sp++) */
  {
    VC4_INSN_POPRNRM16_PC, "poprnrm16,pc", "ldm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldm gp-$ppendreg24,pc,(sp++) */
  {
    VC4_INSN_POPRNRM24_PC, "poprnrm24,pc", "ldm", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld.s $alu16dreg,($alu16sreg) */
  {
    VC4_INSN_LDIND, "ldind", "ld.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st.s $alu16dreg,($alu16sreg) */
  {
    VC4_INSN_STIND, "stind", "st.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldh.s $alu16dreg,($alu16sreg) */
  {
    VC4_INSN_LDHIND, "ldhind", "ldh.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sth.s $alu16dreg,($alu16sreg) */
  {
    VC4_INSN_STHIND, "sthind", "sth.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldb.s $alu16dreg,($alu16sreg) */
  {
    VC4_INSN_LDBIND, "ldbind", "ldb.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stb.s $alu16dreg,($alu16sreg) */
  {
    VC4_INSN_STBIND, "stbind", "stb.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsh.s $alu16dreg,($alu16sreg) */
  {
    VC4_INSN_LDSHIND, "ldshind", "ldsh.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsb.s $alu16dreg,($alu16sreg) */
  {
    VC4_INSN_LDSBIND, "ldsbind", "ldsb.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld.s $alu16dreg,($alu16sreg+$ldstoff) */
  {
    VC4_INSN_LDOFF, "ldoff", "ld.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st.s $alu16dreg,($alu16sreg+$ldstoff) */
  {
    VC4_INSN_STOFF, "stoff", "st.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld.s $alu16dreg,(sp+$spoffset) */
  {
    VC4_INSN_LDSP, "ldsp", "ld.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st.s $alu16dreg,(sp+$spoffset) */
  {
    VC4_INSN_STSP, "stsp", "st.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld.m $alu32dreg,($alu32areg+$offset12) */
  {
    VC4_INSN_LDOFF12, "ldoff12", "ld.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st.m $alu32dreg,($alu32areg+$offset12) */
  {
    VC4_INSN_STOFF12, "stoff12", "st.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldh.m $alu32dreg,($alu32areg+$offset12) */
  {
    VC4_INSN_LDHOFF12, "ldhoff12", "ldh.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sth.m $alu32dreg,($alu32areg+$offset12) */
  {
    VC4_INSN_STHOFF12, "sthoff12", "sth.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldb.m $alu32dreg,($alu32areg+$offset12) */
  {
    VC4_INSN_LDBOFF12, "ldboff12", "ldb.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stb.m $alu32dreg,($alu32areg+$offset12) */
  {
    VC4_INSN_STBOFF12, "stboff12", "stb.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsh.m $alu32dreg,($alu32areg+$offset12) */
  {
    VC4_INSN_LDSHOFF12, "ldshoff12", "ldsh.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsb.m $alu32dreg,($alu32areg+$offset12) */
  {
    VC4_INSN_LDSBOFF12, "ldsboff12", "ldsb.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld.m $alu32dreg,($off16basereg+$offset16) */
  {
    VC4_INSN_LDOFF16, "ldoff16", "ld.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st.m $alu32dreg,($off16basereg+$offset16) */
  {
    VC4_INSN_STOFF16, "stoff16", "st.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldh.m $alu32dreg,($off16basereg+$offset16) */
  {
    VC4_INSN_LDHOFF16, "ldhoff16", "ldh.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sth.m $alu32dreg,($off16basereg+$offset16) */
  {
    VC4_INSN_STHOFF16, "sthoff16", "sth.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldb.m $alu32dreg,($off16basereg+$offset16) */
  {
    VC4_INSN_LDBOFF16, "ldboff16", "ldb.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stb.m $alu32dreg,($off16basereg+$offset16) */
  {
    VC4_INSN_STBOFF16, "stboff16", "stb.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsh.m $alu32dreg,($off16basereg+$offset16) */
  {
    VC4_INSN_LDSHOFF16, "ldshoff16", "ldsh.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsb.m $alu32dreg,($off16basereg+$offset16) */
  {
    VC4_INSN_LDSBOFF16, "ldsboff16", "ldsb.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld${alu32cond}.m $alu32dreg,($alu32areg+$alu32breg$shl2) */
  {
    VC4_INSN_LDCNDIDX, "ldcndidx", "ld", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldh${alu32cond}.m $alu32dreg,($alu32areg+$alu32breg$shl1) */
  {
    VC4_INSN_LDHCNDIDX, "ldhcndidx", "ldh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldb${alu32cond}.m $alu32dreg,($alu32areg+$alu32breg) */
  {
    VC4_INSN_LDBCNDIDX, "ldbcndidx", "ldb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsh${alu32cond}.m $alu32dreg,($alu32areg+$alu32breg$shl1) */
  {
    VC4_INSN_LDSHCNDIDX, "ldshcndidx", "ldsh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st${alu32cond}.m $alu32dreg,($alu32areg+$alu32breg$shl2) */
  {
    VC4_INSN_STCNDIDX, "stcndidx", "st", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sth${alu32cond}.m $alu32dreg,($alu32areg+$alu32breg$shl1) */
  {
    VC4_INSN_STHCNDIDX, "sthcndidx", "sth", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stb${alu32cond}.m $alu32dreg,($alu32areg+$alu32breg) */
  {
    VC4_INSN_STBCNDIDX, "stbcndidx", "stb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsb${alu32cond}.m $alu32dreg,($alu32areg+$alu32breg) */
  {
    VC4_INSN_LDSBCNDIDX, "ldsbcndidx", "ldsb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld${alu32cond}.m $alu32dreg,($alu32areg+$disp5) */
  {
    VC4_INSN_LDCNDDISP, "ldcnddisp", "ld", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st${alu32cond}.m $alu32dreg,($alu32areg+$disp5) */
  {
    VC4_INSN_STCNDDISP, "stcnddisp", "st", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldh${alu32cond}.m $alu32dreg,($alu32areg+$disp5) */
  {
    VC4_INSN_LDHCNDDISP, "ldhcnddisp", "ldh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sth${alu32cond}.m $alu32dreg,($alu32areg+$disp5) */
  {
    VC4_INSN_STHCNDDISP, "sthcnddisp", "sth", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldb${alu32cond}.m $alu32dreg,($alu32areg+$disp5) */
  {
    VC4_INSN_LDBCNDDISP, "ldbcnddisp", "ldb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stb${alu32cond}.m $alu32dreg,($alu32areg+$disp5) */
  {
    VC4_INSN_STBCNDDISP, "stbcnddisp", "stb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsh${alu32cond}.m $alu32dreg,($alu32areg+$disp5) */
  {
    VC4_INSN_LDSHCNDDISP, "ldshcnddisp", "ldsh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsb${alu32cond}.m $alu32dreg,($alu32areg+$disp5) */
  {
    VC4_INSN_LDSBCNDDISP, "ldsbcnddisp", "ldsb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld${alu32cond}.m $alu32dreg,(--${alu32areg}) */
  {
    VC4_INSN_LDPREDEC, "ldpredec", "ld", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldh${alu32cond}.m $alu32dreg,(--${alu32areg}) */
  {
    VC4_INSN_LDHPREDEC, "ldhpredec", "ldh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldb${alu32cond}.m $alu32dreg,(--${alu32areg}) */
  {
    VC4_INSN_LDBPREDEC, "ldbpredec", "ldb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsh${alu32cond}.m $alu32dreg,(--${alu32areg}) */
  {
    VC4_INSN_LDSHPREDEC, "ldshpredec", "ldsh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st${alu32cond}.m $alu32dreg,(--${alu32areg}) */
  {
    VC4_INSN_STPREDEC, "stpredec", "st", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sth${alu32cond}.m $alu32dreg,(--${alu32areg}) */
  {
    VC4_INSN_STHPREDEC, "sthpredec", "sth", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stb${alu32cond}.m $alu32dreg,(--${alu32areg}) */
  {
    VC4_INSN_STBPREDEC, "stbpredec", "stb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsb${alu32cond}.m $alu32dreg,(--${alu32areg}) */
  {
    VC4_INSN_LDSBPREDEC, "ldsbpredec", "ldsb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld${alu32cond}.m $alu32dreg,(${alu32areg}++) */
  {
    VC4_INSN_LDPOSTINC, "ldpostinc", "ld", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldh${alu32cond}.m $alu32dreg,(${alu32areg}++) */
  {
    VC4_INSN_LDHPOSTINC, "ldhpostinc", "ldh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldb${alu32cond}.m $alu32dreg,(${alu32areg}++) */
  {
    VC4_INSN_LDBPOSTINC, "ldbpostinc", "ldb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsh${alu32cond}.m $alu32dreg,(${alu32areg}++) */
  {
    VC4_INSN_LDSHPOSTINC, "ldshpostinc", "ldsh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st${alu32cond}.m $alu32dreg,(${alu32areg}++) */
  {
    VC4_INSN_STPOSTINC, "stpostinc", "st", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sth${alu32cond}.m $alu32dreg,(${alu32areg}++) */
  {
    VC4_INSN_STHPOSTINC, "sthpostinc", "sth", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stb${alu32cond}.m $alu32dreg,(${alu32areg}++) */
  {
    VC4_INSN_STBPOSTINC, "stbpostinc", "stb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsb${alu32cond}.m $alu32dreg,(${alu32areg}++) */
  {
    VC4_INSN_LDSBPOSTINC, "ldsbpostinc", "ldsb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add sp,$addspoffset */
  {
    VC4_INSN_ADDSP, "addsp", "add", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* lea $alu32dreg,(sp+$addspoffset) */
  {
    VC4_INSN_LEA, "lea", "lea", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* b$condcode.s $pcrelcc */
  {
    VC4_INSN_BCC, "bcc", "b", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mov.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_MOV16, "mov16", "mov.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmn.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_CMN16, "cmn16", "cmn.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_ADD16, "add16", "add.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bic.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_BIC16, "bic16", "bic.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mul.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_MUL16, "mul16", "mul.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* eor.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_EOR16, "eor16", "eor.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_SUB16, "sub16", "sub.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* and.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_AND16, "and16", "and.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* not.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_NOT16, "not16", "not.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ror.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_ROR16, "ror16", "ror.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmp.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_CMP16, "cmp16", "cmp.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* rsub.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_RSUB16, "rsub16", "rsub.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* btest.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_BTEST16, "btest16", "btest.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* or.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_OR16, "or16", "or.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bmask.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_BMASK16, "bmask16", "bmask.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* max.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_MAX16, "max16", "max.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitset.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_BSET16, "bset16", "bitset.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* min.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_MIN16, "min16", "min.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitclear.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_BCLR16, "bclr16", "bitclear.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale.s $alu16dreg,$alu16sreg$shl1 */
  {
    VC4_INSN_ADDS216, "adds216", "addscale.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitflip.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_BCHG16, "bchg16", "bitflip.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale.s $alu16dreg,$alu16sreg$shl2 */
  {
    VC4_INSN_ADDS416, "adds416", "addscale.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale.s $alu16dreg,$alu16sreg$shl3 */
  {
    VC4_INSN_ADDS816, "adds816", "addscale.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale.s $alu16dreg,$alu16sreg$shl4 */
  {
    VC4_INSN_ADDS1616, "adds1616", "addscale.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* signext.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_SIGNEXT16, "signext16", "signext.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* neg.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_NEG16, "neg16", "neg.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* lsr.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_LSR16, "lsr16", "lsr.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* msb.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_MSB16, "msb16", "msb.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* shl.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_SHL16, "shl16", "shl.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* brev.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_BITREV16, "bitrev16", "brev.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* asr.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_ASR16, "asr16", "asr.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* abs.s $alu16dreg,$alu16sreg */
  {
    VC4_INSN_ABS16, "abs16", "abs.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mov.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_MOVI16, "movi16", "mov.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_ADDI16, "addi16", "add.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mul.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_MULI16, "muli16", "mul.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_SUBI16, "subi16", "sub.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* not.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_NOTI16, "noti16", "not.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmp.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_CMPI16, "cmpi16", "cmp.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* btest.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_BTESTI16, "btesti16", "btest.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bmask.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_BMASKI16, "bmaski16", "bmask.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitset.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_BSETI16, "bseti16", "bitset.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitclear.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_BCLRI16, "bclri16", "bitclear.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitflip.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_BCHGI16, "bchgi16", "bitflip.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.s $alu16dreg,$alu16imm_shl3 */
  {
    VC4_INSN_ADDS8I16, "adds8i16", "add.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* signext.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_SIGNEXTI16, "signexti16", "signext.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* lsr.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_LSRI16, "lsri16", "lsr.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* shl.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_SHLI16, "shli16", "shl.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* asr.s $alu16dreg,$alu16imm */
  {
    VC4_INSN_ASRI16, "asri16", "asr.s", 16,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* b$condcodebcc32 $alu16dreg,$bcc32sreg,$pcrel10bits */
  {
    VC4_INSN_BCC32R, "bcc32r", "b", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* b$condcodebcc32 $alu16dreg,$bcc32imm,$pcrel8bits */
  {
    VC4_INSN_BCC32I, "bcc32i", "b", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addcmpb$condcodebcc32 $alu16dreg,$addcmpbareg,$bcc32sreg,$pcrel10bits */
  {
    VC4_INSN_ADDCMPBRR, "addcmpbrr", "addcmpb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addcmpb$condcodebcc32 $alu16dreg,$addcmpbimm,$bcc32sreg,$pcrel10bits */
  {
    VC4_INSN_ADDCMPBRI, "addcmpbri", "addcmpb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addcmpb$condcodebcc32 $alu16dreg,$addcmpbareg,$bcc32imm,$pcrel8bits */
  {
    VC4_INSN_ADDCMPBIR, "addcmpbir", "addcmpb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addcmpb$condcodebcc32 $alu16dreg,$addcmpbimm,$bcc32imm,$pcrel8bits */
  {
    VC4_INSN_ADDCMPBII, "addcmpbii", "addcmpb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* b$condcodebcc32.m $offset23bits */
  {
    VC4_INSN_BCC32, "bcc32", "b", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bl $offset27bits */
  {
    VC4_INSN_BL32, "bl32", "bl", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mov${alu32cond}.m $alu32dreg,$alu32breg */
  {
    VC4_INSN_MOV32, "mov32", "mov", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmn${alu32cond}.m $alu32areg,$alu32breg */
  {
    VC4_INSN_CMN32, "cmn32", "cmn", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_ADD32, "add32", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bic${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_BIC32, "bic32", "bic", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mul${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_MUL32, "mul32", "mul", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* eor${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_EOR32, "eor32", "eor", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_SUB32, "sub32", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* and${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_AND32, "and32", "and", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* not${alu32cond}.m $alu32dreg,$alu32breg */
  {
    VC4_INSN_NOT32, "not32", "not", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ror${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_ROR32, "ror32", "ror", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmp${alu32cond}.m $alu32areg,$alu32breg */
  {
    VC4_INSN_CMP32, "cmp32", "cmp", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* rsub${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_RSUB32, "rsub32", "rsub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* btest${alu32cond}.m $alu32areg,$alu32breg */
  {
    VC4_INSN_BTEST32, "btest32", "btest", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* or${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_OR32, "or32", "or", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bmask${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_BMASK32, "bmask32", "bmask", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* max${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_MAX32, "max32", "max", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitset${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_BSET32, "bset32", "bitset", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* min${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_MIN32, "min32", "min", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitclear${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_BCLR32, "bclr32", "bitclear", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg$shl1 */
  {
    VC4_INSN_ADDS232, "adds232", "addscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitflip${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_BCHG32, "bchg32", "bitflip", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg$shl2 */
  {
    VC4_INSN_ADDS432, "adds432", "addscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg$shl3 */
  {
    VC4_INSN_ADDS832, "adds832", "addscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg$shl4 */
  {
    VC4_INSN_ADDS1632, "adds1632", "addscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* signext${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_SIGNEXT32, "signext32", "signext", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* neg${alu32cond}.m $alu32dreg,$alu32breg */
  {
    VC4_INSN_NEG32, "neg32", "neg", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* lsr${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_LSR32, "lsr32", "lsr", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* msb${alu32cond}.m $alu32dreg,$alu32breg */
  {
    VC4_INSN_MSB32, "msb32", "msb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* shl${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_SHL32, "shl32", "shl", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* brev${alu32cond}.m $alu32dreg,$alu32breg */
  {
    VC4_INSN_BITREV32, "bitrev32", "brev", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* asr${alu32cond}.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_ASR32, "asr32", "asr", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* abs${alu32cond}.m $alu32dreg,$alu32breg */
  {
    VC4_INSN_ABS32, "abs32", "abs", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mov${alu32cond}.m $alu32dreg,$imm6 */
  {
    VC4_INSN_MOVI32, "movi32", "mov", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmn${alu32cond}.m $alu32areg,$imm6 */
  {
    VC4_INSN_CMNI32, "cmni32", "cmn", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_ADDI32, "addi32", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bic${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_BICI32, "bici32", "bic", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mul${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_MULI32, "muli32", "mul", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* eor${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_EORI32, "eori32", "eor", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_SUBI32, "subi32", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* and${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_ANDI32, "andi32", "and", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* not${alu32cond}.m $alu32dreg,$imm6 */
  {
    VC4_INSN_NOTI32, "noti32", "not", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ror${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_RORI32, "rori32", "ror", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmp${alu32cond}.m $alu32areg,$imm6 */
  {
    VC4_INSN_CMPI32, "cmpi32", "cmp", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* rsub${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_RSUBI32, "rsubi32", "rsub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* btest${alu32cond}.m $alu32areg,$imm6 */
  {
    VC4_INSN_BTESTI32, "btesti32", "btest", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* or${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_ORI32, "ori32", "or", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bmask${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_BMASKI32, "bmaski32", "bmask", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* max${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_MAXI32, "maxi32", "max", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitset${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_BSETI32, "bseti32", "bitset", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* min${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_MINI32, "mini32", "min", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitclear${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_BCLRI32, "bclri32", "bitclear", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add${alu32cond}.m $alu32dreg,$alu32areg,$imm6_shl1 */
  {
    VC4_INSN_ADDS2I32, "adds2i32", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitflip${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_BCHGI32, "bchgi32", "bitflip", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add${alu32cond}.m $alu32dreg,$alu32areg,$imm6_shl2 */
  {
    VC4_INSN_ADDS4I32, "adds4i32", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add${alu32cond}.m $alu32dreg,$alu32areg,$imm6_shl3 */
  {
    VC4_INSN_ADDS8I32, "adds8i32", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add${alu32cond}.m $alu32dreg,$alu32areg,$imm6_shl4 */
  {
    VC4_INSN_ADDS16I32, "adds16i32", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* signext${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_SIGNEXTI32, "signexti32", "signext", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* neg${alu32cond}.m $alu32dreg,$imm6 */
  {
    VC4_INSN_NEGI32, "negi32", "neg", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* lsr${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_LSRI32, "lsri32", "lsr", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* msb${alu32cond}.m $alu32dreg,$imm6 */
  {
    VC4_INSN_MSBI32, "msbi32", "msb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* shl${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_SHLI32, "shli32", "shl", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* brev${alu32cond}.m $alu32dreg,$imm6 */
  {
    VC4_INSN_BITREVI32, "bitrevi32", "brev", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* asr${alu32cond}.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_ASRI32, "asri32", "asr", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* abs${alu32cond}.m $alu32dreg,$imm6 */
  {
    VC4_INSN_ABSI32, "absi32", "abs", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mulhd$alu32cond.ss $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_MULHDRSS, "mulhdrss", "mulhd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mulhd$alu32cond.su $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_MULHDRSU, "mulhdrsu", "mulhd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mulhd$alu32cond.us $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_MULHDRUS, "mulhdrus", "mulhd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mulhd$alu32cond.uu $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_MULHDRUU, "mulhdruu", "mulhd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* div$alu32cond.ss $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_DIVRSS, "divrss", "div", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* div$alu32cond.su $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_DIVRSU, "divrsu", "div", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* div$alu32cond.us $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_DIVRUS, "divrus", "div", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* div$alu32cond.uu $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_DIVRUU, "divruu", "div", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mulhd$alu32cond.ss $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_MULHDISS, "mulhdiss", "mulhd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mulhd$alu32cond.su $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_MULHDISU, "mulhdisu", "mulhd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mulhd$alu32cond.us $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_MULHDIUS, "mulhdius", "mulhd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mulhd$alu32cond.uu $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_MULHDIUU, "mulhdiuu", "mulhd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* div$alu32cond.ss $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_DIVISS, "diviss", "div", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* div$alu32cond.su $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_DIVISU, "divisu", "div", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* div$alu32cond.us $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_DIVIUS, "divius", "div", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* div$alu32cond.uu $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_DIVIUU, "diviuu", "div", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* adds$alu32cond.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_ADDSATR, "addsatr", "adds", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subs$alu32cond.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_SUBSATR, "subsatr", "subs", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* shls$alu32cond.m $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_SHLSATR, "shlsatr", "shls", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl5 */
  {
    VC4_INSN_ADDS5R, "adds5r", "addscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl6 */
  {
    VC4_INSN_ADDS6R, "adds6r", "addscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl7 */
  {
    VC4_INSN_ADDS7R, "adds7r", "addscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* addscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl8 */
  {
    VC4_INSN_ADDS8R, "adds8r", "addscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl1 */
  {
    VC4_INSN_SUBS1R, "subs1r", "subscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl2 */
  {
    VC4_INSN_SUBS2R, "subs2r", "subscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl3 */
  {
    VC4_INSN_SUBS3R, "subs3r", "subscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl4 */
  {
    VC4_INSN_SUBS4R, "subs4r", "subscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl5 */
  {
    VC4_INSN_SUBS5R, "subs5r", "subscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl6 */
  {
    VC4_INSN_SUBS6R, "subs6r", "subscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl7 */
  {
    VC4_INSN_SUBS7R, "subs7r", "subscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subscale$alu32cond.m $alu32dreg,$alu32areg,$alu32breg$shl8 */
  {
    VC4_INSN_SUBS8R, "subs8r", "subscale", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* clamp16$alu32cond $alu32dreg$alu32missingareg,$alu32breg */
  {
    VC4_INSN_CLAMP16R, "clamp16r", "clamp16", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* count$alu32cond $alu32dreg$alu32missingareg,$alu32breg */
  {
    VC4_INSN_COUNTR, "countr", "count", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* adds$alu32cond.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_ADDSATI, "addsati", "adds", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* subs$alu32cond.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_SUBSATI, "subsati", "subs", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* shls$alu32cond.m $alu32dreg,$alu32areg,$imm6 */
  {
    VC4_INSN_SHLSATI, "shlsati", "shls", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl5 */
  {
    VC4_INSN_ADDS5I, "adds5i", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl6 */
  {
    VC4_INSN_ADDS6I, "adds6i", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl7 */
  {
    VC4_INSN_ADDS7I, "adds7i", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl8 */
  {
    VC4_INSN_ADDS8I, "adds8i", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl1 */
  {
    VC4_INSN_SUBS1I, "subs1i", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl2 */
  {
    VC4_INSN_SUBS2I, "subs2i", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl3 */
  {
    VC4_INSN_SUBS3I, "subs3i", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl4 */
  {
    VC4_INSN_SUBS4I, "subs4i", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl5 */
  {
    VC4_INSN_SUBS5I, "subs5i", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl6 */
  {
    VC4_INSN_SUBS6I, "subs6i", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl7 */
  {
    VC4_INSN_SUBS7I, "subs7i", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub$alu32cond.m $alu32dreg,$alu32areg,$imm6_shl8 */
  {
    VC4_INSN_SUBS8I, "subs8i", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* clamp16$alu32cond $alu32dreg,$imm6 */
  {
    VC4_INSN_CLAMP16I, "clamp16i", "clamp16", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* count$alu32cond $alu32dreg,$imm6 */
  {
    VC4_INSN_COUNTI, "counti", "count", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.m $alu48idreg,$alu48isreg,$offset16 */
  {
    VC4_INSN_ADD16I, "add16i", "add.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* lea.m $alu48idreg,$pcrel16 */
  {
    VC4_INSN_LEA32PC, "lea32pc", "lea.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mov.m $alu48idreg,$offset16 */
  {
    VC4_INSN_MOVIU32, "moviu32", "mov.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmn.m $alu48idreg,$offset16 */
  {
    VC4_INSN_CMNIU32, "cmniu32", "cmn.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.m $alu48idreg,$offset16 */
  {
    VC4_INSN_ADDIU32, "addiu32", "add.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bic.m $alu48idreg,$offset16 */
  {
    VC4_INSN_BICIU32, "biciu32", "bic.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mul.m $alu48idreg,$offset16 */
  {
    VC4_INSN_MULIU32, "muliu32", "mul.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* eor.m $alu48idreg,$offset16 */
  {
    VC4_INSN_EORIU32, "eoriu32", "eor.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub.m $alu48idreg,$offset16 */
  {
    VC4_INSN_SUBIU32, "subiu32", "sub.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* and.m $alu48idreg,$offset16 */
  {
    VC4_INSN_ANDIU32, "andiu32", "and.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* not.m $alu48idreg,$offset16 */
  {
    VC4_INSN_NOTIU32, "notiu32", "not.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ror.m $alu48idreg,$offset16 */
  {
    VC4_INSN_RORIU32, "roriu32", "ror.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmp.m $alu48idreg,$offset16 */
  {
    VC4_INSN_CMPIU32, "cmpiu32", "cmp.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* rsub.m $alu48idreg,$offset16 */
  {
    VC4_INSN_RSUBIU32, "rsubiu32", "rsub.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* btest.m $alu48idreg,$offset16 */
  {
    VC4_INSN_BTESTIU32, "btestiu32", "btest.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* or.m $alu48idreg,$offset16 */
  {
    VC4_INSN_ORIU32, "oriu32", "or.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bmask.m $alu48idreg,$offset16 */
  {
    VC4_INSN_BMASKIU32, "bmaskiu32", "bmask.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* max.m $alu48idreg,$offset16 */
  {
    VC4_INSN_MAXIU32, "maxiu32", "max.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitset.m $alu48idreg,$offset16 */
  {
    VC4_INSN_BSETIU32, "bsetiu32", "bitset.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* min.m $alu48idreg,$offset16 */
  {
    VC4_INSN_MINIU32, "miniu32", "min.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitclear.m $alu48idreg,$offset16 */
  {
    VC4_INSN_BCLRIU32, "bclriu32", "bitclear.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.m $alu48idreg,$offset16 */
  {
    VC4_INSN_ADDS2IU32_SHL1, "adds2iu32_shl1", "add.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bitflip.m $alu48idreg,$offset16 */
  {
    VC4_INSN_BCHGIU32, "bchgiu32", "bitflip.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.m $alu48idreg,$offset16 */
  {
    VC4_INSN_ADDS4IU32_SHL2, "adds4iu32_shl2", "add.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.m $alu48idreg,$offset16 */
  {
    VC4_INSN_ADDS8IU32_SHL3, "adds8iu32_shl3", "add.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.m $alu48idreg,$offset16 */
  {
    VC4_INSN_ADDS16IU32_SHL4, "adds16iu32_shl4", "add.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* signext.m $alu48idreg,$offset16 */
  {
    VC4_INSN_SIGNEXTIU32, "signextiu32", "signext.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* neg.m $alu48idreg,$offset16 */
  {
    VC4_INSN_NEGIU32, "negiu32", "neg.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* lsr.m $alu48idreg,$offset16 */
  {
    VC4_INSN_LSRIU32, "lsriu32", "lsr.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* msb.m $alu48idreg,$offset16 */
  {
    VC4_INSN_MSBIU32, "msbiu32", "msb.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* shl.m $alu48idreg,$offset16 */
  {
    VC4_INSN_SHLIU32, "shliu32", "shl.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* brev.m $alu48idreg,$offset16 */
  {
    VC4_INSN_BITREVIU32, "bitreviu32", "brev.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* asr.m $alu48idreg,$offset16 */
  {
    VC4_INSN_ASRIU32, "asriu32", "asr.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* abs.m $alu48idreg,$offset16 */
  {
    VC4_INSN_ABSIU32, "absiu32", "abs.m", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fadd$alu32cond $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_FADDR, "faddr", "fadd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fsub$alu32cond $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_FSUBR, "fsubr", "fsub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fmul$alu32cond $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_FMULR, "fmulr", "fmul", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fdiv$alu32cond $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_FDIVR, "fdivr", "fdiv", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fcmp$alu32cond $alu32areg,$alu32breg */
  {
    VC4_INSN_FCMPR, "fcmpr", "fcmp", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fabs$alu32cond $alu32dreg,$alu32breg */
  {
    VC4_INSN_FABSR, "fabsr", "fabs", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* frsub$alu32cond $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_FRSUBR, "frsubr", "frsub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fmax$alu32cond $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_FMAXR, "fmaxr", "fmax", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* frcp$alu32cond $alu32dreg,$alu32breg */
  {
    VC4_INSN_FRCPR, "frcpr", "frcp", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* frsqrt$alu32cond $alu32dreg,$alu32breg */
  {
    VC4_INSN_FRSQRTR, "frsqrtr", "frsqrt", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fnmul$alu32cond $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_FNMULR, "fnmulr", "fnmul", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fmin$alu32cond $alu32dreg,$alu32areg,$alu32breg */
  {
    VC4_INSN_FMINR, "fminr", "fmin", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fceil$alu32cond $alu32dreg,$alu32breg */
  {
    VC4_INSN_FCEILR, "fceilr", "fceil", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ffloor$alu32cond $alu32dreg,$alu32breg */
  {
    VC4_INSN_FFLOORR, "ffloorr", "ffloor", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* flog2$alu32cond $alu32dreg,$alu32breg */
  {
    VC4_INSN_FLOG2R, "flog2r", "flog2", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fexp2$alu32cond $alu32dreg,$alu32breg */
  {
    VC4_INSN_FEXP2R, "fexp2r", "fexp2", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fadd$alu32cond $alu32dreg,$alu32areg,$floatimm6 */
  {
    VC4_INSN_FADDI, "faddi", "fadd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fsub$alu32cond $alu32dreg,$alu32areg,$floatimm6 */
  {
    VC4_INSN_FSUBI, "fsubi", "fsub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fmul$alu32cond $alu32dreg,$alu32areg,$floatimm6 */
  {
    VC4_INSN_FMULI, "fmuli", "fmul", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fdiv$alu32cond $alu32dreg,$alu32areg,$floatimm6 */
  {
    VC4_INSN_FDIVI, "fdivi", "fdiv", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fcmp$alu32cond $alu32areg,$floatimm6 */
  {
    VC4_INSN_FCMPI, "fcmpi", "fcmp", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fabs$alu32cond $alu32dreg,$floatimm6 */
  {
    VC4_INSN_FABSI, "fabsi", "fabs", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* frsub$alu32cond $alu32dreg,$alu32areg,$floatimm6 */
  {
    VC4_INSN_FRSUBI, "frsubi", "frsub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fmax$alu32cond $alu32dreg,$alu32areg,$floatimm6 */
  {
    VC4_INSN_FMAXI, "fmaxi", "fmax", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* frcp$alu32cond $alu32dreg,$floatimm6 */
  {
    VC4_INSN_FRCPI, "frcpi", "frcp", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* frsqrt$alu32cond $alu32dreg,$floatimm6 */
  {
    VC4_INSN_FRSQRTI, "frsqrti", "frsqrt", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fnmul$alu32cond $alu32dreg,$alu32areg,$floatimm6 */
  {
    VC4_INSN_FNMULI, "fnmuli", "fnmul", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fmin$alu32cond $alu32dreg,$alu32areg,$floatimm6 */
  {
    VC4_INSN_FMINI, "fmini", "fmin", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fceil$alu32cond $alu32dreg,$floatimm6 */
  {
    VC4_INSN_FCEILI, "fceili", "fceil", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ffloor$alu32cond $alu32dreg,$floatimm6 */
  {
    VC4_INSN_FFLOORI, "ffloori", "ffloor", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* flog2$alu32cond $alu32dreg,$floatimm6 */
  {
    VC4_INSN_FLOG2I, "flog2i", "flog2", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fexp2$alu32cond $alu32dreg,$floatimm6 */
  {
    VC4_INSN_FEXP2I, "fexp2i", "fexp2", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ftrunc$alu32cond $alu32dreg,$alu32areg,sasl $alu32breg */
  {
    VC4_INSN_FTRUNCR, "ftruncr", "ftrunc", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* floor$alu32cond $alu32dreg,$alu32areg,sasl $alu32breg */
  {
    VC4_INSN_FLOORR, "floorr", "floor", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* flts$alu32cond $alu32dreg,$alu32areg,sasr $alu32breg */
  {
    VC4_INSN_FLTSR, "fltsr", "flts", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fltu$alu32cond $alu32dreg,$alu32areg,sasr $alu32breg */
  {
    VC4_INSN_FLTUR, "fltur", "fltu", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ftrunc$alu32cond $alu32dreg,$alu32areg,sasl$imm6 */
  {
    VC4_INSN_FTRUNCI, "ftrunci", "ftrunc", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* floor$alu32cond $alu32dreg,$alu32areg,sasl$imm6 */
  {
    VC4_INSN_FLOORI, "floori", "floor", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* flts$alu32cond $alu32dreg,$alu32areg,sasr$imm6 */
  {
    VC4_INSN_FLTSI, "fltsi", "flts", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* fltu$alu32cond $alu32dreg,$alu32areg,sasr$imm6 */
  {
    VC4_INSN_FLTUI, "fltui", "fltu", 32,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* lea.l $alu48idreg,$alu48pcrel */
  {
    VC4_INSN_LEA48, "lea48", "lea.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* j.l $alu48immu */
  {
    VC4_INSN_J48, "j48", "j.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* jl.l $alu48immu */
  {
    VC4_INSN_JL48, "jl48", "jl.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld.l $alu48idreg,($mem48sreg+$mem48offset27) */
  {
    VC4_INSN_LDOFF27, "ldoff27", "ld.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st.l $alu48idreg,($mem48sreg+$mem48offset27) */
  {
    VC4_INSN_STOFF27, "stoff27", "st.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldh.l $alu48idreg,($mem48sreg+$mem48offset27) */
  {
    VC4_INSN_LDHOFF27, "ldhoff27", "ldh.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sth.l $alu48idreg,($mem48sreg+$mem48offset27) */
  {
    VC4_INSN_STHOFF27, "sthoff27", "sth.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldb.l $alu48idreg,($mem48sreg+$mem48offset27) */
  {
    VC4_INSN_LDBOFF27, "ldboff27", "ldb.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stb.l $alu48idreg,($mem48sreg+$mem48offset27) */
  {
    VC4_INSN_STBOFF27, "stboff27", "stb.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsh.l $alu48idreg,($mem48sreg+$mem48offset27) */
  {
    VC4_INSN_LDSHOFF27, "ldshoff27", "ldsh.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsb.l $alu48idreg,($mem48sreg+$mem48offset27) */
  {
    VC4_INSN_LDSBOFF27, "ldsboff27", "ldsb.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ld.l $alu48idreg,$mem48pcrel27 */
  {
    VC4_INSN_LDPCREL27, "ldpcrel27", "ld.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* st.l $alu48idreg,$mem48pcrel27 */
  {
    VC4_INSN_STPCREL27, "stpcrel27", "st.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldh.l $alu48idreg,$mem48pcrel27 */
  {
    VC4_INSN_LDHPCREL27, "ldhpcrel27", "ldh.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sth.l $alu48idreg,$mem48pcrel27 */
  {
    VC4_INSN_STHPCREL27, "sthpcrel27", "sth.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldb.l $alu48idreg,$mem48pcrel27 */
  {
    VC4_INSN_LDBPCREL27, "ldbpcrel27", "ldb.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* stb.l $alu48idreg,$mem48pcrel27 */
  {
    VC4_INSN_STBPCREL27, "stbpcrel27", "stb.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsh.l $alu48idreg,$mem48pcrel27 */
  {
    VC4_INSN_LDSHPCREL27, "ldshpcrel27", "ldsh.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* ldsb.l $alu48idreg,$mem48pcrel27 */
  {
    VC4_INSN_LDSBPCREL27, "ldsbpcrel27", "ldsb.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.l $alu48idreg,$alu48isreg,$alu48immu */
  {
    VC4_INSN_ADD48I, "add48i", "add.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mov.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_MOVI48, "movi48", "mov.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmn.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_CMNI48, "cmni48", "cmn.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* add.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_ADDI48, "addi48", "add.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* bic.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_BICI48, "bici48", "bic.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* mul.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_MULI48, "muli48", "mul.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* eor.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_EORI48, "eori48", "eor.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* sub.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_SUBI48, "subi48", "sub.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* and.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_ANDI48, "andi48", "and.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* cmp.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_CMPI48, "cmpi48", "cmp.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* rsub.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_RSUBI48, "rsubi48", "rsub.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* or.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_ORI48, "ori48", "or.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* max.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_MAXI48, "maxi48", "max.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* min.l $alu48idreg,$alu48immu */
  {
    VC4_INSN_MINI48, "mini48", "min.l", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S32R0, "movhd48s32r0", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S32R0, "bitplaneshd48s32r0", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S32R0, "evenhd48s32r0", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S32R0, "oddhd48s32r0", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S32R0, "interlhd48s32r0", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S32R0, "interhhd48s32r0", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S32R0, "bitrevhd48s32r0", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S32R0, "rorhd48s32r0", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S32R0, "shlhd48s32r0", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S32R0, "shlshd48s32r0", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S32R0, "lsrhd48s32r0", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S32R0, "asrhd48s32r0", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S32R0, "signshlhd48s32r0", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S32R0, "op13hd48s32r0", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S32R0, "signaslhd48s32r0", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S32R0, "signaslshd48s32r0", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S32R0, "andhd48s32r0", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S32R0, "orhd48s32r0", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S32R0, "eorhd48s32r0", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S32R0, "bichd48s32r0", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S32R0, "counthd48s32r0", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S32R0, "msbhd48s32r0", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S32R0, "op22hd48s32r0", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S32R0, "op23hd48s32r0", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S32R0, "minhd48s32r0", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S32R0, "maxhd48s32r0", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S32R0, "disthd48s32r0", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S32R0, "distshd48s32r0", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S32R0, "cliphd48s32r0", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S32R0, "signhd48s32r0", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S32R0, "clipshd48s32r0", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S32R0, "testmaghd48s32r0", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S32R0, "addhd48s32r0", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S32R0, "addshd48s32r0", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S32R0, "addchd48s32r0", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S32R0, "addschd48s32r0", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S32R0, "subhd48s32r0", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S32R0, "subshd48s32r0", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S32R0, "subchd48s32r0", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S32R0, "subschd48s32r0", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S32R0, "rsubhd48s32r0", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S32R0, "rsubshd48s32r0", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S32R0, "rsubchd48s32r0", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S32R0, "rsubschd48s32r0", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S32R0, "op44hd48s32r0", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S32R0, "op45hd48s32r0", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S32R0, "op46hd48s32r0", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S32R0, "op47hd48s32r0", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S32R1, "movhd48s32r1", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S32R1, "bitplaneshd48s32r1", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S32R1, "evenhd48s32r1", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S32R1, "oddhd48s32r1", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S32R1, "interlhd48s32r1", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S32R1, "interhhd48s32r1", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S32R1, "bitrevhd48s32r1", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S32R1, "rorhd48s32r1", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S32R1, "shlhd48s32r1", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S32R1, "shlshd48s32r1", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S32R1, "lsrhd48s32r1", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S32R1, "asrhd48s32r1", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S32R1, "signshlhd48s32r1", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S32R1, "op13hd48s32r1", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S32R1, "signaslhd48s32r1", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S32R1, "signaslshd48s32r1", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S32R1, "andhd48s32r1", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S32R1, "orhd48s32r1", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S32R1, "eorhd48s32r1", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S32R1, "bichd48s32r1", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S32R1, "counthd48s32r1", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S32R1, "msbhd48s32r1", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S32R1, "op22hd48s32r1", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S32R1, "op23hd48s32r1", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S32R1, "minhd48s32r1", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S32R1, "maxhd48s32r1", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S32R1, "disthd48s32r1", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S32R1, "distshd48s32r1", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S32R1, "cliphd48s32r1", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S32R1, "signhd48s32r1", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S32R1, "clipshd48s32r1", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S32R1, "testmaghd48s32r1", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S32R1, "addhd48s32r1", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S32R1, "addshd48s32r1", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S32R1, "addchd48s32r1", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S32R1, "addschd48s32r1", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S32R1, "subhd48s32r1", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S32R1, "subshd48s32r1", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S32R1, "subchd48s32r1", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S32R1, "subschd48s32r1", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S32R1, "rsubhd48s32r1", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S32R1, "rsubshd48s32r1", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S32R1, "rsubchd48s32r1", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S32R1, "rsubschd48s32r1", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S32R1, "op44hd48s32r1", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S32R1, "op45hd48s32r1", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S32R1, "op46hd48s32r1", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S32R1, "op47hd48s32r1", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S32R2, "movhd48s32r2", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S32R2, "bitplaneshd48s32r2", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S32R2, "evenhd48s32r2", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S32R2, "oddhd48s32r2", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S32R2, "interlhd48s32r2", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S32R2, "interhhd48s32r2", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S32R2, "bitrevhd48s32r2", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S32R2, "rorhd48s32r2", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S32R2, "shlhd48s32r2", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S32R2, "shlshd48s32r2", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S32R2, "lsrhd48s32r2", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S32R2, "asrhd48s32r2", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S32R2, "signshlhd48s32r2", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S32R2, "op13hd48s32r2", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S32R2, "signaslhd48s32r2", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S32R2, "signaslshd48s32r2", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S32R2, "andhd48s32r2", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S32R2, "orhd48s32r2", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S32R2, "eorhd48s32r2", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S32R2, "bichd48s32r2", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S32R2, "counthd48s32r2", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S32R2, "msbhd48s32r2", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S32R2, "op22hd48s32r2", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S32R2, "op23hd48s32r2", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S32R2, "minhd48s32r2", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S32R2, "maxhd48s32r2", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S32R2, "disthd48s32r2", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S32R2, "distshd48s32r2", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S32R2, "cliphd48s32r2", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S32R2, "signhd48s32r2", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S32R2, "clipshd48s32r2", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S32R2, "testmaghd48s32r2", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S32R2, "addhd48s32r2", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S32R2, "addshd48s32r2", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S32R2, "addchd48s32r2", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S32R2, "addschd48s32r2", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S32R2, "subhd48s32r2", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S32R2, "subshd48s32r2", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S32R2, "subchd48s32r2", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S32R2, "subschd48s32r2", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S32R2, "rsubhd48s32r2", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S32R2, "rsubshd48s32r2", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S32R2, "rsubchd48s32r2", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S32R2, "rsubschd48s32r2", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S32R2, "op44hd48s32r2", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S32R2, "op45hd48s32r2", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S32R2, "op46hd48s32r2", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S32R2, "op47hd48s32r2", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S32R3, "movhd48s32r3", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S32R3, "bitplaneshd48s32r3", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S32R3, "evenhd48s32r3", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S32R3, "oddhd48s32r3", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S32R3, "interlhd48s32r3", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S32R3, "interhhd48s32r3", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S32R3, "bitrevhd48s32r3", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S32R3, "rorhd48s32r3", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S32R3, "shlhd48s32r3", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S32R3, "shlshd48s32r3", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S32R3, "lsrhd48s32r3", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S32R3, "asrhd48s32r3", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S32R3, "signshlhd48s32r3", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S32R3, "op13hd48s32r3", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S32R3, "signaslhd48s32r3", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S32R3, "signaslshd48s32r3", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S32R3, "andhd48s32r3", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S32R3, "orhd48s32r3", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S32R3, "eorhd48s32r3", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S32R3, "bichd48s32r3", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S32R3, "counthd48s32r3", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S32R3, "msbhd48s32r3", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S32R3, "op22hd48s32r3", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S32R3, "op23hd48s32r3", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S32R3, "minhd48s32r3", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S32R3, "maxhd48s32r3", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S32R3, "disthd48s32r3", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S32R3, "distshd48s32r3", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S32R3, "cliphd48s32r3", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S32R3, "signhd48s32r3", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S32R3, "clipshd48s32r3", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S32R3, "testmaghd48s32r3", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S32R3, "addhd48s32r3", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S32R3, "addshd48s32r3", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S32R3, "addchd48s32r3", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S32R3, "addschd48s32r3", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S32R3, "subhd48s32r3", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S32R3, "subshd48s32r3", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S32R3, "subchd48s32r3", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S32R3, "subschd48s32r3", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S32R3, "rsubhd48s32r3", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S32R3, "rsubshd48s32r3", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S32R3, "rsubchd48s32r3", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S32R3, "rsubschd48s32r3", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S32R3, "op44hd48s32r3", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S32R3, "op45hd48s32r3", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S32R3, "op46hd48s32r3", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S32R3, "op47hd48s32r3", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S32R4, "movhd48s32r4", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S32R4, "bitplaneshd48s32r4", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S32R4, "evenhd48s32r4", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S32R4, "oddhd48s32r4", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S32R4, "interlhd48s32r4", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S32R4, "interhhd48s32r4", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S32R4, "bitrevhd48s32r4", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S32R4, "rorhd48s32r4", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S32R4, "shlhd48s32r4", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S32R4, "shlshd48s32r4", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S32R4, "lsrhd48s32r4", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S32R4, "asrhd48s32r4", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S32R4, "signshlhd48s32r4", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S32R4, "op13hd48s32r4", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S32R4, "signaslhd48s32r4", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S32R4, "signaslshd48s32r4", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S32R4, "andhd48s32r4", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S32R4, "orhd48s32r4", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S32R4, "eorhd48s32r4", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S32R4, "bichd48s32r4", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S32R4, "counthd48s32r4", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S32R4, "msbhd48s32r4", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S32R4, "op22hd48s32r4", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S32R4, "op23hd48s32r4", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S32R4, "minhd48s32r4", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S32R4, "maxhd48s32r4", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S32R4, "disthd48s32r4", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S32R4, "distshd48s32r4", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S32R4, "cliphd48s32r4", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S32R4, "signhd48s32r4", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S32R4, "clipshd48s32r4", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S32R4, "testmaghd48s32r4", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S32R4, "addhd48s32r4", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S32R4, "addshd48s32r4", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S32R4, "addchd48s32r4", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S32R4, "addschd48s32r4", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S32R4, "subhd48s32r4", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S32R4, "subshd48s32r4", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S32R4, "subchd48s32r4", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S32R4, "subschd48s32r4", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S32R4, "rsubhd48s32r4", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S32R4, "rsubshd48s32r4", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S32R4, "rsubchd48s32r4", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S32R4, "rsubschd48s32r4", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S32R4, "op44hd48s32r4", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S32R4, "op45hd48s32r4", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S32R4, "op46hd48s32r4", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S32R4, "op47hd48s32r4", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S32R5, "movhd48s32r5", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S32R5, "bitplaneshd48s32r5", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S32R5, "evenhd48s32r5", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S32R5, "oddhd48s32r5", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S32R5, "interlhd48s32r5", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S32R5, "interhhd48s32r5", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S32R5, "bitrevhd48s32r5", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S32R5, "rorhd48s32r5", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S32R5, "shlhd48s32r5", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S32R5, "shlshd48s32r5", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S32R5, "lsrhd48s32r5", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S32R5, "asrhd48s32r5", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S32R5, "signshlhd48s32r5", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S32R5, "op13hd48s32r5", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S32R5, "signaslhd48s32r5", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S32R5, "signaslshd48s32r5", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S32R5, "andhd48s32r5", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S32R5, "orhd48s32r5", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S32R5, "eorhd48s32r5", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S32R5, "bichd48s32r5", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S32R5, "counthd48s32r5", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S32R5, "msbhd48s32r5", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S32R5, "op22hd48s32r5", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S32R5, "op23hd48s32r5", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S32R5, "minhd48s32r5", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S32R5, "maxhd48s32r5", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S32R5, "disthd48s32r5", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S32R5, "distshd48s32r5", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S32R5, "cliphd48s32r5", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S32R5, "signhd48s32r5", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S32R5, "clipshd48s32r5", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S32R5, "testmaghd48s32r5", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S32R5, "addhd48s32r5", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S32R5, "addshd48s32r5", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S32R5, "addchd48s32r5", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S32R5, "addschd48s32r5", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S32R5, "subhd48s32r5", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S32R5, "subshd48s32r5", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S32R5, "subchd48s32r5", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S32R5, "subschd48s32r5", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S32R5, "rsubhd48s32r5", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S32R5, "rsubshd48s32r5", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S32R5, "rsubchd48s32r5", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S32R5, "rsubschd48s32r5", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S32R5, "op44hd48s32r5", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S32R5, "op45hd48s32r5", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S32R5, "op46hd48s32r5", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S32R5, "op47hd48s32r5", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S32R6, "movhd48s32r6", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S32R6, "bitplaneshd48s32r6", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S32R6, "evenhd48s32r6", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S32R6, "oddhd48s32r6", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S32R6, "interlhd48s32r6", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S32R6, "interhhd48s32r6", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S32R6, "bitrevhd48s32r6", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S32R6, "rorhd48s32r6", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S32R6, "shlhd48s32r6", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S32R6, "shlshd48s32r6", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S32R6, "lsrhd48s32r6", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S32R6, "asrhd48s32r6", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S32R6, "signshlhd48s32r6", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S32R6, "op13hd48s32r6", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S32R6, "signaslhd48s32r6", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S32R6, "signaslshd48s32r6", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S32R6, "andhd48s32r6", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S32R6, "orhd48s32r6", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S32R6, "eorhd48s32r6", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S32R6, "bichd48s32r6", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S32R6, "counthd48s32r6", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S32R6, "msbhd48s32r6", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S32R6, "op22hd48s32r6", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S32R6, "op23hd48s32r6", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S32R6, "minhd48s32r6", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S32R6, "maxhd48s32r6", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S32R6, "disthd48s32r6", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S32R6, "distshd48s32r6", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S32R6, "cliphd48s32r6", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S32R6, "signhd48s32r6", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S32R6, "clipshd48s32r6", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S32R6, "testmaghd48s32r6", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S32R6, "addhd48s32r6", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S32R6, "addshd48s32r6", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S32R6, "addchd48s32r6", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S32R6, "addschd48s32r6", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S32R6, "subhd48s32r6", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S32R6, "subshd48s32r6", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S32R6, "subchd48s32r6", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S32R6, "subschd48s32r6", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S32R6, "rsubhd48s32r6", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S32R6, "rsubshd48s32r6", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S32R6, "rsubchd48s32r6", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S32R6, "rsubschd48s32r6", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S32R6, "op44hd48s32r6", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S32R6, "op45hd48s32r6", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S32R6, "op46hd48s32r6", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S32R6, "op47hd48s32r6", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S32R7, "movhd48s32r7", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S32R7, "bitplaneshd48s32r7", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S32R7, "evenhd48s32r7", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S32R7, "oddhd48s32r7", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S32R7, "interlhd48s32r7", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S32R7, "interhhd48s32r7", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S32R7, "bitrevhd48s32r7", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S32R7, "rorhd48s32r7", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S32R7, "shlhd48s32r7", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S32R7, "shlshd48s32r7", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S32R7, "lsrhd48s32r7", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S32R7, "asrhd48s32r7", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S32R7, "signshlhd48s32r7", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S32R7, "op13hd48s32r7", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S32R7, "signaslhd48s32r7", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S32R7, "signaslshd48s32r7", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S32R7, "andhd48s32r7", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S32R7, "orhd48s32r7", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S32R7, "eorhd48s32r7", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S32R7, "bichd48s32r7", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S32R7, "counthd48s32r7", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S32R7, "msbhd48s32r7", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S32R7, "op22hd48s32r7", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S32R7, "op23hd48s32r7", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S32R7, "minhd48s32r7", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S32R7, "maxhd48s32r7", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S32R7, "disthd48s32r7", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S32R7, "distshd48s32r7", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S32R7, "cliphd48s32r7", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S32R7, "signhd48s32r7", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S32R7, "clipshd48s32r7", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S32R7, "testmaghd48s32r7", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S32R7, "addhd48s32r7", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S32R7, "addshd48s32r7", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S32R7, "addchd48s32r7", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S32R7, "addschd48s32r7", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S32R7, "subhd48s32r7", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S32R7, "subshd48s32r7", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S32R7, "subchd48s32r7", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S32R7, "subschd48s32r7", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S32R7, "rsubhd48s32r7", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S32R7, "rsubshd48s32r7", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S32R7, "rsubchd48s32r7", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S32R7, "rsubschd48s32r7", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S32R7, "op44hd48s32r7", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S32R7, "op45hd48s32r7", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S32R7, "op46hd48s32r7", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S32R7, "op47hd48s32r7", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S32R0, "movvd48s32r0", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S32R0, "bitplanesvd48s32r0", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S32R0, "evenvd48s32r0", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S32R0, "oddvd48s32r0", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S32R0, "interlvd48s32r0", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S32R0, "interhvd48s32r0", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S32R0, "bitrevvd48s32r0", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S32R0, "rorvd48s32r0", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S32R0, "shlvd48s32r0", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S32R0, "shlsvd48s32r0", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S32R0, "lsrvd48s32r0", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S32R0, "asrvd48s32r0", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S32R0, "signshlvd48s32r0", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S32R0, "op13vd48s32r0", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S32R0, "signaslvd48s32r0", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S32R0, "signaslsvd48s32r0", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S32R0, "andvd48s32r0", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S32R0, "orvd48s32r0", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S32R0, "eorvd48s32r0", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S32R0, "bicvd48s32r0", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S32R0, "countvd48s32r0", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S32R0, "msbvd48s32r0", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S32R0, "op22vd48s32r0", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S32R0, "op23vd48s32r0", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S32R0, "minvd48s32r0", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S32R0, "maxvd48s32r0", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S32R0, "distvd48s32r0", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S32R0, "distsvd48s32r0", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S32R0, "clipvd48s32r0", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S32R0, "signvd48s32r0", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S32R0, "clipsvd48s32r0", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S32R0, "testmagvd48s32r0", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S32R0, "addvd48s32r0", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S32R0, "addsvd48s32r0", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S32R0, "addcvd48s32r0", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S32R0, "addscvd48s32r0", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S32R0, "subvd48s32r0", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S32R0, "subsvd48s32r0", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S32R0, "subcvd48s32r0", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S32R0, "subscvd48s32r0", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S32R0, "rsubvd48s32r0", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S32R0, "rsubsvd48s32r0", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S32R0, "rsubcvd48s32r0", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S32R0, "rsubscvd48s32r0", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S32R0, "op44vd48s32r0", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S32R0, "op45vd48s32r0", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S32R0, "op46vd48s32r0", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S32R0, "op47vd48s32r0", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S32R1, "movvd48s32r1", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S32R1, "bitplanesvd48s32r1", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S32R1, "evenvd48s32r1", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S32R1, "oddvd48s32r1", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S32R1, "interlvd48s32r1", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S32R1, "interhvd48s32r1", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S32R1, "bitrevvd48s32r1", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S32R1, "rorvd48s32r1", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S32R1, "shlvd48s32r1", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S32R1, "shlsvd48s32r1", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S32R1, "lsrvd48s32r1", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S32R1, "asrvd48s32r1", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S32R1, "signshlvd48s32r1", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S32R1, "op13vd48s32r1", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S32R1, "signaslvd48s32r1", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S32R1, "signaslsvd48s32r1", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S32R1, "andvd48s32r1", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S32R1, "orvd48s32r1", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S32R1, "eorvd48s32r1", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S32R1, "bicvd48s32r1", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S32R1, "countvd48s32r1", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S32R1, "msbvd48s32r1", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S32R1, "op22vd48s32r1", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S32R1, "op23vd48s32r1", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S32R1, "minvd48s32r1", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S32R1, "maxvd48s32r1", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S32R1, "distvd48s32r1", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S32R1, "distsvd48s32r1", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S32R1, "clipvd48s32r1", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S32R1, "signvd48s32r1", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S32R1, "clipsvd48s32r1", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S32R1, "testmagvd48s32r1", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S32R1, "addvd48s32r1", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S32R1, "addsvd48s32r1", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S32R1, "addcvd48s32r1", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S32R1, "addscvd48s32r1", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S32R1, "subvd48s32r1", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S32R1, "subsvd48s32r1", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S32R1, "subcvd48s32r1", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S32R1, "subscvd48s32r1", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S32R1, "rsubvd48s32r1", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S32R1, "rsubsvd48s32r1", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S32R1, "rsubcvd48s32r1", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S32R1, "rsubscvd48s32r1", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S32R1, "op44vd48s32r1", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S32R1, "op45vd48s32r1", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S32R1, "op46vd48s32r1", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S32R1, "op47vd48s32r1", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S32R2, "movvd48s32r2", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S32R2, "bitplanesvd48s32r2", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S32R2, "evenvd48s32r2", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S32R2, "oddvd48s32r2", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S32R2, "interlvd48s32r2", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S32R2, "interhvd48s32r2", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S32R2, "bitrevvd48s32r2", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S32R2, "rorvd48s32r2", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S32R2, "shlvd48s32r2", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S32R2, "shlsvd48s32r2", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S32R2, "lsrvd48s32r2", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S32R2, "asrvd48s32r2", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S32R2, "signshlvd48s32r2", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S32R2, "op13vd48s32r2", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S32R2, "signaslvd48s32r2", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S32R2, "signaslsvd48s32r2", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S32R2, "andvd48s32r2", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S32R2, "orvd48s32r2", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S32R2, "eorvd48s32r2", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S32R2, "bicvd48s32r2", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S32R2, "countvd48s32r2", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S32R2, "msbvd48s32r2", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S32R2, "op22vd48s32r2", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S32R2, "op23vd48s32r2", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S32R2, "minvd48s32r2", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S32R2, "maxvd48s32r2", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S32R2, "distvd48s32r2", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S32R2, "distsvd48s32r2", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S32R2, "clipvd48s32r2", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S32R2, "signvd48s32r2", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S32R2, "clipsvd48s32r2", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S32R2, "testmagvd48s32r2", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S32R2, "addvd48s32r2", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S32R2, "addsvd48s32r2", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S32R2, "addcvd48s32r2", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S32R2, "addscvd48s32r2", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S32R2, "subvd48s32r2", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S32R2, "subsvd48s32r2", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S32R2, "subcvd48s32r2", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S32R2, "subscvd48s32r2", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S32R2, "rsubvd48s32r2", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S32R2, "rsubsvd48s32r2", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S32R2, "rsubcvd48s32r2", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S32R2, "rsubscvd48s32r2", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S32R2, "op44vd48s32r2", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S32R2, "op45vd48s32r2", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S32R2, "op46vd48s32r2", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S32R2, "op47vd48s32r2", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S32R3, "movvd48s32r3", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S32R3, "bitplanesvd48s32r3", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S32R3, "evenvd48s32r3", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S32R3, "oddvd48s32r3", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S32R3, "interlvd48s32r3", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S32R3, "interhvd48s32r3", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S32R3, "bitrevvd48s32r3", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S32R3, "rorvd48s32r3", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S32R3, "shlvd48s32r3", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S32R3, "shlsvd48s32r3", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S32R3, "lsrvd48s32r3", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S32R3, "asrvd48s32r3", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S32R3, "signshlvd48s32r3", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S32R3, "op13vd48s32r3", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S32R3, "signaslvd48s32r3", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S32R3, "signaslsvd48s32r3", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S32R3, "andvd48s32r3", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S32R3, "orvd48s32r3", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S32R3, "eorvd48s32r3", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S32R3, "bicvd48s32r3", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S32R3, "countvd48s32r3", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S32R3, "msbvd48s32r3", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S32R3, "op22vd48s32r3", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S32R3, "op23vd48s32r3", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S32R3, "minvd48s32r3", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S32R3, "maxvd48s32r3", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S32R3, "distvd48s32r3", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S32R3, "distsvd48s32r3", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S32R3, "clipvd48s32r3", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S32R3, "signvd48s32r3", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S32R3, "clipsvd48s32r3", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S32R3, "testmagvd48s32r3", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S32R3, "addvd48s32r3", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S32R3, "addsvd48s32r3", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S32R3, "addcvd48s32r3", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S32R3, "addscvd48s32r3", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S32R3, "subvd48s32r3", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S32R3, "subsvd48s32r3", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S32R3, "subcvd48s32r3", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S32R3, "subscvd48s32r3", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S32R3, "rsubvd48s32r3", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S32R3, "rsubsvd48s32r3", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S32R3, "rsubcvd48s32r3", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S32R3, "rsubscvd48s32r3", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S32R3, "op44vd48s32r3", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S32R3, "op45vd48s32r3", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S32R3, "op46vd48s32r3", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S32R3, "op47vd48s32r3", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S32R4, "movvd48s32r4", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S32R4, "bitplanesvd48s32r4", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S32R4, "evenvd48s32r4", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S32R4, "oddvd48s32r4", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S32R4, "interlvd48s32r4", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S32R4, "interhvd48s32r4", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S32R4, "bitrevvd48s32r4", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S32R4, "rorvd48s32r4", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S32R4, "shlvd48s32r4", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S32R4, "shlsvd48s32r4", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S32R4, "lsrvd48s32r4", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S32R4, "asrvd48s32r4", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S32R4, "signshlvd48s32r4", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S32R4, "op13vd48s32r4", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S32R4, "signaslvd48s32r4", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S32R4, "signaslsvd48s32r4", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S32R4, "andvd48s32r4", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S32R4, "orvd48s32r4", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S32R4, "eorvd48s32r4", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S32R4, "bicvd48s32r4", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S32R4, "countvd48s32r4", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S32R4, "msbvd48s32r4", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S32R4, "op22vd48s32r4", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S32R4, "op23vd48s32r4", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S32R4, "minvd48s32r4", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S32R4, "maxvd48s32r4", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S32R4, "distvd48s32r4", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S32R4, "distsvd48s32r4", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S32R4, "clipvd48s32r4", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S32R4, "signvd48s32r4", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S32R4, "clipsvd48s32r4", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S32R4, "testmagvd48s32r4", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S32R4, "addvd48s32r4", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S32R4, "addsvd48s32r4", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S32R4, "addcvd48s32r4", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S32R4, "addscvd48s32r4", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S32R4, "subvd48s32r4", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S32R4, "subsvd48s32r4", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S32R4, "subcvd48s32r4", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S32R4, "subscvd48s32r4", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S32R4, "rsubvd48s32r4", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S32R4, "rsubsvd48s32r4", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S32R4, "rsubcvd48s32r4", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S32R4, "rsubscvd48s32r4", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S32R4, "op44vd48s32r4", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S32R4, "op45vd48s32r4", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S32R4, "op46vd48s32r4", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S32R4, "op47vd48s32r4", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S32R5, "movvd48s32r5", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S32R5, "bitplanesvd48s32r5", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S32R5, "evenvd48s32r5", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S32R5, "oddvd48s32r5", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S32R5, "interlvd48s32r5", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S32R5, "interhvd48s32r5", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S32R5, "bitrevvd48s32r5", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S32R5, "rorvd48s32r5", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S32R5, "shlvd48s32r5", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S32R5, "shlsvd48s32r5", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S32R5, "lsrvd48s32r5", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S32R5, "asrvd48s32r5", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S32R5, "signshlvd48s32r5", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S32R5, "op13vd48s32r5", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S32R5, "signaslvd48s32r5", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S32R5, "signaslsvd48s32r5", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S32R5, "andvd48s32r5", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S32R5, "orvd48s32r5", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S32R5, "eorvd48s32r5", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S32R5, "bicvd48s32r5", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S32R5, "countvd48s32r5", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S32R5, "msbvd48s32r5", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S32R5, "op22vd48s32r5", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S32R5, "op23vd48s32r5", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S32R5, "minvd48s32r5", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S32R5, "maxvd48s32r5", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S32R5, "distvd48s32r5", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S32R5, "distsvd48s32r5", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S32R5, "clipvd48s32r5", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S32R5, "signvd48s32r5", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S32R5, "clipsvd48s32r5", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S32R5, "testmagvd48s32r5", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S32R5, "addvd48s32r5", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S32R5, "addsvd48s32r5", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S32R5, "addcvd48s32r5", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S32R5, "addscvd48s32r5", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S32R5, "subvd48s32r5", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S32R5, "subsvd48s32r5", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S32R5, "subcvd48s32r5", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S32R5, "subscvd48s32r5", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S32R5, "rsubvd48s32r5", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S32R5, "rsubsvd48s32r5", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S32R5, "rsubcvd48s32r5", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S32R5, "rsubscvd48s32r5", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S32R5, "op44vd48s32r5", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S32R5, "op45vd48s32r5", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S32R5, "op46vd48s32r5", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S32R5, "op47vd48s32r5", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S32R6, "movvd48s32r6", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S32R6, "bitplanesvd48s32r6", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S32R6, "evenvd48s32r6", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S32R6, "oddvd48s32r6", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S32R6, "interlvd48s32r6", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S32R6, "interhvd48s32r6", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S32R6, "bitrevvd48s32r6", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S32R6, "rorvd48s32r6", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S32R6, "shlvd48s32r6", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S32R6, "shlsvd48s32r6", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S32R6, "lsrvd48s32r6", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S32R6, "asrvd48s32r6", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S32R6, "signshlvd48s32r6", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S32R6, "op13vd48s32r6", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S32R6, "signaslvd48s32r6", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S32R6, "signaslsvd48s32r6", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S32R6, "andvd48s32r6", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S32R6, "orvd48s32r6", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S32R6, "eorvd48s32r6", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S32R6, "bicvd48s32r6", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S32R6, "countvd48s32r6", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S32R6, "msbvd48s32r6", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S32R6, "op22vd48s32r6", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S32R6, "op23vd48s32r6", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S32R6, "minvd48s32r6", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S32R6, "maxvd48s32r6", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S32R6, "distvd48s32r6", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S32R6, "distsvd48s32r6", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S32R6, "clipvd48s32r6", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S32R6, "signvd48s32r6", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S32R6, "clipsvd48s32r6", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S32R6, "testmagvd48s32r6", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S32R6, "addvd48s32r6", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S32R6, "addsvd48s32r6", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S32R6, "addcvd48s32r6", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S32R6, "addscvd48s32r6", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S32R6, "subvd48s32r6", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S32R6, "subsvd48s32r6", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S32R6, "subcvd48s32r6", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S32R6, "subscvd48s32r6", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S32R6, "rsubvd48s32r6", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S32R6, "rsubsvd48s32r6", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S32R6, "rsubcvd48s32r6", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S32R6, "rsubscvd48s32r6", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S32R6, "op44vd48s32r6", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S32R6, "op45vd48s32r6", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S32R6, "op46vd48s32r6", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S32R6, "op47vd48s32r6", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S32R7, "movvd48s32r7", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S32R7, "bitplanesvd48s32r7", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S32R7, "evenvd48s32r7", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S32R7, "oddvd48s32r7", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S32R7, "interlvd48s32r7", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S32R7, "interhvd48s32r7", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S32R7, "bitrevvd48s32r7", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S32R7, "rorvd48s32r7", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S32R7, "shlvd48s32r7", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S32R7, "shlsvd48s32r7", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S32R7, "lsrvd48s32r7", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S32R7, "asrvd48s32r7", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S32R7, "signshlvd48s32r7", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S32R7, "op13vd48s32r7", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S32R7, "signaslvd48s32r7", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S32R7, "signaslsvd48s32r7", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S32R7, "andvd48s32r7", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S32R7, "orvd48s32r7", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S32R7, "eorvd48s32r7", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S32R7, "bicvd48s32r7", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S32R7, "countvd48s32r7", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S32R7, "msbvd48s32r7", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S32R7, "op22vd48s32r7", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S32R7, "op23vd48s32r7", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S32R7, "minvd48s32r7", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S32R7, "maxvd48s32r7", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S32R7, "distvd48s32r7", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S32R7, "distsvd48s32r7", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S32R7, "clipvd48s32r7", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S32R7, "signvd48s32r7", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S32R7, "clipsvd48s32r7", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S32R7, "testmagvd48s32r7", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S32R7, "addvd48s32r7", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S32R7, "addsvd48s32r7", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S32R7, "addcvd48s32r7", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S32R7, "addscvd48s32r7", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S32R7, "subvd48s32r7", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S32R7, "subsvd48s32r7", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S32R7, "subcvd48s32r7", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S32R7, "subscvd48s32r7", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S32R7, "rsubvd48s32r7", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S32R7, "rsubsvd48s32r7", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S32R7, "rsubcvd48s32r7", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S32R7, "rsubscvd48s32r7", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S32R7, "op44vd48s32r7", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S32R7, "op45vd48s32r7", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S32R7, "op46vd48s32r7", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S32R7, "op47vd48s32r7", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S16R0, "movhd48s16r0", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S16R0, "bitplaneshd48s16r0", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S16R0, "evenhd48s16r0", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S16R0, "oddhd48s16r0", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S16R0, "interlhd48s16r0", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S16R0, "interhhd48s16r0", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S16R0, "bitrevhd48s16r0", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S16R0, "rorhd48s16r0", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S16R0, "shlhd48s16r0", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S16R0, "shlshd48s16r0", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S16R0, "lsrhd48s16r0", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S16R0, "asrhd48s16r0", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S16R0, "signshlhd48s16r0", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S16R0, "op13hd48s16r0", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S16R0, "signaslhd48s16r0", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S16R0, "signaslshd48s16r0", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S16R0, "andhd48s16r0", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S16R0, "orhd48s16r0", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S16R0, "eorhd48s16r0", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S16R0, "bichd48s16r0", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S16R0, "counthd48s16r0", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S16R0, "msbhd48s16r0", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S16R0, "op22hd48s16r0", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S16R0, "op23hd48s16r0", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S16R0, "minhd48s16r0", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S16R0, "maxhd48s16r0", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S16R0, "disthd48s16r0", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S16R0, "distshd48s16r0", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S16R0, "cliphd48s16r0", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S16R0, "signhd48s16r0", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S16R0, "clipshd48s16r0", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S16R0, "testmaghd48s16r0", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S16R0, "addhd48s16r0", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S16R0, "addshd48s16r0", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S16R0, "addchd48s16r0", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S16R0, "addschd48s16r0", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S16R0, "subhd48s16r0", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S16R0, "subshd48s16r0", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S16R0, "subchd48s16r0", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S16R0, "subschd48s16r0", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S16R0, "rsubhd48s16r0", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S16R0, "rsubshd48s16r0", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S16R0, "rsubchd48s16r0", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S16R0, "rsubschd48s16r0", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S16R0, "op44hd48s16r0", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S16R0, "op45hd48s16r0", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S16R0, "op46hd48s16r0", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S16R0, "op47hd48s16r0", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S16R1, "movhd48s16r1", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S16R1, "bitplaneshd48s16r1", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S16R1, "evenhd48s16r1", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S16R1, "oddhd48s16r1", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S16R1, "interlhd48s16r1", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S16R1, "interhhd48s16r1", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S16R1, "bitrevhd48s16r1", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S16R1, "rorhd48s16r1", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S16R1, "shlhd48s16r1", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S16R1, "shlshd48s16r1", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S16R1, "lsrhd48s16r1", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S16R1, "asrhd48s16r1", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S16R1, "signshlhd48s16r1", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S16R1, "op13hd48s16r1", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S16R1, "signaslhd48s16r1", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S16R1, "signaslshd48s16r1", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S16R1, "andhd48s16r1", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S16R1, "orhd48s16r1", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S16R1, "eorhd48s16r1", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S16R1, "bichd48s16r1", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S16R1, "counthd48s16r1", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S16R1, "msbhd48s16r1", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S16R1, "op22hd48s16r1", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S16R1, "op23hd48s16r1", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S16R1, "minhd48s16r1", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S16R1, "maxhd48s16r1", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S16R1, "disthd48s16r1", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S16R1, "distshd48s16r1", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S16R1, "cliphd48s16r1", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S16R1, "signhd48s16r1", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S16R1, "clipshd48s16r1", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S16R1, "testmaghd48s16r1", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S16R1, "addhd48s16r1", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S16R1, "addshd48s16r1", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S16R1, "addchd48s16r1", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S16R1, "addschd48s16r1", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S16R1, "subhd48s16r1", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S16R1, "subshd48s16r1", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S16R1, "subchd48s16r1", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S16R1, "subschd48s16r1", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S16R1, "rsubhd48s16r1", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S16R1, "rsubshd48s16r1", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S16R1, "rsubchd48s16r1", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S16R1, "rsubschd48s16r1", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S16R1, "op44hd48s16r1", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S16R1, "op45hd48s16r1", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S16R1, "op46hd48s16r1", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S16R1, "op47hd48s16r1", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S16R2, "movhd48s16r2", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S16R2, "bitplaneshd48s16r2", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S16R2, "evenhd48s16r2", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S16R2, "oddhd48s16r2", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S16R2, "interlhd48s16r2", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S16R2, "interhhd48s16r2", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S16R2, "bitrevhd48s16r2", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S16R2, "rorhd48s16r2", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S16R2, "shlhd48s16r2", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S16R2, "shlshd48s16r2", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S16R2, "lsrhd48s16r2", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S16R2, "asrhd48s16r2", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S16R2, "signshlhd48s16r2", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S16R2, "op13hd48s16r2", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S16R2, "signaslhd48s16r2", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S16R2, "signaslshd48s16r2", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S16R2, "andhd48s16r2", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S16R2, "orhd48s16r2", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S16R2, "eorhd48s16r2", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S16R2, "bichd48s16r2", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S16R2, "counthd48s16r2", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S16R2, "msbhd48s16r2", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S16R2, "op22hd48s16r2", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S16R2, "op23hd48s16r2", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S16R2, "minhd48s16r2", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S16R2, "maxhd48s16r2", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S16R2, "disthd48s16r2", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S16R2, "distshd48s16r2", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S16R2, "cliphd48s16r2", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S16R2, "signhd48s16r2", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S16R2, "clipshd48s16r2", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S16R2, "testmaghd48s16r2", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S16R2, "addhd48s16r2", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S16R2, "addshd48s16r2", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S16R2, "addchd48s16r2", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S16R2, "addschd48s16r2", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S16R2, "subhd48s16r2", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S16R2, "subshd48s16r2", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S16R2, "subchd48s16r2", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S16R2, "subschd48s16r2", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S16R2, "rsubhd48s16r2", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S16R2, "rsubshd48s16r2", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S16R2, "rsubchd48s16r2", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S16R2, "rsubschd48s16r2", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S16R2, "op44hd48s16r2", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S16R2, "op45hd48s16r2", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S16R2, "op46hd48s16r2", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S16R2, "op47hd48s16r2", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S16R3, "movhd48s16r3", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S16R3, "bitplaneshd48s16r3", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S16R3, "evenhd48s16r3", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S16R3, "oddhd48s16r3", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S16R3, "interlhd48s16r3", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S16R3, "interhhd48s16r3", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S16R3, "bitrevhd48s16r3", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S16R3, "rorhd48s16r3", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S16R3, "shlhd48s16r3", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S16R3, "shlshd48s16r3", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S16R3, "lsrhd48s16r3", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S16R3, "asrhd48s16r3", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S16R3, "signshlhd48s16r3", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S16R3, "op13hd48s16r3", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S16R3, "signaslhd48s16r3", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S16R3, "signaslshd48s16r3", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S16R3, "andhd48s16r3", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S16R3, "orhd48s16r3", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S16R3, "eorhd48s16r3", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S16R3, "bichd48s16r3", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S16R3, "counthd48s16r3", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S16R3, "msbhd48s16r3", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S16R3, "op22hd48s16r3", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S16R3, "op23hd48s16r3", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S16R3, "minhd48s16r3", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S16R3, "maxhd48s16r3", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S16R3, "disthd48s16r3", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S16R3, "distshd48s16r3", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S16R3, "cliphd48s16r3", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S16R3, "signhd48s16r3", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S16R3, "clipshd48s16r3", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S16R3, "testmaghd48s16r3", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S16R3, "addhd48s16r3", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S16R3, "addshd48s16r3", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S16R3, "addchd48s16r3", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S16R3, "addschd48s16r3", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S16R3, "subhd48s16r3", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S16R3, "subshd48s16r3", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S16R3, "subchd48s16r3", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S16R3, "subschd48s16r3", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S16R3, "rsubhd48s16r3", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S16R3, "rsubshd48s16r3", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S16R3, "rsubchd48s16r3", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S16R3, "rsubschd48s16r3", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S16R3, "op44hd48s16r3", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S16R3, "op45hd48s16r3", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S16R3, "op46hd48s16r3", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S16R3, "op47hd48s16r3", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S16R4, "movhd48s16r4", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S16R4, "bitplaneshd48s16r4", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S16R4, "evenhd48s16r4", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S16R4, "oddhd48s16r4", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S16R4, "interlhd48s16r4", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S16R4, "interhhd48s16r4", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S16R4, "bitrevhd48s16r4", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S16R4, "rorhd48s16r4", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S16R4, "shlhd48s16r4", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S16R4, "shlshd48s16r4", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S16R4, "lsrhd48s16r4", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S16R4, "asrhd48s16r4", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S16R4, "signshlhd48s16r4", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S16R4, "op13hd48s16r4", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S16R4, "signaslhd48s16r4", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S16R4, "signaslshd48s16r4", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S16R4, "andhd48s16r4", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S16R4, "orhd48s16r4", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S16R4, "eorhd48s16r4", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S16R4, "bichd48s16r4", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S16R4, "counthd48s16r4", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S16R4, "msbhd48s16r4", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S16R4, "op22hd48s16r4", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S16R4, "op23hd48s16r4", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S16R4, "minhd48s16r4", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S16R4, "maxhd48s16r4", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S16R4, "disthd48s16r4", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S16R4, "distshd48s16r4", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S16R4, "cliphd48s16r4", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S16R4, "signhd48s16r4", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S16R4, "clipshd48s16r4", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S16R4, "testmaghd48s16r4", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S16R4, "addhd48s16r4", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S16R4, "addshd48s16r4", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S16R4, "addchd48s16r4", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S16R4, "addschd48s16r4", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S16R4, "subhd48s16r4", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S16R4, "subshd48s16r4", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S16R4, "subchd48s16r4", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S16R4, "subschd48s16r4", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S16R4, "rsubhd48s16r4", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S16R4, "rsubshd48s16r4", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S16R4, "rsubchd48s16r4", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S16R4, "rsubschd48s16r4", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S16R4, "op44hd48s16r4", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S16R4, "op45hd48s16r4", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S16R4, "op46hd48s16r4", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S16R4, "op47hd48s16r4", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S16R5, "movhd48s16r5", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S16R5, "bitplaneshd48s16r5", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S16R5, "evenhd48s16r5", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S16R5, "oddhd48s16r5", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S16R5, "interlhd48s16r5", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S16R5, "interhhd48s16r5", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S16R5, "bitrevhd48s16r5", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S16R5, "rorhd48s16r5", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S16R5, "shlhd48s16r5", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S16R5, "shlshd48s16r5", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S16R5, "lsrhd48s16r5", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S16R5, "asrhd48s16r5", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S16R5, "signshlhd48s16r5", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S16R5, "op13hd48s16r5", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S16R5, "signaslhd48s16r5", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S16R5, "signaslshd48s16r5", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S16R5, "andhd48s16r5", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S16R5, "orhd48s16r5", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S16R5, "eorhd48s16r5", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S16R5, "bichd48s16r5", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S16R5, "counthd48s16r5", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S16R5, "msbhd48s16r5", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S16R5, "op22hd48s16r5", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S16R5, "op23hd48s16r5", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S16R5, "minhd48s16r5", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S16R5, "maxhd48s16r5", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S16R5, "disthd48s16r5", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S16R5, "distshd48s16r5", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S16R5, "cliphd48s16r5", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S16R5, "signhd48s16r5", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S16R5, "clipshd48s16r5", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S16R5, "testmaghd48s16r5", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S16R5, "addhd48s16r5", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S16R5, "addshd48s16r5", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S16R5, "addchd48s16r5", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S16R5, "addschd48s16r5", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S16R5, "subhd48s16r5", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S16R5, "subshd48s16r5", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S16R5, "subchd48s16r5", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S16R5, "subschd48s16r5", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S16R5, "rsubhd48s16r5", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S16R5, "rsubshd48s16r5", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S16R5, "rsubchd48s16r5", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S16R5, "rsubschd48s16r5", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S16R5, "op44hd48s16r5", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S16R5, "op45hd48s16r5", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S16R5, "op46hd48s16r5", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S16R5, "op47hd48s16r5", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S16R6, "movhd48s16r6", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S16R6, "bitplaneshd48s16r6", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S16R6, "evenhd48s16r6", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S16R6, "oddhd48s16r6", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S16R6, "interlhd48s16r6", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S16R6, "interhhd48s16r6", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S16R6, "bitrevhd48s16r6", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S16R6, "rorhd48s16r6", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S16R6, "shlhd48s16r6", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S16R6, "shlshd48s16r6", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S16R6, "lsrhd48s16r6", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S16R6, "asrhd48s16r6", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S16R6, "signshlhd48s16r6", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S16R6, "op13hd48s16r6", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S16R6, "signaslhd48s16r6", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S16R6, "signaslshd48s16r6", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S16R6, "andhd48s16r6", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S16R6, "orhd48s16r6", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S16R6, "eorhd48s16r6", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S16R6, "bichd48s16r6", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S16R6, "counthd48s16r6", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S16R6, "msbhd48s16r6", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S16R6, "op22hd48s16r6", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S16R6, "op23hd48s16r6", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S16R6, "minhd48s16r6", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S16R6, "maxhd48s16r6", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S16R6, "disthd48s16r6", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S16R6, "distshd48s16r6", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S16R6, "cliphd48s16r6", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S16R6, "signhd48s16r6", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S16R6, "clipshd48s16r6", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S16R6, "testmaghd48s16r6", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S16R6, "addhd48s16r6", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S16R6, "addshd48s16r6", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S16R6, "addchd48s16r6", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S16R6, "addschd48s16r6", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S16R6, "subhd48s16r6", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S16R6, "subshd48s16r6", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S16R6, "subchd48s16r6", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S16R6, "subschd48s16r6", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S16R6, "rsubhd48s16r6", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S16R6, "rsubshd48s16r6", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S16R6, "rsubchd48s16r6", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S16R6, "rsubschd48s16r6", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S16R6, "op44hd48s16r6", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S16R6, "op45hd48s16r6", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S16R6, "op46hd48s16r6", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S16R6, "op47hd48s16r6", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVHD48S16R7, "movhd48s16r7", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESHD48S16R7, "bitplaneshd48s16r7", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENHD48S16R7, "evenhd48s16r7", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDHD48S16R7, "oddhd48s16r7", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLHD48S16R7, "interlhd48s16r7", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHHD48S16R7, "interhhd48s16r7", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVHD48S16R7, "bitrevhd48s16r7", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RORHD48S16R7, "rorhd48s16r7", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLHD48S16R7, "shlhd48s16r7", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSHD48S16R7, "shlshd48s16r7", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRHD48S16R7, "lsrhd48s16r7", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRHD48S16R7, "asrhd48s16r7", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLHD48S16R7, "signshlhd48s16r7", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13HD48S16R7, "op13hd48s16r7", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLHD48S16R7, "signaslhd48s16r7", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSHD48S16R7, "signaslshd48s16r7", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDHD48S16R7, "andhd48s16r7", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ORHD48S16R7, "orhd48s16r7", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_EORHD48S16R7, "eorhd48s16r7", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BICHD48S16R7, "bichd48s16r7", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTHD48S16R7, "counthd48s16r7", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBHD48S16R7, "msbhd48s16r7", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22HD48S16R7, "op22hd48s16r7", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23HD48S16R7, "op23hd48s16r7", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MINHD48S16R7, "minhd48s16r7", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXHD48S16R7, "maxhd48s16r7", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTHD48S16R7, "disthd48s16r7", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSHD48S16R7, "distshd48s16r7", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPHD48S16R7, "cliphd48s16r7", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNHD48S16R7, "signhd48s16r7", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSHD48S16R7, "clipshd48s16r7", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGHD48S16R7, "testmaghd48s16r7", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDHD48S16R7, "addhd48s16r7", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSHD48S16R7, "addshd48s16r7", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCHD48S16R7, "addchd48s16r7", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCHD48S16R7, "addschd48s16r7", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBHD48S16R7, "subhd48s16r7", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSHD48S16R7, "subshd48s16r7", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCHD48S16R7, "subchd48s16r7", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCHD48S16R7, "subschd48s16r7", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBHD48S16R7, "rsubhd48s16r7", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSHD48S16R7, "rsubshd48s16r7", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCHD48S16R7, "rsubchd48s16r7", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCHD48S16R7, "rsubschd48s16r7", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44HD48S16R7, "op44hd48s16r7", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45HD48S16R7, "op45hd48s16r7", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46HD48S16R7, "op46hd48s16r7", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47HD48S16R7, "op47hd48s16r7", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S16R0, "movvd48s16r0", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S16R0, "bitplanesvd48s16r0", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S16R0, "evenvd48s16r0", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S16R0, "oddvd48s16r0", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S16R0, "interlvd48s16r0", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S16R0, "interhvd48s16r0", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S16R0, "bitrevvd48s16r0", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S16R0, "rorvd48s16r0", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S16R0, "shlvd48s16r0", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S16R0, "shlsvd48s16r0", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S16R0, "lsrvd48s16r0", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S16R0, "asrvd48s16r0", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S16R0, "signshlvd48s16r0", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S16R0, "op13vd48s16r0", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S16R0, "signaslvd48s16r0", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S16R0, "signaslsvd48s16r0", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S16R0, "andvd48s16r0", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S16R0, "orvd48s16r0", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S16R0, "eorvd48s16r0", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S16R0, "bicvd48s16r0", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S16R0, "countvd48s16r0", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S16R0, "msbvd48s16r0", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S16R0, "op22vd48s16r0", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S16R0, "op23vd48s16r0", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S16R0, "minvd48s16r0", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S16R0, "maxvd48s16r0", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S16R0, "distvd48s16r0", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S16R0, "distsvd48s16r0", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S16R0, "clipvd48s16r0", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S16R0, "signvd48s16r0", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S16R0, "clipsvd48s16r0", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S16R0, "testmagvd48s16r0", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S16R0, "addvd48s16r0", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S16R0, "addsvd48s16r0", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S16R0, "addcvd48s16r0", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S16R0, "addscvd48s16r0", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S16R0, "subvd48s16r0", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S16R0, "subsvd48s16r0", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S16R0, "subcvd48s16r0", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S16R0, "subscvd48s16r0", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S16R0, "rsubvd48s16r0", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S16R0, "rsubsvd48s16r0", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S16R0, "rsubcvd48s16r0", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S16R0, "rsubscvd48s16r0", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S16R0, "op44vd48s16r0", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S16R0, "op45vd48s16r0", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S16R0, "op46vd48s16r0", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S16R0, "op47vd48s16r0", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S16R1, "movvd48s16r1", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S16R1, "bitplanesvd48s16r1", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S16R1, "evenvd48s16r1", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S16R1, "oddvd48s16r1", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S16R1, "interlvd48s16r1", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S16R1, "interhvd48s16r1", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S16R1, "bitrevvd48s16r1", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S16R1, "rorvd48s16r1", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S16R1, "shlvd48s16r1", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S16R1, "shlsvd48s16r1", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S16R1, "lsrvd48s16r1", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S16R1, "asrvd48s16r1", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S16R1, "signshlvd48s16r1", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S16R1, "op13vd48s16r1", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S16R1, "signaslvd48s16r1", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S16R1, "signaslsvd48s16r1", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S16R1, "andvd48s16r1", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S16R1, "orvd48s16r1", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S16R1, "eorvd48s16r1", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S16R1, "bicvd48s16r1", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S16R1, "countvd48s16r1", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S16R1, "msbvd48s16r1", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S16R1, "op22vd48s16r1", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S16R1, "op23vd48s16r1", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S16R1, "minvd48s16r1", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S16R1, "maxvd48s16r1", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S16R1, "distvd48s16r1", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S16R1, "distsvd48s16r1", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S16R1, "clipvd48s16r1", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S16R1, "signvd48s16r1", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S16R1, "clipsvd48s16r1", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S16R1, "testmagvd48s16r1", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S16R1, "addvd48s16r1", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S16R1, "addsvd48s16r1", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S16R1, "addcvd48s16r1", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S16R1, "addscvd48s16r1", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S16R1, "subvd48s16r1", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S16R1, "subsvd48s16r1", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S16R1, "subcvd48s16r1", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S16R1, "subscvd48s16r1", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S16R1, "rsubvd48s16r1", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S16R1, "rsubsvd48s16r1", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S16R1, "rsubcvd48s16r1", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S16R1, "rsubscvd48s16r1", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S16R1, "op44vd48s16r1", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S16R1, "op45vd48s16r1", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S16R1, "op46vd48s16r1", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S16R1, "op47vd48s16r1", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S16R2, "movvd48s16r2", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S16R2, "bitplanesvd48s16r2", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S16R2, "evenvd48s16r2", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S16R2, "oddvd48s16r2", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S16R2, "interlvd48s16r2", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S16R2, "interhvd48s16r2", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S16R2, "bitrevvd48s16r2", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S16R2, "rorvd48s16r2", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S16R2, "shlvd48s16r2", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S16R2, "shlsvd48s16r2", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S16R2, "lsrvd48s16r2", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S16R2, "asrvd48s16r2", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S16R2, "signshlvd48s16r2", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S16R2, "op13vd48s16r2", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S16R2, "signaslvd48s16r2", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S16R2, "signaslsvd48s16r2", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S16R2, "andvd48s16r2", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S16R2, "orvd48s16r2", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S16R2, "eorvd48s16r2", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S16R2, "bicvd48s16r2", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S16R2, "countvd48s16r2", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S16R2, "msbvd48s16r2", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S16R2, "op22vd48s16r2", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S16R2, "op23vd48s16r2", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S16R2, "minvd48s16r2", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S16R2, "maxvd48s16r2", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S16R2, "distvd48s16r2", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S16R2, "distsvd48s16r2", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S16R2, "clipvd48s16r2", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S16R2, "signvd48s16r2", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S16R2, "clipsvd48s16r2", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S16R2, "testmagvd48s16r2", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S16R2, "addvd48s16r2", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S16R2, "addsvd48s16r2", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S16R2, "addcvd48s16r2", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S16R2, "addscvd48s16r2", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S16R2, "subvd48s16r2", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S16R2, "subsvd48s16r2", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S16R2, "subcvd48s16r2", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S16R2, "subscvd48s16r2", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S16R2, "rsubvd48s16r2", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S16R2, "rsubsvd48s16r2", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S16R2, "rsubcvd48s16r2", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S16R2, "rsubscvd48s16r2", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S16R2, "op44vd48s16r2", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S16R2, "op45vd48s16r2", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S16R2, "op46vd48s16r2", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S16R2, "op47vd48s16r2", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S16R3, "movvd48s16r3", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S16R3, "bitplanesvd48s16r3", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S16R3, "evenvd48s16r3", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S16R3, "oddvd48s16r3", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S16R3, "interlvd48s16r3", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S16R3, "interhvd48s16r3", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S16R3, "bitrevvd48s16r3", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S16R3, "rorvd48s16r3", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S16R3, "shlvd48s16r3", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S16R3, "shlsvd48s16r3", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S16R3, "lsrvd48s16r3", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S16R3, "asrvd48s16r3", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S16R3, "signshlvd48s16r3", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S16R3, "op13vd48s16r3", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S16R3, "signaslvd48s16r3", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S16R3, "signaslsvd48s16r3", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S16R3, "andvd48s16r3", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S16R3, "orvd48s16r3", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S16R3, "eorvd48s16r3", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S16R3, "bicvd48s16r3", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S16R3, "countvd48s16r3", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S16R3, "msbvd48s16r3", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S16R3, "op22vd48s16r3", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S16R3, "op23vd48s16r3", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S16R3, "minvd48s16r3", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S16R3, "maxvd48s16r3", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S16R3, "distvd48s16r3", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S16R3, "distsvd48s16r3", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S16R3, "clipvd48s16r3", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S16R3, "signvd48s16r3", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S16R3, "clipsvd48s16r3", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S16R3, "testmagvd48s16r3", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S16R3, "addvd48s16r3", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S16R3, "addsvd48s16r3", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S16R3, "addcvd48s16r3", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S16R3, "addscvd48s16r3", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S16R3, "subvd48s16r3", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S16R3, "subsvd48s16r3", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S16R3, "subcvd48s16r3", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S16R3, "subscvd48s16r3", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S16R3, "rsubvd48s16r3", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S16R3, "rsubsvd48s16r3", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S16R3, "rsubcvd48s16r3", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S16R3, "rsubscvd48s16r3", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S16R3, "op44vd48s16r3", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S16R3, "op45vd48s16r3", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S16R3, "op46vd48s16r3", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S16R3, "op47vd48s16r3", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S16R4, "movvd48s16r4", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S16R4, "bitplanesvd48s16r4", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S16R4, "evenvd48s16r4", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S16R4, "oddvd48s16r4", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S16R4, "interlvd48s16r4", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S16R4, "interhvd48s16r4", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S16R4, "bitrevvd48s16r4", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S16R4, "rorvd48s16r4", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S16R4, "shlvd48s16r4", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S16R4, "shlsvd48s16r4", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S16R4, "lsrvd48s16r4", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S16R4, "asrvd48s16r4", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S16R4, "signshlvd48s16r4", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S16R4, "op13vd48s16r4", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S16R4, "signaslvd48s16r4", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S16R4, "signaslsvd48s16r4", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S16R4, "andvd48s16r4", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S16R4, "orvd48s16r4", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S16R4, "eorvd48s16r4", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S16R4, "bicvd48s16r4", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S16R4, "countvd48s16r4", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S16R4, "msbvd48s16r4", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S16R4, "op22vd48s16r4", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S16R4, "op23vd48s16r4", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S16R4, "minvd48s16r4", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S16R4, "maxvd48s16r4", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S16R4, "distvd48s16r4", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S16R4, "distsvd48s16r4", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S16R4, "clipvd48s16r4", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S16R4, "signvd48s16r4", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S16R4, "clipsvd48s16r4", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S16R4, "testmagvd48s16r4", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S16R4, "addvd48s16r4", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S16R4, "addsvd48s16r4", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S16R4, "addcvd48s16r4", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S16R4, "addscvd48s16r4", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S16R4, "subvd48s16r4", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S16R4, "subsvd48s16r4", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S16R4, "subcvd48s16r4", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S16R4, "subscvd48s16r4", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S16R4, "rsubvd48s16r4", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S16R4, "rsubsvd48s16r4", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S16R4, "rsubcvd48s16r4", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S16R4, "rsubscvd48s16r4", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S16R4, "op44vd48s16r4", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S16R4, "op45vd48s16r4", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S16R4, "op46vd48s16r4", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S16R4, "op47vd48s16r4", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S16R5, "movvd48s16r5", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S16R5, "bitplanesvd48s16r5", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S16R5, "evenvd48s16r5", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S16R5, "oddvd48s16r5", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S16R5, "interlvd48s16r5", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S16R5, "interhvd48s16r5", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S16R5, "bitrevvd48s16r5", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S16R5, "rorvd48s16r5", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S16R5, "shlvd48s16r5", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S16R5, "shlsvd48s16r5", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S16R5, "lsrvd48s16r5", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S16R5, "asrvd48s16r5", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S16R5, "signshlvd48s16r5", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S16R5, "op13vd48s16r5", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S16R5, "signaslvd48s16r5", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S16R5, "signaslsvd48s16r5", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S16R5, "andvd48s16r5", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S16R5, "orvd48s16r5", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S16R5, "eorvd48s16r5", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S16R5, "bicvd48s16r5", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S16R5, "countvd48s16r5", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S16R5, "msbvd48s16r5", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S16R5, "op22vd48s16r5", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S16R5, "op23vd48s16r5", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S16R5, "minvd48s16r5", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S16R5, "maxvd48s16r5", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S16R5, "distvd48s16r5", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S16R5, "distsvd48s16r5", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S16R5, "clipvd48s16r5", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S16R5, "signvd48s16r5", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S16R5, "clipsvd48s16r5", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S16R5, "testmagvd48s16r5", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S16R5, "addvd48s16r5", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S16R5, "addsvd48s16r5", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S16R5, "addcvd48s16r5", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S16R5, "addscvd48s16r5", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S16R5, "subvd48s16r5", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S16R5, "subsvd48s16r5", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S16R5, "subcvd48s16r5", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S16R5, "subscvd48s16r5", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S16R5, "rsubvd48s16r5", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S16R5, "rsubsvd48s16r5", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S16R5, "rsubcvd48s16r5", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S16R5, "rsubscvd48s16r5", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S16R5, "op44vd48s16r5", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S16R5, "op45vd48s16r5", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S16R5, "op46vd48s16r5", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S16R5, "op47vd48s16r5", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S16R6, "movvd48s16r6", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S16R6, "bitplanesvd48s16r6", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S16R6, "evenvd48s16r6", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S16R6, "oddvd48s16r6", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S16R6, "interlvd48s16r6", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S16R6, "interhvd48s16r6", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S16R6, "bitrevvd48s16r6", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S16R6, "rorvd48s16r6", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S16R6, "shlvd48s16r6", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S16R6, "shlsvd48s16r6", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S16R6, "lsrvd48s16r6", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S16R6, "asrvd48s16r6", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S16R6, "signshlvd48s16r6", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S16R6, "op13vd48s16r6", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S16R6, "signaslvd48s16r6", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S16R6, "signaslsvd48s16r6", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S16R6, "andvd48s16r6", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S16R6, "orvd48s16r6", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S16R6, "eorvd48s16r6", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S16R6, "bicvd48s16r6", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S16R6, "countvd48s16r6", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S16R6, "msbvd48s16r6", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S16R6, "op22vd48s16r6", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S16R6, "op23vd48s16r6", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S16R6, "minvd48s16r6", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S16R6, "maxvd48s16r6", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S16R6, "distvd48s16r6", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S16R6, "distsvd48s16r6", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S16R6, "clipvd48s16r6", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S16R6, "signvd48s16r6", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S16R6, "clipsvd48s16r6", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S16R6, "testmagvd48s16r6", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S16R6, "addvd48s16r6", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S16R6, "addsvd48s16r6", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S16R6, "addcvd48s16r6", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S16R6, "addscvd48s16r6", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S16R6, "subvd48s16r6", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S16R6, "subsvd48s16r6", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S16R6, "subcvd48s16r6", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S16R6, "subscvd48s16r6", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S16R6, "rsubvd48s16r6", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S16R6, "rsubsvd48s16r6", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S16R6, "rsubcvd48s16r6", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S16R6, "rsubscvd48s16r6", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S16R6, "op44vd48s16r6", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S16R6, "op45vd48s16r6", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S16R6, "op46vd48s16r6", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S16R6, "op47vd48s16r6", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MOVVD48S16R7, "movvd48s16r7", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BITPLANESVD48S16R7, "bitplanesvd48s16r7", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_EVENVD48S16R7, "evenvd48s16r7", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ODDVD48S16R7, "oddvd48s16r7", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERLVD48S16R7, "interlvd48s16r7", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_INTERHVD48S16R7, "interhvd48s16r7", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BITREVVD48S16R7, "bitrevvd48s16r7", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RORVD48S16R7, "rorvd48s16r7", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLVD48S16R7, "shlvd48s16r7", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SHLSVD48S16R7, "shlsvd48s16r7", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_LSRVD48S16R7, "lsrvd48s16r7", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ASRVD48S16R7, "asrvd48s16r7", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNSHLVD48S16R7, "signshlvd48s16r7", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP13VD48S16R7, "op13vd48s16r7", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLVD48S16R7, "signaslvd48s16r7", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNASLSVD48S16R7, "signaslsvd48s16r7", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ANDVD48S16R7, "andvd48s16r7", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ORVD48S16R7, "orvd48s16r7", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_EORVD48S16R7, "eorvd48s16r7", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_BICVD48S16R7, "bicvd48s16r7", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_COUNTVD48S16R7, "countvd48s16r7", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MSBVD48S16R7, "msbvd48s16r7", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP22VD48S16R7, "op22vd48s16r7", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP23VD48S16R7, "op23vd48s16r7", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MINVD48S16R7, "minvd48s16r7", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MAXVD48S16R7, "maxvd48s16r7", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTVD48S16R7, "distvd48s16r7", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_DISTSVD48S16R7, "distsvd48s16r7", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPVD48S16R7, "clipvd48s16r7", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SIGNVD48S16R7, "signvd48s16r7", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_CLIPSVD48S16R7, "clipsvd48s16r7", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_TESTMAGVD48S16R7, "testmagvd48s16r7", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDVD48S16R7, "addvd48s16r7", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSVD48S16R7, "addsvd48s16r7", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDCVD48S16R7, "addcvd48s16r7", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_ADDSCVD48S16R7, "addscvd48s16r7", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBVD48S16R7, "subvd48s16r7", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSVD48S16R7, "subsvd48s16r7", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBCVD48S16R7, "subcvd48s16r7", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_SUBSCVD48S16R7, "subscvd48s16r7", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBVD48S16R7, "rsubvd48s16r7", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSVD48S16R7, "rsubsvd48s16r7", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBCVD48S16R7, "rsubcvd48s16r7", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_RSUBSCVD48S16R7, "rsubscvd48s16r7", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP44VD48S16R7, "op44vd48s16r7", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP45VD48S16R7, "op45vd48s16r7", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP46VD48S16R7, "op46vd48s16r7", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP47VD48S16R7, "op47vd48s16r7", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MOVHD48V32R0, "movhd48v32r0", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_BITPLANESHD48V32R0, "bitplaneshd48v32r0", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_EVENHD48V32R0, "evenhd48v32r0", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ODDHD48V32R0, "oddhd48v32r0", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_INTERLHD48V32R0, "interlhd48v32r0", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_INTERHHD48V32R0, "interhhd48v32r0", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_BITREVHD48V32R0, "bitrevhd48v32r0", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RORHD48V32R0, "rorhd48v32r0", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SHLHD48V32R0, "shlhd48v32r0", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SHLSHD48V32R0, "shlshd48v32r0", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_LSRHD48V32R0, "lsrhd48v32r0", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ASRHD48V32R0, "asrhd48v32r0", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SIGNSHLHD48V32R0, "signshlhd48v32r0", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP13HD48V32R0, "op13hd48v32r0", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SIGNASLHD48V32R0, "signaslhd48v32r0", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SIGNASLSHD48V32R0, "signaslshd48v32r0", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ANDHD48V32R0, "andhd48v32r0", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ORHD48V32R0, "orhd48v32r0", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_EORHD48V32R0, "eorhd48v32r0", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_BICHD48V32R0, "bichd48v32r0", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_COUNTHD48V32R0, "counthd48v32r0", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MSBHD48V32R0, "msbhd48v32r0", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP22HD48V32R0, "op22hd48v32r0", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP23HD48V32R0, "op23hd48v32r0", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MINHD48V32R0, "minhd48v32r0", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MAXHD48V32R0, "maxhd48v32r0", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_DISTHD48V32R0, "disthd48v32r0", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_DISTSHD48V32R0, "distshd48v32r0", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_CLIPHD48V32R0, "cliphd48v32r0", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SIGNHD48V32R0, "signhd48v32r0", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_CLIPSHD48V32R0, "clipshd48v32r0", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_TESTMAGHD48V32R0, "testmaghd48v32r0", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ADDHD48V32R0, "addhd48v32r0", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ADDSHD48V32R0, "addshd48v32r0", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ADDCHD48V32R0, "addchd48v32r0", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ADDSCHD48V32R0, "addschd48v32r0", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SUBHD48V32R0, "subhd48v32r0", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SUBSHD48V32R0, "subshd48v32r0", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SUBCHD48V32R0, "subchd48v32r0", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SUBSCHD48V32R0, "subschd48v32r0", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RSUBHD48V32R0, "rsubhd48v32r0", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RSUBSHD48V32R0, "rsubshd48v32r0", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RSUBCHD48V32R0, "rsubchd48v32r0", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RSUBSCHD48V32R0, "rsubschd48v32r0", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP44HD48V32R0, "op44hd48v32r0", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP45HD48V32R0, "op45hd48v32r0", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP46HD48V32R0, "op46hd48v32r0", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP47HD48V32R0, "op47hd48v32r0", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MOVHD48V32R1, "movhd48v32r1", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_BITPLANESHD48V32R1, "bitplaneshd48v32r1", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_EVENHD48V32R1, "evenhd48v32r1", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ODDHD48V32R1, "oddhd48v32r1", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_INTERLHD48V32R1, "interlhd48v32r1", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_INTERHHD48V32R1, "interhhd48v32r1", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_BITREVHD48V32R1, "bitrevhd48v32r1", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RORHD48V32R1, "rorhd48v32r1", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SHLHD48V32R1, "shlhd48v32r1", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SHLSHD48V32R1, "shlshd48v32r1", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_LSRHD48V32R1, "lsrhd48v32r1", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ASRHD48V32R1, "asrhd48v32r1", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SIGNSHLHD48V32R1, "signshlhd48v32r1", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP13HD48V32R1, "op13hd48v32r1", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SIGNASLHD48V32R1, "signaslhd48v32r1", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SIGNASLSHD48V32R1, "signaslshd48v32r1", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ANDHD48V32R1, "andhd48v32r1", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ORHD48V32R1, "orhd48v32r1", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_EORHD48V32R1, "eorhd48v32r1", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_BICHD48V32R1, "bichd48v32r1", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_COUNTHD48V32R1, "counthd48v32r1", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MSBHD48V32R1, "msbhd48v32r1", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP22HD48V32R1, "op22hd48v32r1", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP23HD48V32R1, "op23hd48v32r1", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MINHD48V32R1, "minhd48v32r1", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MAXHD48V32R1, "maxhd48v32r1", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_DISTHD48V32R1, "disthd48v32r1", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_DISTSHD48V32R1, "distshd48v32r1", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_CLIPHD48V32R1, "cliphd48v32r1", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SIGNHD48V32R1, "signhd48v32r1", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_CLIPSHD48V32R1, "clipshd48v32r1", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_TESTMAGHD48V32R1, "testmaghd48v32r1", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ADDHD48V32R1, "addhd48v32r1", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ADDSHD48V32R1, "addshd48v32r1", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ADDCHD48V32R1, "addchd48v32r1", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ADDSCHD48V32R1, "addschd48v32r1", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SUBHD48V32R1, "subhd48v32r1", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SUBSHD48V32R1, "subshd48v32r1", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SUBCHD48V32R1, "subchd48v32r1", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SUBSCHD48V32R1, "subschd48v32r1", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RSUBHD48V32R1, "rsubhd48v32r1", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RSUBSHD48V32R1, "rsubshd48v32r1", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RSUBCHD48V32R1, "rsubchd48v32r1", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RSUBSCHD48V32R1, "rsubschd48v32r1", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP44HD48V32R1, "op44hd48v32r1", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP45HD48V32R1, "op45hd48v32r1", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP46HD48V32R1, "op46hd48v32r1", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP47HD48V32R1, "op47hd48v32r1", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MOVHD48V32R2, "movhd48v32r2", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_BITPLANESHD48V32R2, "bitplaneshd48v32r2", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_EVENHD48V32R2, "evenhd48v32r2", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ODDHD48V32R2, "oddhd48v32r2", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_INTERLHD48V32R2, "interlhd48v32r2", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_INTERHHD48V32R2, "interhhd48v32r2", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_BITREVHD48V32R2, "bitrevhd48v32r2", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RORHD48V32R2, "rorhd48v32r2", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SHLHD48V32R2, "shlhd48v32r2", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SHLSHD48V32R2, "shlshd48v32r2", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_LSRHD48V32R2, "lsrhd48v32r2", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ASRHD48V32R2, "asrhd48v32r2", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SIGNSHLHD48V32R2, "signshlhd48v32r2", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP13HD48V32R2, "op13hd48v32r2", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SIGNASLHD48V32R2, "signaslhd48v32r2", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SIGNASLSHD48V32R2, "signaslshd48v32r2", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ANDHD48V32R2, "andhd48v32r2", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ORHD48V32R2, "orhd48v32r2", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_EORHD48V32R2, "eorhd48v32r2", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_BICHD48V32R2, "bichd48v32r2", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_COUNTHD48V32R2, "counthd48v32r2", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MSBHD48V32R2, "msbhd48v32r2", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP22HD48V32R2, "op22hd48v32r2", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP23HD48V32R2, "op23hd48v32r2", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MINHD48V32R2, "minhd48v32r2", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MAXHD48V32R2, "maxhd48v32r2", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_DISTHD48V32R2, "disthd48v32r2", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_DISTSHD48V32R2, "distshd48v32r2", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_CLIPHD48V32R2, "cliphd48v32r2", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SIGNHD48V32R2, "signhd48v32r2", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_CLIPSHD48V32R2, "clipshd48v32r2", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_TESTMAGHD48V32R2, "testmaghd48v32r2", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ADDHD48V32R2, "addhd48v32r2", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ADDSHD48V32R2, "addshd48v32r2", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ADDCHD48V32R2, "addchd48v32r2", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ADDSCHD48V32R2, "addschd48v32r2", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SUBHD48V32R2, "subhd48v32r2", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SUBSHD48V32R2, "subshd48v32r2", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SUBCHD48V32R2, "subchd48v32r2", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SUBSCHD48V32R2, "subschd48v32r2", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RSUBHD48V32R2, "rsubhd48v32r2", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RSUBSHD48V32R2, "rsubshd48v32r2", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RSUBCHD48V32R2, "rsubchd48v32r2", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RSUBSCHD48V32R2, "rsubschd48v32r2", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP44HD48V32R2, "op44hd48v32r2", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP45HD48V32R2, "op45hd48v32r2", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP46HD48V32R2, "op46hd48v32r2", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP47HD48V32R2, "op47hd48v32r2", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MOVHD48V32R3, "movhd48v32r3", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_BITPLANESHD48V32R3, "bitplaneshd48v32r3", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_EVENHD48V32R3, "evenhd48v32r3", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ODDHD48V32R3, "oddhd48v32r3", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_INTERLHD48V32R3, "interlhd48v32r3", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_INTERHHD48V32R3, "interhhd48v32r3", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_BITREVHD48V32R3, "bitrevhd48v32r3", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RORHD48V32R3, "rorhd48v32r3", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SHLHD48V32R3, "shlhd48v32r3", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SHLSHD48V32R3, "shlshd48v32r3", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_LSRHD48V32R3, "lsrhd48v32r3", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ASRHD48V32R3, "asrhd48v32r3", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SIGNSHLHD48V32R3, "signshlhd48v32r3", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP13HD48V32R3, "op13hd48v32r3", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SIGNASLHD48V32R3, "signaslhd48v32r3", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SIGNASLSHD48V32R3, "signaslshd48v32r3", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ANDHD48V32R3, "andhd48v32r3", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ORHD48V32R3, "orhd48v32r3", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_EORHD48V32R3, "eorhd48v32r3", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_BICHD48V32R3, "bichd48v32r3", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_COUNTHD48V32R3, "counthd48v32r3", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MSBHD48V32R3, "msbhd48v32r3", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP22HD48V32R3, "op22hd48v32r3", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP23HD48V32R3, "op23hd48v32r3", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MINHD48V32R3, "minhd48v32r3", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MAXHD48V32R3, "maxhd48v32r3", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_DISTHD48V32R3, "disthd48v32r3", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_DISTSHD48V32R3, "distshd48v32r3", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_CLIPHD48V32R3, "cliphd48v32r3", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SIGNHD48V32R3, "signhd48v32r3", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_CLIPSHD48V32R3, "clipshd48v32r3", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_TESTMAGHD48V32R3, "testmaghd48v32r3", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ADDHD48V32R3, "addhd48v32r3", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ADDSHD48V32R3, "addshd48v32r3", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ADDCHD48V32R3, "addchd48v32r3", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ADDSCHD48V32R3, "addschd48v32r3", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SUBHD48V32R3, "subhd48v32r3", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SUBSHD48V32R3, "subshd48v32r3", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SUBCHD48V32R3, "subchd48v32r3", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SUBSCHD48V32R3, "subschd48v32r3", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RSUBHD48V32R3, "rsubhd48v32r3", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RSUBSHD48V32R3, "rsubshd48v32r3", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RSUBCHD48V32R3, "rsubchd48v32r3", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RSUBSCHD48V32R3, "rsubschd48v32r3", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP44HD48V32R3, "op44hd48v32r3", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP45HD48V32R3, "op45hd48v32r3", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP46HD48V32R3, "op46hd48v32r3", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP47HD48V32R3, "op47hd48v32r3", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MOVHD48V32R4, "movhd48v32r4", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_BITPLANESHD48V32R4, "bitplaneshd48v32r4", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_EVENHD48V32R4, "evenhd48v32r4", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ODDHD48V32R4, "oddhd48v32r4", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_INTERLHD48V32R4, "interlhd48v32r4", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_INTERHHD48V32R4, "interhhd48v32r4", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_BITREVHD48V32R4, "bitrevhd48v32r4", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RORHD48V32R4, "rorhd48v32r4", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SHLHD48V32R4, "shlhd48v32r4", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SHLSHD48V32R4, "shlshd48v32r4", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_LSRHD48V32R4, "lsrhd48v32r4", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ASRHD48V32R4, "asrhd48v32r4", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SIGNSHLHD48V32R4, "signshlhd48v32r4", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP13HD48V32R4, "op13hd48v32r4", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SIGNASLHD48V32R4, "signaslhd48v32r4", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SIGNASLSHD48V32R4, "signaslshd48v32r4", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ANDHD48V32R4, "andhd48v32r4", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ORHD48V32R4, "orhd48v32r4", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_EORHD48V32R4, "eorhd48v32r4", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_BICHD48V32R4, "bichd48v32r4", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_COUNTHD48V32R4, "counthd48v32r4", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MSBHD48V32R4, "msbhd48v32r4", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP22HD48V32R4, "op22hd48v32r4", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP23HD48V32R4, "op23hd48v32r4", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MINHD48V32R4, "minhd48v32r4", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MAXHD48V32R4, "maxhd48v32r4", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_DISTHD48V32R4, "disthd48v32r4", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_DISTSHD48V32R4, "distshd48v32r4", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_CLIPHD48V32R4, "cliphd48v32r4", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SIGNHD48V32R4, "signhd48v32r4", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_CLIPSHD48V32R4, "clipshd48v32r4", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_TESTMAGHD48V32R4, "testmaghd48v32r4", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ADDHD48V32R4, "addhd48v32r4", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ADDSHD48V32R4, "addshd48v32r4", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ADDCHD48V32R4, "addchd48v32r4", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ADDSCHD48V32R4, "addschd48v32r4", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SUBHD48V32R4, "subhd48v32r4", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SUBSHD48V32R4, "subshd48v32r4", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SUBCHD48V32R4, "subchd48v32r4", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SUBSCHD48V32R4, "subschd48v32r4", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RSUBHD48V32R4, "rsubhd48v32r4", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RSUBSHD48V32R4, "rsubshd48v32r4", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RSUBCHD48V32R4, "rsubchd48v32r4", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RSUBSCHD48V32R4, "rsubschd48v32r4", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP44HD48V32R4, "op44hd48v32r4", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP45HD48V32R4, "op45hd48v32r4", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP46HD48V32R4, "op46hd48v32r4", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP47HD48V32R4, "op47hd48v32r4", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MOVHD48V32R5, "movhd48v32r5", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_BITPLANESHD48V32R5, "bitplaneshd48v32r5", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_EVENHD48V32R5, "evenhd48v32r5", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ODDHD48V32R5, "oddhd48v32r5", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_INTERLHD48V32R5, "interlhd48v32r5", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_INTERHHD48V32R5, "interhhd48v32r5", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_BITREVHD48V32R5, "bitrevhd48v32r5", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RORHD48V32R5, "rorhd48v32r5", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SHLHD48V32R5, "shlhd48v32r5", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SHLSHD48V32R5, "shlshd48v32r5", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_LSRHD48V32R5, "lsrhd48v32r5", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ASRHD48V32R5, "asrhd48v32r5", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SIGNSHLHD48V32R5, "signshlhd48v32r5", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP13HD48V32R5, "op13hd48v32r5", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SIGNASLHD48V32R5, "signaslhd48v32r5", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SIGNASLSHD48V32R5, "signaslshd48v32r5", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ANDHD48V32R5, "andhd48v32r5", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ORHD48V32R5, "orhd48v32r5", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_EORHD48V32R5, "eorhd48v32r5", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_BICHD48V32R5, "bichd48v32r5", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_COUNTHD48V32R5, "counthd48v32r5", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MSBHD48V32R5, "msbhd48v32r5", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP22HD48V32R5, "op22hd48v32r5", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP23HD48V32R5, "op23hd48v32r5", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MINHD48V32R5, "minhd48v32r5", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MAXHD48V32R5, "maxhd48v32r5", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_DISTHD48V32R5, "disthd48v32r5", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_DISTSHD48V32R5, "distshd48v32r5", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_CLIPHD48V32R5, "cliphd48v32r5", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SIGNHD48V32R5, "signhd48v32r5", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_CLIPSHD48V32R5, "clipshd48v32r5", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_TESTMAGHD48V32R5, "testmaghd48v32r5", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ADDHD48V32R5, "addhd48v32r5", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ADDSHD48V32R5, "addshd48v32r5", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ADDCHD48V32R5, "addchd48v32r5", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ADDSCHD48V32R5, "addschd48v32r5", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SUBHD48V32R5, "subhd48v32r5", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SUBSHD48V32R5, "subshd48v32r5", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SUBCHD48V32R5, "subchd48v32r5", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SUBSCHD48V32R5, "subschd48v32r5", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RSUBHD48V32R5, "rsubhd48v32r5", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RSUBSHD48V32R5, "rsubshd48v32r5", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RSUBCHD48V32R5, "rsubchd48v32r5", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RSUBSCHD48V32R5, "rsubschd48v32r5", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP44HD48V32R5, "op44hd48v32r5", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP45HD48V32R5, "op45hd48v32r5", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP46HD48V32R5, "op46hd48v32r5", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP47HD48V32R5, "op47hd48v32r5", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MOVHD48V32R6, "movhd48v32r6", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_BITPLANESHD48V32R6, "bitplaneshd48v32r6", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_EVENHD48V32R6, "evenhd48v32r6", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ODDHD48V32R6, "oddhd48v32r6", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_INTERLHD48V32R6, "interlhd48v32r6", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_INTERHHD48V32R6, "interhhd48v32r6", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_BITREVHD48V32R6, "bitrevhd48v32r6", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RORHD48V32R6, "rorhd48v32r6", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SHLHD48V32R6, "shlhd48v32r6", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SHLSHD48V32R6, "shlshd48v32r6", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_LSRHD48V32R6, "lsrhd48v32r6", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ASRHD48V32R6, "asrhd48v32r6", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SIGNSHLHD48V32R6, "signshlhd48v32r6", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP13HD48V32R6, "op13hd48v32r6", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SIGNASLHD48V32R6, "signaslhd48v32r6", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SIGNASLSHD48V32R6, "signaslshd48v32r6", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ANDHD48V32R6, "andhd48v32r6", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ORHD48V32R6, "orhd48v32r6", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_EORHD48V32R6, "eorhd48v32r6", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_BICHD48V32R6, "bichd48v32r6", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_COUNTHD48V32R6, "counthd48v32r6", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MSBHD48V32R6, "msbhd48v32r6", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP22HD48V32R6, "op22hd48v32r6", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP23HD48V32R6, "op23hd48v32r6", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MINHD48V32R6, "minhd48v32r6", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MAXHD48V32R6, "maxhd48v32r6", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_DISTHD48V32R6, "disthd48v32r6", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_DISTSHD48V32R6, "distshd48v32r6", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_CLIPHD48V32R6, "cliphd48v32r6", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SIGNHD48V32R6, "signhd48v32r6", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_CLIPSHD48V32R6, "clipshd48v32r6", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_TESTMAGHD48V32R6, "testmaghd48v32r6", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ADDHD48V32R6, "addhd48v32r6", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ADDSHD48V32R6, "addshd48v32r6", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ADDCHD48V32R6, "addchd48v32r6", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ADDSCHD48V32R6, "addschd48v32r6", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SUBHD48V32R6, "subhd48v32r6", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SUBSHD48V32R6, "subshd48v32r6", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SUBCHD48V32R6, "subchd48v32r6", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SUBSCHD48V32R6, "subschd48v32r6", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RSUBHD48V32R6, "rsubhd48v32r6", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RSUBSHD48V32R6, "rsubshd48v32r6", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RSUBCHD48V32R6, "rsubchd48v32r6", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RSUBSCHD48V32R6, "rsubschd48v32r6", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP44HD48V32R6, "op44hd48v32r6", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP45HD48V32R6, "op45hd48v32r6", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP46HD48V32R6, "op46hd48v32r6", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP47HD48V32R6, "op47hd48v32r6", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MOVHD48V32R7, "movhd48v32r7", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_BITPLANESHD48V32R7, "bitplaneshd48v32r7", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_EVENHD48V32R7, "evenhd48v32r7", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ODDHD48V32R7, "oddhd48v32r7", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_INTERLHD48V32R7, "interlhd48v32r7", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_INTERHHD48V32R7, "interhhd48v32r7", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_BITREVHD48V32R7, "bitrevhd48v32r7", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RORHD48V32R7, "rorhd48v32r7", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SHLHD48V32R7, "shlhd48v32r7", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SHLSHD48V32R7, "shlshd48v32r7", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_LSRHD48V32R7, "lsrhd48v32r7", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ASRHD48V32R7, "asrhd48v32r7", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SIGNSHLHD48V32R7, "signshlhd48v32r7", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP13HD48V32R7, "op13hd48v32r7", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SIGNASLHD48V32R7, "signaslhd48v32r7", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SIGNASLSHD48V32R7, "signaslshd48v32r7", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ANDHD48V32R7, "andhd48v32r7", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ORHD48V32R7, "orhd48v32r7", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_EORHD48V32R7, "eorhd48v32r7", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_BICHD48V32R7, "bichd48v32r7", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_COUNTHD48V32R7, "counthd48v32r7", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MSBHD48V32R7, "msbhd48v32r7", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP22HD48V32R7, "op22hd48v32r7", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP23HD48V32R7, "op23hd48v32r7", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MINHD48V32R7, "minhd48v32r7", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MAXHD48V32R7, "maxhd48v32r7", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_DISTHD48V32R7, "disthd48v32r7", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_DISTSHD48V32R7, "distshd48v32r7", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_CLIPHD48V32R7, "cliphd48v32r7", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SIGNHD48V32R7, "signhd48v32r7", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_CLIPSHD48V32R7, "clipshd48v32r7", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_TESTMAGHD48V32R7, "testmaghd48v32r7", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ADDHD48V32R7, "addhd48v32r7", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ADDSHD48V32R7, "addshd48v32r7", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ADDCHD48V32R7, "addchd48v32r7", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ADDSCHD48V32R7, "addschd48v32r7", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SUBHD48V32R7, "subhd48v32r7", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SUBSHD48V32R7, "subshd48v32r7", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SUBCHD48V32R7, "subchd48v32r7", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SUBSCHD48V32R7, "subschd48v32r7", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RSUBHD48V32R7, "rsubhd48v32r7", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RSUBSHD48V32R7, "rsubshd48v32r7", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RSUBCHD48V32R7, "rsubchd48v32r7", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RSUBSCHD48V32R7, "rsubschd48v32r7", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP44HD48V32R7, "op44hd48v32r7", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP45HD48V32R7, "op45hd48v32r7", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP46HD48V32R7, "op46hd48v32r7", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP47HD48V32R7, "op47hd48v32r7", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MOVVD48V32R0, "movvd48v32r0", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_BITPLANESVD48V32R0, "bitplanesvd48v32r0", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_EVENVD48V32R0, "evenvd48v32r0", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ODDVD48V32R0, "oddvd48v32r0", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_INTERLVD48V32R0, "interlvd48v32r0", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_INTERHVD48V32R0, "interhvd48v32r0", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_BITREVVD48V32R0, "bitrevvd48v32r0", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RORVD48V32R0, "rorvd48v32r0", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SHLVD48V32R0, "shlvd48v32r0", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SHLSVD48V32R0, "shlsvd48v32r0", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_LSRVD48V32R0, "lsrvd48v32r0", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ASRVD48V32R0, "asrvd48v32r0", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SIGNSHLVD48V32R0, "signshlvd48v32r0", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP13VD48V32R0, "op13vd48v32r0", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SIGNASLVD48V32R0, "signaslvd48v32r0", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SIGNASLSVD48V32R0, "signaslsvd48v32r0", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ANDVD48V32R0, "andvd48v32r0", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ORVD48V32R0, "orvd48v32r0", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_EORVD48V32R0, "eorvd48v32r0", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_BICVD48V32R0, "bicvd48v32r0", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_COUNTVD48V32R0, "countvd48v32r0", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MSBVD48V32R0, "msbvd48v32r0", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP22VD48V32R0, "op22vd48v32r0", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP23VD48V32R0, "op23vd48v32r0", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MINVD48V32R0, "minvd48v32r0", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MAXVD48V32R0, "maxvd48v32r0", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_DISTVD48V32R0, "distvd48v32r0", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_DISTSVD48V32R0, "distsvd48v32r0", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_CLIPVD48V32R0, "clipvd48v32r0", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SIGNVD48V32R0, "signvd48v32r0", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_CLIPSVD48V32R0, "clipsvd48v32r0", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_TESTMAGVD48V32R0, "testmagvd48v32r0", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ADDVD48V32R0, "addvd48v32r0", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ADDSVD48V32R0, "addsvd48v32r0", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ADDCVD48V32R0, "addcvd48v32r0", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ADDSCVD48V32R0, "addscvd48v32r0", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SUBVD48V32R0, "subvd48v32r0", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SUBSVD48V32R0, "subsvd48v32r0", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SUBCVD48V32R0, "subcvd48v32r0", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SUBSCVD48V32R0, "subscvd48v32r0", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RSUBVD48V32R0, "rsubvd48v32r0", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RSUBSVD48V32R0, "rsubsvd48v32r0", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RSUBCVD48V32R0, "rsubcvd48v32r0", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RSUBSCVD48V32R0, "rsubscvd48v32r0", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP44VD48V32R0, "op44vd48v32r0", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP45VD48V32R0, "op45vd48v32r0", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP46VD48V32R0, "op46vd48v32r0", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP47VD48V32R0, "op47vd48v32r0", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MOVVD48V32R1, "movvd48v32r1", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_BITPLANESVD48V32R1, "bitplanesvd48v32r1", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_EVENVD48V32R1, "evenvd48v32r1", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ODDVD48V32R1, "oddvd48v32r1", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_INTERLVD48V32R1, "interlvd48v32r1", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_INTERHVD48V32R1, "interhvd48v32r1", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_BITREVVD48V32R1, "bitrevvd48v32r1", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RORVD48V32R1, "rorvd48v32r1", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SHLVD48V32R1, "shlvd48v32r1", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SHLSVD48V32R1, "shlsvd48v32r1", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_LSRVD48V32R1, "lsrvd48v32r1", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ASRVD48V32R1, "asrvd48v32r1", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SIGNSHLVD48V32R1, "signshlvd48v32r1", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP13VD48V32R1, "op13vd48v32r1", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SIGNASLVD48V32R1, "signaslvd48v32r1", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SIGNASLSVD48V32R1, "signaslsvd48v32r1", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ANDVD48V32R1, "andvd48v32r1", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ORVD48V32R1, "orvd48v32r1", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_EORVD48V32R1, "eorvd48v32r1", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_BICVD48V32R1, "bicvd48v32r1", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_COUNTVD48V32R1, "countvd48v32r1", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MSBVD48V32R1, "msbvd48v32r1", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP22VD48V32R1, "op22vd48v32r1", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP23VD48V32R1, "op23vd48v32r1", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MINVD48V32R1, "minvd48v32r1", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MAXVD48V32R1, "maxvd48v32r1", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_DISTVD48V32R1, "distvd48v32r1", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_DISTSVD48V32R1, "distsvd48v32r1", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_CLIPVD48V32R1, "clipvd48v32r1", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SIGNVD48V32R1, "signvd48v32r1", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_CLIPSVD48V32R1, "clipsvd48v32r1", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_TESTMAGVD48V32R1, "testmagvd48v32r1", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ADDVD48V32R1, "addvd48v32r1", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ADDSVD48V32R1, "addsvd48v32r1", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ADDCVD48V32R1, "addcvd48v32r1", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ADDSCVD48V32R1, "addscvd48v32r1", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SUBVD48V32R1, "subvd48v32r1", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SUBSVD48V32R1, "subsvd48v32r1", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SUBCVD48V32R1, "subcvd48v32r1", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SUBSCVD48V32R1, "subscvd48v32r1", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RSUBVD48V32R1, "rsubvd48v32r1", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RSUBSVD48V32R1, "rsubsvd48v32r1", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RSUBCVD48V32R1, "rsubcvd48v32r1", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RSUBSCVD48V32R1, "rsubscvd48v32r1", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP44VD48V32R1, "op44vd48v32r1", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP45VD48V32R1, "op45vd48v32r1", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP46VD48V32R1, "op46vd48v32r1", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP47VD48V32R1, "op47vd48v32r1", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MOVVD48V32R2, "movvd48v32r2", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_BITPLANESVD48V32R2, "bitplanesvd48v32r2", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_EVENVD48V32R2, "evenvd48v32r2", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ODDVD48V32R2, "oddvd48v32r2", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_INTERLVD48V32R2, "interlvd48v32r2", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_INTERHVD48V32R2, "interhvd48v32r2", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_BITREVVD48V32R2, "bitrevvd48v32r2", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RORVD48V32R2, "rorvd48v32r2", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SHLVD48V32R2, "shlvd48v32r2", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SHLSVD48V32R2, "shlsvd48v32r2", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_LSRVD48V32R2, "lsrvd48v32r2", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ASRVD48V32R2, "asrvd48v32r2", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SIGNSHLVD48V32R2, "signshlvd48v32r2", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP13VD48V32R2, "op13vd48v32r2", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SIGNASLVD48V32R2, "signaslvd48v32r2", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SIGNASLSVD48V32R2, "signaslsvd48v32r2", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ANDVD48V32R2, "andvd48v32r2", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ORVD48V32R2, "orvd48v32r2", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_EORVD48V32R2, "eorvd48v32r2", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_BICVD48V32R2, "bicvd48v32r2", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_COUNTVD48V32R2, "countvd48v32r2", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MSBVD48V32R2, "msbvd48v32r2", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP22VD48V32R2, "op22vd48v32r2", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP23VD48V32R2, "op23vd48v32r2", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MINVD48V32R2, "minvd48v32r2", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MAXVD48V32R2, "maxvd48v32r2", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_DISTVD48V32R2, "distvd48v32r2", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_DISTSVD48V32R2, "distsvd48v32r2", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_CLIPVD48V32R2, "clipvd48v32r2", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SIGNVD48V32R2, "signvd48v32r2", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_CLIPSVD48V32R2, "clipsvd48v32r2", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_TESTMAGVD48V32R2, "testmagvd48v32r2", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ADDVD48V32R2, "addvd48v32r2", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ADDSVD48V32R2, "addsvd48v32r2", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ADDCVD48V32R2, "addcvd48v32r2", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ADDSCVD48V32R2, "addscvd48v32r2", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SUBVD48V32R2, "subvd48v32r2", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SUBSVD48V32R2, "subsvd48v32r2", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SUBCVD48V32R2, "subcvd48v32r2", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SUBSCVD48V32R2, "subscvd48v32r2", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RSUBVD48V32R2, "rsubvd48v32r2", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RSUBSVD48V32R2, "rsubsvd48v32r2", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RSUBCVD48V32R2, "rsubcvd48v32r2", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RSUBSCVD48V32R2, "rsubscvd48v32r2", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP44VD48V32R2, "op44vd48v32r2", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP45VD48V32R2, "op45vd48v32r2", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP46VD48V32R2, "op46vd48v32r2", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP47VD48V32R2, "op47vd48v32r2", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MOVVD48V32R3, "movvd48v32r3", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_BITPLANESVD48V32R3, "bitplanesvd48v32r3", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_EVENVD48V32R3, "evenvd48v32r3", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ODDVD48V32R3, "oddvd48v32r3", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_INTERLVD48V32R3, "interlvd48v32r3", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_INTERHVD48V32R3, "interhvd48v32r3", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_BITREVVD48V32R3, "bitrevvd48v32r3", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RORVD48V32R3, "rorvd48v32r3", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SHLVD48V32R3, "shlvd48v32r3", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SHLSVD48V32R3, "shlsvd48v32r3", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_LSRVD48V32R3, "lsrvd48v32r3", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ASRVD48V32R3, "asrvd48v32r3", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SIGNSHLVD48V32R3, "signshlvd48v32r3", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP13VD48V32R3, "op13vd48v32r3", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SIGNASLVD48V32R3, "signaslvd48v32r3", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SIGNASLSVD48V32R3, "signaslsvd48v32r3", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ANDVD48V32R3, "andvd48v32r3", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ORVD48V32R3, "orvd48v32r3", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_EORVD48V32R3, "eorvd48v32r3", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_BICVD48V32R3, "bicvd48v32r3", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_COUNTVD48V32R3, "countvd48v32r3", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MSBVD48V32R3, "msbvd48v32r3", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP22VD48V32R3, "op22vd48v32r3", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP23VD48V32R3, "op23vd48v32r3", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MINVD48V32R3, "minvd48v32r3", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MAXVD48V32R3, "maxvd48v32r3", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_DISTVD48V32R3, "distvd48v32r3", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_DISTSVD48V32R3, "distsvd48v32r3", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_CLIPVD48V32R3, "clipvd48v32r3", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SIGNVD48V32R3, "signvd48v32r3", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_CLIPSVD48V32R3, "clipsvd48v32r3", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_TESTMAGVD48V32R3, "testmagvd48v32r3", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ADDVD48V32R3, "addvd48v32r3", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ADDSVD48V32R3, "addsvd48v32r3", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ADDCVD48V32R3, "addcvd48v32r3", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ADDSCVD48V32R3, "addscvd48v32r3", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SUBVD48V32R3, "subvd48v32r3", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SUBSVD48V32R3, "subsvd48v32r3", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SUBCVD48V32R3, "subcvd48v32r3", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SUBSCVD48V32R3, "subscvd48v32r3", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RSUBVD48V32R3, "rsubvd48v32r3", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RSUBSVD48V32R3, "rsubsvd48v32r3", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RSUBCVD48V32R3, "rsubcvd48v32r3", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RSUBSCVD48V32R3, "rsubscvd48v32r3", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP44VD48V32R3, "op44vd48v32r3", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP45VD48V32R3, "op45vd48v32r3", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP46VD48V32R3, "op46vd48v32r3", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP47VD48V32R3, "op47vd48v32r3", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MOVVD48V32R4, "movvd48v32r4", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_BITPLANESVD48V32R4, "bitplanesvd48v32r4", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_EVENVD48V32R4, "evenvd48v32r4", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ODDVD48V32R4, "oddvd48v32r4", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_INTERLVD48V32R4, "interlvd48v32r4", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_INTERHVD48V32R4, "interhvd48v32r4", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_BITREVVD48V32R4, "bitrevvd48v32r4", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RORVD48V32R4, "rorvd48v32r4", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SHLVD48V32R4, "shlvd48v32r4", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SHLSVD48V32R4, "shlsvd48v32r4", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_LSRVD48V32R4, "lsrvd48v32r4", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ASRVD48V32R4, "asrvd48v32r4", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SIGNSHLVD48V32R4, "signshlvd48v32r4", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP13VD48V32R4, "op13vd48v32r4", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SIGNASLVD48V32R4, "signaslvd48v32r4", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SIGNASLSVD48V32R4, "signaslsvd48v32r4", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ANDVD48V32R4, "andvd48v32r4", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ORVD48V32R4, "orvd48v32r4", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_EORVD48V32R4, "eorvd48v32r4", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_BICVD48V32R4, "bicvd48v32r4", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_COUNTVD48V32R4, "countvd48v32r4", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MSBVD48V32R4, "msbvd48v32r4", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP22VD48V32R4, "op22vd48v32r4", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP23VD48V32R4, "op23vd48v32r4", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MINVD48V32R4, "minvd48v32r4", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MAXVD48V32R4, "maxvd48v32r4", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_DISTVD48V32R4, "distvd48v32r4", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_DISTSVD48V32R4, "distsvd48v32r4", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_CLIPVD48V32R4, "clipvd48v32r4", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SIGNVD48V32R4, "signvd48v32r4", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_CLIPSVD48V32R4, "clipsvd48v32r4", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_TESTMAGVD48V32R4, "testmagvd48v32r4", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ADDVD48V32R4, "addvd48v32r4", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ADDSVD48V32R4, "addsvd48v32r4", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ADDCVD48V32R4, "addcvd48v32r4", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ADDSCVD48V32R4, "addscvd48v32r4", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SUBVD48V32R4, "subvd48v32r4", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SUBSVD48V32R4, "subsvd48v32r4", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SUBCVD48V32R4, "subcvd48v32r4", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SUBSCVD48V32R4, "subscvd48v32r4", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RSUBVD48V32R4, "rsubvd48v32r4", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RSUBSVD48V32R4, "rsubsvd48v32r4", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RSUBCVD48V32R4, "rsubcvd48v32r4", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RSUBSCVD48V32R4, "rsubscvd48v32r4", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP44VD48V32R4, "op44vd48v32r4", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP45VD48V32R4, "op45vd48v32r4", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP46VD48V32R4, "op46vd48v32r4", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP47VD48V32R4, "op47vd48v32r4", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MOVVD48V32R5, "movvd48v32r5", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_BITPLANESVD48V32R5, "bitplanesvd48v32r5", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_EVENVD48V32R5, "evenvd48v32r5", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ODDVD48V32R5, "oddvd48v32r5", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_INTERLVD48V32R5, "interlvd48v32r5", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_INTERHVD48V32R5, "interhvd48v32r5", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_BITREVVD48V32R5, "bitrevvd48v32r5", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RORVD48V32R5, "rorvd48v32r5", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SHLVD48V32R5, "shlvd48v32r5", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SHLSVD48V32R5, "shlsvd48v32r5", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_LSRVD48V32R5, "lsrvd48v32r5", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ASRVD48V32R5, "asrvd48v32r5", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SIGNSHLVD48V32R5, "signshlvd48v32r5", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP13VD48V32R5, "op13vd48v32r5", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SIGNASLVD48V32R5, "signaslvd48v32r5", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SIGNASLSVD48V32R5, "signaslsvd48v32r5", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ANDVD48V32R5, "andvd48v32r5", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ORVD48V32R5, "orvd48v32r5", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_EORVD48V32R5, "eorvd48v32r5", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_BICVD48V32R5, "bicvd48v32r5", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_COUNTVD48V32R5, "countvd48v32r5", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MSBVD48V32R5, "msbvd48v32r5", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP22VD48V32R5, "op22vd48v32r5", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP23VD48V32R5, "op23vd48v32r5", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MINVD48V32R5, "minvd48v32r5", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MAXVD48V32R5, "maxvd48v32r5", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_DISTVD48V32R5, "distvd48v32r5", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_DISTSVD48V32R5, "distsvd48v32r5", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_CLIPVD48V32R5, "clipvd48v32r5", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SIGNVD48V32R5, "signvd48v32r5", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_CLIPSVD48V32R5, "clipsvd48v32r5", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_TESTMAGVD48V32R5, "testmagvd48v32r5", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ADDVD48V32R5, "addvd48v32r5", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ADDSVD48V32R5, "addsvd48v32r5", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ADDCVD48V32R5, "addcvd48v32r5", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ADDSCVD48V32R5, "addscvd48v32r5", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SUBVD48V32R5, "subvd48v32r5", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SUBSVD48V32R5, "subsvd48v32r5", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SUBCVD48V32R5, "subcvd48v32r5", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SUBSCVD48V32R5, "subscvd48v32r5", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RSUBVD48V32R5, "rsubvd48v32r5", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RSUBSVD48V32R5, "rsubsvd48v32r5", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RSUBCVD48V32R5, "rsubcvd48v32r5", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RSUBSCVD48V32R5, "rsubscvd48v32r5", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP44VD48V32R5, "op44vd48v32r5", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP45VD48V32R5, "op45vd48v32r5", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP46VD48V32R5, "op46vd48v32r5", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP47VD48V32R5, "op47vd48v32r5", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MOVVD48V32R6, "movvd48v32r6", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_BITPLANESVD48V32R6, "bitplanesvd48v32r6", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_EVENVD48V32R6, "evenvd48v32r6", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ODDVD48V32R6, "oddvd48v32r6", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_INTERLVD48V32R6, "interlvd48v32r6", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_INTERHVD48V32R6, "interhvd48v32r6", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_BITREVVD48V32R6, "bitrevvd48v32r6", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RORVD48V32R6, "rorvd48v32r6", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SHLVD48V32R6, "shlvd48v32r6", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SHLSVD48V32R6, "shlsvd48v32r6", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_LSRVD48V32R6, "lsrvd48v32r6", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ASRVD48V32R6, "asrvd48v32r6", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SIGNSHLVD48V32R6, "signshlvd48v32r6", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP13VD48V32R6, "op13vd48v32r6", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SIGNASLVD48V32R6, "signaslvd48v32r6", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SIGNASLSVD48V32R6, "signaslsvd48v32r6", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ANDVD48V32R6, "andvd48v32r6", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ORVD48V32R6, "orvd48v32r6", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_EORVD48V32R6, "eorvd48v32r6", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_BICVD48V32R6, "bicvd48v32r6", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_COUNTVD48V32R6, "countvd48v32r6", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MSBVD48V32R6, "msbvd48v32r6", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP22VD48V32R6, "op22vd48v32r6", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP23VD48V32R6, "op23vd48v32r6", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MINVD48V32R6, "minvd48v32r6", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MAXVD48V32R6, "maxvd48v32r6", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_DISTVD48V32R6, "distvd48v32r6", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_DISTSVD48V32R6, "distsvd48v32r6", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_CLIPVD48V32R6, "clipvd48v32r6", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SIGNVD48V32R6, "signvd48v32r6", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_CLIPSVD48V32R6, "clipsvd48v32r6", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_TESTMAGVD48V32R6, "testmagvd48v32r6", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ADDVD48V32R6, "addvd48v32r6", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ADDSVD48V32R6, "addsvd48v32r6", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ADDCVD48V32R6, "addcvd48v32r6", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ADDSCVD48V32R6, "addscvd48v32r6", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SUBVD48V32R6, "subvd48v32r6", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SUBSVD48V32R6, "subsvd48v32r6", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SUBCVD48V32R6, "subcvd48v32r6", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SUBSCVD48V32R6, "subscvd48v32r6", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RSUBVD48V32R6, "rsubvd48v32r6", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RSUBSVD48V32R6, "rsubsvd48v32r6", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RSUBCVD48V32R6, "rsubcvd48v32r6", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RSUBSCVD48V32R6, "rsubscvd48v32r6", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP44VD48V32R6, "op44vd48v32r6", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP45VD48V32R6, "op45vd48v32r6", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP46VD48V32R6, "op46vd48v32r6", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP47VD48V32R6, "op47vd48v32r6", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MOVVD48V32R7, "movvd48v32r7", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_BITPLANESVD48V32R7, "bitplanesvd48v32r7", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_EVENVD48V32R7, "evenvd48v32r7", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ODDVD48V32R7, "oddvd48v32r7", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_INTERLVD48V32R7, "interlvd48v32r7", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_INTERHVD48V32R7, "interhvd48v32r7", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_BITREVVD48V32R7, "bitrevvd48v32r7", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RORVD48V32R7, "rorvd48v32r7", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SHLVD48V32R7, "shlvd48v32r7", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SHLSVD48V32R7, "shlsvd48v32r7", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_LSRVD48V32R7, "lsrvd48v32r7", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ASRVD48V32R7, "asrvd48v32r7", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SIGNSHLVD48V32R7, "signshlvd48v32r7", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP13VD48V32R7, "op13vd48v32r7", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SIGNASLVD48V32R7, "signaslvd48v32r7", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SIGNASLSVD48V32R7, "signaslsvd48v32r7", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ANDVD48V32R7, "andvd48v32r7", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ORVD48V32R7, "orvd48v32r7", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_EORVD48V32R7, "eorvd48v32r7", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_BICVD48V32R7, "bicvd48v32r7", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_COUNTVD48V32R7, "countvd48v32r7", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MSBVD48V32R7, "msbvd48v32r7", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP22VD48V32R7, "op22vd48v32r7", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP23VD48V32R7, "op23vd48v32r7", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MINVD48V32R7, "minvd48v32r7", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MAXVD48V32R7, "maxvd48v32r7", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_DISTVD48V32R7, "distvd48v32r7", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_DISTSVD48V32R7, "distsvd48v32r7", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_CLIPVD48V32R7, "clipvd48v32r7", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SIGNVD48V32R7, "signvd48v32r7", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_CLIPSVD48V32R7, "clipsvd48v32r7", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_TESTMAGVD48V32R7, "testmagvd48v32r7", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ADDVD48V32R7, "addvd48v32r7", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ADDSVD48V32R7, "addsvd48v32r7", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ADDCVD48V32R7, "addcvd48v32r7", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ADDSCVD48V32R7, "addscvd48v32r7", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SUBVD48V32R7, "subvd48v32r7", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SUBSVD48V32R7, "subsvd48v32r7", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SUBCVD48V32R7, "subcvd48v32r7", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SUBSCVD48V32R7, "subscvd48v32r7", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RSUBVD48V32R7, "rsubvd48v32r7", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RSUBSVD48V32R7, "rsubsvd48v32r7", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RSUBCVD48V32R7, "rsubcvd48v32r7", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RSUBSCVD48V32R7, "rsubscvd48v32r7", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP44VD48V32R7, "op44vd48v32r7", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP45VD48V32R7, "op45vd48v32r7", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP46VD48V32R7, "op46vd48v32r7", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP47VD48V32R7, "op47vd48v32r7", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MOVHD48V16R0, "movhd48v16r0", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_BITPLANESHD48V16R0, "bitplaneshd48v16r0", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_EVENHD48V16R0, "evenhd48v16r0", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ODDHD48V16R0, "oddhd48v16r0", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_INTERLHD48V16R0, "interlhd48v16r0", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_INTERHHD48V16R0, "interhhd48v16r0", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_BITREVHD48V16R0, "bitrevhd48v16r0", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RORHD48V16R0, "rorhd48v16r0", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SHLHD48V16R0, "shlhd48v16r0", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SHLSHD48V16R0, "shlshd48v16r0", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_LSRHD48V16R0, "lsrhd48v16r0", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ASRHD48V16R0, "asrhd48v16r0", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SIGNSHLHD48V16R0, "signshlhd48v16r0", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP13HD48V16R0, "op13hd48v16r0", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SIGNASLHD48V16R0, "signaslhd48v16r0", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SIGNASLSHD48V16R0, "signaslshd48v16r0", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ANDHD48V16R0, "andhd48v16r0", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ORHD48V16R0, "orhd48v16r0", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_EORHD48V16R0, "eorhd48v16r0", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_BICHD48V16R0, "bichd48v16r0", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_COUNTHD48V16R0, "counthd48v16r0", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MSBHD48V16R0, "msbhd48v16r0", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP22HD48V16R0, "op22hd48v16r0", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP23HD48V16R0, "op23hd48v16r0", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MINHD48V16R0, "minhd48v16r0", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MAXHD48V16R0, "maxhd48v16r0", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_DISTHD48V16R0, "disthd48v16r0", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_DISTSHD48V16R0, "distshd48v16r0", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_CLIPHD48V16R0, "cliphd48v16r0", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SIGNHD48V16R0, "signhd48v16r0", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_CLIPSHD48V16R0, "clipshd48v16r0", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_TESTMAGHD48V16R0, "testmaghd48v16r0", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ADDHD48V16R0, "addhd48v16r0", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ADDSHD48V16R0, "addshd48v16r0", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ADDCHD48V16R0, "addchd48v16r0", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_ADDSCHD48V16R0, "addschd48v16r0", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SUBHD48V16R0, "subhd48v16r0", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SUBSHD48V16R0, "subshd48v16r0", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SUBCHD48V16R0, "subchd48v16r0", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_SUBSCHD48V16R0, "subschd48v16r0", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RSUBHD48V16R0, "rsubhd48v16r0", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RSUBSHD48V16R0, "rsubshd48v16r0", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RSUBCHD48V16R0, "rsubchd48v16r0", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_RSUBSCHD48V16R0, "rsubschd48v16r0", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP44HD48V16R0, "op44hd48v16r0", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP45HD48V16R0, "op45hd48v16r0", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP46HD48V16R0, "op46hd48v16r0", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP47HD48V16R0, "op47hd48v16r0", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MOVHD48V16R1, "movhd48v16r1", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_BITPLANESHD48V16R1, "bitplaneshd48v16r1", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_EVENHD48V16R1, "evenhd48v16r1", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ODDHD48V16R1, "oddhd48v16r1", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_INTERLHD48V16R1, "interlhd48v16r1", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_INTERHHD48V16R1, "interhhd48v16r1", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_BITREVHD48V16R1, "bitrevhd48v16r1", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RORHD48V16R1, "rorhd48v16r1", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SHLHD48V16R1, "shlhd48v16r1", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SHLSHD48V16R1, "shlshd48v16r1", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_LSRHD48V16R1, "lsrhd48v16r1", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ASRHD48V16R1, "asrhd48v16r1", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SIGNSHLHD48V16R1, "signshlhd48v16r1", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP13HD48V16R1, "op13hd48v16r1", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SIGNASLHD48V16R1, "signaslhd48v16r1", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SIGNASLSHD48V16R1, "signaslshd48v16r1", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ANDHD48V16R1, "andhd48v16r1", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ORHD48V16R1, "orhd48v16r1", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_EORHD48V16R1, "eorhd48v16r1", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_BICHD48V16R1, "bichd48v16r1", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_COUNTHD48V16R1, "counthd48v16r1", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MSBHD48V16R1, "msbhd48v16r1", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP22HD48V16R1, "op22hd48v16r1", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP23HD48V16R1, "op23hd48v16r1", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MINHD48V16R1, "minhd48v16r1", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MAXHD48V16R1, "maxhd48v16r1", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_DISTHD48V16R1, "disthd48v16r1", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_DISTSHD48V16R1, "distshd48v16r1", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_CLIPHD48V16R1, "cliphd48v16r1", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SIGNHD48V16R1, "signhd48v16r1", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_CLIPSHD48V16R1, "clipshd48v16r1", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_TESTMAGHD48V16R1, "testmaghd48v16r1", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ADDHD48V16R1, "addhd48v16r1", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ADDSHD48V16R1, "addshd48v16r1", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ADDCHD48V16R1, "addchd48v16r1", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_ADDSCHD48V16R1, "addschd48v16r1", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SUBHD48V16R1, "subhd48v16r1", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SUBSHD48V16R1, "subshd48v16r1", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SUBCHD48V16R1, "subchd48v16r1", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_SUBSCHD48V16R1, "subschd48v16r1", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RSUBHD48V16R1, "rsubhd48v16r1", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RSUBSHD48V16R1, "rsubshd48v16r1", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RSUBCHD48V16R1, "rsubchd48v16r1", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_RSUBSCHD48V16R1, "rsubschd48v16r1", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP44HD48V16R1, "op44hd48v16r1", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP45HD48V16R1, "op45hd48v16r1", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP46HD48V16R1, "op46hd48v16r1", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP47HD48V16R1, "op47hd48v16r1", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MOVHD48V16R2, "movhd48v16r2", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_BITPLANESHD48V16R2, "bitplaneshd48v16r2", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_EVENHD48V16R2, "evenhd48v16r2", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ODDHD48V16R2, "oddhd48v16r2", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_INTERLHD48V16R2, "interlhd48v16r2", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_INTERHHD48V16R2, "interhhd48v16r2", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_BITREVHD48V16R2, "bitrevhd48v16r2", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RORHD48V16R2, "rorhd48v16r2", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SHLHD48V16R2, "shlhd48v16r2", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SHLSHD48V16R2, "shlshd48v16r2", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_LSRHD48V16R2, "lsrhd48v16r2", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ASRHD48V16R2, "asrhd48v16r2", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SIGNSHLHD48V16R2, "signshlhd48v16r2", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP13HD48V16R2, "op13hd48v16r2", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SIGNASLHD48V16R2, "signaslhd48v16r2", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SIGNASLSHD48V16R2, "signaslshd48v16r2", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ANDHD48V16R2, "andhd48v16r2", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ORHD48V16R2, "orhd48v16r2", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_EORHD48V16R2, "eorhd48v16r2", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_BICHD48V16R2, "bichd48v16r2", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_COUNTHD48V16R2, "counthd48v16r2", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MSBHD48V16R2, "msbhd48v16r2", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP22HD48V16R2, "op22hd48v16r2", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP23HD48V16R2, "op23hd48v16r2", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MINHD48V16R2, "minhd48v16r2", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MAXHD48V16R2, "maxhd48v16r2", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_DISTHD48V16R2, "disthd48v16r2", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_DISTSHD48V16R2, "distshd48v16r2", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_CLIPHD48V16R2, "cliphd48v16r2", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SIGNHD48V16R2, "signhd48v16r2", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_CLIPSHD48V16R2, "clipshd48v16r2", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_TESTMAGHD48V16R2, "testmaghd48v16r2", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ADDHD48V16R2, "addhd48v16r2", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ADDSHD48V16R2, "addshd48v16r2", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ADDCHD48V16R2, "addchd48v16r2", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_ADDSCHD48V16R2, "addschd48v16r2", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SUBHD48V16R2, "subhd48v16r2", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SUBSHD48V16R2, "subshd48v16r2", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SUBCHD48V16R2, "subchd48v16r2", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_SUBSCHD48V16R2, "subschd48v16r2", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RSUBHD48V16R2, "rsubhd48v16r2", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RSUBSHD48V16R2, "rsubshd48v16r2", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RSUBCHD48V16R2, "rsubchd48v16r2", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_RSUBSCHD48V16R2, "rsubschd48v16r2", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP44HD48V16R2, "op44hd48v16r2", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP45HD48V16R2, "op45hd48v16r2", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP46HD48V16R2, "op46hd48v16r2", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP47HD48V16R2, "op47hd48v16r2", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MOVHD48V16R3, "movhd48v16r3", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_BITPLANESHD48V16R3, "bitplaneshd48v16r3", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_EVENHD48V16R3, "evenhd48v16r3", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ODDHD48V16R3, "oddhd48v16r3", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_INTERLHD48V16R3, "interlhd48v16r3", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_INTERHHD48V16R3, "interhhd48v16r3", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_BITREVHD48V16R3, "bitrevhd48v16r3", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RORHD48V16R3, "rorhd48v16r3", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SHLHD48V16R3, "shlhd48v16r3", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SHLSHD48V16R3, "shlshd48v16r3", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_LSRHD48V16R3, "lsrhd48v16r3", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ASRHD48V16R3, "asrhd48v16r3", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SIGNSHLHD48V16R3, "signshlhd48v16r3", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP13HD48V16R3, "op13hd48v16r3", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SIGNASLHD48V16R3, "signaslhd48v16r3", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SIGNASLSHD48V16R3, "signaslshd48v16r3", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ANDHD48V16R3, "andhd48v16r3", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ORHD48V16R3, "orhd48v16r3", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_EORHD48V16R3, "eorhd48v16r3", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_BICHD48V16R3, "bichd48v16r3", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_COUNTHD48V16R3, "counthd48v16r3", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MSBHD48V16R3, "msbhd48v16r3", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP22HD48V16R3, "op22hd48v16r3", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP23HD48V16R3, "op23hd48v16r3", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MINHD48V16R3, "minhd48v16r3", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MAXHD48V16R3, "maxhd48v16r3", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_DISTHD48V16R3, "disthd48v16r3", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_DISTSHD48V16R3, "distshd48v16r3", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_CLIPHD48V16R3, "cliphd48v16r3", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SIGNHD48V16R3, "signhd48v16r3", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_CLIPSHD48V16R3, "clipshd48v16r3", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_TESTMAGHD48V16R3, "testmaghd48v16r3", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ADDHD48V16R3, "addhd48v16r3", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ADDSHD48V16R3, "addshd48v16r3", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ADDCHD48V16R3, "addchd48v16r3", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_ADDSCHD48V16R3, "addschd48v16r3", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SUBHD48V16R3, "subhd48v16r3", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SUBSHD48V16R3, "subshd48v16r3", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SUBCHD48V16R3, "subchd48v16r3", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_SUBSCHD48V16R3, "subschd48v16r3", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RSUBHD48V16R3, "rsubhd48v16r3", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RSUBSHD48V16R3, "rsubshd48v16r3", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RSUBCHD48V16R3, "rsubchd48v16r3", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_RSUBSCHD48V16R3, "rsubschd48v16r3", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP44HD48V16R3, "op44hd48v16r3", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP45HD48V16R3, "op45hd48v16r3", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP46HD48V16R3, "op46hd48v16r3", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP47HD48V16R3, "op47hd48v16r3", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MOVHD48V16R4, "movhd48v16r4", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_BITPLANESHD48V16R4, "bitplaneshd48v16r4", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_EVENHD48V16R4, "evenhd48v16r4", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ODDHD48V16R4, "oddhd48v16r4", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_INTERLHD48V16R4, "interlhd48v16r4", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_INTERHHD48V16R4, "interhhd48v16r4", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_BITREVHD48V16R4, "bitrevhd48v16r4", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RORHD48V16R4, "rorhd48v16r4", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SHLHD48V16R4, "shlhd48v16r4", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SHLSHD48V16R4, "shlshd48v16r4", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_LSRHD48V16R4, "lsrhd48v16r4", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ASRHD48V16R4, "asrhd48v16r4", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SIGNSHLHD48V16R4, "signshlhd48v16r4", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP13HD48V16R4, "op13hd48v16r4", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SIGNASLHD48V16R4, "signaslhd48v16r4", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SIGNASLSHD48V16R4, "signaslshd48v16r4", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ANDHD48V16R4, "andhd48v16r4", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ORHD48V16R4, "orhd48v16r4", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_EORHD48V16R4, "eorhd48v16r4", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_BICHD48V16R4, "bichd48v16r4", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_COUNTHD48V16R4, "counthd48v16r4", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MSBHD48V16R4, "msbhd48v16r4", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP22HD48V16R4, "op22hd48v16r4", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP23HD48V16R4, "op23hd48v16r4", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MINHD48V16R4, "minhd48v16r4", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MAXHD48V16R4, "maxhd48v16r4", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_DISTHD48V16R4, "disthd48v16r4", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_DISTSHD48V16R4, "distshd48v16r4", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_CLIPHD48V16R4, "cliphd48v16r4", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SIGNHD48V16R4, "signhd48v16r4", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_CLIPSHD48V16R4, "clipshd48v16r4", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_TESTMAGHD48V16R4, "testmaghd48v16r4", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ADDHD48V16R4, "addhd48v16r4", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ADDSHD48V16R4, "addshd48v16r4", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ADDCHD48V16R4, "addchd48v16r4", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_ADDSCHD48V16R4, "addschd48v16r4", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SUBHD48V16R4, "subhd48v16r4", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SUBSHD48V16R4, "subshd48v16r4", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SUBCHD48V16R4, "subchd48v16r4", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_SUBSCHD48V16R4, "subschd48v16r4", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RSUBHD48V16R4, "rsubhd48v16r4", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RSUBSHD48V16R4, "rsubshd48v16r4", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RSUBCHD48V16R4, "rsubchd48v16r4", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_RSUBSCHD48V16R4, "rsubschd48v16r4", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP44HD48V16R4, "op44hd48v16r4", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP45HD48V16R4, "op45hd48v16r4", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP46HD48V16R4, "op46hd48v16r4", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP47HD48V16R4, "op47hd48v16r4", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MOVHD48V16R5, "movhd48v16r5", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_BITPLANESHD48V16R5, "bitplaneshd48v16r5", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_EVENHD48V16R5, "evenhd48v16r5", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ODDHD48V16R5, "oddhd48v16r5", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_INTERLHD48V16R5, "interlhd48v16r5", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_INTERHHD48V16R5, "interhhd48v16r5", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_BITREVHD48V16R5, "bitrevhd48v16r5", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RORHD48V16R5, "rorhd48v16r5", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SHLHD48V16R5, "shlhd48v16r5", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SHLSHD48V16R5, "shlshd48v16r5", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_LSRHD48V16R5, "lsrhd48v16r5", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ASRHD48V16R5, "asrhd48v16r5", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SIGNSHLHD48V16R5, "signshlhd48v16r5", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP13HD48V16R5, "op13hd48v16r5", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SIGNASLHD48V16R5, "signaslhd48v16r5", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SIGNASLSHD48V16R5, "signaslshd48v16r5", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ANDHD48V16R5, "andhd48v16r5", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ORHD48V16R5, "orhd48v16r5", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_EORHD48V16R5, "eorhd48v16r5", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_BICHD48V16R5, "bichd48v16r5", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_COUNTHD48V16R5, "counthd48v16r5", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MSBHD48V16R5, "msbhd48v16r5", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP22HD48V16R5, "op22hd48v16r5", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP23HD48V16R5, "op23hd48v16r5", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MINHD48V16R5, "minhd48v16r5", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MAXHD48V16R5, "maxhd48v16r5", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_DISTHD48V16R5, "disthd48v16r5", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_DISTSHD48V16R5, "distshd48v16r5", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_CLIPHD48V16R5, "cliphd48v16r5", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SIGNHD48V16R5, "signhd48v16r5", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_CLIPSHD48V16R5, "clipshd48v16r5", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_TESTMAGHD48V16R5, "testmaghd48v16r5", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ADDHD48V16R5, "addhd48v16r5", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ADDSHD48V16R5, "addshd48v16r5", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ADDCHD48V16R5, "addchd48v16r5", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_ADDSCHD48V16R5, "addschd48v16r5", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SUBHD48V16R5, "subhd48v16r5", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SUBSHD48V16R5, "subshd48v16r5", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SUBCHD48V16R5, "subchd48v16r5", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_SUBSCHD48V16R5, "subschd48v16r5", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RSUBHD48V16R5, "rsubhd48v16r5", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RSUBSHD48V16R5, "rsubshd48v16r5", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RSUBCHD48V16R5, "rsubchd48v16r5", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_RSUBSCHD48V16R5, "rsubschd48v16r5", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP44HD48V16R5, "op44hd48v16r5", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP45HD48V16R5, "op45hd48v16r5", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP46HD48V16R5, "op46hd48v16r5", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP47HD48V16R5, "op47hd48v16r5", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MOVHD48V16R6, "movhd48v16r6", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_BITPLANESHD48V16R6, "bitplaneshd48v16r6", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_EVENHD48V16R6, "evenhd48v16r6", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ODDHD48V16R6, "oddhd48v16r6", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_INTERLHD48V16R6, "interlhd48v16r6", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_INTERHHD48V16R6, "interhhd48v16r6", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_BITREVHD48V16R6, "bitrevhd48v16r6", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RORHD48V16R6, "rorhd48v16r6", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SHLHD48V16R6, "shlhd48v16r6", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SHLSHD48V16R6, "shlshd48v16r6", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_LSRHD48V16R6, "lsrhd48v16r6", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ASRHD48V16R6, "asrhd48v16r6", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SIGNSHLHD48V16R6, "signshlhd48v16r6", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP13HD48V16R6, "op13hd48v16r6", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SIGNASLHD48V16R6, "signaslhd48v16r6", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SIGNASLSHD48V16R6, "signaslshd48v16r6", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ANDHD48V16R6, "andhd48v16r6", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ORHD48V16R6, "orhd48v16r6", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_EORHD48V16R6, "eorhd48v16r6", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_BICHD48V16R6, "bichd48v16r6", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_COUNTHD48V16R6, "counthd48v16r6", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MSBHD48V16R6, "msbhd48v16r6", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP22HD48V16R6, "op22hd48v16r6", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP23HD48V16R6, "op23hd48v16r6", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MINHD48V16R6, "minhd48v16r6", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MAXHD48V16R6, "maxhd48v16r6", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_DISTHD48V16R6, "disthd48v16r6", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_DISTSHD48V16R6, "distshd48v16r6", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_CLIPHD48V16R6, "cliphd48v16r6", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SIGNHD48V16R6, "signhd48v16r6", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_CLIPSHD48V16R6, "clipshd48v16r6", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_TESTMAGHD48V16R6, "testmaghd48v16r6", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ADDHD48V16R6, "addhd48v16r6", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ADDSHD48V16R6, "addshd48v16r6", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ADDCHD48V16R6, "addchd48v16r6", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_ADDSCHD48V16R6, "addschd48v16r6", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SUBHD48V16R6, "subhd48v16r6", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SUBSHD48V16R6, "subshd48v16r6", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SUBCHD48V16R6, "subchd48v16r6", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_SUBSCHD48V16R6, "subschd48v16r6", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RSUBHD48V16R6, "rsubhd48v16r6", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RSUBSHD48V16R6, "rsubshd48v16r6", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RSUBCHD48V16R6, "rsubchd48v16r6", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_RSUBSCHD48V16R6, "rsubschd48v16r6", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP44HD48V16R6, "op44hd48v16r6", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP45HD48V16R6, "op45hd48v16r6", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP46HD48V16R6, "op46hd48v16r6", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP47HD48V16R6, "op47hd48v16r6", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MOVHD48V16R7, "movhd48v16r7", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_BITPLANESHD48V16R7, "bitplaneshd48v16r7", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_EVENHD48V16R7, "evenhd48v16r7", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ODDHD48V16R7, "oddhd48v16r7", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_INTERLHD48V16R7, "interlhd48v16r7", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_INTERHHD48V16R7, "interhhd48v16r7", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_BITREVHD48V16R7, "bitrevhd48v16r7", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RORHD48V16R7, "rorhd48v16r7", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SHLHD48V16R7, "shlhd48v16r7", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SHLSHD48V16R7, "shlshd48v16r7", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_LSRHD48V16R7, "lsrhd48v16r7", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ASRHD48V16R7, "asrhd48v16r7", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SIGNSHLHD48V16R7, "signshlhd48v16r7", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP13HD48V16R7, "op13hd48v16r7", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SIGNASLHD48V16R7, "signaslhd48v16r7", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SIGNASLSHD48V16R7, "signaslshd48v16r7", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ANDHD48V16R7, "andhd48v16r7", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ORHD48V16R7, "orhd48v16r7", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_EORHD48V16R7, "eorhd48v16r7", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_BICHD48V16R7, "bichd48v16r7", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_COUNTHD48V16R7, "counthd48v16r7", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MSBHD48V16R7, "msbhd48v16r7", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP22HD48V16R7, "op22hd48v16r7", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP23HD48V16R7, "op23hd48v16r7", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MINHD48V16R7, "minhd48v16r7", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MAXHD48V16R7, "maxhd48v16r7", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_DISTHD48V16R7, "disthd48v16r7", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_DISTSHD48V16R7, "distshd48v16r7", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_CLIPHD48V16R7, "cliphd48v16r7", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SIGNHD48V16R7, "signhd48v16r7", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_CLIPSHD48V16R7, "clipshd48v16r7", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_TESTMAGHD48V16R7, "testmaghd48v16r7", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ADDHD48V16R7, "addhd48v16r7", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ADDSHD48V16R7, "addshd48v16r7", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ADDCHD48V16R7, "addchd48v16r7", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_ADDSCHD48V16R7, "addschd48v16r7", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SUBHD48V16R7, "subhd48v16r7", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SUBSHD48V16R7, "subshd48v16r7", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SUBCHD48V16R7, "subchd48v16r7", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_SUBSCHD48V16R7, "subschd48v16r7", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RSUBHD48V16R7, "rsubhd48v16r7", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RSUBSHD48V16R7, "rsubshd48v16r7", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RSUBCHD48V16R7, "rsubchd48v16r7", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_RSUBSCHD48V16R7, "rsubschd48v16r7", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP44HD48V16R7, "op44hd48v16r7", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP45HD48V16R7, "op45hd48v16r7", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP46HD48V16R7, "op46hd48v16r7", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP47HD48V16R7, "op47hd48v16r7", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MOVVD48V16R0, "movvd48v16r0", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_BITPLANESVD48V16R0, "bitplanesvd48v16r0", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_EVENVD48V16R0, "evenvd48v16r0", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ODDVD48V16R0, "oddvd48v16r0", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_INTERLVD48V16R0, "interlvd48v16r0", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_INTERHVD48V16R0, "interhvd48v16r0", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_BITREVVD48V16R0, "bitrevvd48v16r0", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RORVD48V16R0, "rorvd48v16r0", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SHLVD48V16R0, "shlvd48v16r0", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SHLSVD48V16R0, "shlsvd48v16r0", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_LSRVD48V16R0, "lsrvd48v16r0", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ASRVD48V16R0, "asrvd48v16r0", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SIGNSHLVD48V16R0, "signshlvd48v16r0", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP13VD48V16R0, "op13vd48v16r0", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SIGNASLVD48V16R0, "signaslvd48v16r0", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SIGNASLSVD48V16R0, "signaslsvd48v16r0", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ANDVD48V16R0, "andvd48v16r0", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ORVD48V16R0, "orvd48v16r0", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_EORVD48V16R0, "eorvd48v16r0", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_BICVD48V16R0, "bicvd48v16r0", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_COUNTVD48V16R0, "countvd48v16r0", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MSBVD48V16R0, "msbvd48v16r0", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP22VD48V16R0, "op22vd48v16r0", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP23VD48V16R0, "op23vd48v16r0", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MINVD48V16R0, "minvd48v16r0", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MAXVD48V16R0, "maxvd48v16r0", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_DISTVD48V16R0, "distvd48v16r0", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_DISTSVD48V16R0, "distsvd48v16r0", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_CLIPVD48V16R0, "clipvd48v16r0", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SIGNVD48V16R0, "signvd48v16r0", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_CLIPSVD48V16R0, "clipsvd48v16r0", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_TESTMAGVD48V16R0, "testmagvd48v16r0", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ADDVD48V16R0, "addvd48v16r0", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ADDSVD48V16R0, "addsvd48v16r0", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ADDCVD48V16R0, "addcvd48v16r0", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_ADDSCVD48V16R0, "addscvd48v16r0", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SUBVD48V16R0, "subvd48v16r0", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SUBSVD48V16R0, "subsvd48v16r0", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SUBCVD48V16R0, "subcvd48v16r0", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_SUBSCVD48V16R0, "subscvd48v16r0", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RSUBVD48V16R0, "rsubvd48v16r0", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RSUBSVD48V16R0, "rsubsvd48v16r0", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RSUBCVD48V16R0, "rsubcvd48v16r0", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_RSUBSCVD48V16R0, "rsubscvd48v16r0", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP44VD48V16R0, "op44vd48v16r0", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP45VD48V16R0, "op45vd48v16r0", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP46VD48V16R0, "op46vd48v16r0", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP47VD48V16R0, "op47vd48v16r0", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MOVVD48V16R1, "movvd48v16r1", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_BITPLANESVD48V16R1, "bitplanesvd48v16r1", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_EVENVD48V16R1, "evenvd48v16r1", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ODDVD48V16R1, "oddvd48v16r1", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_INTERLVD48V16R1, "interlvd48v16r1", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_INTERHVD48V16R1, "interhvd48v16r1", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_BITREVVD48V16R1, "bitrevvd48v16r1", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RORVD48V16R1, "rorvd48v16r1", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SHLVD48V16R1, "shlvd48v16r1", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SHLSVD48V16R1, "shlsvd48v16r1", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_LSRVD48V16R1, "lsrvd48v16r1", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ASRVD48V16R1, "asrvd48v16r1", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SIGNSHLVD48V16R1, "signshlvd48v16r1", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP13VD48V16R1, "op13vd48v16r1", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SIGNASLVD48V16R1, "signaslvd48v16r1", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SIGNASLSVD48V16R1, "signaslsvd48v16r1", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ANDVD48V16R1, "andvd48v16r1", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ORVD48V16R1, "orvd48v16r1", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_EORVD48V16R1, "eorvd48v16r1", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_BICVD48V16R1, "bicvd48v16r1", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_COUNTVD48V16R1, "countvd48v16r1", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MSBVD48V16R1, "msbvd48v16r1", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP22VD48V16R1, "op22vd48v16r1", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP23VD48V16R1, "op23vd48v16r1", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MINVD48V16R1, "minvd48v16r1", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MAXVD48V16R1, "maxvd48v16r1", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_DISTVD48V16R1, "distvd48v16r1", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_DISTSVD48V16R1, "distsvd48v16r1", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_CLIPVD48V16R1, "clipvd48v16r1", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SIGNVD48V16R1, "signvd48v16r1", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_CLIPSVD48V16R1, "clipsvd48v16r1", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_TESTMAGVD48V16R1, "testmagvd48v16r1", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ADDVD48V16R1, "addvd48v16r1", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ADDSVD48V16R1, "addsvd48v16r1", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ADDCVD48V16R1, "addcvd48v16r1", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_ADDSCVD48V16R1, "addscvd48v16r1", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SUBVD48V16R1, "subvd48v16r1", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SUBSVD48V16R1, "subsvd48v16r1", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SUBCVD48V16R1, "subcvd48v16r1", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_SUBSCVD48V16R1, "subscvd48v16r1", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RSUBVD48V16R1, "rsubvd48v16r1", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RSUBSVD48V16R1, "rsubsvd48v16r1", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RSUBCVD48V16R1, "rsubcvd48v16r1", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_RSUBSCVD48V16R1, "rsubscvd48v16r1", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP44VD48V16R1, "op44vd48v16r1", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP45VD48V16R1, "op45vd48v16r1", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP46VD48V16R1, "op46vd48v16r1", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP47VD48V16R1, "op47vd48v16r1", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MOVVD48V16R2, "movvd48v16r2", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_BITPLANESVD48V16R2, "bitplanesvd48v16r2", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_EVENVD48V16R2, "evenvd48v16r2", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ODDVD48V16R2, "oddvd48v16r2", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_INTERLVD48V16R2, "interlvd48v16r2", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_INTERHVD48V16R2, "interhvd48v16r2", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_BITREVVD48V16R2, "bitrevvd48v16r2", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RORVD48V16R2, "rorvd48v16r2", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SHLVD48V16R2, "shlvd48v16r2", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SHLSVD48V16R2, "shlsvd48v16r2", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_LSRVD48V16R2, "lsrvd48v16r2", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ASRVD48V16R2, "asrvd48v16r2", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SIGNSHLVD48V16R2, "signshlvd48v16r2", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP13VD48V16R2, "op13vd48v16r2", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SIGNASLVD48V16R2, "signaslvd48v16r2", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SIGNASLSVD48V16R2, "signaslsvd48v16r2", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ANDVD48V16R2, "andvd48v16r2", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ORVD48V16R2, "orvd48v16r2", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_EORVD48V16R2, "eorvd48v16r2", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_BICVD48V16R2, "bicvd48v16r2", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_COUNTVD48V16R2, "countvd48v16r2", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MSBVD48V16R2, "msbvd48v16r2", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP22VD48V16R2, "op22vd48v16r2", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP23VD48V16R2, "op23vd48v16r2", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MINVD48V16R2, "minvd48v16r2", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MAXVD48V16R2, "maxvd48v16r2", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_DISTVD48V16R2, "distvd48v16r2", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_DISTSVD48V16R2, "distsvd48v16r2", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_CLIPVD48V16R2, "clipvd48v16r2", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SIGNVD48V16R2, "signvd48v16r2", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_CLIPSVD48V16R2, "clipsvd48v16r2", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_TESTMAGVD48V16R2, "testmagvd48v16r2", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ADDVD48V16R2, "addvd48v16r2", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ADDSVD48V16R2, "addsvd48v16r2", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ADDCVD48V16R2, "addcvd48v16r2", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_ADDSCVD48V16R2, "addscvd48v16r2", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SUBVD48V16R2, "subvd48v16r2", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SUBSVD48V16R2, "subsvd48v16r2", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SUBCVD48V16R2, "subcvd48v16r2", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_SUBSCVD48V16R2, "subscvd48v16r2", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RSUBVD48V16R2, "rsubvd48v16r2", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RSUBSVD48V16R2, "rsubsvd48v16r2", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RSUBCVD48V16R2, "rsubcvd48v16r2", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_RSUBSCVD48V16R2, "rsubscvd48v16r2", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP44VD48V16R2, "op44vd48v16r2", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP45VD48V16R2, "op45vd48v16r2", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP46VD48V16R2, "op46vd48v16r2", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP47VD48V16R2, "op47vd48v16r2", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MOVVD48V16R3, "movvd48v16r3", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_BITPLANESVD48V16R3, "bitplanesvd48v16r3", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_EVENVD48V16R3, "evenvd48v16r3", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ODDVD48V16R3, "oddvd48v16r3", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_INTERLVD48V16R3, "interlvd48v16r3", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_INTERHVD48V16R3, "interhvd48v16r3", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_BITREVVD48V16R3, "bitrevvd48v16r3", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RORVD48V16R3, "rorvd48v16r3", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SHLVD48V16R3, "shlvd48v16r3", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SHLSVD48V16R3, "shlsvd48v16r3", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_LSRVD48V16R3, "lsrvd48v16r3", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ASRVD48V16R3, "asrvd48v16r3", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SIGNSHLVD48V16R3, "signshlvd48v16r3", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP13VD48V16R3, "op13vd48v16r3", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SIGNASLVD48V16R3, "signaslvd48v16r3", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SIGNASLSVD48V16R3, "signaslsvd48v16r3", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ANDVD48V16R3, "andvd48v16r3", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ORVD48V16R3, "orvd48v16r3", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_EORVD48V16R3, "eorvd48v16r3", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_BICVD48V16R3, "bicvd48v16r3", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_COUNTVD48V16R3, "countvd48v16r3", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MSBVD48V16R3, "msbvd48v16r3", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP22VD48V16R3, "op22vd48v16r3", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP23VD48V16R3, "op23vd48v16r3", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MINVD48V16R3, "minvd48v16r3", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MAXVD48V16R3, "maxvd48v16r3", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_DISTVD48V16R3, "distvd48v16r3", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_DISTSVD48V16R3, "distsvd48v16r3", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_CLIPVD48V16R3, "clipvd48v16r3", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SIGNVD48V16R3, "signvd48v16r3", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_CLIPSVD48V16R3, "clipsvd48v16r3", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_TESTMAGVD48V16R3, "testmagvd48v16r3", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ADDVD48V16R3, "addvd48v16r3", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ADDSVD48V16R3, "addsvd48v16r3", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ADDCVD48V16R3, "addcvd48v16r3", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_ADDSCVD48V16R3, "addscvd48v16r3", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SUBVD48V16R3, "subvd48v16r3", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SUBSVD48V16R3, "subsvd48v16r3", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SUBCVD48V16R3, "subcvd48v16r3", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_SUBSCVD48V16R3, "subscvd48v16r3", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RSUBVD48V16R3, "rsubvd48v16r3", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RSUBSVD48V16R3, "rsubsvd48v16r3", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RSUBCVD48V16R3, "rsubcvd48v16r3", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_RSUBSCVD48V16R3, "rsubscvd48v16r3", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP44VD48V16R3, "op44vd48v16r3", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP45VD48V16R3, "op45vd48v16r3", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP46VD48V16R3, "op46vd48v16r3", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP47VD48V16R3, "op47vd48v16r3", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MOVVD48V16R4, "movvd48v16r4", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_BITPLANESVD48V16R4, "bitplanesvd48v16r4", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_EVENVD48V16R4, "evenvd48v16r4", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ODDVD48V16R4, "oddvd48v16r4", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_INTERLVD48V16R4, "interlvd48v16r4", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_INTERHVD48V16R4, "interhvd48v16r4", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_BITREVVD48V16R4, "bitrevvd48v16r4", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RORVD48V16R4, "rorvd48v16r4", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SHLVD48V16R4, "shlvd48v16r4", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SHLSVD48V16R4, "shlsvd48v16r4", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_LSRVD48V16R4, "lsrvd48v16r4", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ASRVD48V16R4, "asrvd48v16r4", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SIGNSHLVD48V16R4, "signshlvd48v16r4", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP13VD48V16R4, "op13vd48v16r4", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SIGNASLVD48V16R4, "signaslvd48v16r4", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SIGNASLSVD48V16R4, "signaslsvd48v16r4", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ANDVD48V16R4, "andvd48v16r4", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ORVD48V16R4, "orvd48v16r4", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_EORVD48V16R4, "eorvd48v16r4", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_BICVD48V16R4, "bicvd48v16r4", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_COUNTVD48V16R4, "countvd48v16r4", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MSBVD48V16R4, "msbvd48v16r4", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP22VD48V16R4, "op22vd48v16r4", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP23VD48V16R4, "op23vd48v16r4", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MINVD48V16R4, "minvd48v16r4", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MAXVD48V16R4, "maxvd48v16r4", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_DISTVD48V16R4, "distvd48v16r4", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_DISTSVD48V16R4, "distsvd48v16r4", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_CLIPVD48V16R4, "clipvd48v16r4", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SIGNVD48V16R4, "signvd48v16r4", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_CLIPSVD48V16R4, "clipsvd48v16r4", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_TESTMAGVD48V16R4, "testmagvd48v16r4", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ADDVD48V16R4, "addvd48v16r4", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ADDSVD48V16R4, "addsvd48v16r4", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ADDCVD48V16R4, "addcvd48v16r4", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_ADDSCVD48V16R4, "addscvd48v16r4", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SUBVD48V16R4, "subvd48v16r4", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SUBSVD48V16R4, "subsvd48v16r4", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SUBCVD48V16R4, "subcvd48v16r4", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_SUBSCVD48V16R4, "subscvd48v16r4", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RSUBVD48V16R4, "rsubvd48v16r4", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RSUBSVD48V16R4, "rsubsvd48v16r4", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RSUBCVD48V16R4, "rsubcvd48v16r4", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_RSUBSCVD48V16R4, "rsubscvd48v16r4", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP44VD48V16R4, "op44vd48v16r4", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP45VD48V16R4, "op45vd48v16r4", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP46VD48V16R4, "op46vd48v16r4", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP47VD48V16R4, "op47vd48v16r4", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MOVVD48V16R5, "movvd48v16r5", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_BITPLANESVD48V16R5, "bitplanesvd48v16r5", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_EVENVD48V16R5, "evenvd48v16r5", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ODDVD48V16R5, "oddvd48v16r5", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_INTERLVD48V16R5, "interlvd48v16r5", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_INTERHVD48V16R5, "interhvd48v16r5", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_BITREVVD48V16R5, "bitrevvd48v16r5", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RORVD48V16R5, "rorvd48v16r5", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SHLVD48V16R5, "shlvd48v16r5", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SHLSVD48V16R5, "shlsvd48v16r5", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_LSRVD48V16R5, "lsrvd48v16r5", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ASRVD48V16R5, "asrvd48v16r5", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SIGNSHLVD48V16R5, "signshlvd48v16r5", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP13VD48V16R5, "op13vd48v16r5", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SIGNASLVD48V16R5, "signaslvd48v16r5", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SIGNASLSVD48V16R5, "signaslsvd48v16r5", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ANDVD48V16R5, "andvd48v16r5", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ORVD48V16R5, "orvd48v16r5", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_EORVD48V16R5, "eorvd48v16r5", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_BICVD48V16R5, "bicvd48v16r5", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_COUNTVD48V16R5, "countvd48v16r5", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MSBVD48V16R5, "msbvd48v16r5", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP22VD48V16R5, "op22vd48v16r5", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP23VD48V16R5, "op23vd48v16r5", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MINVD48V16R5, "minvd48v16r5", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MAXVD48V16R5, "maxvd48v16r5", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_DISTVD48V16R5, "distvd48v16r5", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_DISTSVD48V16R5, "distsvd48v16r5", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_CLIPVD48V16R5, "clipvd48v16r5", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SIGNVD48V16R5, "signvd48v16r5", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_CLIPSVD48V16R5, "clipsvd48v16r5", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_TESTMAGVD48V16R5, "testmagvd48v16r5", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ADDVD48V16R5, "addvd48v16r5", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ADDSVD48V16R5, "addsvd48v16r5", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ADDCVD48V16R5, "addcvd48v16r5", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_ADDSCVD48V16R5, "addscvd48v16r5", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SUBVD48V16R5, "subvd48v16r5", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SUBSVD48V16R5, "subsvd48v16r5", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SUBCVD48V16R5, "subcvd48v16r5", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_SUBSCVD48V16R5, "subscvd48v16r5", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RSUBVD48V16R5, "rsubvd48v16r5", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RSUBSVD48V16R5, "rsubsvd48v16r5", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RSUBCVD48V16R5, "rsubcvd48v16r5", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_RSUBSCVD48V16R5, "rsubscvd48v16r5", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP44VD48V16R5, "op44vd48v16r5", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP45VD48V16R5, "op45vd48v16r5", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP46VD48V16R5, "op46vd48v16r5", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP47VD48V16R5, "op47vd48v16r5", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MOVVD48V16R6, "movvd48v16r6", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_BITPLANESVD48V16R6, "bitplanesvd48v16r6", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_EVENVD48V16R6, "evenvd48v16r6", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ODDVD48V16R6, "oddvd48v16r6", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_INTERLVD48V16R6, "interlvd48v16r6", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_INTERHVD48V16R6, "interhvd48v16r6", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_BITREVVD48V16R6, "bitrevvd48v16r6", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RORVD48V16R6, "rorvd48v16r6", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SHLVD48V16R6, "shlvd48v16r6", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SHLSVD48V16R6, "shlsvd48v16r6", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_LSRVD48V16R6, "lsrvd48v16r6", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ASRVD48V16R6, "asrvd48v16r6", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SIGNSHLVD48V16R6, "signshlvd48v16r6", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP13VD48V16R6, "op13vd48v16r6", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SIGNASLVD48V16R6, "signaslvd48v16r6", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SIGNASLSVD48V16R6, "signaslsvd48v16r6", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ANDVD48V16R6, "andvd48v16r6", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ORVD48V16R6, "orvd48v16r6", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_EORVD48V16R6, "eorvd48v16r6", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_BICVD48V16R6, "bicvd48v16r6", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_COUNTVD48V16R6, "countvd48v16r6", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MSBVD48V16R6, "msbvd48v16r6", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP22VD48V16R6, "op22vd48v16r6", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP23VD48V16R6, "op23vd48v16r6", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MINVD48V16R6, "minvd48v16r6", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MAXVD48V16R6, "maxvd48v16r6", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_DISTVD48V16R6, "distvd48v16r6", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_DISTSVD48V16R6, "distsvd48v16r6", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_CLIPVD48V16R6, "clipvd48v16r6", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SIGNVD48V16R6, "signvd48v16r6", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_CLIPSVD48V16R6, "clipsvd48v16r6", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_TESTMAGVD48V16R6, "testmagvd48v16r6", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ADDVD48V16R6, "addvd48v16r6", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ADDSVD48V16R6, "addsvd48v16r6", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ADDCVD48V16R6, "addcvd48v16r6", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_ADDSCVD48V16R6, "addscvd48v16r6", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SUBVD48V16R6, "subvd48v16r6", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SUBSVD48V16R6, "subsvd48v16r6", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SUBCVD48V16R6, "subcvd48v16r6", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_SUBSCVD48V16R6, "subscvd48v16r6", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RSUBVD48V16R6, "rsubvd48v16r6", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RSUBSVD48V16R6, "rsubsvd48v16r6", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RSUBCVD48V16R6, "rsubcvd48v16r6", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_RSUBSCVD48V16R6, "rsubscvd48v16r6", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP44VD48V16R6, "op44vd48v16r6", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP45VD48V16R6, "op45vd48v16r6", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP46VD48V16R6, "op46vd48v16r6", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP47VD48V16R6, "op47vd48v16r6", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MOVVD48V16R7, "movvd48v16r7", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_BITPLANESVD48V16R7, "bitplanesvd48v16r7", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_EVENVD48V16R7, "evenvd48v16r7", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ODDVD48V16R7, "oddvd48v16r7", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_INTERLVD48V16R7, "interlvd48v16r7", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_INTERHVD48V16R7, "interhvd48v16r7", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_BITREVVD48V16R7, "bitrevvd48v16r7", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RORVD48V16R7, "rorvd48v16r7", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SHLVD48V16R7, "shlvd48v16r7", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SHLSVD48V16R7, "shlsvd48v16r7", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_LSRVD48V16R7, "lsrvd48v16r7", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ASRVD48V16R7, "asrvd48v16r7", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SIGNSHLVD48V16R7, "signshlvd48v16r7", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP13VD48V16R7, "op13vd48v16r7", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SIGNASLVD48V16R7, "signaslvd48v16r7", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SIGNASLSVD48V16R7, "signaslsvd48v16r7", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ANDVD48V16R7, "andvd48v16r7", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ORVD48V16R7, "orvd48v16r7", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_EORVD48V16R7, "eorvd48v16r7", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_BICVD48V16R7, "bicvd48v16r7", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_COUNTVD48V16R7, "countvd48v16r7", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MSBVD48V16R7, "msbvd48v16r7", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP22VD48V16R7, "op22vd48v16r7", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP23VD48V16R7, "op23vd48v16r7", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MINVD48V16R7, "minvd48v16r7", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MAXVD48V16R7, "maxvd48v16r7", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_DISTVD48V16R7, "distvd48v16r7", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_DISTSVD48V16R7, "distsvd48v16r7", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_CLIPVD48V16R7, "clipvd48v16r7", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SIGNVD48V16R7, "signvd48v16r7", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_CLIPSVD48V16R7, "clipsvd48v16r7", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_TESTMAGVD48V16R7, "testmagvd48v16r7", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ADDVD48V16R7, "addvd48v16r7", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ADDSVD48V16R7, "addsvd48v16r7", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ADDCVD48V16R7, "addcvd48v16r7", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_ADDSCVD48V16R7, "addscvd48v16r7", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SUBVD48V16R7, "subvd48v16r7", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SUBSVD48V16R7, "subsvd48v16r7", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SUBCVD48V16R7, "subcvd48v16r7", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_SUBSCVD48V16R7, "subscvd48v16r7", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RSUBVD48V16R7, "rsubvd48v16r7", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RSUBSVD48V16R7, "rsubsvd48v16r7", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RSUBCVD48V16R7, "rsubcvd48v16r7", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_RSUBSCVD48V16R7, "rsubscvd48v16r7", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP44VD48V16R7, "op44vd48v16r7", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP45VD48V16R7, "op45vd48v16r7", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP46VD48V16R7, "op46vd48v16r7", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP47VD48V16R7, "op47vd48v16r7", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I32R0, "movhd48i32r0", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I32R0, "bitplaneshd48i32r0", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I32R0, "evenhd48i32r0", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I32R0, "oddhd48i32r0", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I32R0, "interlhd48i32r0", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I32R0, "interhhd48i32r0", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I32R0, "bitrevhd48i32r0", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I32R0, "rorhd48i32r0", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I32R0, "shlhd48i32r0", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I32R0, "shlshd48i32r0", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I32R0, "lsrhd48i32r0", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I32R0, "asrhd48i32r0", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I32R0, "signshlhd48i32r0", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I32R0, "op13hd48i32r0", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I32R0, "signaslhd48i32r0", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I32R0, "signaslshd48i32r0", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I32R0, "andhd48i32r0", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I32R0, "orhd48i32r0", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I32R0, "eorhd48i32r0", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I32R0, "bichd48i32r0", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I32R0, "counthd48i32r0", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I32R0, "msbhd48i32r0", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I32R0, "op22hd48i32r0", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I32R0, "op23hd48i32r0", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I32R0, "minhd48i32r0", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I32R0, "maxhd48i32r0", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I32R0, "disthd48i32r0", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I32R0, "distshd48i32r0", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I32R0, "cliphd48i32r0", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I32R0, "signhd48i32r0", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I32R0, "clipshd48i32r0", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I32R0, "testmaghd48i32r0", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I32R0, "addhd48i32r0", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I32R0, "addshd48i32r0", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I32R0, "addchd48i32r0", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I32R0, "addschd48i32r0", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I32R0, "subhd48i32r0", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I32R0, "subshd48i32r0", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I32R0, "subchd48i32r0", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I32R0, "subschd48i32r0", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I32R0, "rsubhd48i32r0", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I32R0, "rsubshd48i32r0", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I32R0, "rsubchd48i32r0", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I32R0, "rsubschd48i32r0", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I32R0, "op44hd48i32r0", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I32R0, "op45hd48i32r0", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I32R0, "op46hd48i32r0", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I32R0, "op47hd48i32r0", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I32R1, "movhd48i32r1", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I32R1, "bitplaneshd48i32r1", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I32R1, "evenhd48i32r1", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I32R1, "oddhd48i32r1", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I32R1, "interlhd48i32r1", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I32R1, "interhhd48i32r1", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I32R1, "bitrevhd48i32r1", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I32R1, "rorhd48i32r1", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I32R1, "shlhd48i32r1", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I32R1, "shlshd48i32r1", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I32R1, "lsrhd48i32r1", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I32R1, "asrhd48i32r1", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I32R1, "signshlhd48i32r1", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I32R1, "op13hd48i32r1", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I32R1, "signaslhd48i32r1", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I32R1, "signaslshd48i32r1", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I32R1, "andhd48i32r1", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I32R1, "orhd48i32r1", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I32R1, "eorhd48i32r1", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I32R1, "bichd48i32r1", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I32R1, "counthd48i32r1", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I32R1, "msbhd48i32r1", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I32R1, "op22hd48i32r1", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I32R1, "op23hd48i32r1", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I32R1, "minhd48i32r1", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I32R1, "maxhd48i32r1", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I32R1, "disthd48i32r1", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I32R1, "distshd48i32r1", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I32R1, "cliphd48i32r1", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I32R1, "signhd48i32r1", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I32R1, "clipshd48i32r1", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I32R1, "testmaghd48i32r1", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I32R1, "addhd48i32r1", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I32R1, "addshd48i32r1", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I32R1, "addchd48i32r1", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I32R1, "addschd48i32r1", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I32R1, "subhd48i32r1", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I32R1, "subshd48i32r1", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I32R1, "subchd48i32r1", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I32R1, "subschd48i32r1", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I32R1, "rsubhd48i32r1", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I32R1, "rsubshd48i32r1", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I32R1, "rsubchd48i32r1", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I32R1, "rsubschd48i32r1", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I32R1, "op44hd48i32r1", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I32R1, "op45hd48i32r1", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I32R1, "op46hd48i32r1", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I32R1, "op47hd48i32r1", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I32R2, "movhd48i32r2", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I32R2, "bitplaneshd48i32r2", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I32R2, "evenhd48i32r2", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I32R2, "oddhd48i32r2", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I32R2, "interlhd48i32r2", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I32R2, "interhhd48i32r2", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I32R2, "bitrevhd48i32r2", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I32R2, "rorhd48i32r2", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I32R2, "shlhd48i32r2", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I32R2, "shlshd48i32r2", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I32R2, "lsrhd48i32r2", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I32R2, "asrhd48i32r2", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I32R2, "signshlhd48i32r2", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I32R2, "op13hd48i32r2", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I32R2, "signaslhd48i32r2", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I32R2, "signaslshd48i32r2", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I32R2, "andhd48i32r2", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I32R2, "orhd48i32r2", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I32R2, "eorhd48i32r2", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I32R2, "bichd48i32r2", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I32R2, "counthd48i32r2", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I32R2, "msbhd48i32r2", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I32R2, "op22hd48i32r2", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I32R2, "op23hd48i32r2", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I32R2, "minhd48i32r2", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I32R2, "maxhd48i32r2", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I32R2, "disthd48i32r2", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I32R2, "distshd48i32r2", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I32R2, "cliphd48i32r2", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I32R2, "signhd48i32r2", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I32R2, "clipshd48i32r2", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I32R2, "testmaghd48i32r2", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I32R2, "addhd48i32r2", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I32R2, "addshd48i32r2", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I32R2, "addchd48i32r2", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I32R2, "addschd48i32r2", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I32R2, "subhd48i32r2", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I32R2, "subshd48i32r2", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I32R2, "subchd48i32r2", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I32R2, "subschd48i32r2", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I32R2, "rsubhd48i32r2", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I32R2, "rsubshd48i32r2", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I32R2, "rsubchd48i32r2", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I32R2, "rsubschd48i32r2", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I32R2, "op44hd48i32r2", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I32R2, "op45hd48i32r2", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I32R2, "op46hd48i32r2", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I32R2, "op47hd48i32r2", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I32R3, "movhd48i32r3", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I32R3, "bitplaneshd48i32r3", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I32R3, "evenhd48i32r3", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I32R3, "oddhd48i32r3", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I32R3, "interlhd48i32r3", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I32R3, "interhhd48i32r3", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I32R3, "bitrevhd48i32r3", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I32R3, "rorhd48i32r3", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I32R3, "shlhd48i32r3", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I32R3, "shlshd48i32r3", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I32R3, "lsrhd48i32r3", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I32R3, "asrhd48i32r3", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I32R3, "signshlhd48i32r3", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I32R3, "op13hd48i32r3", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I32R3, "signaslhd48i32r3", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I32R3, "signaslshd48i32r3", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I32R3, "andhd48i32r3", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I32R3, "orhd48i32r3", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I32R3, "eorhd48i32r3", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I32R3, "bichd48i32r3", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I32R3, "counthd48i32r3", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I32R3, "msbhd48i32r3", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I32R3, "op22hd48i32r3", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I32R3, "op23hd48i32r3", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I32R3, "minhd48i32r3", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I32R3, "maxhd48i32r3", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I32R3, "disthd48i32r3", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I32R3, "distshd48i32r3", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I32R3, "cliphd48i32r3", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I32R3, "signhd48i32r3", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I32R3, "clipshd48i32r3", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I32R3, "testmaghd48i32r3", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I32R3, "addhd48i32r3", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I32R3, "addshd48i32r3", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I32R3, "addchd48i32r3", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I32R3, "addschd48i32r3", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I32R3, "subhd48i32r3", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I32R3, "subshd48i32r3", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I32R3, "subchd48i32r3", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I32R3, "subschd48i32r3", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I32R3, "rsubhd48i32r3", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I32R3, "rsubshd48i32r3", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I32R3, "rsubchd48i32r3", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I32R3, "rsubschd48i32r3", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I32R3, "op44hd48i32r3", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I32R3, "op45hd48i32r3", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I32R3, "op46hd48i32r3", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I32R3, "op47hd48i32r3", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I32R4, "movhd48i32r4", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I32R4, "bitplaneshd48i32r4", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I32R4, "evenhd48i32r4", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I32R4, "oddhd48i32r4", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I32R4, "interlhd48i32r4", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I32R4, "interhhd48i32r4", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I32R4, "bitrevhd48i32r4", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I32R4, "rorhd48i32r4", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I32R4, "shlhd48i32r4", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I32R4, "shlshd48i32r4", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I32R4, "lsrhd48i32r4", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I32R4, "asrhd48i32r4", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I32R4, "signshlhd48i32r4", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I32R4, "op13hd48i32r4", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I32R4, "signaslhd48i32r4", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I32R4, "signaslshd48i32r4", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I32R4, "andhd48i32r4", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I32R4, "orhd48i32r4", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I32R4, "eorhd48i32r4", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I32R4, "bichd48i32r4", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I32R4, "counthd48i32r4", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I32R4, "msbhd48i32r4", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I32R4, "op22hd48i32r4", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I32R4, "op23hd48i32r4", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I32R4, "minhd48i32r4", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I32R4, "maxhd48i32r4", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I32R4, "disthd48i32r4", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I32R4, "distshd48i32r4", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I32R4, "cliphd48i32r4", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I32R4, "signhd48i32r4", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I32R4, "clipshd48i32r4", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I32R4, "testmaghd48i32r4", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I32R4, "addhd48i32r4", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I32R4, "addshd48i32r4", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I32R4, "addchd48i32r4", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I32R4, "addschd48i32r4", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I32R4, "subhd48i32r4", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I32R4, "subshd48i32r4", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I32R4, "subchd48i32r4", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I32R4, "subschd48i32r4", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I32R4, "rsubhd48i32r4", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I32R4, "rsubshd48i32r4", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I32R4, "rsubchd48i32r4", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I32R4, "rsubschd48i32r4", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I32R4, "op44hd48i32r4", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I32R4, "op45hd48i32r4", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I32R4, "op46hd48i32r4", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I32R4, "op47hd48i32r4", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I32R5, "movhd48i32r5", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I32R5, "bitplaneshd48i32r5", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I32R5, "evenhd48i32r5", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I32R5, "oddhd48i32r5", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I32R5, "interlhd48i32r5", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I32R5, "interhhd48i32r5", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I32R5, "bitrevhd48i32r5", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I32R5, "rorhd48i32r5", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I32R5, "shlhd48i32r5", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I32R5, "shlshd48i32r5", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I32R5, "lsrhd48i32r5", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I32R5, "asrhd48i32r5", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I32R5, "signshlhd48i32r5", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I32R5, "op13hd48i32r5", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I32R5, "signaslhd48i32r5", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I32R5, "signaslshd48i32r5", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I32R5, "andhd48i32r5", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I32R5, "orhd48i32r5", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I32R5, "eorhd48i32r5", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I32R5, "bichd48i32r5", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I32R5, "counthd48i32r5", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I32R5, "msbhd48i32r5", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I32R5, "op22hd48i32r5", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I32R5, "op23hd48i32r5", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I32R5, "minhd48i32r5", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I32R5, "maxhd48i32r5", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I32R5, "disthd48i32r5", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I32R5, "distshd48i32r5", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I32R5, "cliphd48i32r5", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I32R5, "signhd48i32r5", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I32R5, "clipshd48i32r5", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I32R5, "testmaghd48i32r5", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I32R5, "addhd48i32r5", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I32R5, "addshd48i32r5", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I32R5, "addchd48i32r5", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I32R5, "addschd48i32r5", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I32R5, "subhd48i32r5", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I32R5, "subshd48i32r5", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I32R5, "subchd48i32r5", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I32R5, "subschd48i32r5", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I32R5, "rsubhd48i32r5", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I32R5, "rsubshd48i32r5", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I32R5, "rsubchd48i32r5", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I32R5, "rsubschd48i32r5", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I32R5, "op44hd48i32r5", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I32R5, "op45hd48i32r5", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I32R5, "op46hd48i32r5", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I32R5, "op47hd48i32r5", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I32R6, "movhd48i32r6", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I32R6, "bitplaneshd48i32r6", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I32R6, "evenhd48i32r6", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I32R6, "oddhd48i32r6", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I32R6, "interlhd48i32r6", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I32R6, "interhhd48i32r6", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I32R6, "bitrevhd48i32r6", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I32R6, "rorhd48i32r6", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I32R6, "shlhd48i32r6", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I32R6, "shlshd48i32r6", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I32R6, "lsrhd48i32r6", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I32R6, "asrhd48i32r6", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I32R6, "signshlhd48i32r6", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I32R6, "op13hd48i32r6", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I32R6, "signaslhd48i32r6", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I32R6, "signaslshd48i32r6", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I32R6, "andhd48i32r6", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I32R6, "orhd48i32r6", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I32R6, "eorhd48i32r6", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I32R6, "bichd48i32r6", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I32R6, "counthd48i32r6", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I32R6, "msbhd48i32r6", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I32R6, "op22hd48i32r6", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I32R6, "op23hd48i32r6", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I32R6, "minhd48i32r6", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I32R6, "maxhd48i32r6", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I32R6, "disthd48i32r6", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I32R6, "distshd48i32r6", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I32R6, "cliphd48i32r6", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I32R6, "signhd48i32r6", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I32R6, "clipshd48i32r6", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I32R6, "testmaghd48i32r6", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I32R6, "addhd48i32r6", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I32R6, "addshd48i32r6", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I32R6, "addchd48i32r6", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I32R6, "addschd48i32r6", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I32R6, "subhd48i32r6", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I32R6, "subshd48i32r6", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I32R6, "subchd48i32r6", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I32R6, "subschd48i32r6", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I32R6, "rsubhd48i32r6", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I32R6, "rsubshd48i32r6", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I32R6, "rsubchd48i32r6", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I32R6, "rsubschd48i32r6", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I32R6, "op44hd48i32r6", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I32R6, "op45hd48i32r6", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I32R6, "op46hd48i32r6", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I32R6, "op47hd48i32r6", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_h$dplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I32R7, "movhd48i32r7", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_h$dplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I32R7, "bitplaneshd48i32r7", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I32R7, "evenhd48i32r7", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I32R7, "oddhd48i32r7", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I32R7, "interlhd48i32r7", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I32R7, "interhhd48i32r7", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I32R7, "bitrevhd48i32r7", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I32R7, "rorhd48i32r7", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I32R7, "shlhd48i32r7", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I32R7, "shlshd48i32r7", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I32R7, "lsrhd48i32r7", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I32R7, "asrhd48i32r7", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I32R7, "signshlhd48i32r7", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I32R7, "op13hd48i32r7", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I32R7, "signaslhd48i32r7", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I32R7, "signaslshd48i32r7", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I32R7, "andhd48i32r7", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I32R7, "orhd48i32r7", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I32R7, "eorhd48i32r7", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I32R7, "bichd48i32r7", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I32R7, "counthd48i32r7", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I32R7, "msbhd48i32r7", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I32R7, "op22hd48i32r7", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I32R7, "op23hd48i32r7", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I32R7, "minhd48i32r7", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I32R7, "maxhd48i32r7", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I32R7, "disthd48i32r7", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I32R7, "distshd48i32r7", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I32R7, "cliphd48i32r7", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I32R7, "signhd48i32r7", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I32R7, "clipshd48i32r7", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I32R7, "testmaghd48i32r7", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I32R7, "addhd48i32r7", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I32R7, "addshd48i32r7", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I32R7, "addchd48i32r7", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I32R7, "addschd48i32r7", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I32R7, "subhd48i32r7", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I32R7, "subshd48i32r7", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I32R7, "subchd48i32r7", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I32R7, "subschd48i32r7", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I32R7, "rsubhd48i32r7", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I32R7, "rsubshd48i32r7", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I32R7, "rsubchd48i32r7", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I32R7, "rsubschd48i32r7", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I32R7, "op44hd48i32r7", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I32R7, "op45hd48i32r7", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I32R7, "op46hd48i32r7", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I32R7, "op47hd48i32r7", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I32R0, "movvd48i32r0", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I32R0, "bitplanesvd48i32r0", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I32R0, "evenvd48i32r0", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I32R0, "oddvd48i32r0", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I32R0, "interlvd48i32r0", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I32R0, "interhvd48i32r0", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I32R0, "bitrevvd48i32r0", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I32R0, "rorvd48i32r0", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I32R0, "shlvd48i32r0", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I32R0, "shlsvd48i32r0", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I32R0, "lsrvd48i32r0", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I32R0, "asrvd48i32r0", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I32R0, "signshlvd48i32r0", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I32R0, "op13vd48i32r0", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I32R0, "signaslvd48i32r0", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I32R0, "signaslsvd48i32r0", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I32R0, "andvd48i32r0", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I32R0, "orvd48i32r0", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I32R0, "eorvd48i32r0", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I32R0, "bicvd48i32r0", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I32R0, "countvd48i32r0", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I32R0, "msbvd48i32r0", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I32R0, "op22vd48i32r0", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I32R0, "op23vd48i32r0", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I32R0, "minvd48i32r0", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I32R0, "maxvd48i32r0", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I32R0, "distvd48i32r0", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I32R0, "distsvd48i32r0", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I32R0, "clipvd48i32r0", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I32R0, "signvd48i32r0", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I32R0, "clipsvd48i32r0", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I32R0, "testmagvd48i32r0", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I32R0, "addvd48i32r0", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I32R0, "addsvd48i32r0", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I32R0, "addcvd48i32r0", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I32R0, "addscvd48i32r0", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I32R0, "subvd48i32r0", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I32R0, "subsvd48i32r0", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I32R0, "subcvd48i32r0", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I32R0, "subscvd48i32r0", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I32R0, "rsubvd48i32r0", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I32R0, "rsubsvd48i32r0", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I32R0, "rsubcvd48i32r0", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I32R0, "rsubscvd48i32r0", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I32R0, "op44vd48i32r0", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I32R0, "op45vd48i32r0", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I32R0, "op46vd48i32r0", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I32R0, "op47vd48i32r0", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I32R1, "movvd48i32r1", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I32R1, "bitplanesvd48i32r1", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I32R1, "evenvd48i32r1", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I32R1, "oddvd48i32r1", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I32R1, "interlvd48i32r1", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I32R1, "interhvd48i32r1", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I32R1, "bitrevvd48i32r1", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I32R1, "rorvd48i32r1", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I32R1, "shlvd48i32r1", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I32R1, "shlsvd48i32r1", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I32R1, "lsrvd48i32r1", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I32R1, "asrvd48i32r1", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I32R1, "signshlvd48i32r1", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I32R1, "op13vd48i32r1", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I32R1, "signaslvd48i32r1", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I32R1, "signaslsvd48i32r1", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I32R1, "andvd48i32r1", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I32R1, "orvd48i32r1", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I32R1, "eorvd48i32r1", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I32R1, "bicvd48i32r1", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I32R1, "countvd48i32r1", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I32R1, "msbvd48i32r1", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I32R1, "op22vd48i32r1", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I32R1, "op23vd48i32r1", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I32R1, "minvd48i32r1", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I32R1, "maxvd48i32r1", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I32R1, "distvd48i32r1", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I32R1, "distsvd48i32r1", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I32R1, "clipvd48i32r1", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I32R1, "signvd48i32r1", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I32R1, "clipsvd48i32r1", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I32R1, "testmagvd48i32r1", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I32R1, "addvd48i32r1", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I32R1, "addsvd48i32r1", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I32R1, "addcvd48i32r1", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I32R1, "addscvd48i32r1", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I32R1, "subvd48i32r1", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I32R1, "subsvd48i32r1", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I32R1, "subcvd48i32r1", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I32R1, "subscvd48i32r1", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I32R1, "rsubvd48i32r1", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I32R1, "rsubsvd48i32r1", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I32R1, "rsubcvd48i32r1", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I32R1, "rsubscvd48i32r1", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I32R1, "op44vd48i32r1", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I32R1, "op45vd48i32r1", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I32R1, "op46vd48i32r1", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I32R1, "op47vd48i32r1", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I32R2, "movvd48i32r2", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I32R2, "bitplanesvd48i32r2", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I32R2, "evenvd48i32r2", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I32R2, "oddvd48i32r2", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I32R2, "interlvd48i32r2", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I32R2, "interhvd48i32r2", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I32R2, "bitrevvd48i32r2", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I32R2, "rorvd48i32r2", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I32R2, "shlvd48i32r2", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I32R2, "shlsvd48i32r2", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I32R2, "lsrvd48i32r2", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I32R2, "asrvd48i32r2", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I32R2, "signshlvd48i32r2", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I32R2, "op13vd48i32r2", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I32R2, "signaslvd48i32r2", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I32R2, "signaslsvd48i32r2", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I32R2, "andvd48i32r2", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I32R2, "orvd48i32r2", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I32R2, "eorvd48i32r2", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I32R2, "bicvd48i32r2", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I32R2, "countvd48i32r2", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I32R2, "msbvd48i32r2", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I32R2, "op22vd48i32r2", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I32R2, "op23vd48i32r2", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I32R2, "minvd48i32r2", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I32R2, "maxvd48i32r2", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I32R2, "distvd48i32r2", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I32R2, "distsvd48i32r2", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I32R2, "clipvd48i32r2", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I32R2, "signvd48i32r2", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I32R2, "clipsvd48i32r2", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I32R2, "testmagvd48i32r2", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I32R2, "addvd48i32r2", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I32R2, "addsvd48i32r2", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I32R2, "addcvd48i32r2", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I32R2, "addscvd48i32r2", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I32R2, "subvd48i32r2", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I32R2, "subsvd48i32r2", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I32R2, "subcvd48i32r2", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I32R2, "subscvd48i32r2", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I32R2, "rsubvd48i32r2", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I32R2, "rsubsvd48i32r2", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I32R2, "rsubcvd48i32r2", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I32R2, "rsubscvd48i32r2", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I32R2, "op44vd48i32r2", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I32R2, "op45vd48i32r2", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I32R2, "op46vd48i32r2", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I32R2, "op47vd48i32r2", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I32R3, "movvd48i32r3", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I32R3, "bitplanesvd48i32r3", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I32R3, "evenvd48i32r3", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I32R3, "oddvd48i32r3", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I32R3, "interlvd48i32r3", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I32R3, "interhvd48i32r3", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I32R3, "bitrevvd48i32r3", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I32R3, "rorvd48i32r3", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I32R3, "shlvd48i32r3", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I32R3, "shlsvd48i32r3", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I32R3, "lsrvd48i32r3", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I32R3, "asrvd48i32r3", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I32R3, "signshlvd48i32r3", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I32R3, "op13vd48i32r3", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I32R3, "signaslvd48i32r3", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I32R3, "signaslsvd48i32r3", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I32R3, "andvd48i32r3", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I32R3, "orvd48i32r3", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I32R3, "eorvd48i32r3", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I32R3, "bicvd48i32r3", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I32R3, "countvd48i32r3", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I32R3, "msbvd48i32r3", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I32R3, "op22vd48i32r3", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I32R3, "op23vd48i32r3", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I32R3, "minvd48i32r3", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I32R3, "maxvd48i32r3", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I32R3, "distvd48i32r3", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I32R3, "distsvd48i32r3", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I32R3, "clipvd48i32r3", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I32R3, "signvd48i32r3", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I32R3, "clipsvd48i32r3", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I32R3, "testmagvd48i32r3", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I32R3, "addvd48i32r3", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I32R3, "addsvd48i32r3", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I32R3, "addcvd48i32r3", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I32R3, "addscvd48i32r3", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I32R3, "subvd48i32r3", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I32R3, "subsvd48i32r3", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I32R3, "subcvd48i32r3", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I32R3, "subscvd48i32r3", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I32R3, "rsubvd48i32r3", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I32R3, "rsubsvd48i32r3", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I32R3, "rsubcvd48i32r3", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I32R3, "rsubscvd48i32r3", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I32R3, "op44vd48i32r3", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I32R3, "op45vd48i32r3", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I32R3, "op46vd48i32r3", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I32R3, "op47vd48i32r3", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I32R4, "movvd48i32r4", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I32R4, "bitplanesvd48i32r4", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I32R4, "evenvd48i32r4", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I32R4, "oddvd48i32r4", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I32R4, "interlvd48i32r4", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I32R4, "interhvd48i32r4", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I32R4, "bitrevvd48i32r4", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I32R4, "rorvd48i32r4", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I32R4, "shlvd48i32r4", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I32R4, "shlsvd48i32r4", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I32R4, "lsrvd48i32r4", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I32R4, "asrvd48i32r4", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I32R4, "signshlvd48i32r4", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I32R4, "op13vd48i32r4", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I32R4, "signaslvd48i32r4", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I32R4, "signaslsvd48i32r4", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I32R4, "andvd48i32r4", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I32R4, "orvd48i32r4", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I32R4, "eorvd48i32r4", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I32R4, "bicvd48i32r4", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I32R4, "countvd48i32r4", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I32R4, "msbvd48i32r4", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I32R4, "op22vd48i32r4", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I32R4, "op23vd48i32r4", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I32R4, "minvd48i32r4", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I32R4, "maxvd48i32r4", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I32R4, "distvd48i32r4", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I32R4, "distsvd48i32r4", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I32R4, "clipvd48i32r4", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I32R4, "signvd48i32r4", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I32R4, "clipsvd48i32r4", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I32R4, "testmagvd48i32r4", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I32R4, "addvd48i32r4", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I32R4, "addsvd48i32r4", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I32R4, "addcvd48i32r4", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I32R4, "addscvd48i32r4", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I32R4, "subvd48i32r4", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I32R4, "subsvd48i32r4", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I32R4, "subcvd48i32r4", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I32R4, "subscvd48i32r4", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I32R4, "rsubvd48i32r4", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I32R4, "rsubsvd48i32r4", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I32R4, "rsubcvd48i32r4", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I32R4, "rsubscvd48i32r4", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I32R4, "op44vd48i32r4", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I32R4, "op45vd48i32r4", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I32R4, "op46vd48i32r4", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I32R4, "op47vd48i32r4", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I32R5, "movvd48i32r5", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I32R5, "bitplanesvd48i32r5", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I32R5, "evenvd48i32r5", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I32R5, "oddvd48i32r5", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I32R5, "interlvd48i32r5", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I32R5, "interhvd48i32r5", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I32R5, "bitrevvd48i32r5", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I32R5, "rorvd48i32r5", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I32R5, "shlvd48i32r5", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I32R5, "shlsvd48i32r5", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I32R5, "lsrvd48i32r5", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I32R5, "asrvd48i32r5", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I32R5, "signshlvd48i32r5", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I32R5, "op13vd48i32r5", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I32R5, "signaslvd48i32r5", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I32R5, "signaslsvd48i32r5", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I32R5, "andvd48i32r5", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I32R5, "orvd48i32r5", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I32R5, "eorvd48i32r5", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I32R5, "bicvd48i32r5", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I32R5, "countvd48i32r5", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I32R5, "msbvd48i32r5", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I32R5, "op22vd48i32r5", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I32R5, "op23vd48i32r5", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I32R5, "minvd48i32r5", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I32R5, "maxvd48i32r5", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I32R5, "distvd48i32r5", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I32R5, "distsvd48i32r5", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I32R5, "clipvd48i32r5", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I32R5, "signvd48i32r5", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I32R5, "clipsvd48i32r5", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I32R5, "testmagvd48i32r5", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I32R5, "addvd48i32r5", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I32R5, "addsvd48i32r5", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I32R5, "addcvd48i32r5", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I32R5, "addscvd48i32r5", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I32R5, "subvd48i32r5", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I32R5, "subsvd48i32r5", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I32R5, "subcvd48i32r5", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I32R5, "subscvd48i32r5", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I32R5, "rsubvd48i32r5", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I32R5, "rsubsvd48i32r5", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I32R5, "rsubcvd48i32r5", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I32R5, "rsubscvd48i32r5", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I32R5, "op44vd48i32r5", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I32R5, "op45vd48i32r5", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I32R5, "op46vd48i32r5", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I32R5, "op47vd48i32r5", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I32R6, "movvd48i32r6", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I32R6, "bitplanesvd48i32r6", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I32R6, "evenvd48i32r6", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I32R6, "oddvd48i32r6", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I32R6, "interlvd48i32r6", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I32R6, "interhvd48i32r6", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I32R6, "bitrevvd48i32r6", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I32R6, "rorvd48i32r6", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I32R6, "shlvd48i32r6", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I32R6, "shlsvd48i32r6", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I32R6, "lsrvd48i32r6", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I32R6, "asrvd48i32r6", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I32R6, "signshlvd48i32r6", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I32R6, "op13vd48i32r6", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I32R6, "signaslvd48i32r6", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I32R6, "signaslsvd48i32r6", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I32R6, "andvd48i32r6", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I32R6, "orvd48i32r6", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I32R6, "eorvd48i32r6", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I32R6, "bicvd48i32r6", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I32R6, "countvd48i32r6", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I32R6, "msbvd48i32r6", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I32R6, "op22vd48i32r6", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I32R6, "op23vd48i32r6", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I32R6, "minvd48i32r6", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I32R6, "maxvd48i32r6", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I32R6, "distvd48i32r6", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I32R6, "distsvd48i32r6", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I32R6, "clipvd48i32r6", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I32R6, "signvd48i32r6", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I32R6, "clipsvd48i32r6", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I32R6, "testmagvd48i32r6", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I32R6, "addvd48i32r6", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I32R6, "addsvd48i32r6", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I32R6, "addcvd48i32r6", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I32R6, "addscvd48i32r6", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I32R6, "subvd48i32r6", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I32R6, "subsvd48i32r6", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I32R6, "subcvd48i32r6", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I32R6, "subscvd48i32r6", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I32R6, "rsubvd48i32r6", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I32R6, "rsubsvd48i32r6", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I32R6, "rsubcvd48i32r6", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I32R6, "rsubscvd48i32r6", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I32R6, "op44vd48i32r6", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I32R6, "op45vd48i32r6", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I32R6, "op46vd48i32r6", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I32R6, "op47vd48i32r6", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v48dreg_v$dplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I32R7, "movvd48i32r7", "v32mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v48dreg_v$dplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I32R7, "bitplanesvd48i32r7", "v32bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I32R7, "evenvd48i32r7", "v32even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I32R7, "oddvd48i32r7", "v32odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I32R7, "interlvd48i32r7", "v32interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I32R7, "interhvd48i32r7", "v32interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I32R7, "bitrevvd48i32r7", "v32bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I32R7, "rorvd48i32r7", "v32ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I32R7, "shlvd48i32r7", "v32shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I32R7, "shlsvd48i32r7", "v32shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I32R7, "lsrvd48i32r7", "v32lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I32R7, "asrvd48i32r7", "v32asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I32R7, "signshlvd48i32r7", "v32signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I32R7, "op13vd48i32r7", "v32op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I32R7, "signaslvd48i32r7", "v32signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I32R7, "signaslsvd48i32r7", "v32signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I32R7, "andvd48i32r7", "v32and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I32R7, "orvd48i32r7", "v32or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I32R7, "eorvd48i32r7", "v32eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I32R7, "bicvd48i32r7", "v32bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I32R7, "countvd48i32r7", "v32count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I32R7, "msbvd48i32r7", "v32msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I32R7, "op22vd48i32r7", "v32op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I32R7, "op23vd48i32r7", "v32op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I32R7, "minvd48i32r7", "v32min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I32R7, "maxvd48i32r7", "v32max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I32R7, "distvd48i32r7", "v32dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I32R7, "distsvd48i32r7", "v32dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I32R7, "clipvd48i32r7", "v32clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I32R7, "signvd48i32r7", "v32sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I32R7, "clipsvd48i32r7", "v32clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I32R7, "testmagvd48i32r7", "v32testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I32R7, "addvd48i32r7", "v32add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I32R7, "addsvd48i32r7", "v32adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I32R7, "addcvd48i32r7", "v32addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I32R7, "addscvd48i32r7", "v32addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I32R7, "subvd48i32r7", "v32sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I32R7, "subsvd48i32r7", "v32subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I32R7, "subcvd48i32r7", "v32subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I32R7, "subscvd48i32r7", "v32subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I32R7, "rsubvd48i32r7", "v32rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I32R7, "rsubsvd48i32r7", "v32rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I32R7, "rsubcvd48i32r7", "v32rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I32R7, "rsubscvd48i32r7", "v32rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I32R7, "op44vd48i32r7", "v32op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I32R7, "op45vd48i32r7", "v32op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I32R7, "op46vd48i32r7", "v32op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I32R7, "op47vd48i32r7", "v32op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I16R0, "movhd48i16r0", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I16R0, "bitplaneshd48i16r0", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I16R0, "evenhd48i16r0", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I16R0, "oddhd48i16r0", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I16R0, "interlhd48i16r0", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I16R0, "interhhd48i16r0", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I16R0, "bitrevhd48i16r0", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I16R0, "rorhd48i16r0", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I16R0, "shlhd48i16r0", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I16R0, "shlshd48i16r0", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I16R0, "lsrhd48i16r0", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I16R0, "asrhd48i16r0", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I16R0, "signshlhd48i16r0", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I16R0, "op13hd48i16r0", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I16R0, "signaslhd48i16r0", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I16R0, "signaslshd48i16r0", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I16R0, "andhd48i16r0", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I16R0, "orhd48i16r0", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I16R0, "eorhd48i16r0", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I16R0, "bichd48i16r0", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I16R0, "counthd48i16r0", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I16R0, "msbhd48i16r0", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I16R0, "op22hd48i16r0", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I16R0, "op23hd48i16r0", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I16R0, "minhd48i16r0", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I16R0, "maxhd48i16r0", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I16R0, "disthd48i16r0", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I16R0, "distshd48i16r0", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I16R0, "cliphd48i16r0", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I16R0, "signhd48i16r0", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I16R0, "clipshd48i16r0", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I16R0, "testmaghd48i16r0", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I16R0, "addhd48i16r0", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I16R0, "addshd48i16r0", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I16R0, "addchd48i16r0", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I16R0, "addschd48i16r0", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I16R0, "subhd48i16r0", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I16R0, "subshd48i16r0", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I16R0, "subchd48i16r0", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I16R0, "subschd48i16r0", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I16R0, "rsubhd48i16r0", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I16R0, "rsubshd48i16r0", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I16R0, "rsubchd48i16r0", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I16R0, "rsubschd48i16r0", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I16R0, "op44hd48i16r0", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I16R0, "op45hd48i16r0", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I16R0, "op46hd48i16r0", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I16R0, "op47hd48i16r0", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I16R1, "movhd48i16r1", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I16R1, "bitplaneshd48i16r1", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I16R1, "evenhd48i16r1", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I16R1, "oddhd48i16r1", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I16R1, "interlhd48i16r1", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I16R1, "interhhd48i16r1", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I16R1, "bitrevhd48i16r1", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I16R1, "rorhd48i16r1", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I16R1, "shlhd48i16r1", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I16R1, "shlshd48i16r1", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I16R1, "lsrhd48i16r1", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I16R1, "asrhd48i16r1", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I16R1, "signshlhd48i16r1", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I16R1, "op13hd48i16r1", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I16R1, "signaslhd48i16r1", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I16R1, "signaslshd48i16r1", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I16R1, "andhd48i16r1", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I16R1, "orhd48i16r1", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I16R1, "eorhd48i16r1", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I16R1, "bichd48i16r1", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I16R1, "counthd48i16r1", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I16R1, "msbhd48i16r1", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I16R1, "op22hd48i16r1", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I16R1, "op23hd48i16r1", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I16R1, "minhd48i16r1", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I16R1, "maxhd48i16r1", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I16R1, "disthd48i16r1", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I16R1, "distshd48i16r1", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I16R1, "cliphd48i16r1", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I16R1, "signhd48i16r1", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I16R1, "clipshd48i16r1", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I16R1, "testmaghd48i16r1", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I16R1, "addhd48i16r1", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I16R1, "addshd48i16r1", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I16R1, "addchd48i16r1", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I16R1, "addschd48i16r1", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I16R1, "subhd48i16r1", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I16R1, "subshd48i16r1", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I16R1, "subchd48i16r1", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I16R1, "subschd48i16r1", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I16R1, "rsubhd48i16r1", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I16R1, "rsubshd48i16r1", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I16R1, "rsubchd48i16r1", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I16R1, "rsubschd48i16r1", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I16R1, "op44hd48i16r1", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I16R1, "op45hd48i16r1", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I16R1, "op46hd48i16r1", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I16R1, "op47hd48i16r1", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I16R2, "movhd48i16r2", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I16R2, "bitplaneshd48i16r2", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I16R2, "evenhd48i16r2", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I16R2, "oddhd48i16r2", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I16R2, "interlhd48i16r2", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I16R2, "interhhd48i16r2", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I16R2, "bitrevhd48i16r2", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I16R2, "rorhd48i16r2", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I16R2, "shlhd48i16r2", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I16R2, "shlshd48i16r2", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I16R2, "lsrhd48i16r2", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I16R2, "asrhd48i16r2", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I16R2, "signshlhd48i16r2", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I16R2, "op13hd48i16r2", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I16R2, "signaslhd48i16r2", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I16R2, "signaslshd48i16r2", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I16R2, "andhd48i16r2", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I16R2, "orhd48i16r2", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I16R2, "eorhd48i16r2", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I16R2, "bichd48i16r2", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I16R2, "counthd48i16r2", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I16R2, "msbhd48i16r2", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I16R2, "op22hd48i16r2", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I16R2, "op23hd48i16r2", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I16R2, "minhd48i16r2", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I16R2, "maxhd48i16r2", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I16R2, "disthd48i16r2", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I16R2, "distshd48i16r2", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I16R2, "cliphd48i16r2", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I16R2, "signhd48i16r2", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I16R2, "clipshd48i16r2", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I16R2, "testmaghd48i16r2", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I16R2, "addhd48i16r2", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I16R2, "addshd48i16r2", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I16R2, "addchd48i16r2", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I16R2, "addschd48i16r2", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I16R2, "subhd48i16r2", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I16R2, "subshd48i16r2", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I16R2, "subchd48i16r2", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I16R2, "subschd48i16r2", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I16R2, "rsubhd48i16r2", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I16R2, "rsubshd48i16r2", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I16R2, "rsubchd48i16r2", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I16R2, "rsubschd48i16r2", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I16R2, "op44hd48i16r2", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I16R2, "op45hd48i16r2", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I16R2, "op46hd48i16r2", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I16R2, "op47hd48i16r2", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I16R3, "movhd48i16r3", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I16R3, "bitplaneshd48i16r3", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I16R3, "evenhd48i16r3", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I16R3, "oddhd48i16r3", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I16R3, "interlhd48i16r3", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I16R3, "interhhd48i16r3", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I16R3, "bitrevhd48i16r3", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I16R3, "rorhd48i16r3", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I16R3, "shlhd48i16r3", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I16R3, "shlshd48i16r3", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I16R3, "lsrhd48i16r3", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I16R3, "asrhd48i16r3", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I16R3, "signshlhd48i16r3", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I16R3, "op13hd48i16r3", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I16R3, "signaslhd48i16r3", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I16R3, "signaslshd48i16r3", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I16R3, "andhd48i16r3", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I16R3, "orhd48i16r3", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I16R3, "eorhd48i16r3", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I16R3, "bichd48i16r3", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I16R3, "counthd48i16r3", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I16R3, "msbhd48i16r3", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I16R3, "op22hd48i16r3", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I16R3, "op23hd48i16r3", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I16R3, "minhd48i16r3", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I16R3, "maxhd48i16r3", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I16R3, "disthd48i16r3", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I16R3, "distshd48i16r3", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I16R3, "cliphd48i16r3", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I16R3, "signhd48i16r3", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I16R3, "clipshd48i16r3", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I16R3, "testmaghd48i16r3", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I16R3, "addhd48i16r3", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I16R3, "addshd48i16r3", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I16R3, "addchd48i16r3", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I16R3, "addschd48i16r3", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I16R3, "subhd48i16r3", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I16R3, "subshd48i16r3", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I16R3, "subchd48i16r3", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I16R3, "subschd48i16r3", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I16R3, "rsubhd48i16r3", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I16R3, "rsubshd48i16r3", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I16R3, "rsubchd48i16r3", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I16R3, "rsubschd48i16r3", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I16R3, "op44hd48i16r3", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I16R3, "op45hd48i16r3", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I16R3, "op46hd48i16r3", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I16R3, "op47hd48i16r3", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I16R4, "movhd48i16r4", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I16R4, "bitplaneshd48i16r4", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I16R4, "evenhd48i16r4", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I16R4, "oddhd48i16r4", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I16R4, "interlhd48i16r4", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I16R4, "interhhd48i16r4", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I16R4, "bitrevhd48i16r4", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I16R4, "rorhd48i16r4", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I16R4, "shlhd48i16r4", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I16R4, "shlshd48i16r4", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I16R4, "lsrhd48i16r4", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I16R4, "asrhd48i16r4", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I16R4, "signshlhd48i16r4", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I16R4, "op13hd48i16r4", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I16R4, "signaslhd48i16r4", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I16R4, "signaslshd48i16r4", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I16R4, "andhd48i16r4", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I16R4, "orhd48i16r4", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I16R4, "eorhd48i16r4", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I16R4, "bichd48i16r4", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I16R4, "counthd48i16r4", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I16R4, "msbhd48i16r4", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I16R4, "op22hd48i16r4", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I16R4, "op23hd48i16r4", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I16R4, "minhd48i16r4", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I16R4, "maxhd48i16r4", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I16R4, "disthd48i16r4", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I16R4, "distshd48i16r4", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I16R4, "cliphd48i16r4", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I16R4, "signhd48i16r4", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I16R4, "clipshd48i16r4", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I16R4, "testmaghd48i16r4", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I16R4, "addhd48i16r4", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I16R4, "addshd48i16r4", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I16R4, "addchd48i16r4", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I16R4, "addschd48i16r4", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I16R4, "subhd48i16r4", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I16R4, "subshd48i16r4", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I16R4, "subchd48i16r4", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I16R4, "subschd48i16r4", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I16R4, "rsubhd48i16r4", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I16R4, "rsubshd48i16r4", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I16R4, "rsubchd48i16r4", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I16R4, "rsubschd48i16r4", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I16R4, "op44hd48i16r4", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I16R4, "op45hd48i16r4", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I16R4, "op46hd48i16r4", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I16R4, "op47hd48i16r4", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I16R5, "movhd48i16r5", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I16R5, "bitplaneshd48i16r5", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I16R5, "evenhd48i16r5", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I16R5, "oddhd48i16r5", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I16R5, "interlhd48i16r5", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I16R5, "interhhd48i16r5", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I16R5, "bitrevhd48i16r5", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I16R5, "rorhd48i16r5", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I16R5, "shlhd48i16r5", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I16R5, "shlshd48i16r5", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I16R5, "lsrhd48i16r5", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I16R5, "asrhd48i16r5", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I16R5, "signshlhd48i16r5", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I16R5, "op13hd48i16r5", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I16R5, "signaslhd48i16r5", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I16R5, "signaslshd48i16r5", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I16R5, "andhd48i16r5", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I16R5, "orhd48i16r5", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I16R5, "eorhd48i16r5", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I16R5, "bichd48i16r5", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I16R5, "counthd48i16r5", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I16R5, "msbhd48i16r5", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I16R5, "op22hd48i16r5", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I16R5, "op23hd48i16r5", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I16R5, "minhd48i16r5", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I16R5, "maxhd48i16r5", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I16R5, "disthd48i16r5", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I16R5, "distshd48i16r5", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I16R5, "cliphd48i16r5", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I16R5, "signhd48i16r5", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I16R5, "clipshd48i16r5", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I16R5, "testmaghd48i16r5", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I16R5, "addhd48i16r5", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I16R5, "addshd48i16r5", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I16R5, "addchd48i16r5", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I16R5, "addschd48i16r5", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I16R5, "subhd48i16r5", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I16R5, "subshd48i16r5", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I16R5, "subchd48i16r5", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I16R5, "subschd48i16r5", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I16R5, "rsubhd48i16r5", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I16R5, "rsubshd48i16r5", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I16R5, "rsubchd48i16r5", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I16R5, "rsubschd48i16r5", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I16R5, "op44hd48i16r5", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I16R5, "op45hd48i16r5", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I16R5, "op46hd48i16r5", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I16R5, "op47hd48i16r5", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I16R6, "movhd48i16r6", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I16R6, "bitplaneshd48i16r6", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I16R6, "evenhd48i16r6", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I16R6, "oddhd48i16r6", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I16R6, "interlhd48i16r6", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I16R6, "interhhd48i16r6", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I16R6, "bitrevhd48i16r6", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I16R6, "rorhd48i16r6", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I16R6, "shlhd48i16r6", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I16R6, "shlshd48i16r6", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I16R6, "lsrhd48i16r6", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I16R6, "asrhd48i16r6", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I16R6, "signshlhd48i16r6", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I16R6, "op13hd48i16r6", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I16R6, "signaslhd48i16r6", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I16R6, "signaslshd48i16r6", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I16R6, "andhd48i16r6", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I16R6, "orhd48i16r6", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I16R6, "eorhd48i16r6", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I16R6, "bichd48i16r6", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I16R6, "counthd48i16r6", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I16R6, "msbhd48i16r6", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I16R6, "op22hd48i16r6", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I16R6, "op23hd48i16r6", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I16R6, "minhd48i16r6", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I16R6, "maxhd48i16r6", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I16R6, "disthd48i16r6", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I16R6, "distshd48i16r6", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I16R6, "cliphd48i16r6", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I16R6, "signhd48i16r6", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I16R6, "clipshd48i16r6", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I16R6, "testmaghd48i16r6", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I16R6, "addhd48i16r6", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I16R6, "addshd48i16r6", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I16R6, "addchd48i16r6", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I16R6, "addschd48i16r6", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I16R6, "subhd48i16r6", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I16R6, "subshd48i16r6", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I16R6, "subchd48i16r6", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I16R6, "subschd48i16r6", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I16R6, "rsubhd48i16r6", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I16R6, "rsubshd48i16r6", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I16R6, "rsubchd48i16r6", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I16R6, "rsubschd48i16r6", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I16R6, "op44hd48i16r6", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I16R6, "op45hd48i16r6", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I16R6, "op46hd48i16r6", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I16R6, "op47hd48i16r6", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_h$dplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVHD48I16R7, "movhd48i16r7", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_h$dplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESHD48I16R7, "bitplaneshd48i16r7", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENHD48I16R7, "evenhd48i16r7", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDHD48I16R7, "oddhd48i16r7", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLHD48I16R7, "interlhd48i16r7", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHHD48I16R7, "interhhd48i16r7", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVHD48I16R7, "bitrevhd48i16r7", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORHD48I16R7, "rorhd48i16r7", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLHD48I16R7, "shlhd48i16r7", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSHD48I16R7, "shlshd48i16r7", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRHD48I16R7, "lsrhd48i16r7", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRHD48I16R7, "asrhd48i16r7", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLHD48I16R7, "signshlhd48i16r7", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13HD48I16R7, "op13hd48i16r7", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLHD48I16R7, "signaslhd48i16r7", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSHD48I16R7, "signaslshd48i16r7", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDHD48I16R7, "andhd48i16r7", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORHD48I16R7, "orhd48i16r7", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORHD48I16R7, "eorhd48i16r7", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICHD48I16R7, "bichd48i16r7", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTHD48I16R7, "counthd48i16r7", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBHD48I16R7, "msbhd48i16r7", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22HD48I16R7, "op22hd48i16r7", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23HD48I16R7, "op23hd48i16r7", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINHD48I16R7, "minhd48i16r7", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXHD48I16R7, "maxhd48i16r7", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTHD48I16R7, "disthd48i16r7", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSHD48I16R7, "distshd48i16r7", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPHD48I16R7, "cliphd48i16r7", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNHD48I16R7, "signhd48i16r7", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSHD48I16R7, "clipshd48i16r7", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGHD48I16R7, "testmaghd48i16r7", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDHD48I16R7, "addhd48i16r7", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSHD48I16R7, "addshd48i16r7", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCHD48I16R7, "addchd48i16r7", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCHD48I16R7, "addschd48i16r7", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBHD48I16R7, "subhd48i16r7", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSHD48I16R7, "subshd48i16r7", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCHD48I16R7, "subchd48i16r7", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCHD48I16R7, "subschd48i16r7", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBHD48I16R7, "rsubhd48i16r7", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSHD48I16R7, "rsubshd48i16r7", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCHD48I16R7, "rsubchd48i16r7", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCHD48I16R7, "rsubschd48i16r7", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44HD48I16R7, "op44hd48i16r7", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45HD48I16R7, "op45hd48i16r7", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46HD48I16R7, "op46hd48i16r7", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47HD48I16R7, "op47hd48i16r7", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I16R0, "movvd48i16r0", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I16R0, "bitplanesvd48i16r0", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I16R0, "evenvd48i16r0", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I16R0, "oddvd48i16r0", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I16R0, "interlvd48i16r0", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I16R0, "interhvd48i16r0", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I16R0, "bitrevvd48i16r0", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I16R0, "rorvd48i16r0", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I16R0, "shlvd48i16r0", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I16R0, "shlsvd48i16r0", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I16R0, "lsrvd48i16r0", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I16R0, "asrvd48i16r0", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I16R0, "signshlvd48i16r0", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I16R0, "op13vd48i16r0", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I16R0, "signaslvd48i16r0", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I16R0, "signaslsvd48i16r0", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I16R0, "andvd48i16r0", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I16R0, "orvd48i16r0", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I16R0, "eorvd48i16r0", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I16R0, "bicvd48i16r0", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I16R0, "countvd48i16r0", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I16R0, "msbvd48i16r0", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I16R0, "op22vd48i16r0", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I16R0, "op23vd48i16r0", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I16R0, "minvd48i16r0", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I16R0, "maxvd48i16r0", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I16R0, "distvd48i16r0", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I16R0, "distsvd48i16r0", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I16R0, "clipvd48i16r0", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I16R0, "signvd48i16r0", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I16R0, "clipsvd48i16r0", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I16R0, "testmagvd48i16r0", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I16R0, "addvd48i16r0", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I16R0, "addsvd48i16r0", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I16R0, "addcvd48i16r0", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I16R0, "addscvd48i16r0", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I16R0, "subvd48i16r0", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I16R0, "subsvd48i16r0", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I16R0, "subcvd48i16r0", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I16R0, "subscvd48i16r0", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I16R0, "rsubvd48i16r0", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I16R0, "rsubsvd48i16r0", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I16R0, "rsubcvd48i16r0", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I16R0, "rsubscvd48i16r0", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I16R0, "op44vd48i16r0", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I16R0, "op45vd48i16r0", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I16R0, "op46vd48i16r0", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I16R0, "op47vd48i16r0", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I16R1, "movvd48i16r1", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I16R1, "bitplanesvd48i16r1", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I16R1, "evenvd48i16r1", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I16R1, "oddvd48i16r1", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I16R1, "interlvd48i16r1", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I16R1, "interhvd48i16r1", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I16R1, "bitrevvd48i16r1", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I16R1, "rorvd48i16r1", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I16R1, "shlvd48i16r1", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I16R1, "shlsvd48i16r1", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I16R1, "lsrvd48i16r1", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I16R1, "asrvd48i16r1", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I16R1, "signshlvd48i16r1", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I16R1, "op13vd48i16r1", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I16R1, "signaslvd48i16r1", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I16R1, "signaslsvd48i16r1", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I16R1, "andvd48i16r1", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I16R1, "orvd48i16r1", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I16R1, "eorvd48i16r1", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I16R1, "bicvd48i16r1", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I16R1, "countvd48i16r1", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I16R1, "msbvd48i16r1", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I16R1, "op22vd48i16r1", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I16R1, "op23vd48i16r1", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I16R1, "minvd48i16r1", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I16R1, "maxvd48i16r1", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I16R1, "distvd48i16r1", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I16R1, "distsvd48i16r1", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I16R1, "clipvd48i16r1", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I16R1, "signvd48i16r1", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I16R1, "clipsvd48i16r1", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I16R1, "testmagvd48i16r1", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I16R1, "addvd48i16r1", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I16R1, "addsvd48i16r1", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I16R1, "addcvd48i16r1", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I16R1, "addscvd48i16r1", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I16R1, "subvd48i16r1", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I16R1, "subsvd48i16r1", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I16R1, "subcvd48i16r1", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I16R1, "subscvd48i16r1", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I16R1, "rsubvd48i16r1", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I16R1, "rsubsvd48i16r1", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I16R1, "rsubcvd48i16r1", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I16R1, "rsubscvd48i16r1", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I16R1, "op44vd48i16r1", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I16R1, "op45vd48i16r1", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I16R1, "op46vd48i16r1", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I16R1, "op47vd48i16r1", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I16R2, "movvd48i16r2", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I16R2, "bitplanesvd48i16r2", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I16R2, "evenvd48i16r2", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I16R2, "oddvd48i16r2", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I16R2, "interlvd48i16r2", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I16R2, "interhvd48i16r2", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I16R2, "bitrevvd48i16r2", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I16R2, "rorvd48i16r2", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I16R2, "shlvd48i16r2", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I16R2, "shlsvd48i16r2", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I16R2, "lsrvd48i16r2", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I16R2, "asrvd48i16r2", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I16R2, "signshlvd48i16r2", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I16R2, "op13vd48i16r2", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I16R2, "signaslvd48i16r2", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I16R2, "signaslsvd48i16r2", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I16R2, "andvd48i16r2", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I16R2, "orvd48i16r2", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I16R2, "eorvd48i16r2", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I16R2, "bicvd48i16r2", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I16R2, "countvd48i16r2", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I16R2, "msbvd48i16r2", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I16R2, "op22vd48i16r2", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I16R2, "op23vd48i16r2", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I16R2, "minvd48i16r2", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I16R2, "maxvd48i16r2", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I16R2, "distvd48i16r2", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I16R2, "distsvd48i16r2", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I16R2, "clipvd48i16r2", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I16R2, "signvd48i16r2", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I16R2, "clipsvd48i16r2", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I16R2, "testmagvd48i16r2", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I16R2, "addvd48i16r2", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I16R2, "addsvd48i16r2", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I16R2, "addcvd48i16r2", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I16R2, "addscvd48i16r2", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I16R2, "subvd48i16r2", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I16R2, "subsvd48i16r2", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I16R2, "subcvd48i16r2", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I16R2, "subscvd48i16r2", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I16R2, "rsubvd48i16r2", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I16R2, "rsubsvd48i16r2", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I16R2, "rsubcvd48i16r2", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I16R2, "rsubscvd48i16r2", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I16R2, "op44vd48i16r2", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I16R2, "op45vd48i16r2", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I16R2, "op46vd48i16r2", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I16R2, "op47vd48i16r2", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I16R3, "movvd48i16r3", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I16R3, "bitplanesvd48i16r3", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I16R3, "evenvd48i16r3", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I16R3, "oddvd48i16r3", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I16R3, "interlvd48i16r3", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I16R3, "interhvd48i16r3", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I16R3, "bitrevvd48i16r3", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I16R3, "rorvd48i16r3", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I16R3, "shlvd48i16r3", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I16R3, "shlsvd48i16r3", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I16R3, "lsrvd48i16r3", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I16R3, "asrvd48i16r3", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I16R3, "signshlvd48i16r3", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I16R3, "op13vd48i16r3", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I16R3, "signaslvd48i16r3", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I16R3, "signaslsvd48i16r3", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I16R3, "andvd48i16r3", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I16R3, "orvd48i16r3", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I16R3, "eorvd48i16r3", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I16R3, "bicvd48i16r3", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I16R3, "countvd48i16r3", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I16R3, "msbvd48i16r3", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I16R3, "op22vd48i16r3", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I16R3, "op23vd48i16r3", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I16R3, "minvd48i16r3", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I16R3, "maxvd48i16r3", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I16R3, "distvd48i16r3", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I16R3, "distsvd48i16r3", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I16R3, "clipvd48i16r3", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I16R3, "signvd48i16r3", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I16R3, "clipsvd48i16r3", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I16R3, "testmagvd48i16r3", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I16R3, "addvd48i16r3", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I16R3, "addsvd48i16r3", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I16R3, "addcvd48i16r3", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I16R3, "addscvd48i16r3", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I16R3, "subvd48i16r3", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I16R3, "subsvd48i16r3", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I16R3, "subcvd48i16r3", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I16R3, "subscvd48i16r3", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I16R3, "rsubvd48i16r3", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I16R3, "rsubsvd48i16r3", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I16R3, "rsubcvd48i16r3", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I16R3, "rsubscvd48i16r3", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I16R3, "op44vd48i16r3", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I16R3, "op45vd48i16r3", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I16R3, "op46vd48i16r3", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I16R3, "op47vd48i16r3", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I16R4, "movvd48i16r4", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I16R4, "bitplanesvd48i16r4", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I16R4, "evenvd48i16r4", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I16R4, "oddvd48i16r4", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I16R4, "interlvd48i16r4", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I16R4, "interhvd48i16r4", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I16R4, "bitrevvd48i16r4", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I16R4, "rorvd48i16r4", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I16R4, "shlvd48i16r4", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I16R4, "shlsvd48i16r4", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I16R4, "lsrvd48i16r4", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I16R4, "asrvd48i16r4", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I16R4, "signshlvd48i16r4", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I16R4, "op13vd48i16r4", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I16R4, "signaslvd48i16r4", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I16R4, "signaslsvd48i16r4", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I16R4, "andvd48i16r4", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I16R4, "orvd48i16r4", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I16R4, "eorvd48i16r4", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I16R4, "bicvd48i16r4", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I16R4, "countvd48i16r4", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I16R4, "msbvd48i16r4", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I16R4, "op22vd48i16r4", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I16R4, "op23vd48i16r4", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I16R4, "minvd48i16r4", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I16R4, "maxvd48i16r4", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I16R4, "distvd48i16r4", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I16R4, "distsvd48i16r4", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I16R4, "clipvd48i16r4", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I16R4, "signvd48i16r4", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I16R4, "clipsvd48i16r4", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I16R4, "testmagvd48i16r4", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I16R4, "addvd48i16r4", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I16R4, "addsvd48i16r4", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I16R4, "addcvd48i16r4", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I16R4, "addscvd48i16r4", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I16R4, "subvd48i16r4", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I16R4, "subsvd48i16r4", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I16R4, "subcvd48i16r4", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I16R4, "subscvd48i16r4", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I16R4, "rsubvd48i16r4", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I16R4, "rsubsvd48i16r4", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I16R4, "rsubcvd48i16r4", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I16R4, "rsubscvd48i16r4", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I16R4, "op44vd48i16r4", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I16R4, "op45vd48i16r4", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I16R4, "op46vd48i16r4", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I16R4, "op47vd48i16r4", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I16R5, "movvd48i16r5", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I16R5, "bitplanesvd48i16r5", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I16R5, "evenvd48i16r5", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I16R5, "oddvd48i16r5", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I16R5, "interlvd48i16r5", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I16R5, "interhvd48i16r5", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I16R5, "bitrevvd48i16r5", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I16R5, "rorvd48i16r5", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I16R5, "shlvd48i16r5", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I16R5, "shlsvd48i16r5", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I16R5, "lsrvd48i16r5", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I16R5, "asrvd48i16r5", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I16R5, "signshlvd48i16r5", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I16R5, "op13vd48i16r5", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I16R5, "signaslvd48i16r5", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I16R5, "signaslsvd48i16r5", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I16R5, "andvd48i16r5", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I16R5, "orvd48i16r5", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I16R5, "eorvd48i16r5", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I16R5, "bicvd48i16r5", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I16R5, "countvd48i16r5", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I16R5, "msbvd48i16r5", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I16R5, "op22vd48i16r5", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I16R5, "op23vd48i16r5", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I16R5, "minvd48i16r5", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I16R5, "maxvd48i16r5", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I16R5, "distvd48i16r5", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I16R5, "distsvd48i16r5", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I16R5, "clipvd48i16r5", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I16R5, "signvd48i16r5", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I16R5, "clipsvd48i16r5", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I16R5, "testmagvd48i16r5", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I16R5, "addvd48i16r5", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I16R5, "addsvd48i16r5", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I16R5, "addcvd48i16r5", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I16R5, "addscvd48i16r5", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I16R5, "subvd48i16r5", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I16R5, "subsvd48i16r5", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I16R5, "subcvd48i16r5", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I16R5, "subscvd48i16r5", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I16R5, "rsubvd48i16r5", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I16R5, "rsubsvd48i16r5", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I16R5, "rsubcvd48i16r5", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I16R5, "rsubscvd48i16r5", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I16R5, "op44vd48i16r5", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I16R5, "op45vd48i16r5", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I16R5, "op46vd48i16r5", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I16R5, "op47vd48i16r5", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I16R6, "movvd48i16r6", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I16R6, "bitplanesvd48i16r6", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I16R6, "evenvd48i16r6", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I16R6, "oddvd48i16r6", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I16R6, "interlvd48i16r6", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I16R6, "interhvd48i16r6", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I16R6, "bitrevvd48i16r6", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I16R6, "rorvd48i16r6", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I16R6, "shlvd48i16r6", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I16R6, "shlsvd48i16r6", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I16R6, "lsrvd48i16r6", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I16R6, "asrvd48i16r6", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I16R6, "signshlvd48i16r6", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I16R6, "op13vd48i16r6", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I16R6, "signaslvd48i16r6", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I16R6, "signaslsvd48i16r6", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I16R6, "andvd48i16r6", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I16R6, "orvd48i16r6", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I16R6, "eorvd48i16r6", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I16R6, "bicvd48i16r6", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I16R6, "countvd48i16r6", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I16R6, "msbvd48i16r6", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I16R6, "op22vd48i16r6", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I16R6, "op23vd48i16r6", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I16R6, "minvd48i16r6", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I16R6, "maxvd48i16r6", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I16R6, "distvd48i16r6", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I16R6, "distsvd48i16r6", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I16R6, "clipvd48i16r6", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I16R6, "signvd48i16r6", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I16R6, "clipsvd48i16r6", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I16R6, "testmagvd48i16r6", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I16R6, "addvd48i16r6", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I16R6, "addsvd48i16r6", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I16R6, "addcvd48i16r6", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I16R6, "addscvd48i16r6", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I16R6, "subvd48i16r6", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I16R6, "subsvd48i16r6", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I16R6, "subcvd48i16r6", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I16R6, "subscvd48i16r6", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I16R6, "rsubvd48i16r6", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I16R6, "rsubsvd48i16r6", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I16R6, "rsubcvd48i16r6", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I16R6, "rsubscvd48i16r6", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I16R6, "op44vd48i16r6", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I16R6, "op45vd48i16r6", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I16R6, "op46vd48i16r6", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I16R6, "op47vd48i16r6", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v48dreg_v$dplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MOVVD48I16R7, "movvd48i16r7", "v16mov", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v48dreg_v$dplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITPLANESVD48I16R7, "bitplanesvd48i16r7", "v16bitplanes", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_EVENVD48I16R7, "evenvd48i16r7", "v16even", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ODDVD48I16R7, "oddvd48i16r7", "v16odd", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERLVD48I16R7, "interlvd48i16r7", "v16interl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_INTERHVD48I16R7, "interhvd48i16r7", "v16interh", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BITREVVD48I16R7, "bitrevvd48i16r7", "v16bitrev", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RORVD48I16R7, "rorvd48i16r7", "v16ror", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLVD48I16R7, "shlvd48i16r7", "v16shl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SHLSVD48I16R7, "shlsvd48i16r7", "v16shls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_LSRVD48I16R7, "lsrvd48i16r7", "v16lsr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ASRVD48I16R7, "asrvd48i16r7", "v16asr", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNSHLVD48I16R7, "signshlvd48i16r7", "v16signshl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP13VD48I16R7, "op13vd48i16r7", "v16op13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLVD48I16R7, "signaslvd48i16r7", "v16signasl", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNASLSVD48I16R7, "signaslsvd48i16r7", "v16signasls", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ANDVD48I16R7, "andvd48i16r7", "v16and", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ORVD48I16R7, "orvd48i16r7", "v16or", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_EORVD48I16R7, "eorvd48i16r7", "v16eor", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_BICVD48I16R7, "bicvd48i16r7", "v16bic", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_COUNTVD48I16R7, "countvd48i16r7", "v16count", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MSBVD48I16R7, "msbvd48i16r7", "v16msb", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP22VD48I16R7, "op22vd48i16r7", "v16op22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP23VD48I16R7, "op23vd48i16r7", "v16op23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MINVD48I16R7, "minvd48i16r7", "v16min", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MAXVD48I16R7, "maxvd48i16r7", "v16max", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTVD48I16R7, "distvd48i16r7", "v16dist", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_DISTSVD48I16R7, "distsvd48i16r7", "v16dists", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPVD48I16R7, "clipvd48i16r7", "v16clip", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SIGNVD48I16R7, "signvd48i16r7", "v16sign", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_CLIPSVD48I16R7, "clipsvd48i16r7", "v16clips", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_TESTMAGVD48I16R7, "testmagvd48i16r7", "v16testmag", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDVD48I16R7, "addvd48i16r7", "v16add", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSVD48I16R7, "addsvd48i16r7", "v16adds", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDCVD48I16R7, "addcvd48i16r7", "v16addc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_ADDSCVD48I16R7, "addscvd48i16r7", "v16addsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBVD48I16R7, "subvd48i16r7", "v16sub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSVD48I16R7, "subsvd48i16r7", "v16subs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBCVD48I16R7, "subcvd48i16r7", "v16subc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_SUBSCVD48I16R7, "subscvd48i16r7", "v16subsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBVD48I16R7, "rsubvd48i16r7", "v16rsub", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSVD48I16R7, "rsubsvd48i16r7", "v16rsubs", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBCVD48I16R7, "rsubcvd48i16r7", "v16rsubc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_RSUBSCVD48I16R7, "rsubscvd48i16r7", "v16rsubsc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP44VD48I16R7, "op44vd48i16r7", "v16op44", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP45VD48I16R7, "op45vd48i16r7", "v16op45", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP46VD48I16R7, "op46vd48i16r7", "v16op46", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP47VD48I16R7, "op47vd48i16r7", "v16op47", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSHD48SR0, "mullsshd48sr0", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSHD48SR0, "mullssshd48sr0", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSHD48SR0, "mulmsshd48sr0", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSHD48SR0, "mulmssshd48sr0", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSHD48SR0, "mulhdsshd48sr0", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUHD48SR0, "mulhdsuhd48sr0", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSHD48SR0, "mulhdushd48sr0", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUHD48SR0, "mulhduuhd48sr0", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSHD48SR0, "mulhnsshd48sr0", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUHD48SR0, "mulhnsuhd48sr0", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSHD48SR0, "mulhnushd48sr0", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUHD48SR0, "mulhnuuhd48sr0", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSHD48SR0, "mulhdtsshd48sr0", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUHD48SR0, "mulhdtsuhd48sr0", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620HD48SR0, "op620hd48sr0", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630HD48SR0, "op630hd48sr0", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSHD48SR1, "mullsshd48sr1", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSHD48SR1, "mullssshd48sr1", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSHD48SR1, "mulmsshd48sr1", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSHD48SR1, "mulmssshd48sr1", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSHD48SR1, "mulhdsshd48sr1", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUHD48SR1, "mulhdsuhd48sr1", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSHD48SR1, "mulhdushd48sr1", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUHD48SR1, "mulhduuhd48sr1", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSHD48SR1, "mulhnsshd48sr1", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUHD48SR1, "mulhnsuhd48sr1", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSHD48SR1, "mulhnushd48sr1", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUHD48SR1, "mulhnuuhd48sr1", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSHD48SR1, "mulhdtsshd48sr1", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUHD48SR1, "mulhdtsuhd48sr1", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620HD48SR1, "op620hd48sr1", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630HD48SR1, "op630hd48sr1", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSHD48SR2, "mullsshd48sr2", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSHD48SR2, "mullssshd48sr2", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSHD48SR2, "mulmsshd48sr2", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSHD48SR2, "mulmssshd48sr2", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSHD48SR2, "mulhdsshd48sr2", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUHD48SR2, "mulhdsuhd48sr2", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSHD48SR2, "mulhdushd48sr2", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUHD48SR2, "mulhduuhd48sr2", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSHD48SR2, "mulhnsshd48sr2", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUHD48SR2, "mulhnsuhd48sr2", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSHD48SR2, "mulhnushd48sr2", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUHD48SR2, "mulhnuuhd48sr2", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSHD48SR2, "mulhdtsshd48sr2", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUHD48SR2, "mulhdtsuhd48sr2", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620HD48SR2, "op620hd48sr2", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630HD48SR2, "op630hd48sr2", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSHD48SR3, "mullsshd48sr3", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSHD48SR3, "mullssshd48sr3", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSHD48SR3, "mulmsshd48sr3", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSHD48SR3, "mulmssshd48sr3", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSHD48SR3, "mulhdsshd48sr3", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUHD48SR3, "mulhdsuhd48sr3", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSHD48SR3, "mulhdushd48sr3", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUHD48SR3, "mulhduuhd48sr3", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSHD48SR3, "mulhnsshd48sr3", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUHD48SR3, "mulhnsuhd48sr3", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSHD48SR3, "mulhnushd48sr3", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUHD48SR3, "mulhnuuhd48sr3", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSHD48SR3, "mulhdtsshd48sr3", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUHD48SR3, "mulhdtsuhd48sr3", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620HD48SR3, "op620hd48sr3", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630HD48SR3, "op630hd48sr3", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSHD48SR4, "mullsshd48sr4", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSHD48SR4, "mullssshd48sr4", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSHD48SR4, "mulmsshd48sr4", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSHD48SR4, "mulmssshd48sr4", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSHD48SR4, "mulhdsshd48sr4", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUHD48SR4, "mulhdsuhd48sr4", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSHD48SR4, "mulhdushd48sr4", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUHD48SR4, "mulhduuhd48sr4", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSHD48SR4, "mulhnsshd48sr4", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUHD48SR4, "mulhnsuhd48sr4", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSHD48SR4, "mulhnushd48sr4", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUHD48SR4, "mulhnuuhd48sr4", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSHD48SR4, "mulhdtsshd48sr4", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUHD48SR4, "mulhdtsuhd48sr4", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620HD48SR4, "op620hd48sr4", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630HD48SR4, "op630hd48sr4", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSHD48SR5, "mullsshd48sr5", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSHD48SR5, "mullssshd48sr5", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSHD48SR5, "mulmsshd48sr5", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSHD48SR5, "mulmssshd48sr5", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSHD48SR5, "mulhdsshd48sr5", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUHD48SR5, "mulhdsuhd48sr5", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSHD48SR5, "mulhdushd48sr5", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUHD48SR5, "mulhduuhd48sr5", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSHD48SR5, "mulhnsshd48sr5", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUHD48SR5, "mulhnsuhd48sr5", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSHD48SR5, "mulhnushd48sr5", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUHD48SR5, "mulhnuuhd48sr5", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSHD48SR5, "mulhdtsshd48sr5", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUHD48SR5, "mulhdtsuhd48sr5", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620HD48SR5, "op620hd48sr5", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630HD48SR5, "op630hd48sr5", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSHD48SR6, "mullsshd48sr6", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSHD48SR6, "mullssshd48sr6", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSHD48SR6, "mulmsshd48sr6", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSHD48SR6, "mulmssshd48sr6", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSHD48SR6, "mulhdsshd48sr6", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUHD48SR6, "mulhdsuhd48sr6", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSHD48SR6, "mulhdushd48sr6", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUHD48SR6, "mulhduuhd48sr6", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSHD48SR6, "mulhnsshd48sr6", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUHD48SR6, "mulhnsuhd48sr6", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSHD48SR6, "mulhnushd48sr6", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUHD48SR6, "mulhnuuhd48sr6", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSHD48SR6, "mulhdtsshd48sr6", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUHD48SR6, "mulhdtsuhd48sr6", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620HD48SR6, "op620hd48sr6", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630HD48SR6, "op630hd48sr6", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSHD48SR7, "mullsshd48sr7", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSHD48SR7, "mullssshd48sr7", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSHD48SR7, "mulmsshd48sr7", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSHD48SR7, "mulmssshd48sr7", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSHD48SR7, "mulhdsshd48sr7", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUHD48SR7, "mulhdsuhd48sr7", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSHD48SR7, "mulhdushd48sr7", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUHD48SR7, "mulhduuhd48sr7", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSHD48SR7, "mulhnsshd48sr7", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUHD48SR7, "mulhnsuhd48sr7", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSHD48SR7, "mulhnushd48sr7", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUHD48SR7, "mulhnuuhd48sr7", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSHD48SR7, "mulhdtsshd48sr7", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUHD48SR7, "mulhdtsuhd48sr7", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620HD48SR7, "op620hd48sr7", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630HD48SR7, "op630hd48sr7", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSVD48SR0, "mullssvd48sr0", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSVD48SR0, "mullsssvd48sr0", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSVD48SR0, "mulmssvd48sr0", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSVD48SR0, "mulmsssvd48sr0", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSVD48SR0, "mulhdssvd48sr0", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUVD48SR0, "mulhdsuvd48sr0", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSVD48SR0, "mulhdusvd48sr0", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUVD48SR0, "mulhduuvd48sr0", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSVD48SR0, "mulhnssvd48sr0", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUVD48SR0, "mulhnsuvd48sr0", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSVD48SR0, "mulhnusvd48sr0", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUVD48SR0, "mulhnuuvd48sr0", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSVD48SR0, "mulhdtssvd48sr0", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUVD48SR0, "mulhdtsuvd48sr0", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620VD48SR0, "op620vd48sr0", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630VD48SR0, "op630vd48sr0", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSVD48SR1, "mullssvd48sr1", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSVD48SR1, "mullsssvd48sr1", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSVD48SR1, "mulmssvd48sr1", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSVD48SR1, "mulmsssvd48sr1", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSVD48SR1, "mulhdssvd48sr1", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUVD48SR1, "mulhdsuvd48sr1", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSVD48SR1, "mulhdusvd48sr1", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUVD48SR1, "mulhduuvd48sr1", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSVD48SR1, "mulhnssvd48sr1", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUVD48SR1, "mulhnsuvd48sr1", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSVD48SR1, "mulhnusvd48sr1", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUVD48SR1, "mulhnuuvd48sr1", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSVD48SR1, "mulhdtssvd48sr1", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUVD48SR1, "mulhdtsuvd48sr1", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620VD48SR1, "op620vd48sr1", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630VD48SR1, "op630vd48sr1", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSVD48SR2, "mullssvd48sr2", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSVD48SR2, "mullsssvd48sr2", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSVD48SR2, "mulmssvd48sr2", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSVD48SR2, "mulmsssvd48sr2", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSVD48SR2, "mulhdssvd48sr2", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUVD48SR2, "mulhdsuvd48sr2", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSVD48SR2, "mulhdusvd48sr2", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUVD48SR2, "mulhduuvd48sr2", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSVD48SR2, "mulhnssvd48sr2", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUVD48SR2, "mulhnsuvd48sr2", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSVD48SR2, "mulhnusvd48sr2", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUVD48SR2, "mulhnuuvd48sr2", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSVD48SR2, "mulhdtssvd48sr2", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUVD48SR2, "mulhdtsuvd48sr2", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620VD48SR2, "op620vd48sr2", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630VD48SR2, "op630vd48sr2", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSVD48SR3, "mullssvd48sr3", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSVD48SR3, "mullsssvd48sr3", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSVD48SR3, "mulmssvd48sr3", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSVD48SR3, "mulmsssvd48sr3", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSVD48SR3, "mulhdssvd48sr3", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUVD48SR3, "mulhdsuvd48sr3", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSVD48SR3, "mulhdusvd48sr3", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUVD48SR3, "mulhduuvd48sr3", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSVD48SR3, "mulhnssvd48sr3", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUVD48SR3, "mulhnsuvd48sr3", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSVD48SR3, "mulhnusvd48sr3", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUVD48SR3, "mulhnuuvd48sr3", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSVD48SR3, "mulhdtssvd48sr3", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUVD48SR3, "mulhdtsuvd48sr3", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620VD48SR3, "op620vd48sr3", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630VD48SR3, "op630vd48sr3", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSVD48SR4, "mullssvd48sr4", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSVD48SR4, "mullsssvd48sr4", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSVD48SR4, "mulmssvd48sr4", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSVD48SR4, "mulmsssvd48sr4", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSVD48SR4, "mulhdssvd48sr4", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUVD48SR4, "mulhdsuvd48sr4", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSVD48SR4, "mulhdusvd48sr4", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUVD48SR4, "mulhduuvd48sr4", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSVD48SR4, "mulhnssvd48sr4", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUVD48SR4, "mulhnsuvd48sr4", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSVD48SR4, "mulhnusvd48sr4", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUVD48SR4, "mulhnuuvd48sr4", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSVD48SR4, "mulhdtssvd48sr4", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUVD48SR4, "mulhdtsuvd48sr4", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620VD48SR4, "op620vd48sr4", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630VD48SR4, "op630vd48sr4", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSVD48SR5, "mullssvd48sr5", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSVD48SR5, "mullsssvd48sr5", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSVD48SR5, "mulmssvd48sr5", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSVD48SR5, "mulmsssvd48sr5", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSVD48SR5, "mulhdssvd48sr5", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUVD48SR5, "mulhdsuvd48sr5", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSVD48SR5, "mulhdusvd48sr5", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUVD48SR5, "mulhduuvd48sr5", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSVD48SR5, "mulhnssvd48sr5", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUVD48SR5, "mulhnsuvd48sr5", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSVD48SR5, "mulhnusvd48sr5", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUVD48SR5, "mulhnuuvd48sr5", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSVD48SR5, "mulhdtssvd48sr5", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUVD48SR5, "mulhdtsuvd48sr5", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620VD48SR5, "op620vd48sr5", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630VD48SR5, "op630vd48sr5", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSVD48SR6, "mullssvd48sr6", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSVD48SR6, "mullsssvd48sr6", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSVD48SR6, "mulmssvd48sr6", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSVD48SR6, "mulmsssvd48sr6", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSVD48SR6, "mulhdssvd48sr6", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUVD48SR6, "mulhdsuvd48sr6", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSVD48SR6, "mulhdusvd48sr6", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUVD48SR6, "mulhduuvd48sr6", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSVD48SR6, "mulhnssvd48sr6", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUVD48SR6, "mulhnsuvd48sr6", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSVD48SR6, "mulhnusvd48sr6", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUVD48SR6, "mulhnuuvd48sr6", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSVD48SR6, "mulhdtssvd48sr6", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUVD48SR6, "mulhdtsuvd48sr6", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620VD48SR6, "op620vd48sr6", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630VD48SR6, "op630vd48sr6", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSVD48SR7, "mullssvd48sr7", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULLSSSVD48SR7, "mullsssvd48sr7", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSVD48SR7, "mulmssvd48sr7", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULMSSSVD48SR7, "mulmsssvd48sr7", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSSVD48SR7, "mulhdssvd48sr7", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDSUVD48SR7, "mulhdsuvd48sr7", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUSVD48SR7, "mulhdusvd48sr7", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDUUVD48SR7, "mulhduuvd48sr7", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSSVD48SR7, "mulhnssvd48sr7", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNSUVD48SR7, "mulhnsuvd48sr7", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUSVD48SR7, "mulhnusvd48sr7", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHNUUVD48SR7, "mulhnuuvd48sr7", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSSVD48SR7, "mulhdtssvd48sr7", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MULHDTSUVD48SR7, "mulhdtsuvd48sr7", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP620VD48SR7, "op620vd48sr7", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP630VD48SR7, "op630vd48sr7", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481HD48SR0, "op481hd48sr0", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491HD48SR0, "op491hd48sr0", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501HD48SR0, "op501hd48sr0", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511HD48SR0, "op511hd48sr0", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSHD48SR0, "mul32sshd48sr0", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUHD48SR0, "mul32suhd48sr0", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USHD48SR0, "mul32ushd48sr0", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUHD48SR0, "mul32uuhd48sr0", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561HD48SR0, "op561hd48sr0", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571HD48SR0, "op571hd48sr0", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581HD48SR0, "op581hd48sr0", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591HD48SR0, "op591hd48sr0", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601HD48SR0, "op601hd48sr0", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611HD48SR0, "op611hd48sr0", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621HD48SR0, "op621hd48sr0", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631HD48SR0, "op631hd48sr0", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481HD48SR1, "op481hd48sr1", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491HD48SR1, "op491hd48sr1", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501HD48SR1, "op501hd48sr1", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511HD48SR1, "op511hd48sr1", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSHD48SR1, "mul32sshd48sr1", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUHD48SR1, "mul32suhd48sr1", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USHD48SR1, "mul32ushd48sr1", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUHD48SR1, "mul32uuhd48sr1", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561HD48SR1, "op561hd48sr1", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571HD48SR1, "op571hd48sr1", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581HD48SR1, "op581hd48sr1", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591HD48SR1, "op591hd48sr1", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601HD48SR1, "op601hd48sr1", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611HD48SR1, "op611hd48sr1", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621HD48SR1, "op621hd48sr1", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631HD48SR1, "op631hd48sr1", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481HD48SR2, "op481hd48sr2", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491HD48SR2, "op491hd48sr2", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501HD48SR2, "op501hd48sr2", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511HD48SR2, "op511hd48sr2", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSHD48SR2, "mul32sshd48sr2", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUHD48SR2, "mul32suhd48sr2", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USHD48SR2, "mul32ushd48sr2", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUHD48SR2, "mul32uuhd48sr2", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561HD48SR2, "op561hd48sr2", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571HD48SR2, "op571hd48sr2", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581HD48SR2, "op581hd48sr2", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591HD48SR2, "op591hd48sr2", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601HD48SR2, "op601hd48sr2", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611HD48SR2, "op611hd48sr2", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621HD48SR2, "op621hd48sr2", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631HD48SR2, "op631hd48sr2", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481HD48SR3, "op481hd48sr3", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491HD48SR3, "op491hd48sr3", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501HD48SR3, "op501hd48sr3", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511HD48SR3, "op511hd48sr3", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSHD48SR3, "mul32sshd48sr3", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUHD48SR3, "mul32suhd48sr3", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USHD48SR3, "mul32ushd48sr3", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUHD48SR3, "mul32uuhd48sr3", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561HD48SR3, "op561hd48sr3", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571HD48SR3, "op571hd48sr3", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581HD48SR3, "op581hd48sr3", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591HD48SR3, "op591hd48sr3", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601HD48SR3, "op601hd48sr3", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611HD48SR3, "op611hd48sr3", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621HD48SR3, "op621hd48sr3", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631HD48SR3, "op631hd48sr3", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481HD48SR4, "op481hd48sr4", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491HD48SR4, "op491hd48sr4", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501HD48SR4, "op501hd48sr4", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511HD48SR4, "op511hd48sr4", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSHD48SR4, "mul32sshd48sr4", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUHD48SR4, "mul32suhd48sr4", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USHD48SR4, "mul32ushd48sr4", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUHD48SR4, "mul32uuhd48sr4", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561HD48SR4, "op561hd48sr4", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571HD48SR4, "op571hd48sr4", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581HD48SR4, "op581hd48sr4", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591HD48SR4, "op591hd48sr4", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601HD48SR4, "op601hd48sr4", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611HD48SR4, "op611hd48sr4", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621HD48SR4, "op621hd48sr4", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631HD48SR4, "op631hd48sr4", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481HD48SR5, "op481hd48sr5", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491HD48SR5, "op491hd48sr5", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501HD48SR5, "op501hd48sr5", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511HD48SR5, "op511hd48sr5", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSHD48SR5, "mul32sshd48sr5", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUHD48SR5, "mul32suhd48sr5", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USHD48SR5, "mul32ushd48sr5", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUHD48SR5, "mul32uuhd48sr5", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561HD48SR5, "op561hd48sr5", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571HD48SR5, "op571hd48sr5", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581HD48SR5, "op581hd48sr5", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591HD48SR5, "op591hd48sr5", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601HD48SR5, "op601hd48sr5", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611HD48SR5, "op611hd48sr5", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621HD48SR5, "op621hd48sr5", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631HD48SR5, "op631hd48sr5", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481HD48SR6, "op481hd48sr6", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491HD48SR6, "op491hd48sr6", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501HD48SR6, "op501hd48sr6", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511HD48SR6, "op511hd48sr6", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSHD48SR6, "mul32sshd48sr6", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUHD48SR6, "mul32suhd48sr6", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USHD48SR6, "mul32ushd48sr6", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUHD48SR6, "mul32uuhd48sr6", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561HD48SR6, "op561hd48sr6", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571HD48SR6, "op571hd48sr6", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581HD48SR6, "op581hd48sr6", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591HD48SR6, "op591hd48sr6", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601HD48SR6, "op601hd48sr6", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611HD48SR6, "op611hd48sr6", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621HD48SR6, "op621hd48sr6", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631HD48SR6, "op631hd48sr6", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481HD48SR7, "op481hd48sr7", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491HD48SR7, "op491hd48sr7", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501HD48SR7, "op501hd48sr7", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511HD48SR7, "op511hd48sr7", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSHD48SR7, "mul32sshd48sr7", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUHD48SR7, "mul32suhd48sr7", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USHD48SR7, "mul32ushd48sr7", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUHD48SR7, "mul32uuhd48sr7", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561HD48SR7, "op561hd48sr7", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571HD48SR7, "op571hd48sr7", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581HD48SR7, "op581hd48sr7", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591HD48SR7, "op591hd48sr7", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601HD48SR7, "op601hd48sr7", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611HD48SR7, "op611hd48sr7", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621HD48SR7, "op621hd48sr7", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631HD48SR7, "op631hd48sr7", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481VD48SR0, "op481vd48sr0", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491VD48SR0, "op491vd48sr0", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501VD48SR0, "op501vd48sr0", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511VD48SR0, "op511vd48sr0", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSVD48SR0, "mul32ssvd48sr0", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUVD48SR0, "mul32suvd48sr0", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USVD48SR0, "mul32usvd48sr0", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUVD48SR0, "mul32uuvd48sr0", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561VD48SR0, "op561vd48sr0", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571VD48SR0, "op571vd48sr0", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581VD48SR0, "op581vd48sr0", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591VD48SR0, "op591vd48sr0", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601VD48SR0, "op601vd48sr0", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611VD48SR0, "op611vd48sr0", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621VD48SR0, "op621vd48sr0", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631VD48SR0, "op631vd48sr0", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481VD48SR1, "op481vd48sr1", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491VD48SR1, "op491vd48sr1", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501VD48SR1, "op501vd48sr1", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511VD48SR1, "op511vd48sr1", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSVD48SR1, "mul32ssvd48sr1", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUVD48SR1, "mul32suvd48sr1", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USVD48SR1, "mul32usvd48sr1", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUVD48SR1, "mul32uuvd48sr1", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561VD48SR1, "op561vd48sr1", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571VD48SR1, "op571vd48sr1", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581VD48SR1, "op581vd48sr1", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591VD48SR1, "op591vd48sr1", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601VD48SR1, "op601vd48sr1", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611VD48SR1, "op611vd48sr1", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621VD48SR1, "op621vd48sr1", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631VD48SR1, "op631vd48sr1", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481VD48SR2, "op481vd48sr2", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491VD48SR2, "op491vd48sr2", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501VD48SR2, "op501vd48sr2", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511VD48SR2, "op511vd48sr2", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSVD48SR2, "mul32ssvd48sr2", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUVD48SR2, "mul32suvd48sr2", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USVD48SR2, "mul32usvd48sr2", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUVD48SR2, "mul32uuvd48sr2", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561VD48SR2, "op561vd48sr2", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571VD48SR2, "op571vd48sr2", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581VD48SR2, "op581vd48sr2", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591VD48SR2, "op591vd48sr2", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601VD48SR2, "op601vd48sr2", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611VD48SR2, "op611vd48sr2", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621VD48SR2, "op621vd48sr2", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631VD48SR2, "op631vd48sr2", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481VD48SR3, "op481vd48sr3", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491VD48SR3, "op491vd48sr3", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501VD48SR3, "op501vd48sr3", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511VD48SR3, "op511vd48sr3", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSVD48SR3, "mul32ssvd48sr3", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUVD48SR3, "mul32suvd48sr3", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USVD48SR3, "mul32usvd48sr3", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUVD48SR3, "mul32uuvd48sr3", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561VD48SR3, "op561vd48sr3", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571VD48SR3, "op571vd48sr3", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581VD48SR3, "op581vd48sr3", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591VD48SR3, "op591vd48sr3", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601VD48SR3, "op601vd48sr3", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611VD48SR3, "op611vd48sr3", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621VD48SR3, "op621vd48sr3", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631VD48SR3, "op631vd48sr3", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481VD48SR4, "op481vd48sr4", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491VD48SR4, "op491vd48sr4", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501VD48SR4, "op501vd48sr4", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511VD48SR4, "op511vd48sr4", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSVD48SR4, "mul32ssvd48sr4", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUVD48SR4, "mul32suvd48sr4", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USVD48SR4, "mul32usvd48sr4", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUVD48SR4, "mul32uuvd48sr4", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561VD48SR4, "op561vd48sr4", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571VD48SR4, "op571vd48sr4", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581VD48SR4, "op581vd48sr4", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591VD48SR4, "op591vd48sr4", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601VD48SR4, "op601vd48sr4", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611VD48SR4, "op611vd48sr4", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621VD48SR4, "op621vd48sr4", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631VD48SR4, "op631vd48sr4", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481VD48SR5, "op481vd48sr5", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491VD48SR5, "op491vd48sr5", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501VD48SR5, "op501vd48sr5", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511VD48SR5, "op511vd48sr5", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSVD48SR5, "mul32ssvd48sr5", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUVD48SR5, "mul32suvd48sr5", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USVD48SR5, "mul32usvd48sr5", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUVD48SR5, "mul32uuvd48sr5", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561VD48SR5, "op561vd48sr5", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571VD48SR5, "op571vd48sr5", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581VD48SR5, "op581vd48sr5", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591VD48SR5, "op591vd48sr5", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601VD48SR5, "op601vd48sr5", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611VD48SR5, "op611vd48sr5", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621VD48SR5, "op621vd48sr5", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631VD48SR5, "op631vd48sr5", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481VD48SR6, "op481vd48sr6", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491VD48SR6, "op491vd48sr6", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501VD48SR6, "op501vd48sr6", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511VD48SR6, "op511vd48sr6", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSVD48SR6, "mul32ssvd48sr6", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUVD48SR6, "mul32suvd48sr6", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USVD48SR6, "mul32usvd48sr6", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUVD48SR6, "mul32uuvd48sr6", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561VD48SR6, "op561vd48sr6", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571VD48SR6, "op571vd48sr6", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581VD48SR6, "op581vd48sr6", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591VD48SR6, "op591vd48sr6", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601VD48SR6, "op601vd48sr6", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611VD48SR6, "op611vd48sr6", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621VD48SR6, "op621vd48sr6", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631VD48SR6, "op631vd48sr6", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP481VD48SR7, "op481vd48sr7", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP491VD48SR7, "op491vd48sr7", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP501VD48SR7, "op501vd48sr7", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP511VD48SR7, "op511vd48sr7", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SSVD48SR7, "mul32ssvd48sr7", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32SUVD48SR7, "mul32suvd48sr7", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32USVD48SR7, "mul32usvd48sr7", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_MUL32UUVD48SR7, "mul32uuvd48sr7", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP561VD48SR7, "op561vd48sr7", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP571VD48SR7, "op571vd48sr7", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP581VD48SR7, "op581vd48sr7", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP591VD48SR7, "op591vd48sr7", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP601VD48SR7, "op601vd48sr7", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP611VD48SR7, "op611vd48sr7", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP621VD48SR7, "op621vd48sr7", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48sclr$setf_mod */
  {
    VC4_INSN_OP631VD48SR7, "op631vd48sr7", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULLSSHD48VR0, "mullsshd48vr0", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULLSSSHD48VR0, "mullssshd48vr0", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULMSSHD48VR0, "mulmsshd48vr0", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULMSSSHD48VR0, "mulmssshd48vr0", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHDSSHD48VR0, "mulhdsshd48vr0", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHDSUHD48VR0, "mulhdsuhd48vr0", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHDUSHD48VR0, "mulhdushd48vr0", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHDUUHD48VR0, "mulhduuhd48vr0", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHNSSHD48VR0, "mulhnsshd48vr0", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHNSUHD48VR0, "mulhnsuhd48vr0", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHNUSHD48VR0, "mulhnushd48vr0", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHNUUHD48VR0, "mulhnuuhd48vr0", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHDTSSHD48VR0, "mulhdtsshd48vr0", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MULHDTSUHD48VR0, "mulhdtsuhd48vr0", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP620HD48VR0, "op620hd48vr0", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP630HD48VR0, "op630hd48vr0", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULLSSHD48VR1, "mullsshd48vr1", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULLSSSHD48VR1, "mullssshd48vr1", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULMSSHD48VR1, "mulmsshd48vr1", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULMSSSHD48VR1, "mulmssshd48vr1", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHDSSHD48VR1, "mulhdsshd48vr1", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHDSUHD48VR1, "mulhdsuhd48vr1", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHDUSHD48VR1, "mulhdushd48vr1", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHDUUHD48VR1, "mulhduuhd48vr1", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHNSSHD48VR1, "mulhnsshd48vr1", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHNSUHD48VR1, "mulhnsuhd48vr1", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHNUSHD48VR1, "mulhnushd48vr1", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHNUUHD48VR1, "mulhnuuhd48vr1", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHDTSSHD48VR1, "mulhdtsshd48vr1", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MULHDTSUHD48VR1, "mulhdtsuhd48vr1", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP620HD48VR1, "op620hd48vr1", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP630HD48VR1, "op630hd48vr1", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULLSSHD48VR2, "mullsshd48vr2", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULLSSSHD48VR2, "mullssshd48vr2", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULMSSHD48VR2, "mulmsshd48vr2", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULMSSSHD48VR2, "mulmssshd48vr2", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHDSSHD48VR2, "mulhdsshd48vr2", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHDSUHD48VR2, "mulhdsuhd48vr2", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHDUSHD48VR2, "mulhdushd48vr2", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHDUUHD48VR2, "mulhduuhd48vr2", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHNSSHD48VR2, "mulhnsshd48vr2", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHNSUHD48VR2, "mulhnsuhd48vr2", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHNUSHD48VR2, "mulhnushd48vr2", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHNUUHD48VR2, "mulhnuuhd48vr2", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHDTSSHD48VR2, "mulhdtsshd48vr2", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MULHDTSUHD48VR2, "mulhdtsuhd48vr2", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP620HD48VR2, "op620hd48vr2", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP630HD48VR2, "op630hd48vr2", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULLSSHD48VR3, "mullsshd48vr3", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULLSSSHD48VR3, "mullssshd48vr3", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULMSSHD48VR3, "mulmsshd48vr3", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULMSSSHD48VR3, "mulmssshd48vr3", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHDSSHD48VR3, "mulhdsshd48vr3", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHDSUHD48VR3, "mulhdsuhd48vr3", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHDUSHD48VR3, "mulhdushd48vr3", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHDUUHD48VR3, "mulhduuhd48vr3", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHNSSHD48VR3, "mulhnsshd48vr3", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHNSUHD48VR3, "mulhnsuhd48vr3", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHNUSHD48VR3, "mulhnushd48vr3", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHNUUHD48VR3, "mulhnuuhd48vr3", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHDTSSHD48VR3, "mulhdtsshd48vr3", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MULHDTSUHD48VR3, "mulhdtsuhd48vr3", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP620HD48VR3, "op620hd48vr3", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP630HD48VR3, "op630hd48vr3", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULLSSHD48VR4, "mullsshd48vr4", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULLSSSHD48VR4, "mullssshd48vr4", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULMSSHD48VR4, "mulmsshd48vr4", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULMSSSHD48VR4, "mulmssshd48vr4", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHDSSHD48VR4, "mulhdsshd48vr4", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHDSUHD48VR4, "mulhdsuhd48vr4", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHDUSHD48VR4, "mulhdushd48vr4", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHDUUHD48VR4, "mulhduuhd48vr4", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHNSSHD48VR4, "mulhnsshd48vr4", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHNSUHD48VR4, "mulhnsuhd48vr4", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHNUSHD48VR4, "mulhnushd48vr4", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHNUUHD48VR4, "mulhnuuhd48vr4", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHDTSSHD48VR4, "mulhdtsshd48vr4", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MULHDTSUHD48VR4, "mulhdtsuhd48vr4", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP620HD48VR4, "op620hd48vr4", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP630HD48VR4, "op630hd48vr4", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULLSSHD48VR5, "mullsshd48vr5", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULLSSSHD48VR5, "mullssshd48vr5", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULMSSHD48VR5, "mulmsshd48vr5", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULMSSSHD48VR5, "mulmssshd48vr5", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHDSSHD48VR5, "mulhdsshd48vr5", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHDSUHD48VR5, "mulhdsuhd48vr5", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHDUSHD48VR5, "mulhdushd48vr5", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHDUUHD48VR5, "mulhduuhd48vr5", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHNSSHD48VR5, "mulhnsshd48vr5", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHNSUHD48VR5, "mulhnsuhd48vr5", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHNUSHD48VR5, "mulhnushd48vr5", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHNUUHD48VR5, "mulhnuuhd48vr5", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHDTSSHD48VR5, "mulhdtsshd48vr5", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MULHDTSUHD48VR5, "mulhdtsuhd48vr5", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP620HD48VR5, "op620hd48vr5", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP630HD48VR5, "op630hd48vr5", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULLSSHD48VR6, "mullsshd48vr6", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULLSSSHD48VR6, "mullssshd48vr6", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULMSSHD48VR6, "mulmsshd48vr6", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULMSSSHD48VR6, "mulmssshd48vr6", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHDSSHD48VR6, "mulhdsshd48vr6", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHDSUHD48VR6, "mulhdsuhd48vr6", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHDUSHD48VR6, "mulhdushd48vr6", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHDUUHD48VR6, "mulhduuhd48vr6", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHNSSHD48VR6, "mulhnsshd48vr6", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHNSUHD48VR6, "mulhnsuhd48vr6", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHNUSHD48VR6, "mulhnushd48vr6", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHNUUHD48VR6, "mulhnuuhd48vr6", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHDTSSHD48VR6, "mulhdtsshd48vr6", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MULHDTSUHD48VR6, "mulhdtsuhd48vr6", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP620HD48VR6, "op620hd48vr6", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP630HD48VR6, "op630hd48vr6", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULLSSHD48VR7, "mullsshd48vr7", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULLSSSHD48VR7, "mullssshd48vr7", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULMSSHD48VR7, "mulmsshd48vr7", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULMSSSHD48VR7, "mulmssshd48vr7", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHDSSHD48VR7, "mulhdsshd48vr7", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHDSUHD48VR7, "mulhdsuhd48vr7", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHDUSHD48VR7, "mulhdushd48vr7", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHDUUHD48VR7, "mulhduuhd48vr7", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHNSSHD48VR7, "mulhnsshd48vr7", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHNSUHD48VR7, "mulhnsuhd48vr7", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHNUSHD48VR7, "mulhnushd48vr7", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHNUUHD48VR7, "mulhnuuhd48vr7", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHDTSSHD48VR7, "mulhdtsshd48vr7", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MULHDTSUHD48VR7, "mulhdtsuhd48vr7", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP620HD48VR7, "op620hd48vr7", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP630HD48VR7, "op630hd48vr7", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULLSSVD48VR0, "mullssvd48vr0", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULLSSSVD48VR0, "mullsssvd48vr0", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULMSSVD48VR0, "mulmssvd48vr0", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULMSSSVD48VR0, "mulmsssvd48vr0", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHDSSVD48VR0, "mulhdssvd48vr0", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHDSUVD48VR0, "mulhdsuvd48vr0", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHDUSVD48VR0, "mulhdusvd48vr0", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHDUUVD48VR0, "mulhduuvd48vr0", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHNSSVD48VR0, "mulhnssvd48vr0", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHNSUVD48VR0, "mulhnsuvd48vr0", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHNUSVD48VR0, "mulhnusvd48vr0", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHNUUVD48VR0, "mulhnuuvd48vr0", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHDTSSVD48VR0, "mulhdtssvd48vr0", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MULHDTSUVD48VR0, "mulhdtsuvd48vr0", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP620VD48VR0, "op620vd48vr0", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP630VD48VR0, "op630vd48vr0", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULLSSVD48VR1, "mullssvd48vr1", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULLSSSVD48VR1, "mullsssvd48vr1", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULMSSVD48VR1, "mulmssvd48vr1", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULMSSSVD48VR1, "mulmsssvd48vr1", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHDSSVD48VR1, "mulhdssvd48vr1", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHDSUVD48VR1, "mulhdsuvd48vr1", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHDUSVD48VR1, "mulhdusvd48vr1", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHDUUVD48VR1, "mulhduuvd48vr1", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHNSSVD48VR1, "mulhnssvd48vr1", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHNSUVD48VR1, "mulhnsuvd48vr1", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHNUSVD48VR1, "mulhnusvd48vr1", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHNUUVD48VR1, "mulhnuuvd48vr1", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHDTSSVD48VR1, "mulhdtssvd48vr1", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MULHDTSUVD48VR1, "mulhdtsuvd48vr1", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP620VD48VR1, "op620vd48vr1", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP630VD48VR1, "op630vd48vr1", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULLSSVD48VR2, "mullssvd48vr2", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULLSSSVD48VR2, "mullsssvd48vr2", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULMSSVD48VR2, "mulmssvd48vr2", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULMSSSVD48VR2, "mulmsssvd48vr2", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHDSSVD48VR2, "mulhdssvd48vr2", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHDSUVD48VR2, "mulhdsuvd48vr2", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHDUSVD48VR2, "mulhdusvd48vr2", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHDUUVD48VR2, "mulhduuvd48vr2", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHNSSVD48VR2, "mulhnssvd48vr2", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHNSUVD48VR2, "mulhnsuvd48vr2", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHNUSVD48VR2, "mulhnusvd48vr2", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHNUUVD48VR2, "mulhnuuvd48vr2", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHDTSSVD48VR2, "mulhdtssvd48vr2", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MULHDTSUVD48VR2, "mulhdtsuvd48vr2", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP620VD48VR2, "op620vd48vr2", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP630VD48VR2, "op630vd48vr2", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULLSSVD48VR3, "mullssvd48vr3", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULLSSSVD48VR3, "mullsssvd48vr3", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULMSSVD48VR3, "mulmssvd48vr3", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULMSSSVD48VR3, "mulmsssvd48vr3", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHDSSVD48VR3, "mulhdssvd48vr3", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHDSUVD48VR3, "mulhdsuvd48vr3", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHDUSVD48VR3, "mulhdusvd48vr3", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHDUUVD48VR3, "mulhduuvd48vr3", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHNSSVD48VR3, "mulhnssvd48vr3", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHNSUVD48VR3, "mulhnsuvd48vr3", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHNUSVD48VR3, "mulhnusvd48vr3", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHNUUVD48VR3, "mulhnuuvd48vr3", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHDTSSVD48VR3, "mulhdtssvd48vr3", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MULHDTSUVD48VR3, "mulhdtsuvd48vr3", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP620VD48VR3, "op620vd48vr3", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP630VD48VR3, "op630vd48vr3", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULLSSVD48VR4, "mullssvd48vr4", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULLSSSVD48VR4, "mullsssvd48vr4", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULMSSVD48VR4, "mulmssvd48vr4", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULMSSSVD48VR4, "mulmsssvd48vr4", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHDSSVD48VR4, "mulhdssvd48vr4", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHDSUVD48VR4, "mulhdsuvd48vr4", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHDUSVD48VR4, "mulhdusvd48vr4", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHDUUVD48VR4, "mulhduuvd48vr4", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHNSSVD48VR4, "mulhnssvd48vr4", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHNSUVD48VR4, "mulhnsuvd48vr4", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHNUSVD48VR4, "mulhnusvd48vr4", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHNUUVD48VR4, "mulhnuuvd48vr4", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHDTSSVD48VR4, "mulhdtssvd48vr4", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MULHDTSUVD48VR4, "mulhdtsuvd48vr4", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP620VD48VR4, "op620vd48vr4", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP630VD48VR4, "op630vd48vr4", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULLSSVD48VR5, "mullssvd48vr5", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULLSSSVD48VR5, "mullsssvd48vr5", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULMSSVD48VR5, "mulmssvd48vr5", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULMSSSVD48VR5, "mulmsssvd48vr5", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHDSSVD48VR5, "mulhdssvd48vr5", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHDSUVD48VR5, "mulhdsuvd48vr5", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHDUSVD48VR5, "mulhdusvd48vr5", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHDUUVD48VR5, "mulhduuvd48vr5", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHNSSVD48VR5, "mulhnssvd48vr5", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHNSUVD48VR5, "mulhnsuvd48vr5", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHNUSVD48VR5, "mulhnusvd48vr5", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHNUUVD48VR5, "mulhnuuvd48vr5", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHDTSSVD48VR5, "mulhdtssvd48vr5", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MULHDTSUVD48VR5, "mulhdtsuvd48vr5", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP620VD48VR5, "op620vd48vr5", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP630VD48VR5, "op630vd48vr5", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULLSSVD48VR6, "mullssvd48vr6", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULLSSSVD48VR6, "mullsssvd48vr6", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULMSSVD48VR6, "mulmssvd48vr6", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULMSSSVD48VR6, "mulmsssvd48vr6", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHDSSVD48VR6, "mulhdssvd48vr6", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHDSUVD48VR6, "mulhdsuvd48vr6", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHDUSVD48VR6, "mulhdusvd48vr6", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHDUUVD48VR6, "mulhduuvd48vr6", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHNSSVD48VR6, "mulhnssvd48vr6", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHNSUVD48VR6, "mulhnsuvd48vr6", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHNUSVD48VR6, "mulhnusvd48vr6", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHNUUVD48VR6, "mulhnuuvd48vr6", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHDTSSVD48VR6, "mulhdtssvd48vr6", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MULHDTSUVD48VR6, "mulhdtsuvd48vr6", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP620VD48VR6, "op620vd48vr6", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP630VD48VR6, "op630vd48vr6", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULLSSVD48VR7, "mullssvd48vr7", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULLSSSVD48VR7, "mullsssvd48vr7", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULMSSVD48VR7, "mulmssvd48vr7", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULMSSSVD48VR7, "mulmsssvd48vr7", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHDSSVD48VR7, "mulhdssvd48vr7", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHDSUVD48VR7, "mulhdsuvd48vr7", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHDUSVD48VR7, "mulhdusvd48vr7", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHDUUVD48VR7, "mulhduuvd48vr7", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHNSSVD48VR7, "mulhnssvd48vr7", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHNSUVD48VR7, "mulhnsuvd48vr7", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHNUSVD48VR7, "mulhnusvd48vr7", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHNUUVD48VR7, "mulhnuuvd48vr7", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHDTSSVD48VR7, "mulhdtssvd48vr7", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MULHDTSUVD48VR7, "mulhdtsuvd48vr7", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP620VD48VR7, "op620vd48vr7", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP630VD48VR7, "op630vd48vr7", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP481HD48VR0, "op481hd48vr0", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP491HD48VR0, "op491hd48vr0", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP501HD48VR0, "op501hd48vr0", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP511HD48VR0, "op511hd48vr0", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MUL32SSHD48VR0, "mul32sshd48vr0", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MUL32SUHD48VR0, "mul32suhd48vr0", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MUL32USHD48VR0, "mul32ushd48vr0", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_MUL32UUHD48VR0, "mul32uuhd48vr0", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP561HD48VR0, "op561hd48vr0", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP571HD48VR0, "op571hd48vr0", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP581HD48VR0, "op581hd48vr0", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP591HD48VR0, "op591hd48vr0", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP601HD48VR0, "op601hd48vr0", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP611HD48VR0, "op611hd48vr0", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP621HD48VR0, "op621hd48vr0", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_OP631HD48VR0, "op631hd48vr0", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP481HD48VR1, "op481hd48vr1", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP491HD48VR1, "op491hd48vr1", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP501HD48VR1, "op501hd48vr1", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP511HD48VR1, "op511hd48vr1", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MUL32SSHD48VR1, "mul32sshd48vr1", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MUL32SUHD48VR1, "mul32suhd48vr1", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MUL32USHD48VR1, "mul32ushd48vr1", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_MUL32UUHD48VR1, "mul32uuhd48vr1", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP561HD48VR1, "op561hd48vr1", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP571HD48VR1, "op571hd48vr1", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP581HD48VR1, "op581hd48vr1", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP591HD48VR1, "op591hd48vr1", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP601HD48VR1, "op601hd48vr1", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP611HD48VR1, "op611hd48vr1", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP621HD48VR1, "op621hd48vr1", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_OP631HD48VR1, "op631hd48vr1", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP481HD48VR2, "op481hd48vr2", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP491HD48VR2, "op491hd48vr2", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP501HD48VR2, "op501hd48vr2", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP511HD48VR2, "op511hd48vr2", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MUL32SSHD48VR2, "mul32sshd48vr2", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MUL32SUHD48VR2, "mul32suhd48vr2", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MUL32USHD48VR2, "mul32ushd48vr2", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_MUL32UUHD48VR2, "mul32uuhd48vr2", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP561HD48VR2, "op561hd48vr2", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP571HD48VR2, "op571hd48vr2", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP581HD48VR2, "op581hd48vr2", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP591HD48VR2, "op591hd48vr2", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP601HD48VR2, "op601hd48vr2", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP611HD48VR2, "op611hd48vr2", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP621HD48VR2, "op621hd48vr2", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_OP631HD48VR2, "op631hd48vr2", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP481HD48VR3, "op481hd48vr3", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP491HD48VR3, "op491hd48vr3", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP501HD48VR3, "op501hd48vr3", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP511HD48VR3, "op511hd48vr3", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MUL32SSHD48VR3, "mul32sshd48vr3", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MUL32SUHD48VR3, "mul32suhd48vr3", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MUL32USHD48VR3, "mul32ushd48vr3", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_MUL32UUHD48VR3, "mul32uuhd48vr3", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP561HD48VR3, "op561hd48vr3", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP571HD48VR3, "op571hd48vr3", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP581HD48VR3, "op581hd48vr3", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP591HD48VR3, "op591hd48vr3", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP601HD48VR3, "op601hd48vr3", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP611HD48VR3, "op611hd48vr3", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP621HD48VR3, "op621hd48vr3", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_OP631HD48VR3, "op631hd48vr3", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP481HD48VR4, "op481hd48vr4", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP491HD48VR4, "op491hd48vr4", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP501HD48VR4, "op501hd48vr4", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP511HD48VR4, "op511hd48vr4", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MUL32SSHD48VR4, "mul32sshd48vr4", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MUL32SUHD48VR4, "mul32suhd48vr4", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MUL32USHD48VR4, "mul32ushd48vr4", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_MUL32UUHD48VR4, "mul32uuhd48vr4", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP561HD48VR4, "op561hd48vr4", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP571HD48VR4, "op571hd48vr4", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP581HD48VR4, "op581hd48vr4", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP591HD48VR4, "op591hd48vr4", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP601HD48VR4, "op601hd48vr4", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP611HD48VR4, "op611hd48vr4", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP621HD48VR4, "op621hd48vr4", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_OP631HD48VR4, "op631hd48vr4", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP481HD48VR5, "op481hd48vr5", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP491HD48VR5, "op491hd48vr5", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP501HD48VR5, "op501hd48vr5", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP511HD48VR5, "op511hd48vr5", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MUL32SSHD48VR5, "mul32sshd48vr5", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MUL32SUHD48VR5, "mul32suhd48vr5", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MUL32USHD48VR5, "mul32ushd48vr5", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_MUL32UUHD48VR5, "mul32uuhd48vr5", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP561HD48VR5, "op561hd48vr5", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP571HD48VR5, "op571hd48vr5", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP581HD48VR5, "op581hd48vr5", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP591HD48VR5, "op591hd48vr5", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP601HD48VR5, "op601hd48vr5", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP611HD48VR5, "op611hd48vr5", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP621HD48VR5, "op621hd48vr5", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_OP631HD48VR5, "op631hd48vr5", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP481HD48VR6, "op481hd48vr6", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP491HD48VR6, "op491hd48vr6", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP501HD48VR6, "op501hd48vr6", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP511HD48VR6, "op511hd48vr6", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MUL32SSHD48VR6, "mul32sshd48vr6", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MUL32SUHD48VR6, "mul32suhd48vr6", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MUL32USHD48VR6, "mul32ushd48vr6", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_MUL32UUHD48VR6, "mul32uuhd48vr6", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP561HD48VR6, "op561hd48vr6", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP571HD48VR6, "op571hd48vr6", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP581HD48VR6, "op581hd48vr6", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP591HD48VR6, "op591hd48vr6", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP601HD48VR6, "op601hd48vr6", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP611HD48VR6, "op611hd48vr6", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP621HD48VR6, "op621hd48vr6", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_OP631HD48VR6, "op631hd48vr6", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP481HD48VR7, "op481hd48vr7", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP491HD48VR7, "op491hd48vr7", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP501HD48VR7, "op501hd48vr7", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP511HD48VR7, "op511hd48vr7", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MUL32SSHD48VR7, "mul32sshd48vr7", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MUL32SUHD48VR7, "mul32suhd48vr7", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MUL32USHD48VR7, "mul32ushd48vr7", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_MUL32UUHD48VR7, "mul32uuhd48vr7", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP561HD48VR7, "op561hd48vr7", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP571HD48VR7, "op571hd48vr7", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP581HD48VR7, "op581hd48vr7", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP591HD48VR7, "op591hd48vr7", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP601HD48VR7, "op601hd48vr7", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP611HD48VR7, "op611hd48vr7", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP621HD48VR7, "op621hd48vr7", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_OP631HD48VR7, "op631hd48vr7", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP481VD48VR0, "op481vd48vr0", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP491VD48VR0, "op491vd48vr0", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP501VD48VR0, "op501vd48vr0", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP511VD48VR0, "op511vd48vr0", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MUL32SSVD48VR0, "mul32ssvd48vr0", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MUL32SUVD48VR0, "mul32suvd48vr0", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MUL32USVD48VR0, "mul32usvd48vr0", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_MUL32UUVD48VR0, "mul32uuvd48vr0", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP561VD48VR0, "op561vd48vr0", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP571VD48VR0, "op571vd48vr0", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP581VD48VR0, "op581vd48vr0", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP591VD48VR0, "op591vd48vr0", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP601VD48VR0, "op601vd48vr0", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP611VD48VR0, "op611vd48vr0", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP621VD48VR0, "op621vd48vr0", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_OP631VD48VR0, "op631vd48vr0", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP481VD48VR1, "op481vd48vr1", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP491VD48VR1, "op491vd48vr1", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP501VD48VR1, "op501vd48vr1", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP511VD48VR1, "op511vd48vr1", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MUL32SSVD48VR1, "mul32ssvd48vr1", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MUL32SUVD48VR1, "mul32suvd48vr1", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MUL32USVD48VR1, "mul32usvd48vr1", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_MUL32UUVD48VR1, "mul32uuvd48vr1", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP561VD48VR1, "op561vd48vr1", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP571VD48VR1, "op571vd48vr1", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP581VD48VR1, "op581vd48vr1", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP591VD48VR1, "op591vd48vr1", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP601VD48VR1, "op601vd48vr1", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP611VD48VR1, "op611vd48vr1", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP621VD48VR1, "op621vd48vr1", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_OP631VD48VR1, "op631vd48vr1", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP481VD48VR2, "op481vd48vr2", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP491VD48VR2, "op491vd48vr2", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP501VD48VR2, "op501vd48vr2", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP511VD48VR2, "op511vd48vr2", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MUL32SSVD48VR2, "mul32ssvd48vr2", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MUL32SUVD48VR2, "mul32suvd48vr2", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MUL32USVD48VR2, "mul32usvd48vr2", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_MUL32UUVD48VR2, "mul32uuvd48vr2", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP561VD48VR2, "op561vd48vr2", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP571VD48VR2, "op571vd48vr2", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP581VD48VR2, "op581vd48vr2", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP591VD48VR2, "op591vd48vr2", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP601VD48VR2, "op601vd48vr2", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP611VD48VR2, "op611vd48vr2", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP621VD48VR2, "op621vd48vr2", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_OP631VD48VR2, "op631vd48vr2", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP481VD48VR3, "op481vd48vr3", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP491VD48VR3, "op491vd48vr3", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP501VD48VR3, "op501vd48vr3", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP511VD48VR3, "op511vd48vr3", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MUL32SSVD48VR3, "mul32ssvd48vr3", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MUL32SUVD48VR3, "mul32suvd48vr3", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MUL32USVD48VR3, "mul32usvd48vr3", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_MUL32UUVD48VR3, "mul32uuvd48vr3", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP561VD48VR3, "op561vd48vr3", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP571VD48VR3, "op571vd48vr3", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP581VD48VR3, "op581vd48vr3", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP591VD48VR3, "op591vd48vr3", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP601VD48VR3, "op601vd48vr3", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP611VD48VR3, "op611vd48vr3", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP621VD48VR3, "op621vd48vr3", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_OP631VD48VR3, "op631vd48vr3", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP481VD48VR4, "op481vd48vr4", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP491VD48VR4, "op491vd48vr4", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP501VD48VR4, "op501vd48vr4", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP511VD48VR4, "op511vd48vr4", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MUL32SSVD48VR4, "mul32ssvd48vr4", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MUL32SUVD48VR4, "mul32suvd48vr4", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MUL32USVD48VR4, "mul32usvd48vr4", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_MUL32UUVD48VR4, "mul32uuvd48vr4", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP561VD48VR4, "op561vd48vr4", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP571VD48VR4, "op571vd48vr4", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP581VD48VR4, "op581vd48vr4", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP591VD48VR4, "op591vd48vr4", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP601VD48VR4, "op601vd48vr4", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP611VD48VR4, "op611vd48vr4", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP621VD48VR4, "op621vd48vr4", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_OP631VD48VR4, "op631vd48vr4", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP481VD48VR5, "op481vd48vr5", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP491VD48VR5, "op491vd48vr5", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP501VD48VR5, "op501vd48vr5", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP511VD48VR5, "op511vd48vr5", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MUL32SSVD48VR5, "mul32ssvd48vr5", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MUL32SUVD48VR5, "mul32suvd48vr5", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MUL32USVD48VR5, "mul32usvd48vr5", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_MUL32UUVD48VR5, "mul32uuvd48vr5", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP561VD48VR5, "op561vd48vr5", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP571VD48VR5, "op571vd48vr5", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP581VD48VR5, "op581vd48vr5", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP591VD48VR5, "op591vd48vr5", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP601VD48VR5, "op601vd48vr5", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP611VD48VR5, "op611vd48vr5", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP621VD48VR5, "op621vd48vr5", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_OP631VD48VR5, "op631vd48vr5", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP481VD48VR6, "op481vd48vr6", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP491VD48VR6, "op491vd48vr6", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP501VD48VR6, "op501vd48vr6", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP511VD48VR6, "op511vd48vr6", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MUL32SSVD48VR6, "mul32ssvd48vr6", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MUL32SUVD48VR6, "mul32suvd48vr6", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MUL32USVD48VR6, "mul32usvd48vr6", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_MUL32UUVD48VR6, "mul32uuvd48vr6", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP561VD48VR6, "op561vd48vr6", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP571VD48VR6, "op571vd48vr6", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP581VD48VR6, "op581vd48vr6", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP591VD48VR6, "op591vd48vr6", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP601VD48VR6, "op601vd48vr6", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP611VD48VR6, "op611vd48vr6", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP621VD48VR6, "op621vd48vr6", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_OP631VD48VR6, "op631vd48vr6", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP481VD48VR7, "op481vd48vr7", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP491VD48VR7, "op491vd48vr7", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP501VD48VR7, "op501vd48vr7", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP511VD48VR7, "op511vd48vr7", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MUL32SSVD48VR7, "mul32ssvd48vr7", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MUL32SUVD48VR7, "mul32suvd48vr7", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MUL32USVD48VR7, "mul32usvd48vr7", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_MUL32UUVD48VR7, "mul32uuvd48vr7", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP561VD48VR7, "op561vd48vr7", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP571VD48VR7, "op571vd48vr7", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP581VD48VR7, "op581vd48vr7", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP591VD48VR7, "op591vd48vr7", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP601VD48VR7, "op601vd48vr7", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP611VD48VR7, "op611vd48vr7", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP621VD48VR7, "op621vd48vr7", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_OP631VD48VR7, "op631vd48vr7", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSHD48IR0, "mullsshd48ir0", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSHD48IR0, "mullssshd48ir0", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSHD48IR0, "mulmsshd48ir0", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSHD48IR0, "mulmssshd48ir0", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSHD48IR0, "mulhdsshd48ir0", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUHD48IR0, "mulhdsuhd48ir0", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSHD48IR0, "mulhdushd48ir0", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUHD48IR0, "mulhduuhd48ir0", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSHD48IR0, "mulhnsshd48ir0", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUHD48IR0, "mulhnsuhd48ir0", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSHD48IR0, "mulhnushd48ir0", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUHD48IR0, "mulhnuuhd48ir0", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSHD48IR0, "mulhdtsshd48ir0", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUHD48IR0, "mulhdtsuhd48ir0", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620HD48IR0, "op620hd48ir0", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630HD48IR0, "op630hd48ir0", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSHD48IR1, "mullsshd48ir1", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSHD48IR1, "mullssshd48ir1", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSHD48IR1, "mulmsshd48ir1", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSHD48IR1, "mulmssshd48ir1", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSHD48IR1, "mulhdsshd48ir1", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUHD48IR1, "mulhdsuhd48ir1", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSHD48IR1, "mulhdushd48ir1", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUHD48IR1, "mulhduuhd48ir1", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSHD48IR1, "mulhnsshd48ir1", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUHD48IR1, "mulhnsuhd48ir1", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSHD48IR1, "mulhnushd48ir1", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUHD48IR1, "mulhnuuhd48ir1", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSHD48IR1, "mulhdtsshd48ir1", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUHD48IR1, "mulhdtsuhd48ir1", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620HD48IR1, "op620hd48ir1", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630HD48IR1, "op630hd48ir1", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSHD48IR2, "mullsshd48ir2", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSHD48IR2, "mullssshd48ir2", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSHD48IR2, "mulmsshd48ir2", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSHD48IR2, "mulmssshd48ir2", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSHD48IR2, "mulhdsshd48ir2", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUHD48IR2, "mulhdsuhd48ir2", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSHD48IR2, "mulhdushd48ir2", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUHD48IR2, "mulhduuhd48ir2", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSHD48IR2, "mulhnsshd48ir2", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUHD48IR2, "mulhnsuhd48ir2", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSHD48IR2, "mulhnushd48ir2", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUHD48IR2, "mulhnuuhd48ir2", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSHD48IR2, "mulhdtsshd48ir2", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUHD48IR2, "mulhdtsuhd48ir2", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620HD48IR2, "op620hd48ir2", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630HD48IR2, "op630hd48ir2", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSHD48IR3, "mullsshd48ir3", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSHD48IR3, "mullssshd48ir3", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSHD48IR3, "mulmsshd48ir3", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSHD48IR3, "mulmssshd48ir3", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSHD48IR3, "mulhdsshd48ir3", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUHD48IR3, "mulhdsuhd48ir3", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSHD48IR3, "mulhdushd48ir3", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUHD48IR3, "mulhduuhd48ir3", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSHD48IR3, "mulhnsshd48ir3", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUHD48IR3, "mulhnsuhd48ir3", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSHD48IR3, "mulhnushd48ir3", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUHD48IR3, "mulhnuuhd48ir3", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSHD48IR3, "mulhdtsshd48ir3", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUHD48IR3, "mulhdtsuhd48ir3", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620HD48IR3, "op620hd48ir3", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630HD48IR3, "op630hd48ir3", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSHD48IR4, "mullsshd48ir4", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSHD48IR4, "mullssshd48ir4", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSHD48IR4, "mulmsshd48ir4", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSHD48IR4, "mulmssshd48ir4", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSHD48IR4, "mulhdsshd48ir4", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUHD48IR4, "mulhdsuhd48ir4", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSHD48IR4, "mulhdushd48ir4", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUHD48IR4, "mulhduuhd48ir4", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSHD48IR4, "mulhnsshd48ir4", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUHD48IR4, "mulhnsuhd48ir4", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSHD48IR4, "mulhnushd48ir4", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUHD48IR4, "mulhnuuhd48ir4", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSHD48IR4, "mulhdtsshd48ir4", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUHD48IR4, "mulhdtsuhd48ir4", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620HD48IR4, "op620hd48ir4", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630HD48IR4, "op630hd48ir4", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSHD48IR5, "mullsshd48ir5", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSHD48IR5, "mullssshd48ir5", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSHD48IR5, "mulmsshd48ir5", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSHD48IR5, "mulmssshd48ir5", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSHD48IR5, "mulhdsshd48ir5", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUHD48IR5, "mulhdsuhd48ir5", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSHD48IR5, "mulhdushd48ir5", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUHD48IR5, "mulhduuhd48ir5", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSHD48IR5, "mulhnsshd48ir5", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUHD48IR5, "mulhnsuhd48ir5", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSHD48IR5, "mulhnushd48ir5", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUHD48IR5, "mulhnuuhd48ir5", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSHD48IR5, "mulhdtsshd48ir5", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUHD48IR5, "mulhdtsuhd48ir5", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620HD48IR5, "op620hd48ir5", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630HD48IR5, "op630hd48ir5", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSHD48IR6, "mullsshd48ir6", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSHD48IR6, "mullssshd48ir6", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSHD48IR6, "mulmsshd48ir6", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSHD48IR6, "mulmssshd48ir6", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSHD48IR6, "mulhdsshd48ir6", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUHD48IR6, "mulhdsuhd48ir6", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSHD48IR6, "mulhdushd48ir6", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUHD48IR6, "mulhduuhd48ir6", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSHD48IR6, "mulhnsshd48ir6", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUHD48IR6, "mulhnsuhd48ir6", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSHD48IR6, "mulhnushd48ir6", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUHD48IR6, "mulhnuuhd48ir6", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSHD48IR6, "mulhdtsshd48ir6", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUHD48IR6, "mulhdtsuhd48ir6", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620HD48IR6, "op620hd48ir6", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630HD48IR6, "op630hd48ir6", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSHD48IR7, "mullsshd48ir7", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSHD48IR7, "mullssshd48ir7", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSHD48IR7, "mulmsshd48ir7", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSHD48IR7, "mulmssshd48ir7", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSHD48IR7, "mulhdsshd48ir7", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUHD48IR7, "mulhdsuhd48ir7", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSHD48IR7, "mulhdushd48ir7", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUHD48IR7, "mulhduuhd48ir7", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSHD48IR7, "mulhnsshd48ir7", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUHD48IR7, "mulhnsuhd48ir7", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSHD48IR7, "mulhnushd48ir7", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUHD48IR7, "mulhnuuhd48ir7", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSHD48IR7, "mulhdtsshd48ir7", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUHD48IR7, "mulhdtsuhd48ir7", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620HD48IR7, "op620hd48ir7", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630HD48IR7, "op630hd48ir7", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSVD48IR0, "mullssvd48ir0", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSVD48IR0, "mullsssvd48ir0", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSVD48IR0, "mulmssvd48ir0", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSVD48IR0, "mulmsssvd48ir0", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSVD48IR0, "mulhdssvd48ir0", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUVD48IR0, "mulhdsuvd48ir0", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSVD48IR0, "mulhdusvd48ir0", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUVD48IR0, "mulhduuvd48ir0", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSVD48IR0, "mulhnssvd48ir0", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUVD48IR0, "mulhnsuvd48ir0", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSVD48IR0, "mulhnusvd48ir0", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUVD48IR0, "mulhnuuvd48ir0", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSVD48IR0, "mulhdtssvd48ir0", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUVD48IR0, "mulhdtsuvd48ir0", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620VD48IR0, "op620vd48ir0", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630VD48IR0, "op630vd48ir0", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSVD48IR1, "mullssvd48ir1", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSVD48IR1, "mullsssvd48ir1", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSVD48IR1, "mulmssvd48ir1", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSVD48IR1, "mulmsssvd48ir1", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSVD48IR1, "mulhdssvd48ir1", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUVD48IR1, "mulhdsuvd48ir1", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSVD48IR1, "mulhdusvd48ir1", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUVD48IR1, "mulhduuvd48ir1", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSVD48IR1, "mulhnssvd48ir1", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUVD48IR1, "mulhnsuvd48ir1", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSVD48IR1, "mulhnusvd48ir1", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUVD48IR1, "mulhnuuvd48ir1", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSVD48IR1, "mulhdtssvd48ir1", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUVD48IR1, "mulhdtsuvd48ir1", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620VD48IR1, "op620vd48ir1", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630VD48IR1, "op630vd48ir1", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSVD48IR2, "mullssvd48ir2", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSVD48IR2, "mullsssvd48ir2", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSVD48IR2, "mulmssvd48ir2", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSVD48IR2, "mulmsssvd48ir2", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSVD48IR2, "mulhdssvd48ir2", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUVD48IR2, "mulhdsuvd48ir2", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSVD48IR2, "mulhdusvd48ir2", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUVD48IR2, "mulhduuvd48ir2", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSVD48IR2, "mulhnssvd48ir2", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUVD48IR2, "mulhnsuvd48ir2", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSVD48IR2, "mulhnusvd48ir2", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUVD48IR2, "mulhnuuvd48ir2", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSVD48IR2, "mulhdtssvd48ir2", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUVD48IR2, "mulhdtsuvd48ir2", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620VD48IR2, "op620vd48ir2", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630VD48IR2, "op630vd48ir2", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSVD48IR3, "mullssvd48ir3", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSVD48IR3, "mullsssvd48ir3", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSVD48IR3, "mulmssvd48ir3", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSVD48IR3, "mulmsssvd48ir3", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSVD48IR3, "mulhdssvd48ir3", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUVD48IR3, "mulhdsuvd48ir3", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSVD48IR3, "mulhdusvd48ir3", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUVD48IR3, "mulhduuvd48ir3", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSVD48IR3, "mulhnssvd48ir3", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUVD48IR3, "mulhnsuvd48ir3", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSVD48IR3, "mulhnusvd48ir3", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUVD48IR3, "mulhnuuvd48ir3", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSVD48IR3, "mulhdtssvd48ir3", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUVD48IR3, "mulhdtsuvd48ir3", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620VD48IR3, "op620vd48ir3", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630VD48IR3, "op630vd48ir3", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSVD48IR4, "mullssvd48ir4", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSVD48IR4, "mullsssvd48ir4", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSVD48IR4, "mulmssvd48ir4", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSVD48IR4, "mulmsssvd48ir4", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSVD48IR4, "mulhdssvd48ir4", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUVD48IR4, "mulhdsuvd48ir4", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSVD48IR4, "mulhdusvd48ir4", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUVD48IR4, "mulhduuvd48ir4", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSVD48IR4, "mulhnssvd48ir4", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUVD48IR4, "mulhnsuvd48ir4", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSVD48IR4, "mulhnusvd48ir4", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUVD48IR4, "mulhnuuvd48ir4", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSVD48IR4, "mulhdtssvd48ir4", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUVD48IR4, "mulhdtsuvd48ir4", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620VD48IR4, "op620vd48ir4", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630VD48IR4, "op630vd48ir4", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSVD48IR5, "mullssvd48ir5", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSVD48IR5, "mullsssvd48ir5", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSVD48IR5, "mulmssvd48ir5", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSVD48IR5, "mulmsssvd48ir5", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSVD48IR5, "mulhdssvd48ir5", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUVD48IR5, "mulhdsuvd48ir5", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSVD48IR5, "mulhdusvd48ir5", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUVD48IR5, "mulhduuvd48ir5", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSVD48IR5, "mulhnssvd48ir5", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUVD48IR5, "mulhnsuvd48ir5", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSVD48IR5, "mulhnusvd48ir5", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUVD48IR5, "mulhnuuvd48ir5", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSVD48IR5, "mulhdtssvd48ir5", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUVD48IR5, "mulhdtsuvd48ir5", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620VD48IR5, "op620vd48ir5", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630VD48IR5, "op630vd48ir5", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSVD48IR6, "mullssvd48ir6", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSVD48IR6, "mullsssvd48ir6", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSVD48IR6, "mulmssvd48ir6", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSVD48IR6, "mulmsssvd48ir6", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSVD48IR6, "mulhdssvd48ir6", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUVD48IR6, "mulhdsuvd48ir6", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSVD48IR6, "mulhdusvd48ir6", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUVD48IR6, "mulhduuvd48ir6", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSVD48IR6, "mulhnssvd48ir6", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUVD48IR6, "mulhnsuvd48ir6", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSVD48IR6, "mulhnusvd48ir6", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUVD48IR6, "mulhnuuvd48ir6", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSVD48IR6, "mulhdtssvd48ir6", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUVD48IR6, "mulhdtsuvd48ir6", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620VD48IR6, "op620vd48ir6", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630VD48IR6, "op630vd48ir6", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSVD48IR7, "mullssvd48ir7", "vmull.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULLSSSVD48IR7, "mullsssvd48ir7", "vmulls.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSVD48IR7, "mulmssvd48ir7", "vmulm.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULMSSSVD48IR7, "mulmsssvd48ir7", "vmulms.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSSVD48IR7, "mulhdssvd48ir7", "vmulhd.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDSUVD48IR7, "mulhdsuvd48ir7", "vmulhd.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUSVD48IR7, "mulhdusvd48ir7", "vmulhd.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDUUVD48IR7, "mulhduuvd48ir7", "vmulhd.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSSVD48IR7, "mulhnssvd48ir7", "vmulhn.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNSUVD48IR7, "mulhnsuvd48ir7", "vmulhn.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUSVD48IR7, "mulhnusvd48ir7", "vmulhn.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHNUUVD48IR7, "mulhnuuvd48ir7", "vmulhn.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSSVD48IR7, "mulhdtssvd48ir7", "vmulhdt.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MULHDTSUVD48IR7, "mulhdtsuvd48ir7", "vmulhdt.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP620VD48IR7, "op620vd48ir7", "vop62.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP630VD48IR7, "op630vd48ir7", "vop63.0", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481HD48IR0, "op481hd48ir0", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491HD48IR0, "op491hd48ir0", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501HD48IR0, "op501hd48ir0", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511HD48IR0, "op511hd48ir0", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSHD48IR0, "mul32sshd48ir0", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUHD48IR0, "mul32suhd48ir0", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USHD48IR0, "mul32ushd48ir0", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUHD48IR0, "mul32uuhd48ir0", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561HD48IR0, "op561hd48ir0", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571HD48IR0, "op571hd48ir0", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581HD48IR0, "op581hd48ir0", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591HD48IR0, "op591hd48ir0", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601HD48IR0, "op601hd48ir0", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611HD48IR0, "op611hd48ir0", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621HD48IR0, "op621hd48ir0", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631HD48IR0, "op631hd48ir0", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481HD48IR1, "op481hd48ir1", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491HD48IR1, "op491hd48ir1", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501HD48IR1, "op501hd48ir1", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511HD48IR1, "op511hd48ir1", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSHD48IR1, "mul32sshd48ir1", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUHD48IR1, "mul32suhd48ir1", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USHD48IR1, "mul32ushd48ir1", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUHD48IR1, "mul32uuhd48ir1", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561HD48IR1, "op561hd48ir1", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571HD48IR1, "op571hd48ir1", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581HD48IR1, "op581hd48ir1", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591HD48IR1, "op591hd48ir1", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601HD48IR1, "op601hd48ir1", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611HD48IR1, "op611hd48ir1", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621HD48IR1, "op621hd48ir1", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631HD48IR1, "op631hd48ir1", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481HD48IR2, "op481hd48ir2", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491HD48IR2, "op491hd48ir2", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501HD48IR2, "op501hd48ir2", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511HD48IR2, "op511hd48ir2", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSHD48IR2, "mul32sshd48ir2", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUHD48IR2, "mul32suhd48ir2", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USHD48IR2, "mul32ushd48ir2", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUHD48IR2, "mul32uuhd48ir2", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561HD48IR2, "op561hd48ir2", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571HD48IR2, "op571hd48ir2", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581HD48IR2, "op581hd48ir2", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591HD48IR2, "op591hd48ir2", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601HD48IR2, "op601hd48ir2", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611HD48IR2, "op611hd48ir2", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621HD48IR2, "op621hd48ir2", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631HD48IR2, "op631hd48ir2", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481HD48IR3, "op481hd48ir3", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491HD48IR3, "op491hd48ir3", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501HD48IR3, "op501hd48ir3", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511HD48IR3, "op511hd48ir3", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSHD48IR3, "mul32sshd48ir3", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUHD48IR3, "mul32suhd48ir3", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USHD48IR3, "mul32ushd48ir3", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUHD48IR3, "mul32uuhd48ir3", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561HD48IR3, "op561hd48ir3", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571HD48IR3, "op571hd48ir3", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581HD48IR3, "op581hd48ir3", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591HD48IR3, "op591hd48ir3", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601HD48IR3, "op601hd48ir3", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611HD48IR3, "op611hd48ir3", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621HD48IR3, "op621hd48ir3", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631HD48IR3, "op631hd48ir3", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481HD48IR4, "op481hd48ir4", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491HD48IR4, "op491hd48ir4", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501HD48IR4, "op501hd48ir4", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511HD48IR4, "op511hd48ir4", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSHD48IR4, "mul32sshd48ir4", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUHD48IR4, "mul32suhd48ir4", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USHD48IR4, "mul32ushd48ir4", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUHD48IR4, "mul32uuhd48ir4", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561HD48IR4, "op561hd48ir4", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571HD48IR4, "op571hd48ir4", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581HD48IR4, "op581hd48ir4", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591HD48IR4, "op591hd48ir4", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601HD48IR4, "op601hd48ir4", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611HD48IR4, "op611hd48ir4", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621HD48IR4, "op621hd48ir4", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631HD48IR4, "op631hd48ir4", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481HD48IR5, "op481hd48ir5", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491HD48IR5, "op491hd48ir5", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501HD48IR5, "op501hd48ir5", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511HD48IR5, "op511hd48ir5", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSHD48IR5, "mul32sshd48ir5", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUHD48IR5, "mul32suhd48ir5", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USHD48IR5, "mul32ushd48ir5", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUHD48IR5, "mul32uuhd48ir5", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561HD48IR5, "op561hd48ir5", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571HD48IR5, "op571hd48ir5", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581HD48IR5, "op581hd48ir5", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591HD48IR5, "op591hd48ir5", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601HD48IR5, "op601hd48ir5", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611HD48IR5, "op611hd48ir5", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621HD48IR5, "op621hd48ir5", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631HD48IR5, "op631hd48ir5", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481HD48IR6, "op481hd48ir6", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491HD48IR6, "op491hd48ir6", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501HD48IR6, "op501hd48ir6", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511HD48IR6, "op511hd48ir6", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSHD48IR6, "mul32sshd48ir6", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUHD48IR6, "mul32suhd48ir6", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USHD48IR6, "mul32ushd48ir6", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUHD48IR6, "mul32uuhd48ir6", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561HD48IR6, "op561hd48ir6", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571HD48IR6, "op571hd48ir6", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581HD48IR6, "op581hd48ir6", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591HD48IR6, "op591hd48ir6", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601HD48IR6, "op601hd48ir6", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611HD48IR6, "op611hd48ir6", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621HD48IR6, "op621hd48ir6", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631HD48IR6, "op631hd48ir6", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481HD48IR7, "op481hd48ir7", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491HD48IR7, "op491hd48ir7", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501HD48IR7, "op501hd48ir7", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511HD48IR7, "op511hd48ir7", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSHD48IR7, "mul32sshd48ir7", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUHD48IR7, "mul32suhd48ir7", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USHD48IR7, "mul32ushd48ir7", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUHD48IR7, "mul32uuhd48ir7", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561HD48IR7, "op561hd48ir7", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571HD48IR7, "op571hd48ir7", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581HD48IR7, "op581hd48ir7", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591HD48IR7, "op591hd48ir7", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601HD48IR7, "op601hd48ir7", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611HD48IR7, "op611hd48ir7", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621HD48IR7, "op621hd48ir7", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631HD48IR7, "op631hd48ir7", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481VD48IR0, "op481vd48ir0", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491VD48IR0, "op491vd48ir0", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501VD48IR0, "op501vd48ir0", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511VD48IR0, "op511vd48ir0", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSVD48IR0, "mul32ssvd48ir0", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUVD48IR0, "mul32suvd48ir0", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USVD48IR0, "mul32usvd48ir0", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUVD48IR0, "mul32uuvd48ir0", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561VD48IR0, "op561vd48ir0", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571VD48IR0, "op571vd48ir0", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581VD48IR0, "op581vd48ir0", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591VD48IR0, "op591vd48ir0", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601VD48IR0, "op601vd48ir0", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611VD48IR0, "op611vd48ir0", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621VD48IR0, "op621vd48ir0", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631VD48IR0, "op631vd48ir0", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481VD48IR1, "op481vd48ir1", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491VD48IR1, "op491vd48ir1", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501VD48IR1, "op501vd48ir1", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511VD48IR1, "op511vd48ir1", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSVD48IR1, "mul32ssvd48ir1", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUVD48IR1, "mul32suvd48ir1", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USVD48IR1, "mul32usvd48ir1", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUVD48IR1, "mul32uuvd48ir1", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561VD48IR1, "op561vd48ir1", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571VD48IR1, "op571vd48ir1", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581VD48IR1, "op581vd48ir1", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591VD48IR1, "op591vd48ir1", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601VD48IR1, "op601vd48ir1", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611VD48IR1, "op611vd48ir1", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621VD48IR1, "op621vd48ir1", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631VD48IR1, "op631vd48ir1", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481VD48IR2, "op481vd48ir2", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491VD48IR2, "op491vd48ir2", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501VD48IR2, "op501vd48ir2", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511VD48IR2, "op511vd48ir2", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSVD48IR2, "mul32ssvd48ir2", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUVD48IR2, "mul32suvd48ir2", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USVD48IR2, "mul32usvd48ir2", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUVD48IR2, "mul32uuvd48ir2", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561VD48IR2, "op561vd48ir2", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571VD48IR2, "op571vd48ir2", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581VD48IR2, "op581vd48ir2", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591VD48IR2, "op591vd48ir2", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601VD48IR2, "op601vd48ir2", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611VD48IR2, "op611vd48ir2", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621VD48IR2, "op621vd48ir2", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631VD48IR2, "op631vd48ir2", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481VD48IR3, "op481vd48ir3", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491VD48IR3, "op491vd48ir3", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501VD48IR3, "op501vd48ir3", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511VD48IR3, "op511vd48ir3", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSVD48IR3, "mul32ssvd48ir3", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUVD48IR3, "mul32suvd48ir3", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USVD48IR3, "mul32usvd48ir3", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUVD48IR3, "mul32uuvd48ir3", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561VD48IR3, "op561vd48ir3", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571VD48IR3, "op571vd48ir3", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581VD48IR3, "op581vd48ir3", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591VD48IR3, "op591vd48ir3", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601VD48IR3, "op601vd48ir3", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611VD48IR3, "op611vd48ir3", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621VD48IR3, "op621vd48ir3", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631VD48IR3, "op631vd48ir3", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481VD48IR4, "op481vd48ir4", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491VD48IR4, "op491vd48ir4", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501VD48IR4, "op501vd48ir4", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511VD48IR4, "op511vd48ir4", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSVD48IR4, "mul32ssvd48ir4", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUVD48IR4, "mul32suvd48ir4", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USVD48IR4, "mul32usvd48ir4", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUVD48IR4, "mul32uuvd48ir4", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561VD48IR4, "op561vd48ir4", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571VD48IR4, "op571vd48ir4", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581VD48IR4, "op581vd48ir4", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591VD48IR4, "op591vd48ir4", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601VD48IR4, "op601vd48ir4", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611VD48IR4, "op611vd48ir4", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621VD48IR4, "op621vd48ir4", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631VD48IR4, "op631vd48ir4", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481VD48IR5, "op481vd48ir5", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491VD48IR5, "op491vd48ir5", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501VD48IR5, "op501vd48ir5", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511VD48IR5, "op511vd48ir5", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSVD48IR5, "mul32ssvd48ir5", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUVD48IR5, "mul32suvd48ir5", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USVD48IR5, "mul32usvd48ir5", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUVD48IR5, "mul32uuvd48ir5", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561VD48IR5, "op561vd48ir5", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571VD48IR5, "op571vd48ir5", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581VD48IR5, "op581vd48ir5", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591VD48IR5, "op591vd48ir5", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601VD48IR5, "op601vd48ir5", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611VD48IR5, "op611vd48ir5", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621VD48IR5, "op621vd48ir5", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631VD48IR5, "op631vd48ir5", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481VD48IR6, "op481vd48ir6", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491VD48IR6, "op491vd48ir6", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501VD48IR6, "op501vd48ir6", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511VD48IR6, "op511vd48ir6", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSVD48IR6, "mul32ssvd48ir6", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUVD48IR6, "mul32suvd48ir6", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USVD48IR6, "mul32usvd48ir6", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUVD48IR6, "mul32uuvd48ir6", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561VD48IR6, "op561vd48ir6", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571VD48IR6, "op571vd48ir6", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581VD48IR6, "op581vd48ir6", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591VD48IR6, "op591vd48ir6", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601VD48IR6, "op601vd48ir6", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611VD48IR6, "op611vd48ir6", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621VD48IR6, "op621vd48ir6", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631VD48IR6, "op631vd48ir6", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP481VD48IR7, "op481vd48ir7", "vop48.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP491VD48IR7, "op491vd48ir7", "vop49.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP501VD48IR7, "op501vd48ir7", "vop50.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP511VD48IR7, "op511vd48ir7", "vop51.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SSVD48IR7, "mul32ssvd48ir7", "vmul32.ss", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32SUVD48IR7, "mul32suvd48ir7", "vmul32.su", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32USVD48IR7, "mul32usvd48ir7", "vmul32.us", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_MUL32UUVD48IR7, "mul32uuvd48ir7", "vmul32.uu", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP561VD48IR7, "op561vd48ir7", "vop56.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP571VD48IR7, "op571vd48ir7", "vop57.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP581VD48IR7, "op581vd48ir7", "vop58.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP591VD48IR7, "op591vd48ir7", "vop59.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP601VD48IR7, "op601vd48ir7", "vop60.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP611VD48IR7, "op611vd48ir7", "vop61.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP621VD48IR7, "op621vd48ir7", "vop62.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_OP631VD48IR7, "op631vd48ir7", "vop63.1", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDHR0, "v8ldhr0", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDHR1, "v8ldhr1", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDHR2, "v8ldhr2", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDHR3, "v8ldhr3", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDHR4, "v8ldhr4", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDHR5, "v8ldhr5", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDHR6, "v8ldhr6", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDHR7, "v8ldhr7", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDVR0, "v8ldvr0", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDVR1, "v8ldvr1", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDVR2, "v8ldvr2", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDVR3, "v8ldvr3", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDVR4, "v8ldvr4", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDVR5, "v8ldvr5", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDVR6, "v8ldvr6", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LDVR7, "v8ldvr7", "v8ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDHR0, "v16ldhr0", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDHR1, "v16ldhr1", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDHR2, "v16ldhr2", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDHR3, "v16ldhr3", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDHR4, "v16ldhr4", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDHR5, "v16ldhr5", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDHR6, "v16ldhr6", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDHR7, "v16ldhr7", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDVR0, "v16ldvr0", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDVR1, "v16ldvr1", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDVR2, "v16ldvr2", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDVR3, "v16ldvr3", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDVR4, "v16ldvr4", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDVR5, "v16ldvr5", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDVR6, "v16ldvr6", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LDVR7, "v16ldvr7", "v16ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDHR0, "v32ldhr0", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDHR1, "v32ldhr1", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDHR2, "v32ldhr2", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDHR3, "v32ldhr3", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDHR4, "v32ldhr4", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDHR5, "v32ldhr5", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDHR6, "v32ldhr6", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDHR7, "v32ldhr7", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDVR0, "v32ldvr0", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDVR1, "v32ldvr1", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDVR2, "v32ldvr2", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDVR3, "v32ldvr3", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDVR4, "v32ldvr4", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDVR5, "v32ldvr5", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDVR6, "v32ldvr6", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LDVR7, "v32ldvr7", "v32ld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDHR0, "vunkldhr0", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDHR1, "vunkldhr1", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDHR2, "vunkldhr2", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDHR3, "vunkldhr3", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDHR4, "vunkldhr4", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDHR5, "vunkldhr5", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDHR6, "vunkldhr6", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDHR7, "vunkldhr7", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDVR0, "vunkldvr0", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDVR1, "vunkldvr1", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDVR2, "vunkldvr2", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDVR3, "vunkldvr3", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDVR4, "vunkldvr4", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDVR5, "vunkldvr5", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDVR6, "vunkldvr6", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLDVR7, "vunkldvr7", "vunkld", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMHR0, "v8lookupmhr0", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMHR1, "v8lookupmhr1", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMHR2, "v8lookupmhr2", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMHR3, "v8lookupmhr3", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMHR4, "v8lookupmhr4", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMHR5, "v8lookupmhr5", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMHR6, "v8lookupmhr6", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMHR7, "v8lookupmhr7", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMVR0, "v8lookupmvr0", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMVR1, "v8lookupmvr1", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMVR2, "v8lookupmvr2", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMVR3, "v8lookupmvr3", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMVR4, "v8lookupmvr4", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMVR5, "v8lookupmvr5", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMVR6, "v8lookupmvr6", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMVR7, "v8lookupmvr7", "v8lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMHR0, "v16lookupmhr0", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMHR1, "v16lookupmhr1", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMHR2, "v16lookupmhr2", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMHR3, "v16lookupmhr3", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMHR4, "v16lookupmhr4", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMHR5, "v16lookupmhr5", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMHR6, "v16lookupmhr6", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMHR7, "v16lookupmhr7", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMVR0, "v16lookupmvr0", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMVR1, "v16lookupmvr1", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMVR2, "v16lookupmvr2", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMVR3, "v16lookupmvr3", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMVR4, "v16lookupmvr4", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMVR5, "v16lookupmvr5", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMVR6, "v16lookupmvr6", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMVR7, "v16lookupmvr7", "v16lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMHR0, "v32lookupmhr0", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMHR1, "v32lookupmhr1", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMHR2, "v32lookupmhr2", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMHR3, "v32lookupmhr3", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMHR4, "v32lookupmhr4", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMHR5, "v32lookupmhr5", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMHR6, "v32lookupmhr6", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMHR7, "v32lookupmhr7", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMVR0, "v32lookupmvr0", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMVR1, "v32lookupmvr1", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMVR2, "v32lookupmvr2", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMVR3, "v32lookupmvr3", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMVR4, "v32lookupmvr4", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMVR5, "v32lookupmvr5", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMVR6, "v32lookupmvr6", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMVR7, "v32lookupmvr7", "v32lookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMHR0, "vunklookupmhr0", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMHR1, "vunklookupmhr1", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMHR2, "vunklookupmhr2", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMHR3, "vunklookupmhr3", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMHR4, "vunklookupmhr4", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMHR5, "vunklookupmhr5", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMHR6, "vunklookupmhr6", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMHR7, "vunklookupmhr7", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMVR0, "vunklookupmvr0", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMVR1, "vunklookupmvr1", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMVR2, "vunklookupmvr2", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMVR3, "vunklookupmvr3", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMVR4, "vunklookupmvr4", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMVR5, "vunklookupmvr5", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMVR6, "vunklookupmvr6", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMVR7, "vunklookupmvr7", "vunklookupm", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLHR0, "v8lookupmlhr0", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLHR1, "v8lookupmlhr1", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLHR2, "v8lookupmlhr2", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLHR3, "v8lookupmlhr3", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLHR4, "v8lookupmlhr4", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLHR5, "v8lookupmlhr5", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLHR6, "v8lookupmlhr6", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLHR7, "v8lookupmlhr7", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLVR0, "v8lookupmlvr0", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLVR1, "v8lookupmlvr1", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLVR2, "v8lookupmlvr2", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLVR3, "v8lookupmlvr3", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLVR4, "v8lookupmlvr4", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLVR5, "v8lookupmlvr5", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLVR6, "v8lookupmlvr6", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8LOOKUPMLVR7, "v8lookupmlvr7", "v8lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLHR0, "v16lookupmlhr0", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLHR1, "v16lookupmlhr1", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLHR2, "v16lookupmlhr2", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLHR3, "v16lookupmlhr3", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLHR4, "v16lookupmlhr4", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLHR5, "v16lookupmlhr5", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLHR6, "v16lookupmlhr6", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLHR7, "v16lookupmlhr7", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLVR0, "v16lookupmlvr0", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLVR1, "v16lookupmlvr1", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLVR2, "v16lookupmlvr2", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLVR3, "v16lookupmlvr3", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLVR4, "v16lookupmlvr4", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLVR5, "v16lookupmlvr5", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLVR6, "v16lookupmlvr6", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16LOOKUPMLVR7, "v16lookupmlvr7", "v16lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLHR0, "v32lookupmlhr0", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLHR1, "v32lookupmlhr1", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLHR2, "v32lookupmlhr2", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLHR3, "v32lookupmlhr3", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLHR4, "v32lookupmlhr4", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLHR5, "v32lookupmlhr5", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLHR6, "v32lookupmlhr6", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLHR7, "v32lookupmlhr7", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLVR0, "v32lookupmlvr0", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLVR1, "v32lookupmlvr1", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLVR2, "v32lookupmlvr2", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLVR3, "v32lookupmlvr3", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLVR4, "v32lookupmlvr4", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLVR5, "v32lookupmlvr5", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLVR6, "v32lookupmlvr6", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32LOOKUPMLVR7, "v32lookupmlvr7", "v32lookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_h$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLHR0, "vunklookupmlhr0", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_h$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLHR1, "vunklookupmlhr1", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_h$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLHR2, "vunklookupmlhr2", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_h$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLHR3, "vunklookupmlhr3", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_h$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLHR4, "vunklookupmlhr4", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_h$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLHR5, "vunklookupmlhr5", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_h$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLHR6, "vunklookupmlhr6", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_h$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLHR7, "vunklookupmlhr7", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_v$dplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLVR0, "vunklookupmlvr0", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_v$dplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLVR1, "vunklookupmlvr1", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_v$dplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLVR2, "vunklookupmlvr2", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_v$dplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLVR3, "vunklookupmlvr3", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_v$dplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLVR4, "vunklookupmlvr4", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_v$dplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLVR5, "vunklookupmlvr5", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_v$dplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLVR6, "vunklookupmlvr6", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v48dreg_v$dplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKLOOKUPMLVR7, "vunklookupmlvr7", "vunklookupml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STHR0, "v8sthr0", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STHR1, "v8sthr1", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STHR2, "v8sthr2", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STHR3, "v8sthr3", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STHR4, "v8sthr4", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STHR5, "v8sthr5", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STHR6, "v8sthr6", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STHR7, "v8sthr7", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STVR0, "v8stvr0", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STVR1, "v8stvr1", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STVR2, "v8stvr2", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STVR3, "v8stvr3", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STVR4, "v8stvr4", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STVR5, "v8stvr5", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STVR6, "v8stvr6", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8STVR7, "v8stvr7", "v8st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STHR0, "v16sthr0", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STHR1, "v16sthr1", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STHR2, "v16sthr2", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STHR3, "v16sthr3", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STHR4, "v16sthr4", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STHR5, "v16sthr5", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STHR6, "v16sthr6", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STHR7, "v16sthr7", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STVR0, "v16stvr0", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STVR1, "v16stvr1", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STVR2, "v16stvr2", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STVR3, "v16stvr3", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STVR4, "v16stvr4", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STVR5, "v16stvr5", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STVR6, "v16stvr6", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16STVR7, "v16stvr7", "v16st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STHR0, "v32sthr0", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STHR1, "v32sthr1", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STHR2, "v32sthr2", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STHR3, "v32sthr3", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STHR4, "v32sthr4", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STHR5, "v32sthr5", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STHR6, "v32sthr6", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STHR7, "v32sthr7", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STVR0, "v32stvr0", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STVR1, "v32stvr1", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STVR2, "v32stvr2", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STVR3, "v32stvr3", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STVR4, "v32stvr4", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STVR5, "v32stvr5", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STVR6, "v32stvr6", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32STVR7, "v32stvr7", "v32st", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTHR0, "vunksthr0", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTHR1, "vunksthr1", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTHR2, "vunksthr2", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTHR3, "vunksthr3", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTHR4, "vunksthr4", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTHR5, "vunksthr5", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTHR6, "vunksthr6", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTHR7, "vunksthr7", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTVR0, "vunkstvr0", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTVR1, "vunkstvr1", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTVR2, "vunkstvr2", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTVR3, "vunkstvr3", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTVR4, "vunkstvr4", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTVR5, "vunkstvr5", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTVR6, "vunkstvr6", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKSTVR7, "vunkstvr7", "vunkst", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMHR0, "v8indexwritemhr0", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMHR1, "v8indexwritemhr1", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMHR2, "v8indexwritemhr2", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMHR3, "v8indexwritemhr3", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMHR4, "v8indexwritemhr4", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMHR5, "v8indexwritemhr5", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMHR6, "v8indexwritemhr6", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMHR7, "v8indexwritemhr7", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMVR0, "v8indexwritemvr0", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMVR1, "v8indexwritemvr1", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMVR2, "v8indexwritemvr2", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMVR3, "v8indexwritemvr3", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMVR4, "v8indexwritemvr4", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMVR5, "v8indexwritemvr5", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMVR6, "v8indexwritemvr6", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMVR7, "v8indexwritemvr7", "v8indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMHR0, "v16indexwritemhr0", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMHR1, "v16indexwritemhr1", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMHR2, "v16indexwritemhr2", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMHR3, "v16indexwritemhr3", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMHR4, "v16indexwritemhr4", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMHR5, "v16indexwritemhr5", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMHR6, "v16indexwritemhr6", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMHR7, "v16indexwritemhr7", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMVR0, "v16indexwritemvr0", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMVR1, "v16indexwritemvr1", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMVR2, "v16indexwritemvr2", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMVR3, "v16indexwritemvr3", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMVR4, "v16indexwritemvr4", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMVR5, "v16indexwritemvr5", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMVR6, "v16indexwritemvr6", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMVR7, "v16indexwritemvr7", "v16indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMHR0, "v32indexwritemhr0", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMHR1, "v32indexwritemhr1", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMHR2, "v32indexwritemhr2", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMHR3, "v32indexwritemhr3", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMHR4, "v32indexwritemhr4", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMHR5, "v32indexwritemhr5", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMHR6, "v32indexwritemhr6", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMHR7, "v32indexwritemhr7", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMVR0, "v32indexwritemvr0", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMVR1, "v32indexwritemvr1", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMVR2, "v32indexwritemvr2", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMVR3, "v32indexwritemvr3", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMVR4, "v32indexwritemvr4", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMVR5, "v32indexwritemvr5", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMVR6, "v32indexwritemvr6", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMVR7, "v32indexwritemvr7", "v32indexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMHR0, "vunkindexwritemhr0", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMHR1, "vunkindexwritemhr1", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMHR2, "vunkindexwritemhr2", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMHR3, "vunkindexwritemhr3", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMHR4, "vunkindexwritemhr4", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMHR5, "vunkindexwritemhr5", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMHR6, "vunkindexwritemhr6", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMHR7, "vunkindexwritemhr7", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMVR0, "vunkindexwritemvr0", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMVR1, "vunkindexwritemvr1", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMVR2, "vunkindexwritemvr2", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMVR3, "vunkindexwritemvr3", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMVR4, "vunkindexwritemvr4", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMVR5, "vunkindexwritemvr5", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMVR6, "vunkindexwritemvr6", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMVR7, "vunkindexwritemvr7", "vunkindexwritem", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLHR0, "v8indexwritemlhr0", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLHR1, "v8indexwritemlhr1", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLHR2, "v8indexwritemlhr2", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLHR3, "v8indexwritemlhr3", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLHR4, "v8indexwritemlhr4", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLHR5, "v8indexwritemlhr5", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLHR6, "v8indexwritemlhr6", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLHR7, "v8indexwritemlhr7", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLVR0, "v8indexwritemlvr0", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLVR1, "v8indexwritemlvr1", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLVR2, "v8indexwritemlvr2", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLVR3, "v8indexwritemlvr3", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLVR4, "v8indexwritemlvr4", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLVR5, "v8indexwritemlvr5", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLVR6, "v8indexwritemlvr6", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V8INDEXWRITEMLVR7, "v8indexwritemlvr7", "v8indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLHR0, "v16indexwritemlhr0", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLHR1, "v16indexwritemlhr1", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLHR2, "v16indexwritemlhr2", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLHR3, "v16indexwritemlhr3", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLHR4, "v16indexwritemlhr4", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLHR5, "v16indexwritemlhr5", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLHR6, "v16indexwritemlhr6", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLHR7, "v16indexwritemlhr7", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLVR0, "v16indexwritemlvr0", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLVR1, "v16indexwritemlvr1", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLVR2, "v16indexwritemlvr2", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLVR3, "v16indexwritemlvr3", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLVR4, "v16indexwritemlvr4", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLVR5, "v16indexwritemlvr5", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLVR6, "v16indexwritemlvr6", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V16INDEXWRITEMLVR7, "v16indexwritemlvr7", "v16indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLHR0, "v32indexwritemlhr0", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLHR1, "v32indexwritemlhr1", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLHR2, "v32indexwritemlhr2", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLHR3, "v32indexwritemlhr3", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLHR4, "v32indexwritemlhr4", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLHR5, "v32indexwritemlhr5", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLHR6, "v32indexwritemlhr6", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLHR7, "v32indexwritemlhr7", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLVR0, "v32indexwritemlvr0", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLVR1, "v32indexwritemlvr1", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLVR2, "v32indexwritemlvr2", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLVR3, "v32indexwritemlvr3", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLVR4, "v32indexwritemlvr4", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLVR5, "v32indexwritemlvr5", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLVR6, "v32indexwritemlvr6", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_V32INDEXWRITEMLVR7, "v32indexwritemlvr7", "v32indexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_h$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLHR0, "vunkindexwritemlhr0", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_h$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLHR1, "vunkindexwritemlhr1", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_h$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLHR2, "vunkindexwritemlhr2", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_h$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLHR3, "vunkindexwritemlhr3", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_h$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLHR4, "vunkindexwritemlhr4", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_h$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLHR5, "vunkindexwritemlhr5", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_h$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLHR6, "vunkindexwritemlhr6", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_h$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLHR7, "vunkindexwritemlhr7", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_v$aplus_sr0,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLVR0, "vunkindexwritemlvr0", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_v$aplus_sr1,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLVR1, "vunkindexwritemlvr1", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_v$aplus_sr2,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLVR2, "vunkindexwritemlvr2", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_v$aplus_sr3,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLVR3, "vunkindexwritemlvr3", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_v$aplus_sr4,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLVR4, "vunkindexwritemlvr4", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_v$aplus_sr5,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLVR5, "vunkindexwritemlvr5", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_v$aplus_sr6,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLVR6, "vunkindexwritemlvr6", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v48areg_v$aplus_sr7,($v48sclr)$setf_mod */
  {
    VC4_INSN_VUNKINDEXWRITEMLVR7, "vunkindexwritemlvr7", "vunkindexwriteml", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM03H48GENR0, "v8mem03h48genr0", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM07H48GENR0, "v8mem07h48genr0", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEMREADH48GENR0, "v8memreadh48genr0", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEMWRITEH48GENR0, "v8memwriteh48genr0", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM10H48GENR0, "v8mem10h48genr0", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM11H48GENR0, "v8mem11h48genr0", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM12H48GENR0, "v8mem12h48genr0", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM13H48GENR0, "v8mem13h48genr0", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM14H48GENR0, "v8mem14h48genr0", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM15H48GENR0, "v8mem15h48genr0", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM16H48GENR0, "v8mem16h48genr0", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM17H48GENR0, "v8mem17h48genr0", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM18H48GENR0, "v8mem18h48genr0", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM19H48GENR0, "v8mem19h48genr0", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM20H48GENR0, "v8mem20h48genr0", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM21H48GENR0, "v8mem21h48genr0", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM22H48GENR0, "v8mem22h48genr0", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM23H48GENR0, "v8mem23h48genr0", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM25H48GENR0, "v8mem25h48genr0", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM26H48GENR0, "v8mem26h48genr0", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM27H48GENR0, "v8mem27h48genr0", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM28H48GENR0, "v8mem28h48genr0", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM29H48GENR0, "v8mem29h48genr0", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM30H48GENR0, "v8mem30h48genr0", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V8MEM31H48GENR0, "v8mem31h48genr0", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM03H48GENR1, "v8mem03h48genr1", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM07H48GENR1, "v8mem07h48genr1", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEMREADH48GENR1, "v8memreadh48genr1", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEMWRITEH48GENR1, "v8memwriteh48genr1", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM10H48GENR1, "v8mem10h48genr1", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM11H48GENR1, "v8mem11h48genr1", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM12H48GENR1, "v8mem12h48genr1", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM13H48GENR1, "v8mem13h48genr1", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM14H48GENR1, "v8mem14h48genr1", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM15H48GENR1, "v8mem15h48genr1", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM16H48GENR1, "v8mem16h48genr1", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM17H48GENR1, "v8mem17h48genr1", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM18H48GENR1, "v8mem18h48genr1", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM19H48GENR1, "v8mem19h48genr1", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM20H48GENR1, "v8mem20h48genr1", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM21H48GENR1, "v8mem21h48genr1", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM22H48GENR1, "v8mem22h48genr1", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM23H48GENR1, "v8mem23h48genr1", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM25H48GENR1, "v8mem25h48genr1", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM26H48GENR1, "v8mem26h48genr1", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM27H48GENR1, "v8mem27h48genr1", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM28H48GENR1, "v8mem28h48genr1", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM29H48GENR1, "v8mem29h48genr1", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM30H48GENR1, "v8mem30h48genr1", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V8MEM31H48GENR1, "v8mem31h48genr1", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM03H48GENR2, "v8mem03h48genr2", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM07H48GENR2, "v8mem07h48genr2", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEMREADH48GENR2, "v8memreadh48genr2", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEMWRITEH48GENR2, "v8memwriteh48genr2", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM10H48GENR2, "v8mem10h48genr2", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM11H48GENR2, "v8mem11h48genr2", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM12H48GENR2, "v8mem12h48genr2", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM13H48GENR2, "v8mem13h48genr2", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM14H48GENR2, "v8mem14h48genr2", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM15H48GENR2, "v8mem15h48genr2", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM16H48GENR2, "v8mem16h48genr2", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM17H48GENR2, "v8mem17h48genr2", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM18H48GENR2, "v8mem18h48genr2", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM19H48GENR2, "v8mem19h48genr2", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM20H48GENR2, "v8mem20h48genr2", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM21H48GENR2, "v8mem21h48genr2", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM22H48GENR2, "v8mem22h48genr2", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM23H48GENR2, "v8mem23h48genr2", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM25H48GENR2, "v8mem25h48genr2", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM26H48GENR2, "v8mem26h48genr2", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM27H48GENR2, "v8mem27h48genr2", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM28H48GENR2, "v8mem28h48genr2", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM29H48GENR2, "v8mem29h48genr2", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM30H48GENR2, "v8mem30h48genr2", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V8MEM31H48GENR2, "v8mem31h48genr2", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM03H48GENR3, "v8mem03h48genr3", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM07H48GENR3, "v8mem07h48genr3", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEMREADH48GENR3, "v8memreadh48genr3", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEMWRITEH48GENR3, "v8memwriteh48genr3", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM10H48GENR3, "v8mem10h48genr3", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM11H48GENR3, "v8mem11h48genr3", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM12H48GENR3, "v8mem12h48genr3", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM13H48GENR3, "v8mem13h48genr3", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM14H48GENR3, "v8mem14h48genr3", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM15H48GENR3, "v8mem15h48genr3", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM16H48GENR3, "v8mem16h48genr3", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM17H48GENR3, "v8mem17h48genr3", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM18H48GENR3, "v8mem18h48genr3", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM19H48GENR3, "v8mem19h48genr3", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM20H48GENR3, "v8mem20h48genr3", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM21H48GENR3, "v8mem21h48genr3", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM22H48GENR3, "v8mem22h48genr3", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM23H48GENR3, "v8mem23h48genr3", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM25H48GENR3, "v8mem25h48genr3", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM26H48GENR3, "v8mem26h48genr3", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM27H48GENR3, "v8mem27h48genr3", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM28H48GENR3, "v8mem28h48genr3", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM29H48GENR3, "v8mem29h48genr3", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM30H48GENR3, "v8mem30h48genr3", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V8MEM31H48GENR3, "v8mem31h48genr3", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM03H48GENR4, "v8mem03h48genr4", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM07H48GENR4, "v8mem07h48genr4", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEMREADH48GENR4, "v8memreadh48genr4", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEMWRITEH48GENR4, "v8memwriteh48genr4", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM10H48GENR4, "v8mem10h48genr4", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM11H48GENR4, "v8mem11h48genr4", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM12H48GENR4, "v8mem12h48genr4", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM13H48GENR4, "v8mem13h48genr4", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM14H48GENR4, "v8mem14h48genr4", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM15H48GENR4, "v8mem15h48genr4", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM16H48GENR4, "v8mem16h48genr4", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM17H48GENR4, "v8mem17h48genr4", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM18H48GENR4, "v8mem18h48genr4", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM19H48GENR4, "v8mem19h48genr4", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM20H48GENR4, "v8mem20h48genr4", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM21H48GENR4, "v8mem21h48genr4", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM22H48GENR4, "v8mem22h48genr4", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM23H48GENR4, "v8mem23h48genr4", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM25H48GENR4, "v8mem25h48genr4", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM26H48GENR4, "v8mem26h48genr4", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM27H48GENR4, "v8mem27h48genr4", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM28H48GENR4, "v8mem28h48genr4", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM29H48GENR4, "v8mem29h48genr4", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM30H48GENR4, "v8mem30h48genr4", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V8MEM31H48GENR4, "v8mem31h48genr4", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM03H48GENR5, "v8mem03h48genr5", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM07H48GENR5, "v8mem07h48genr5", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEMREADH48GENR5, "v8memreadh48genr5", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEMWRITEH48GENR5, "v8memwriteh48genr5", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM10H48GENR5, "v8mem10h48genr5", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM11H48GENR5, "v8mem11h48genr5", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM12H48GENR5, "v8mem12h48genr5", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM13H48GENR5, "v8mem13h48genr5", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM14H48GENR5, "v8mem14h48genr5", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM15H48GENR5, "v8mem15h48genr5", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM16H48GENR5, "v8mem16h48genr5", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM17H48GENR5, "v8mem17h48genr5", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM18H48GENR5, "v8mem18h48genr5", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM19H48GENR5, "v8mem19h48genr5", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM20H48GENR5, "v8mem20h48genr5", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM21H48GENR5, "v8mem21h48genr5", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM22H48GENR5, "v8mem22h48genr5", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM23H48GENR5, "v8mem23h48genr5", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM25H48GENR5, "v8mem25h48genr5", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM26H48GENR5, "v8mem26h48genr5", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM27H48GENR5, "v8mem27h48genr5", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM28H48GENR5, "v8mem28h48genr5", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM29H48GENR5, "v8mem29h48genr5", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM30H48GENR5, "v8mem30h48genr5", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V8MEM31H48GENR5, "v8mem31h48genr5", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM03H48GENR6, "v8mem03h48genr6", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM07H48GENR6, "v8mem07h48genr6", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEMREADH48GENR6, "v8memreadh48genr6", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEMWRITEH48GENR6, "v8memwriteh48genr6", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM10H48GENR6, "v8mem10h48genr6", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM11H48GENR6, "v8mem11h48genr6", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM12H48GENR6, "v8mem12h48genr6", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM13H48GENR6, "v8mem13h48genr6", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM14H48GENR6, "v8mem14h48genr6", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM15H48GENR6, "v8mem15h48genr6", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM16H48GENR6, "v8mem16h48genr6", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM17H48GENR6, "v8mem17h48genr6", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM18H48GENR6, "v8mem18h48genr6", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM19H48GENR6, "v8mem19h48genr6", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM20H48GENR6, "v8mem20h48genr6", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM21H48GENR6, "v8mem21h48genr6", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM22H48GENR6, "v8mem22h48genr6", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM23H48GENR6, "v8mem23h48genr6", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM25H48GENR6, "v8mem25h48genr6", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM26H48GENR6, "v8mem26h48genr6", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM27H48GENR6, "v8mem27h48genr6", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM28H48GENR6, "v8mem28h48genr6", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM29H48GENR6, "v8mem29h48genr6", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM30H48GENR6, "v8mem30h48genr6", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V8MEM31H48GENR6, "v8mem31h48genr6", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM03H48GENR7, "v8mem03h48genr7", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM07H48GENR7, "v8mem07h48genr7", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEMREADH48GENR7, "v8memreadh48genr7", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEMWRITEH48GENR7, "v8memwriteh48genr7", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM10H48GENR7, "v8mem10h48genr7", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM11H48GENR7, "v8mem11h48genr7", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM12H48GENR7, "v8mem12h48genr7", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM13H48GENR7, "v8mem13h48genr7", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM14H48GENR7, "v8mem14h48genr7", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM15H48GENR7, "v8mem15h48genr7", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM16H48GENR7, "v8mem16h48genr7", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM17H48GENR7, "v8mem17h48genr7", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM18H48GENR7, "v8mem18h48genr7", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM19H48GENR7, "v8mem19h48genr7", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM20H48GENR7, "v8mem20h48genr7", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM21H48GENR7, "v8mem21h48genr7", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM22H48GENR7, "v8mem22h48genr7", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM23H48GENR7, "v8mem23h48genr7", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM25H48GENR7, "v8mem25h48genr7", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM26H48GENR7, "v8mem26h48genr7", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM27H48GENR7, "v8mem27h48genr7", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM28H48GENR7, "v8mem28h48genr7", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM29H48GENR7, "v8mem29h48genr7", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM30H48GENR7, "v8mem30h48genr7", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V8MEM31H48GENR7, "v8mem31h48genr7", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM03V48GENR0, "v8mem03v48genr0", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM07V48GENR0, "v8mem07v48genr0", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEMREADV48GENR0, "v8memreadv48genr0", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEMWRITEV48GENR0, "v8memwritev48genr0", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM10V48GENR0, "v8mem10v48genr0", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM11V48GENR0, "v8mem11v48genr0", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM12V48GENR0, "v8mem12v48genr0", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM13V48GENR0, "v8mem13v48genr0", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM14V48GENR0, "v8mem14v48genr0", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM15V48GENR0, "v8mem15v48genr0", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM16V48GENR0, "v8mem16v48genr0", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM17V48GENR0, "v8mem17v48genr0", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM18V48GENR0, "v8mem18v48genr0", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM19V48GENR0, "v8mem19v48genr0", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM20V48GENR0, "v8mem20v48genr0", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM21V48GENR0, "v8mem21v48genr0", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM22V48GENR0, "v8mem22v48genr0", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM23V48GENR0, "v8mem23v48genr0", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM25V48GENR0, "v8mem25v48genr0", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM26V48GENR0, "v8mem26v48genr0", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM27V48GENR0, "v8mem27v48genr0", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM28V48GENR0, "v8mem28v48genr0", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM29V48GENR0, "v8mem29v48genr0", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM30V48GENR0, "v8mem30v48genr0", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V8MEM31V48GENR0, "v8mem31v48genr0", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM03V48GENR1, "v8mem03v48genr1", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM07V48GENR1, "v8mem07v48genr1", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEMREADV48GENR1, "v8memreadv48genr1", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEMWRITEV48GENR1, "v8memwritev48genr1", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM10V48GENR1, "v8mem10v48genr1", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM11V48GENR1, "v8mem11v48genr1", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM12V48GENR1, "v8mem12v48genr1", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM13V48GENR1, "v8mem13v48genr1", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM14V48GENR1, "v8mem14v48genr1", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM15V48GENR1, "v8mem15v48genr1", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM16V48GENR1, "v8mem16v48genr1", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM17V48GENR1, "v8mem17v48genr1", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM18V48GENR1, "v8mem18v48genr1", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM19V48GENR1, "v8mem19v48genr1", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM20V48GENR1, "v8mem20v48genr1", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM21V48GENR1, "v8mem21v48genr1", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM22V48GENR1, "v8mem22v48genr1", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM23V48GENR1, "v8mem23v48genr1", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM25V48GENR1, "v8mem25v48genr1", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM26V48GENR1, "v8mem26v48genr1", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM27V48GENR1, "v8mem27v48genr1", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM28V48GENR1, "v8mem28v48genr1", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM29V48GENR1, "v8mem29v48genr1", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM30V48GENR1, "v8mem30v48genr1", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V8MEM31V48GENR1, "v8mem31v48genr1", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM03V48GENR2, "v8mem03v48genr2", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM07V48GENR2, "v8mem07v48genr2", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEMREADV48GENR2, "v8memreadv48genr2", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEMWRITEV48GENR2, "v8memwritev48genr2", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM10V48GENR2, "v8mem10v48genr2", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM11V48GENR2, "v8mem11v48genr2", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM12V48GENR2, "v8mem12v48genr2", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM13V48GENR2, "v8mem13v48genr2", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM14V48GENR2, "v8mem14v48genr2", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM15V48GENR2, "v8mem15v48genr2", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM16V48GENR2, "v8mem16v48genr2", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM17V48GENR2, "v8mem17v48genr2", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM18V48GENR2, "v8mem18v48genr2", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM19V48GENR2, "v8mem19v48genr2", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM20V48GENR2, "v8mem20v48genr2", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM21V48GENR2, "v8mem21v48genr2", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM22V48GENR2, "v8mem22v48genr2", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM23V48GENR2, "v8mem23v48genr2", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM25V48GENR2, "v8mem25v48genr2", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM26V48GENR2, "v8mem26v48genr2", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM27V48GENR2, "v8mem27v48genr2", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM28V48GENR2, "v8mem28v48genr2", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM29V48GENR2, "v8mem29v48genr2", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM30V48GENR2, "v8mem30v48genr2", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V8MEM31V48GENR2, "v8mem31v48genr2", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM03V48GENR3, "v8mem03v48genr3", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM07V48GENR3, "v8mem07v48genr3", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEMREADV48GENR3, "v8memreadv48genr3", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEMWRITEV48GENR3, "v8memwritev48genr3", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM10V48GENR3, "v8mem10v48genr3", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM11V48GENR3, "v8mem11v48genr3", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM12V48GENR3, "v8mem12v48genr3", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM13V48GENR3, "v8mem13v48genr3", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM14V48GENR3, "v8mem14v48genr3", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM15V48GENR3, "v8mem15v48genr3", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM16V48GENR3, "v8mem16v48genr3", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM17V48GENR3, "v8mem17v48genr3", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM18V48GENR3, "v8mem18v48genr3", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM19V48GENR3, "v8mem19v48genr3", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM20V48GENR3, "v8mem20v48genr3", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM21V48GENR3, "v8mem21v48genr3", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM22V48GENR3, "v8mem22v48genr3", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM23V48GENR3, "v8mem23v48genr3", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM25V48GENR3, "v8mem25v48genr3", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM26V48GENR3, "v8mem26v48genr3", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM27V48GENR3, "v8mem27v48genr3", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM28V48GENR3, "v8mem28v48genr3", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM29V48GENR3, "v8mem29v48genr3", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM30V48GENR3, "v8mem30v48genr3", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V8MEM31V48GENR3, "v8mem31v48genr3", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM03V48GENR4, "v8mem03v48genr4", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM07V48GENR4, "v8mem07v48genr4", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEMREADV48GENR4, "v8memreadv48genr4", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEMWRITEV48GENR4, "v8memwritev48genr4", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM10V48GENR4, "v8mem10v48genr4", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM11V48GENR4, "v8mem11v48genr4", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM12V48GENR4, "v8mem12v48genr4", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM13V48GENR4, "v8mem13v48genr4", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM14V48GENR4, "v8mem14v48genr4", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM15V48GENR4, "v8mem15v48genr4", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM16V48GENR4, "v8mem16v48genr4", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM17V48GENR4, "v8mem17v48genr4", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM18V48GENR4, "v8mem18v48genr4", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM19V48GENR4, "v8mem19v48genr4", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM20V48GENR4, "v8mem20v48genr4", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM21V48GENR4, "v8mem21v48genr4", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM22V48GENR4, "v8mem22v48genr4", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM23V48GENR4, "v8mem23v48genr4", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM25V48GENR4, "v8mem25v48genr4", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM26V48GENR4, "v8mem26v48genr4", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM27V48GENR4, "v8mem27v48genr4", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM28V48GENR4, "v8mem28v48genr4", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM29V48GENR4, "v8mem29v48genr4", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM30V48GENR4, "v8mem30v48genr4", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V8MEM31V48GENR4, "v8mem31v48genr4", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM03V48GENR5, "v8mem03v48genr5", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM07V48GENR5, "v8mem07v48genr5", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEMREADV48GENR5, "v8memreadv48genr5", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEMWRITEV48GENR5, "v8memwritev48genr5", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM10V48GENR5, "v8mem10v48genr5", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM11V48GENR5, "v8mem11v48genr5", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM12V48GENR5, "v8mem12v48genr5", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM13V48GENR5, "v8mem13v48genr5", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM14V48GENR5, "v8mem14v48genr5", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM15V48GENR5, "v8mem15v48genr5", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM16V48GENR5, "v8mem16v48genr5", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM17V48GENR5, "v8mem17v48genr5", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM18V48GENR5, "v8mem18v48genr5", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM19V48GENR5, "v8mem19v48genr5", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM20V48GENR5, "v8mem20v48genr5", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM21V48GENR5, "v8mem21v48genr5", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM22V48GENR5, "v8mem22v48genr5", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM23V48GENR5, "v8mem23v48genr5", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM25V48GENR5, "v8mem25v48genr5", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM26V48GENR5, "v8mem26v48genr5", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM27V48GENR5, "v8mem27v48genr5", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM28V48GENR5, "v8mem28v48genr5", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM29V48GENR5, "v8mem29v48genr5", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM30V48GENR5, "v8mem30v48genr5", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V8MEM31V48GENR5, "v8mem31v48genr5", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM03V48GENR6, "v8mem03v48genr6", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM07V48GENR6, "v8mem07v48genr6", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEMREADV48GENR6, "v8memreadv48genr6", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEMWRITEV48GENR6, "v8memwritev48genr6", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM10V48GENR6, "v8mem10v48genr6", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM11V48GENR6, "v8mem11v48genr6", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM12V48GENR6, "v8mem12v48genr6", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM13V48GENR6, "v8mem13v48genr6", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM14V48GENR6, "v8mem14v48genr6", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM15V48GENR6, "v8mem15v48genr6", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM16V48GENR6, "v8mem16v48genr6", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM17V48GENR6, "v8mem17v48genr6", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM18V48GENR6, "v8mem18v48genr6", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM19V48GENR6, "v8mem19v48genr6", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM20V48GENR6, "v8mem20v48genr6", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM21V48GENR6, "v8mem21v48genr6", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM22V48GENR6, "v8mem22v48genr6", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM23V48GENR6, "v8mem23v48genr6", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM25V48GENR6, "v8mem25v48genr6", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM26V48GENR6, "v8mem26v48genr6", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM27V48GENR6, "v8mem27v48genr6", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM28V48GENR6, "v8mem28v48genr6", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM29V48GENR6, "v8mem29v48genr6", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM30V48GENR6, "v8mem30v48genr6", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V8MEM31V48GENR6, "v8mem31v48genr6", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM03V48GENR7, "v8mem03v48genr7", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM07V48GENR7, "v8mem07v48genr7", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEMREADV48GENR7, "v8memreadv48genr7", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEMWRITEV48GENR7, "v8memwritev48genr7", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM10V48GENR7, "v8mem10v48genr7", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM11V48GENR7, "v8mem11v48genr7", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM12V48GENR7, "v8mem12v48genr7", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM13V48GENR7, "v8mem13v48genr7", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM14V48GENR7, "v8mem14v48genr7", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM15V48GENR7, "v8mem15v48genr7", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM16V48GENR7, "v8mem16v48genr7", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM17V48GENR7, "v8mem17v48genr7", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM18V48GENR7, "v8mem18v48genr7", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM19V48GENR7, "v8mem19v48genr7", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM20V48GENR7, "v8mem20v48genr7", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM21V48GENR7, "v8mem21v48genr7", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM22V48GENR7, "v8mem22v48genr7", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM23V48GENR7, "v8mem23v48genr7", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM25V48GENR7, "v8mem25v48genr7", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM26V48GENR7, "v8mem26v48genr7", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM27V48GENR7, "v8mem27v48genr7", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM28V48GENR7, "v8mem28v48genr7", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM29V48GENR7, "v8mem29v48genr7", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM30V48GENR7, "v8mem30v48genr7", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V8MEM31V48GENR7, "v8mem31v48genr7", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM03H48GENR0, "v16mem03h48genr0", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM07H48GENR0, "v16mem07h48genr0", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEMREADH48GENR0, "v16memreadh48genr0", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEMWRITEH48GENR0, "v16memwriteh48genr0", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM10H48GENR0, "v16mem10h48genr0", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM11H48GENR0, "v16mem11h48genr0", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM12H48GENR0, "v16mem12h48genr0", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM13H48GENR0, "v16mem13h48genr0", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM14H48GENR0, "v16mem14h48genr0", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM15H48GENR0, "v16mem15h48genr0", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM16H48GENR0, "v16mem16h48genr0", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM17H48GENR0, "v16mem17h48genr0", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM18H48GENR0, "v16mem18h48genr0", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM19H48GENR0, "v16mem19h48genr0", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM20H48GENR0, "v16mem20h48genr0", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM21H48GENR0, "v16mem21h48genr0", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM22H48GENR0, "v16mem22h48genr0", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM23H48GENR0, "v16mem23h48genr0", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM25H48GENR0, "v16mem25h48genr0", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM26H48GENR0, "v16mem26h48genr0", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM27H48GENR0, "v16mem27h48genr0", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM28H48GENR0, "v16mem28h48genr0", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM29H48GENR0, "v16mem29h48genr0", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM30H48GENR0, "v16mem30h48genr0", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V16MEM31H48GENR0, "v16mem31h48genr0", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM03H48GENR1, "v16mem03h48genr1", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM07H48GENR1, "v16mem07h48genr1", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEMREADH48GENR1, "v16memreadh48genr1", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEMWRITEH48GENR1, "v16memwriteh48genr1", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM10H48GENR1, "v16mem10h48genr1", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM11H48GENR1, "v16mem11h48genr1", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM12H48GENR1, "v16mem12h48genr1", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM13H48GENR1, "v16mem13h48genr1", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM14H48GENR1, "v16mem14h48genr1", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM15H48GENR1, "v16mem15h48genr1", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM16H48GENR1, "v16mem16h48genr1", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM17H48GENR1, "v16mem17h48genr1", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM18H48GENR1, "v16mem18h48genr1", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM19H48GENR1, "v16mem19h48genr1", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM20H48GENR1, "v16mem20h48genr1", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM21H48GENR1, "v16mem21h48genr1", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM22H48GENR1, "v16mem22h48genr1", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM23H48GENR1, "v16mem23h48genr1", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM25H48GENR1, "v16mem25h48genr1", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM26H48GENR1, "v16mem26h48genr1", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM27H48GENR1, "v16mem27h48genr1", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM28H48GENR1, "v16mem28h48genr1", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM29H48GENR1, "v16mem29h48genr1", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM30H48GENR1, "v16mem30h48genr1", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V16MEM31H48GENR1, "v16mem31h48genr1", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM03H48GENR2, "v16mem03h48genr2", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM07H48GENR2, "v16mem07h48genr2", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEMREADH48GENR2, "v16memreadh48genr2", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEMWRITEH48GENR2, "v16memwriteh48genr2", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM10H48GENR2, "v16mem10h48genr2", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM11H48GENR2, "v16mem11h48genr2", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM12H48GENR2, "v16mem12h48genr2", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM13H48GENR2, "v16mem13h48genr2", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM14H48GENR2, "v16mem14h48genr2", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM15H48GENR2, "v16mem15h48genr2", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM16H48GENR2, "v16mem16h48genr2", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM17H48GENR2, "v16mem17h48genr2", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM18H48GENR2, "v16mem18h48genr2", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM19H48GENR2, "v16mem19h48genr2", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM20H48GENR2, "v16mem20h48genr2", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM21H48GENR2, "v16mem21h48genr2", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM22H48GENR2, "v16mem22h48genr2", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM23H48GENR2, "v16mem23h48genr2", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM25H48GENR2, "v16mem25h48genr2", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM26H48GENR2, "v16mem26h48genr2", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM27H48GENR2, "v16mem27h48genr2", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM28H48GENR2, "v16mem28h48genr2", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM29H48GENR2, "v16mem29h48genr2", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM30H48GENR2, "v16mem30h48genr2", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V16MEM31H48GENR2, "v16mem31h48genr2", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM03H48GENR3, "v16mem03h48genr3", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM07H48GENR3, "v16mem07h48genr3", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEMREADH48GENR3, "v16memreadh48genr3", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEMWRITEH48GENR3, "v16memwriteh48genr3", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM10H48GENR3, "v16mem10h48genr3", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM11H48GENR3, "v16mem11h48genr3", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM12H48GENR3, "v16mem12h48genr3", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM13H48GENR3, "v16mem13h48genr3", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM14H48GENR3, "v16mem14h48genr3", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM15H48GENR3, "v16mem15h48genr3", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM16H48GENR3, "v16mem16h48genr3", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM17H48GENR3, "v16mem17h48genr3", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM18H48GENR3, "v16mem18h48genr3", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM19H48GENR3, "v16mem19h48genr3", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM20H48GENR3, "v16mem20h48genr3", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM21H48GENR3, "v16mem21h48genr3", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM22H48GENR3, "v16mem22h48genr3", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM23H48GENR3, "v16mem23h48genr3", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM25H48GENR3, "v16mem25h48genr3", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM26H48GENR3, "v16mem26h48genr3", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM27H48GENR3, "v16mem27h48genr3", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM28H48GENR3, "v16mem28h48genr3", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM29H48GENR3, "v16mem29h48genr3", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM30H48GENR3, "v16mem30h48genr3", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V16MEM31H48GENR3, "v16mem31h48genr3", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM03H48GENR4, "v16mem03h48genr4", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM07H48GENR4, "v16mem07h48genr4", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEMREADH48GENR4, "v16memreadh48genr4", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEMWRITEH48GENR4, "v16memwriteh48genr4", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM10H48GENR4, "v16mem10h48genr4", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM11H48GENR4, "v16mem11h48genr4", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM12H48GENR4, "v16mem12h48genr4", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM13H48GENR4, "v16mem13h48genr4", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM14H48GENR4, "v16mem14h48genr4", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM15H48GENR4, "v16mem15h48genr4", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM16H48GENR4, "v16mem16h48genr4", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM17H48GENR4, "v16mem17h48genr4", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM18H48GENR4, "v16mem18h48genr4", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM19H48GENR4, "v16mem19h48genr4", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM20H48GENR4, "v16mem20h48genr4", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM21H48GENR4, "v16mem21h48genr4", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM22H48GENR4, "v16mem22h48genr4", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM23H48GENR4, "v16mem23h48genr4", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM25H48GENR4, "v16mem25h48genr4", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM26H48GENR4, "v16mem26h48genr4", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM27H48GENR4, "v16mem27h48genr4", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM28H48GENR4, "v16mem28h48genr4", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM29H48GENR4, "v16mem29h48genr4", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM30H48GENR4, "v16mem30h48genr4", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V16MEM31H48GENR4, "v16mem31h48genr4", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM03H48GENR5, "v16mem03h48genr5", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM07H48GENR5, "v16mem07h48genr5", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEMREADH48GENR5, "v16memreadh48genr5", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEMWRITEH48GENR5, "v16memwriteh48genr5", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM10H48GENR5, "v16mem10h48genr5", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM11H48GENR5, "v16mem11h48genr5", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM12H48GENR5, "v16mem12h48genr5", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM13H48GENR5, "v16mem13h48genr5", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM14H48GENR5, "v16mem14h48genr5", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM15H48GENR5, "v16mem15h48genr5", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM16H48GENR5, "v16mem16h48genr5", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM17H48GENR5, "v16mem17h48genr5", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM18H48GENR5, "v16mem18h48genr5", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM19H48GENR5, "v16mem19h48genr5", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM20H48GENR5, "v16mem20h48genr5", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM21H48GENR5, "v16mem21h48genr5", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM22H48GENR5, "v16mem22h48genr5", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM23H48GENR5, "v16mem23h48genr5", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM25H48GENR5, "v16mem25h48genr5", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM26H48GENR5, "v16mem26h48genr5", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM27H48GENR5, "v16mem27h48genr5", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM28H48GENR5, "v16mem28h48genr5", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM29H48GENR5, "v16mem29h48genr5", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM30H48GENR5, "v16mem30h48genr5", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V16MEM31H48GENR5, "v16mem31h48genr5", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM03H48GENR6, "v16mem03h48genr6", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM07H48GENR6, "v16mem07h48genr6", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEMREADH48GENR6, "v16memreadh48genr6", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEMWRITEH48GENR6, "v16memwriteh48genr6", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM10H48GENR6, "v16mem10h48genr6", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM11H48GENR6, "v16mem11h48genr6", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM12H48GENR6, "v16mem12h48genr6", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM13H48GENR6, "v16mem13h48genr6", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM14H48GENR6, "v16mem14h48genr6", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM15H48GENR6, "v16mem15h48genr6", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM16H48GENR6, "v16mem16h48genr6", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM17H48GENR6, "v16mem17h48genr6", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM18H48GENR6, "v16mem18h48genr6", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM19H48GENR6, "v16mem19h48genr6", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM20H48GENR6, "v16mem20h48genr6", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM21H48GENR6, "v16mem21h48genr6", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM22H48GENR6, "v16mem22h48genr6", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM23H48GENR6, "v16mem23h48genr6", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM25H48GENR6, "v16mem25h48genr6", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM26H48GENR6, "v16mem26h48genr6", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM27H48GENR6, "v16mem27h48genr6", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM28H48GENR6, "v16mem28h48genr6", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM29H48GENR6, "v16mem29h48genr6", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM30H48GENR6, "v16mem30h48genr6", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V16MEM31H48GENR6, "v16mem31h48genr6", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM03H48GENR7, "v16mem03h48genr7", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM07H48GENR7, "v16mem07h48genr7", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEMREADH48GENR7, "v16memreadh48genr7", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEMWRITEH48GENR7, "v16memwriteh48genr7", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM10H48GENR7, "v16mem10h48genr7", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM11H48GENR7, "v16mem11h48genr7", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM12H48GENR7, "v16mem12h48genr7", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM13H48GENR7, "v16mem13h48genr7", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM14H48GENR7, "v16mem14h48genr7", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM15H48GENR7, "v16mem15h48genr7", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM16H48GENR7, "v16mem16h48genr7", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM17H48GENR7, "v16mem17h48genr7", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM18H48GENR7, "v16mem18h48genr7", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM19H48GENR7, "v16mem19h48genr7", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM20H48GENR7, "v16mem20h48genr7", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM21H48GENR7, "v16mem21h48genr7", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM22H48GENR7, "v16mem22h48genr7", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM23H48GENR7, "v16mem23h48genr7", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM25H48GENR7, "v16mem25h48genr7", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM26H48GENR7, "v16mem26h48genr7", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM27H48GENR7, "v16mem27h48genr7", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM28H48GENR7, "v16mem28h48genr7", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM29H48GENR7, "v16mem29h48genr7", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM30H48GENR7, "v16mem30h48genr7", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V16MEM31H48GENR7, "v16mem31h48genr7", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM03V48GENR0, "v16mem03v48genr0", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM07V48GENR0, "v16mem07v48genr0", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEMREADV48GENR0, "v16memreadv48genr0", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEMWRITEV48GENR0, "v16memwritev48genr0", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM10V48GENR0, "v16mem10v48genr0", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM11V48GENR0, "v16mem11v48genr0", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM12V48GENR0, "v16mem12v48genr0", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM13V48GENR0, "v16mem13v48genr0", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM14V48GENR0, "v16mem14v48genr0", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM15V48GENR0, "v16mem15v48genr0", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM16V48GENR0, "v16mem16v48genr0", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM17V48GENR0, "v16mem17v48genr0", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM18V48GENR0, "v16mem18v48genr0", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM19V48GENR0, "v16mem19v48genr0", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM20V48GENR0, "v16mem20v48genr0", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM21V48GENR0, "v16mem21v48genr0", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM22V48GENR0, "v16mem22v48genr0", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM23V48GENR0, "v16mem23v48genr0", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM25V48GENR0, "v16mem25v48genr0", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM26V48GENR0, "v16mem26v48genr0", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM27V48GENR0, "v16mem27v48genr0", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM28V48GENR0, "v16mem28v48genr0", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM29V48GENR0, "v16mem29v48genr0", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM30V48GENR0, "v16mem30v48genr0", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V16MEM31V48GENR0, "v16mem31v48genr0", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM03V48GENR1, "v16mem03v48genr1", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM07V48GENR1, "v16mem07v48genr1", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEMREADV48GENR1, "v16memreadv48genr1", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEMWRITEV48GENR1, "v16memwritev48genr1", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM10V48GENR1, "v16mem10v48genr1", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM11V48GENR1, "v16mem11v48genr1", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM12V48GENR1, "v16mem12v48genr1", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM13V48GENR1, "v16mem13v48genr1", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM14V48GENR1, "v16mem14v48genr1", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM15V48GENR1, "v16mem15v48genr1", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM16V48GENR1, "v16mem16v48genr1", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM17V48GENR1, "v16mem17v48genr1", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM18V48GENR1, "v16mem18v48genr1", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM19V48GENR1, "v16mem19v48genr1", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM20V48GENR1, "v16mem20v48genr1", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM21V48GENR1, "v16mem21v48genr1", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM22V48GENR1, "v16mem22v48genr1", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM23V48GENR1, "v16mem23v48genr1", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM25V48GENR1, "v16mem25v48genr1", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM26V48GENR1, "v16mem26v48genr1", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM27V48GENR1, "v16mem27v48genr1", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM28V48GENR1, "v16mem28v48genr1", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM29V48GENR1, "v16mem29v48genr1", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM30V48GENR1, "v16mem30v48genr1", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V16MEM31V48GENR1, "v16mem31v48genr1", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM03V48GENR2, "v16mem03v48genr2", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM07V48GENR2, "v16mem07v48genr2", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEMREADV48GENR2, "v16memreadv48genr2", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEMWRITEV48GENR2, "v16memwritev48genr2", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM10V48GENR2, "v16mem10v48genr2", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM11V48GENR2, "v16mem11v48genr2", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM12V48GENR2, "v16mem12v48genr2", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM13V48GENR2, "v16mem13v48genr2", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM14V48GENR2, "v16mem14v48genr2", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM15V48GENR2, "v16mem15v48genr2", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM16V48GENR2, "v16mem16v48genr2", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM17V48GENR2, "v16mem17v48genr2", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM18V48GENR2, "v16mem18v48genr2", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM19V48GENR2, "v16mem19v48genr2", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM20V48GENR2, "v16mem20v48genr2", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM21V48GENR2, "v16mem21v48genr2", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM22V48GENR2, "v16mem22v48genr2", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM23V48GENR2, "v16mem23v48genr2", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM25V48GENR2, "v16mem25v48genr2", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM26V48GENR2, "v16mem26v48genr2", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM27V48GENR2, "v16mem27v48genr2", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM28V48GENR2, "v16mem28v48genr2", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM29V48GENR2, "v16mem29v48genr2", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM30V48GENR2, "v16mem30v48genr2", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V16MEM31V48GENR2, "v16mem31v48genr2", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM03V48GENR3, "v16mem03v48genr3", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM07V48GENR3, "v16mem07v48genr3", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEMREADV48GENR3, "v16memreadv48genr3", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEMWRITEV48GENR3, "v16memwritev48genr3", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM10V48GENR3, "v16mem10v48genr3", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM11V48GENR3, "v16mem11v48genr3", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM12V48GENR3, "v16mem12v48genr3", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM13V48GENR3, "v16mem13v48genr3", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM14V48GENR3, "v16mem14v48genr3", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM15V48GENR3, "v16mem15v48genr3", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM16V48GENR3, "v16mem16v48genr3", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM17V48GENR3, "v16mem17v48genr3", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM18V48GENR3, "v16mem18v48genr3", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM19V48GENR3, "v16mem19v48genr3", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM20V48GENR3, "v16mem20v48genr3", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM21V48GENR3, "v16mem21v48genr3", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM22V48GENR3, "v16mem22v48genr3", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM23V48GENR3, "v16mem23v48genr3", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM25V48GENR3, "v16mem25v48genr3", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM26V48GENR3, "v16mem26v48genr3", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM27V48GENR3, "v16mem27v48genr3", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM28V48GENR3, "v16mem28v48genr3", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM29V48GENR3, "v16mem29v48genr3", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM30V48GENR3, "v16mem30v48genr3", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V16MEM31V48GENR3, "v16mem31v48genr3", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM03V48GENR4, "v16mem03v48genr4", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM07V48GENR4, "v16mem07v48genr4", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEMREADV48GENR4, "v16memreadv48genr4", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEMWRITEV48GENR4, "v16memwritev48genr4", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM10V48GENR4, "v16mem10v48genr4", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM11V48GENR4, "v16mem11v48genr4", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM12V48GENR4, "v16mem12v48genr4", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM13V48GENR4, "v16mem13v48genr4", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM14V48GENR4, "v16mem14v48genr4", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM15V48GENR4, "v16mem15v48genr4", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM16V48GENR4, "v16mem16v48genr4", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM17V48GENR4, "v16mem17v48genr4", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM18V48GENR4, "v16mem18v48genr4", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM19V48GENR4, "v16mem19v48genr4", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM20V48GENR4, "v16mem20v48genr4", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM21V48GENR4, "v16mem21v48genr4", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM22V48GENR4, "v16mem22v48genr4", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM23V48GENR4, "v16mem23v48genr4", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM25V48GENR4, "v16mem25v48genr4", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM26V48GENR4, "v16mem26v48genr4", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM27V48GENR4, "v16mem27v48genr4", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM28V48GENR4, "v16mem28v48genr4", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM29V48GENR4, "v16mem29v48genr4", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM30V48GENR4, "v16mem30v48genr4", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V16MEM31V48GENR4, "v16mem31v48genr4", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM03V48GENR5, "v16mem03v48genr5", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM07V48GENR5, "v16mem07v48genr5", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEMREADV48GENR5, "v16memreadv48genr5", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEMWRITEV48GENR5, "v16memwritev48genr5", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM10V48GENR5, "v16mem10v48genr5", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM11V48GENR5, "v16mem11v48genr5", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM12V48GENR5, "v16mem12v48genr5", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM13V48GENR5, "v16mem13v48genr5", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM14V48GENR5, "v16mem14v48genr5", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM15V48GENR5, "v16mem15v48genr5", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM16V48GENR5, "v16mem16v48genr5", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM17V48GENR5, "v16mem17v48genr5", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM18V48GENR5, "v16mem18v48genr5", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM19V48GENR5, "v16mem19v48genr5", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM20V48GENR5, "v16mem20v48genr5", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM21V48GENR5, "v16mem21v48genr5", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM22V48GENR5, "v16mem22v48genr5", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM23V48GENR5, "v16mem23v48genr5", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM25V48GENR5, "v16mem25v48genr5", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM26V48GENR5, "v16mem26v48genr5", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM27V48GENR5, "v16mem27v48genr5", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM28V48GENR5, "v16mem28v48genr5", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM29V48GENR5, "v16mem29v48genr5", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM30V48GENR5, "v16mem30v48genr5", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V16MEM31V48GENR5, "v16mem31v48genr5", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM03V48GENR6, "v16mem03v48genr6", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM07V48GENR6, "v16mem07v48genr6", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEMREADV48GENR6, "v16memreadv48genr6", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEMWRITEV48GENR6, "v16memwritev48genr6", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM10V48GENR6, "v16mem10v48genr6", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM11V48GENR6, "v16mem11v48genr6", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM12V48GENR6, "v16mem12v48genr6", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM13V48GENR6, "v16mem13v48genr6", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM14V48GENR6, "v16mem14v48genr6", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM15V48GENR6, "v16mem15v48genr6", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM16V48GENR6, "v16mem16v48genr6", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM17V48GENR6, "v16mem17v48genr6", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM18V48GENR6, "v16mem18v48genr6", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM19V48GENR6, "v16mem19v48genr6", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM20V48GENR6, "v16mem20v48genr6", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM21V48GENR6, "v16mem21v48genr6", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM22V48GENR6, "v16mem22v48genr6", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM23V48GENR6, "v16mem23v48genr6", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM25V48GENR6, "v16mem25v48genr6", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM26V48GENR6, "v16mem26v48genr6", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM27V48GENR6, "v16mem27v48genr6", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM28V48GENR6, "v16mem28v48genr6", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM29V48GENR6, "v16mem29v48genr6", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM30V48GENR6, "v16mem30v48genr6", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V16MEM31V48GENR6, "v16mem31v48genr6", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM03V48GENR7, "v16mem03v48genr7", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM07V48GENR7, "v16mem07v48genr7", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEMREADV48GENR7, "v16memreadv48genr7", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEMWRITEV48GENR7, "v16memwritev48genr7", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM10V48GENR7, "v16mem10v48genr7", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM11V48GENR7, "v16mem11v48genr7", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM12V48GENR7, "v16mem12v48genr7", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM13V48GENR7, "v16mem13v48genr7", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM14V48GENR7, "v16mem14v48genr7", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM15V48GENR7, "v16mem15v48genr7", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM16V48GENR7, "v16mem16v48genr7", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM17V48GENR7, "v16mem17v48genr7", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM18V48GENR7, "v16mem18v48genr7", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM19V48GENR7, "v16mem19v48genr7", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM20V48GENR7, "v16mem20v48genr7", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM21V48GENR7, "v16mem21v48genr7", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM22V48GENR7, "v16mem22v48genr7", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM23V48GENR7, "v16mem23v48genr7", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM25V48GENR7, "v16mem25v48genr7", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM26V48GENR7, "v16mem26v48genr7", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM27V48GENR7, "v16mem27v48genr7", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM28V48GENR7, "v16mem28v48genr7", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM29V48GENR7, "v16mem29v48genr7", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM30V48GENR7, "v16mem30v48genr7", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V16MEM31V48GENR7, "v16mem31v48genr7", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM03H48GENR0, "v32mem03h48genr0", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM07H48GENR0, "v32mem07h48genr0", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEMREADH48GENR0, "v32memreadh48genr0", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEMWRITEH48GENR0, "v32memwriteh48genr0", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM10H48GENR0, "v32mem10h48genr0", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM11H48GENR0, "v32mem11h48genr0", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM12H48GENR0, "v32mem12h48genr0", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM13H48GENR0, "v32mem13h48genr0", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM14H48GENR0, "v32mem14h48genr0", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM15H48GENR0, "v32mem15h48genr0", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM16H48GENR0, "v32mem16h48genr0", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM17H48GENR0, "v32mem17h48genr0", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM18H48GENR0, "v32mem18h48genr0", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM19H48GENR0, "v32mem19h48genr0", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM20H48GENR0, "v32mem20h48genr0", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM21H48GENR0, "v32mem21h48genr0", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM22H48GENR0, "v32mem22h48genr0", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM23H48GENR0, "v32mem23h48genr0", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM25H48GENR0, "v32mem25h48genr0", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM26H48GENR0, "v32mem26h48genr0", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM27H48GENR0, "v32mem27h48genr0", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM28H48GENR0, "v32mem28h48genr0", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM29H48GENR0, "v32mem29h48genr0", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM30H48GENR0, "v32mem30h48genr0", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_V32MEM31H48GENR0, "v32mem31h48genr0", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM03H48GENR1, "v32mem03h48genr1", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM07H48GENR1, "v32mem07h48genr1", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEMREADH48GENR1, "v32memreadh48genr1", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEMWRITEH48GENR1, "v32memwriteh48genr1", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM10H48GENR1, "v32mem10h48genr1", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM11H48GENR1, "v32mem11h48genr1", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM12H48GENR1, "v32mem12h48genr1", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM13H48GENR1, "v32mem13h48genr1", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM14H48GENR1, "v32mem14h48genr1", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM15H48GENR1, "v32mem15h48genr1", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM16H48GENR1, "v32mem16h48genr1", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM17H48GENR1, "v32mem17h48genr1", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM18H48GENR1, "v32mem18h48genr1", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM19H48GENR1, "v32mem19h48genr1", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM20H48GENR1, "v32mem20h48genr1", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM21H48GENR1, "v32mem21h48genr1", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM22H48GENR1, "v32mem22h48genr1", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM23H48GENR1, "v32mem23h48genr1", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM25H48GENR1, "v32mem25h48genr1", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM26H48GENR1, "v32mem26h48genr1", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM27H48GENR1, "v32mem27h48genr1", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM28H48GENR1, "v32mem28h48genr1", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM29H48GENR1, "v32mem29h48genr1", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM30H48GENR1, "v32mem30h48genr1", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_V32MEM31H48GENR1, "v32mem31h48genr1", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM03H48GENR2, "v32mem03h48genr2", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM07H48GENR2, "v32mem07h48genr2", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEMREADH48GENR2, "v32memreadh48genr2", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEMWRITEH48GENR2, "v32memwriteh48genr2", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM10H48GENR2, "v32mem10h48genr2", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM11H48GENR2, "v32mem11h48genr2", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM12H48GENR2, "v32mem12h48genr2", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM13H48GENR2, "v32mem13h48genr2", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM14H48GENR2, "v32mem14h48genr2", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM15H48GENR2, "v32mem15h48genr2", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM16H48GENR2, "v32mem16h48genr2", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM17H48GENR2, "v32mem17h48genr2", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM18H48GENR2, "v32mem18h48genr2", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM19H48GENR2, "v32mem19h48genr2", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM20H48GENR2, "v32mem20h48genr2", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM21H48GENR2, "v32mem21h48genr2", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM22H48GENR2, "v32mem22h48genr2", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM23H48GENR2, "v32mem23h48genr2", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM25H48GENR2, "v32mem25h48genr2", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM26H48GENR2, "v32mem26h48genr2", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM27H48GENR2, "v32mem27h48genr2", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM28H48GENR2, "v32mem28h48genr2", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM29H48GENR2, "v32mem29h48genr2", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM30H48GENR2, "v32mem30h48genr2", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_V32MEM31H48GENR2, "v32mem31h48genr2", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM03H48GENR3, "v32mem03h48genr3", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM07H48GENR3, "v32mem07h48genr3", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEMREADH48GENR3, "v32memreadh48genr3", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEMWRITEH48GENR3, "v32memwriteh48genr3", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM10H48GENR3, "v32mem10h48genr3", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM11H48GENR3, "v32mem11h48genr3", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM12H48GENR3, "v32mem12h48genr3", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM13H48GENR3, "v32mem13h48genr3", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM14H48GENR3, "v32mem14h48genr3", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM15H48GENR3, "v32mem15h48genr3", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM16H48GENR3, "v32mem16h48genr3", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM17H48GENR3, "v32mem17h48genr3", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM18H48GENR3, "v32mem18h48genr3", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM19H48GENR3, "v32mem19h48genr3", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM20H48GENR3, "v32mem20h48genr3", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM21H48GENR3, "v32mem21h48genr3", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM22H48GENR3, "v32mem22h48genr3", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM23H48GENR3, "v32mem23h48genr3", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM25H48GENR3, "v32mem25h48genr3", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM26H48GENR3, "v32mem26h48genr3", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM27H48GENR3, "v32mem27h48genr3", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM28H48GENR3, "v32mem28h48genr3", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM29H48GENR3, "v32mem29h48genr3", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM30H48GENR3, "v32mem30h48genr3", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_V32MEM31H48GENR3, "v32mem31h48genr3", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM03H48GENR4, "v32mem03h48genr4", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM07H48GENR4, "v32mem07h48genr4", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEMREADH48GENR4, "v32memreadh48genr4", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEMWRITEH48GENR4, "v32memwriteh48genr4", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM10H48GENR4, "v32mem10h48genr4", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM11H48GENR4, "v32mem11h48genr4", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM12H48GENR4, "v32mem12h48genr4", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM13H48GENR4, "v32mem13h48genr4", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM14H48GENR4, "v32mem14h48genr4", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM15H48GENR4, "v32mem15h48genr4", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM16H48GENR4, "v32mem16h48genr4", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM17H48GENR4, "v32mem17h48genr4", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM18H48GENR4, "v32mem18h48genr4", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM19H48GENR4, "v32mem19h48genr4", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM20H48GENR4, "v32mem20h48genr4", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM21H48GENR4, "v32mem21h48genr4", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM22H48GENR4, "v32mem22h48genr4", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM23H48GENR4, "v32mem23h48genr4", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM25H48GENR4, "v32mem25h48genr4", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM26H48GENR4, "v32mem26h48genr4", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM27H48GENR4, "v32mem27h48genr4", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM28H48GENR4, "v32mem28h48genr4", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM29H48GENR4, "v32mem29h48genr4", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM30H48GENR4, "v32mem30h48genr4", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_V32MEM31H48GENR4, "v32mem31h48genr4", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM03H48GENR5, "v32mem03h48genr5", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM07H48GENR5, "v32mem07h48genr5", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEMREADH48GENR5, "v32memreadh48genr5", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEMWRITEH48GENR5, "v32memwriteh48genr5", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM10H48GENR5, "v32mem10h48genr5", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM11H48GENR5, "v32mem11h48genr5", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM12H48GENR5, "v32mem12h48genr5", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM13H48GENR5, "v32mem13h48genr5", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM14H48GENR5, "v32mem14h48genr5", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM15H48GENR5, "v32mem15h48genr5", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM16H48GENR5, "v32mem16h48genr5", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM17H48GENR5, "v32mem17h48genr5", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM18H48GENR5, "v32mem18h48genr5", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM19H48GENR5, "v32mem19h48genr5", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM20H48GENR5, "v32mem20h48genr5", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM21H48GENR5, "v32mem21h48genr5", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM22H48GENR5, "v32mem22h48genr5", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM23H48GENR5, "v32mem23h48genr5", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM25H48GENR5, "v32mem25h48genr5", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM26H48GENR5, "v32mem26h48genr5", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM27H48GENR5, "v32mem27h48genr5", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM28H48GENR5, "v32mem28h48genr5", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM29H48GENR5, "v32mem29h48genr5", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM30H48GENR5, "v32mem30h48genr5", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_V32MEM31H48GENR5, "v32mem31h48genr5", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM03H48GENR6, "v32mem03h48genr6", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM07H48GENR6, "v32mem07h48genr6", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEMREADH48GENR6, "v32memreadh48genr6", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEMWRITEH48GENR6, "v32memwriteh48genr6", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM10H48GENR6, "v32mem10h48genr6", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM11H48GENR6, "v32mem11h48genr6", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM12H48GENR6, "v32mem12h48genr6", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM13H48GENR6, "v32mem13h48genr6", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM14H48GENR6, "v32mem14h48genr6", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM15H48GENR6, "v32mem15h48genr6", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM16H48GENR6, "v32mem16h48genr6", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM17H48GENR6, "v32mem17h48genr6", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM18H48GENR6, "v32mem18h48genr6", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM19H48GENR6, "v32mem19h48genr6", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM20H48GENR6, "v32mem20h48genr6", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM21H48GENR6, "v32mem21h48genr6", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM22H48GENR6, "v32mem22h48genr6", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM23H48GENR6, "v32mem23h48genr6", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM25H48GENR6, "v32mem25h48genr6", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM26H48GENR6, "v32mem26h48genr6", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM27H48GENR6, "v32mem27h48genr6", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM28H48GENR6, "v32mem28h48genr6", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM29H48GENR6, "v32mem29h48genr6", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM30H48GENR6, "v32mem30h48genr6", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_V32MEM31H48GENR6, "v32mem31h48genr6", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM03H48GENR7, "v32mem03h48genr7", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM07H48GENR7, "v32mem07h48genr7", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEMREADH48GENR7, "v32memreadh48genr7", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEMWRITEH48GENR7, "v32memwriteh48genr7", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM10H48GENR7, "v32mem10h48genr7", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM11H48GENR7, "v32mem11h48genr7", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM12H48GENR7, "v32mem12h48genr7", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM13H48GENR7, "v32mem13h48genr7", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM14H48GENR7, "v32mem14h48genr7", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM15H48GENR7, "v32mem15h48genr7", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM16H48GENR7, "v32mem16h48genr7", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM17H48GENR7, "v32mem17h48genr7", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM18H48GENR7, "v32mem18h48genr7", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM19H48GENR7, "v32mem19h48genr7", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM20H48GENR7, "v32mem20h48genr7", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM21H48GENR7, "v32mem21h48genr7", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM22H48GENR7, "v32mem22h48genr7", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM23H48GENR7, "v32mem23h48genr7", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM25H48GENR7, "v32mem25h48genr7", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM26H48GENR7, "v32mem26h48genr7", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM27H48GENR7, "v32mem27h48genr7", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM28H48GENR7, "v32mem28h48genr7", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM29H48GENR7, "v32mem29h48genr7", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM30H48GENR7, "v32mem30h48genr7", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_V32MEM31H48GENR7, "v32mem31h48genr7", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM03V48GENR0, "v32mem03v48genr0", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM07V48GENR0, "v32mem07v48genr0", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEMREADV48GENR0, "v32memreadv48genr0", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEMWRITEV48GENR0, "v32memwritev48genr0", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM10V48GENR0, "v32mem10v48genr0", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM11V48GENR0, "v32mem11v48genr0", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM12V48GENR0, "v32mem12v48genr0", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM13V48GENR0, "v32mem13v48genr0", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM14V48GENR0, "v32mem14v48genr0", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM15V48GENR0, "v32mem15v48genr0", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM16V48GENR0, "v32mem16v48genr0", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM17V48GENR0, "v32mem17v48genr0", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM18V48GENR0, "v32mem18v48genr0", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM19V48GENR0, "v32mem19v48genr0", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM20V48GENR0, "v32mem20v48genr0", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM21V48GENR0, "v32mem21v48genr0", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM22V48GENR0, "v32mem22v48genr0", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM23V48GENR0, "v32mem23v48genr0", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM25V48GENR0, "v32mem25v48genr0", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM26V48GENR0, "v32mem26v48genr0", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM27V48GENR0, "v32mem27v48genr0", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM28V48GENR0, "v32mem28v48genr0", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM29V48GENR0, "v32mem29v48genr0", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM30V48GENR0, "v32mem30v48genr0", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_V32MEM31V48GENR0, "v32mem31v48genr0", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM03V48GENR1, "v32mem03v48genr1", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM07V48GENR1, "v32mem07v48genr1", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEMREADV48GENR1, "v32memreadv48genr1", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEMWRITEV48GENR1, "v32memwritev48genr1", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM10V48GENR1, "v32mem10v48genr1", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM11V48GENR1, "v32mem11v48genr1", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM12V48GENR1, "v32mem12v48genr1", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM13V48GENR1, "v32mem13v48genr1", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM14V48GENR1, "v32mem14v48genr1", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM15V48GENR1, "v32mem15v48genr1", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM16V48GENR1, "v32mem16v48genr1", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM17V48GENR1, "v32mem17v48genr1", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM18V48GENR1, "v32mem18v48genr1", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM19V48GENR1, "v32mem19v48genr1", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM20V48GENR1, "v32mem20v48genr1", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM21V48GENR1, "v32mem21v48genr1", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM22V48GENR1, "v32mem22v48genr1", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM23V48GENR1, "v32mem23v48genr1", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM25V48GENR1, "v32mem25v48genr1", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM26V48GENR1, "v32mem26v48genr1", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM27V48GENR1, "v32mem27v48genr1", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM28V48GENR1, "v32mem28v48genr1", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM29V48GENR1, "v32mem29v48genr1", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM30V48GENR1, "v32mem30v48genr1", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_V32MEM31V48GENR1, "v32mem31v48genr1", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM03V48GENR2, "v32mem03v48genr2", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM07V48GENR2, "v32mem07v48genr2", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEMREADV48GENR2, "v32memreadv48genr2", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEMWRITEV48GENR2, "v32memwritev48genr2", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM10V48GENR2, "v32mem10v48genr2", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM11V48GENR2, "v32mem11v48genr2", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM12V48GENR2, "v32mem12v48genr2", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM13V48GENR2, "v32mem13v48genr2", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM14V48GENR2, "v32mem14v48genr2", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM15V48GENR2, "v32mem15v48genr2", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM16V48GENR2, "v32mem16v48genr2", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM17V48GENR2, "v32mem17v48genr2", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM18V48GENR2, "v32mem18v48genr2", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM19V48GENR2, "v32mem19v48genr2", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM20V48GENR2, "v32mem20v48genr2", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM21V48GENR2, "v32mem21v48genr2", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM22V48GENR2, "v32mem22v48genr2", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM23V48GENR2, "v32mem23v48genr2", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM25V48GENR2, "v32mem25v48genr2", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM26V48GENR2, "v32mem26v48genr2", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM27V48GENR2, "v32mem27v48genr2", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM28V48GENR2, "v32mem28v48genr2", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM29V48GENR2, "v32mem29v48genr2", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM30V48GENR2, "v32mem30v48genr2", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_V32MEM31V48GENR2, "v32mem31v48genr2", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM03V48GENR3, "v32mem03v48genr3", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM07V48GENR3, "v32mem07v48genr3", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEMREADV48GENR3, "v32memreadv48genr3", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEMWRITEV48GENR3, "v32memwritev48genr3", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM10V48GENR3, "v32mem10v48genr3", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM11V48GENR3, "v32mem11v48genr3", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM12V48GENR3, "v32mem12v48genr3", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM13V48GENR3, "v32mem13v48genr3", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM14V48GENR3, "v32mem14v48genr3", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM15V48GENR3, "v32mem15v48genr3", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM16V48GENR3, "v32mem16v48genr3", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM17V48GENR3, "v32mem17v48genr3", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM18V48GENR3, "v32mem18v48genr3", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM19V48GENR3, "v32mem19v48genr3", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM20V48GENR3, "v32mem20v48genr3", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM21V48GENR3, "v32mem21v48genr3", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM22V48GENR3, "v32mem22v48genr3", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM23V48GENR3, "v32mem23v48genr3", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM25V48GENR3, "v32mem25v48genr3", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM26V48GENR3, "v32mem26v48genr3", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM27V48GENR3, "v32mem27v48genr3", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM28V48GENR3, "v32mem28v48genr3", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM29V48GENR3, "v32mem29v48genr3", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM30V48GENR3, "v32mem30v48genr3", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_V32MEM31V48GENR3, "v32mem31v48genr3", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM03V48GENR4, "v32mem03v48genr4", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM07V48GENR4, "v32mem07v48genr4", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEMREADV48GENR4, "v32memreadv48genr4", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEMWRITEV48GENR4, "v32memwritev48genr4", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM10V48GENR4, "v32mem10v48genr4", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM11V48GENR4, "v32mem11v48genr4", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM12V48GENR4, "v32mem12v48genr4", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM13V48GENR4, "v32mem13v48genr4", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM14V48GENR4, "v32mem14v48genr4", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM15V48GENR4, "v32mem15v48genr4", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM16V48GENR4, "v32mem16v48genr4", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM17V48GENR4, "v32mem17v48genr4", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM18V48GENR4, "v32mem18v48genr4", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM19V48GENR4, "v32mem19v48genr4", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM20V48GENR4, "v32mem20v48genr4", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM21V48GENR4, "v32mem21v48genr4", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM22V48GENR4, "v32mem22v48genr4", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM23V48GENR4, "v32mem23v48genr4", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM25V48GENR4, "v32mem25v48genr4", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM26V48GENR4, "v32mem26v48genr4", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM27V48GENR4, "v32mem27v48genr4", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM28V48GENR4, "v32mem28v48genr4", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM29V48GENR4, "v32mem29v48genr4", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM30V48GENR4, "v32mem30v48genr4", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_V32MEM31V48GENR4, "v32mem31v48genr4", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM03V48GENR5, "v32mem03v48genr5", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM07V48GENR5, "v32mem07v48genr5", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEMREADV48GENR5, "v32memreadv48genr5", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEMWRITEV48GENR5, "v32memwritev48genr5", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM10V48GENR5, "v32mem10v48genr5", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM11V48GENR5, "v32mem11v48genr5", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM12V48GENR5, "v32mem12v48genr5", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM13V48GENR5, "v32mem13v48genr5", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM14V48GENR5, "v32mem14v48genr5", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM15V48GENR5, "v32mem15v48genr5", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM16V48GENR5, "v32mem16v48genr5", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM17V48GENR5, "v32mem17v48genr5", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM18V48GENR5, "v32mem18v48genr5", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM19V48GENR5, "v32mem19v48genr5", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM20V48GENR5, "v32mem20v48genr5", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM21V48GENR5, "v32mem21v48genr5", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM22V48GENR5, "v32mem22v48genr5", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM23V48GENR5, "v32mem23v48genr5", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM25V48GENR5, "v32mem25v48genr5", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM26V48GENR5, "v32mem26v48genr5", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM27V48GENR5, "v32mem27v48genr5", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM28V48GENR5, "v32mem28v48genr5", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM29V48GENR5, "v32mem29v48genr5", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM30V48GENR5, "v32mem30v48genr5", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_V32MEM31V48GENR5, "v32mem31v48genr5", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM03V48GENR6, "v32mem03v48genr6", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM07V48GENR6, "v32mem07v48genr6", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEMREADV48GENR6, "v32memreadv48genr6", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEMWRITEV48GENR6, "v32memwritev48genr6", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM10V48GENR6, "v32mem10v48genr6", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM11V48GENR6, "v32mem11v48genr6", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM12V48GENR6, "v32mem12v48genr6", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM13V48GENR6, "v32mem13v48genr6", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM14V48GENR6, "v32mem14v48genr6", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM15V48GENR6, "v32mem15v48genr6", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM16V48GENR6, "v32mem16v48genr6", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM17V48GENR6, "v32mem17v48genr6", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM18V48GENR6, "v32mem18v48genr6", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM19V48GENR6, "v32mem19v48genr6", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM20V48GENR6, "v32mem20v48genr6", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM21V48GENR6, "v32mem21v48genr6", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM22V48GENR6, "v32mem22v48genr6", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM23V48GENR6, "v32mem23v48genr6", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM25V48GENR6, "v32mem25v48genr6", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM26V48GENR6, "v32mem26v48genr6", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM27V48GENR6, "v32mem27v48genr6", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM28V48GENR6, "v32mem28v48genr6", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM29V48GENR6, "v32mem29v48genr6", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM30V48GENR6, "v32mem30v48genr6", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_V32MEM31V48GENR6, "v32mem31v48genr6", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM03V48GENR7, "v32mem03v48genr7", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM07V48GENR7, "v32mem07v48genr7", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEMREADV48GENR7, "v32memreadv48genr7", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEMWRITEV48GENR7, "v32memwritev48genr7", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM10V48GENR7, "v32mem10v48genr7", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM11V48GENR7, "v32mem11v48genr7", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM12V48GENR7, "v32mem12v48genr7", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM13V48GENR7, "v32mem13v48genr7", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM14V48GENR7, "v32mem14v48genr7", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM15V48GENR7, "v32mem15v48genr7", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM16V48GENR7, "v32mem16v48genr7", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM17V48GENR7, "v32mem17v48genr7", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM18V48GENR7, "v32mem18v48genr7", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM19V48GENR7, "v32mem19v48genr7", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM20V48GENR7, "v32mem20v48genr7", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM21V48GENR7, "v32mem21v48genr7", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM22V48GENR7, "v32mem22v48genr7", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM23V48GENR7, "v32mem23v48genr7", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM25V48GENR7, "v32mem25v48genr7", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM26V48GENR7, "v32mem26v48genr7", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM27V48GENR7, "v32mem27v48genr7", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM28V48GENR7, "v32mem28v48genr7", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM29V48GENR7, "v32mem29v48genr7", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM30V48GENR7, "v32mem30v48genr7", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_V32MEM31V48GENR7, "v32mem31v48genr7", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM03H48GENR0, "vunkmem03h48genr0", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM07H48GENR0, "vunkmem07h48genr0", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEMREADH48GENR0, "vunkmemreadh48genr0", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEMWRITEH48GENR0, "vunkmemwriteh48genr0", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM10H48GENR0, "vunkmem10h48genr0", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM11H48GENR0, "vunkmem11h48genr0", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM12H48GENR0, "vunkmem12h48genr0", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM13H48GENR0, "vunkmem13h48genr0", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM14H48GENR0, "vunkmem14h48genr0", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM15H48GENR0, "vunkmem15h48genr0", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM16H48GENR0, "vunkmem16h48genr0", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM17H48GENR0, "vunkmem17h48genr0", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM18H48GENR0, "vunkmem18h48genr0", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM19H48GENR0, "vunkmem19h48genr0", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM20H48GENR0, "vunkmem20h48genr0", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM21H48GENR0, "vunkmem21h48genr0", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM22H48GENR0, "vunkmem22h48genr0", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM23H48GENR0, "vunkmem23h48genr0", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM25H48GENR0, "vunkmem25h48genr0", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM26H48GENR0, "vunkmem26h48genr0", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM27H48GENR0, "vunkmem27h48genr0", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM28H48GENR0, "vunkmem28h48genr0", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM29H48GENR0, "vunkmem29h48genr0", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM30H48GENR0, "vunkmem30h48genr0", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM31H48GENR0, "vunkmem31h48genr0", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM03H48GENR1, "vunkmem03h48genr1", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM07H48GENR1, "vunkmem07h48genr1", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEMREADH48GENR1, "vunkmemreadh48genr1", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEMWRITEH48GENR1, "vunkmemwriteh48genr1", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM10H48GENR1, "vunkmem10h48genr1", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM11H48GENR1, "vunkmem11h48genr1", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM12H48GENR1, "vunkmem12h48genr1", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM13H48GENR1, "vunkmem13h48genr1", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM14H48GENR1, "vunkmem14h48genr1", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM15H48GENR1, "vunkmem15h48genr1", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM16H48GENR1, "vunkmem16h48genr1", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM17H48GENR1, "vunkmem17h48genr1", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM18H48GENR1, "vunkmem18h48genr1", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM19H48GENR1, "vunkmem19h48genr1", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM20H48GENR1, "vunkmem20h48genr1", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM21H48GENR1, "vunkmem21h48genr1", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM22H48GENR1, "vunkmem22h48genr1", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM23H48GENR1, "vunkmem23h48genr1", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM25H48GENR1, "vunkmem25h48genr1", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM26H48GENR1, "vunkmem26h48genr1", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM27H48GENR1, "vunkmem27h48genr1", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM28H48GENR1, "vunkmem28h48genr1", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM29H48GENR1, "vunkmem29h48genr1", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM30H48GENR1, "vunkmem30h48genr1", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM31H48GENR1, "vunkmem31h48genr1", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM03H48GENR2, "vunkmem03h48genr2", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM07H48GENR2, "vunkmem07h48genr2", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEMREADH48GENR2, "vunkmemreadh48genr2", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEMWRITEH48GENR2, "vunkmemwriteh48genr2", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM10H48GENR2, "vunkmem10h48genr2", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM11H48GENR2, "vunkmem11h48genr2", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM12H48GENR2, "vunkmem12h48genr2", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM13H48GENR2, "vunkmem13h48genr2", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM14H48GENR2, "vunkmem14h48genr2", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM15H48GENR2, "vunkmem15h48genr2", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM16H48GENR2, "vunkmem16h48genr2", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM17H48GENR2, "vunkmem17h48genr2", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM18H48GENR2, "vunkmem18h48genr2", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM19H48GENR2, "vunkmem19h48genr2", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM20H48GENR2, "vunkmem20h48genr2", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM21H48GENR2, "vunkmem21h48genr2", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM22H48GENR2, "vunkmem22h48genr2", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM23H48GENR2, "vunkmem23h48genr2", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM25H48GENR2, "vunkmem25h48genr2", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM26H48GENR2, "vunkmem26h48genr2", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM27H48GENR2, "vunkmem27h48genr2", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM28H48GENR2, "vunkmem28h48genr2", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM29H48GENR2, "vunkmem29h48genr2", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM30H48GENR2, "vunkmem30h48genr2", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM31H48GENR2, "vunkmem31h48genr2", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM03H48GENR3, "vunkmem03h48genr3", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM07H48GENR3, "vunkmem07h48genr3", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEMREADH48GENR3, "vunkmemreadh48genr3", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEMWRITEH48GENR3, "vunkmemwriteh48genr3", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM10H48GENR3, "vunkmem10h48genr3", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM11H48GENR3, "vunkmem11h48genr3", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM12H48GENR3, "vunkmem12h48genr3", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM13H48GENR3, "vunkmem13h48genr3", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM14H48GENR3, "vunkmem14h48genr3", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM15H48GENR3, "vunkmem15h48genr3", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM16H48GENR3, "vunkmem16h48genr3", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM17H48GENR3, "vunkmem17h48genr3", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM18H48GENR3, "vunkmem18h48genr3", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM19H48GENR3, "vunkmem19h48genr3", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM20H48GENR3, "vunkmem20h48genr3", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM21H48GENR3, "vunkmem21h48genr3", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM22H48GENR3, "vunkmem22h48genr3", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM23H48GENR3, "vunkmem23h48genr3", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM25H48GENR3, "vunkmem25h48genr3", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM26H48GENR3, "vunkmem26h48genr3", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM27H48GENR3, "vunkmem27h48genr3", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM28H48GENR3, "vunkmem28h48genr3", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM29H48GENR3, "vunkmem29h48genr3", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM30H48GENR3, "vunkmem30h48genr3", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM31H48GENR3, "vunkmem31h48genr3", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM03H48GENR4, "vunkmem03h48genr4", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM07H48GENR4, "vunkmem07h48genr4", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEMREADH48GENR4, "vunkmemreadh48genr4", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEMWRITEH48GENR4, "vunkmemwriteh48genr4", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM10H48GENR4, "vunkmem10h48genr4", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM11H48GENR4, "vunkmem11h48genr4", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM12H48GENR4, "vunkmem12h48genr4", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM13H48GENR4, "vunkmem13h48genr4", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM14H48GENR4, "vunkmem14h48genr4", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM15H48GENR4, "vunkmem15h48genr4", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM16H48GENR4, "vunkmem16h48genr4", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM17H48GENR4, "vunkmem17h48genr4", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM18H48GENR4, "vunkmem18h48genr4", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM19H48GENR4, "vunkmem19h48genr4", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM20H48GENR4, "vunkmem20h48genr4", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM21H48GENR4, "vunkmem21h48genr4", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM22H48GENR4, "vunkmem22h48genr4", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM23H48GENR4, "vunkmem23h48genr4", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM25H48GENR4, "vunkmem25h48genr4", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM26H48GENR4, "vunkmem26h48genr4", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM27H48GENR4, "vunkmem27h48genr4", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM28H48GENR4, "vunkmem28h48genr4", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM29H48GENR4, "vunkmem29h48genr4", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM30H48GENR4, "vunkmem30h48genr4", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM31H48GENR4, "vunkmem31h48genr4", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM03H48GENR5, "vunkmem03h48genr5", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM07H48GENR5, "vunkmem07h48genr5", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEMREADH48GENR5, "vunkmemreadh48genr5", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEMWRITEH48GENR5, "vunkmemwriteh48genr5", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM10H48GENR5, "vunkmem10h48genr5", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM11H48GENR5, "vunkmem11h48genr5", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM12H48GENR5, "vunkmem12h48genr5", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM13H48GENR5, "vunkmem13h48genr5", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM14H48GENR5, "vunkmem14h48genr5", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM15H48GENR5, "vunkmem15h48genr5", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM16H48GENR5, "vunkmem16h48genr5", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM17H48GENR5, "vunkmem17h48genr5", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM18H48GENR5, "vunkmem18h48genr5", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM19H48GENR5, "vunkmem19h48genr5", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM20H48GENR5, "vunkmem20h48genr5", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM21H48GENR5, "vunkmem21h48genr5", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM22H48GENR5, "vunkmem22h48genr5", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM23H48GENR5, "vunkmem23h48genr5", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM25H48GENR5, "vunkmem25h48genr5", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM26H48GENR5, "vunkmem26h48genr5", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM27H48GENR5, "vunkmem27h48genr5", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM28H48GENR5, "vunkmem28h48genr5", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM29H48GENR5, "vunkmem29h48genr5", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM30H48GENR5, "vunkmem30h48genr5", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM31H48GENR5, "vunkmem31h48genr5", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM03H48GENR6, "vunkmem03h48genr6", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM07H48GENR6, "vunkmem07h48genr6", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEMREADH48GENR6, "vunkmemreadh48genr6", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEMWRITEH48GENR6, "vunkmemwriteh48genr6", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM10H48GENR6, "vunkmem10h48genr6", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM11H48GENR6, "vunkmem11h48genr6", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM12H48GENR6, "vunkmem12h48genr6", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM13H48GENR6, "vunkmem13h48genr6", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM14H48GENR6, "vunkmem14h48genr6", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM15H48GENR6, "vunkmem15h48genr6", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM16H48GENR6, "vunkmem16h48genr6", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM17H48GENR6, "vunkmem17h48genr6", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM18H48GENR6, "vunkmem18h48genr6", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM19H48GENR6, "vunkmem19h48genr6", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM20H48GENR6, "vunkmem20h48genr6", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM21H48GENR6, "vunkmem21h48genr6", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM22H48GENR6, "vunkmem22h48genr6", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM23H48GENR6, "vunkmem23h48genr6", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM25H48GENR6, "vunkmem25h48genr6", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM26H48GENR6, "vunkmem26h48genr6", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM27H48GENR6, "vunkmem27h48genr6", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM28H48GENR6, "vunkmem28h48genr6", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM29H48GENR6, "vunkmem29h48genr6", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM30H48GENR6, "vunkmem30h48genr6", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM31H48GENR6, "vunkmem31h48genr6", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM03H48GENR7, "vunkmem03h48genr7", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM07H48GENR7, "vunkmem07h48genr7", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEMREADH48GENR7, "vunkmemreadh48genr7", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEMWRITEH48GENR7, "vunkmemwriteh48genr7", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM10H48GENR7, "vunkmem10h48genr7", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM11H48GENR7, "vunkmem11h48genr7", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM12H48GENR7, "vunkmem12h48genr7", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM13H48GENR7, "vunkmem13h48genr7", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM14H48GENR7, "vunkmem14h48genr7", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM15H48GENR7, "vunkmem15h48genr7", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM16H48GENR7, "vunkmem16h48genr7", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM17H48GENR7, "vunkmem17h48genr7", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM18H48GENR7, "vunkmem18h48genr7", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM19H48GENR7, "vunkmem19h48genr7", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM20H48GENR7, "vunkmem20h48genr7", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM21H48GENR7, "vunkmem21h48genr7", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM22H48GENR7, "vunkmem22h48genr7", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM23H48GENR7, "vunkmem23h48genr7", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM25H48GENR7, "vunkmem25h48genr7", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM26H48GENR7, "vunkmem26h48genr7", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM27H48GENR7, "vunkmem27h48genr7", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM28H48GENR7, "vunkmem28h48genr7", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM29H48GENR7, "vunkmem29h48genr7", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM30H48GENR7, "vunkmem30h48genr7", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM31H48GENR7, "vunkmem31h48genr7", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM03V48GENR0, "vunkmem03v48genr0", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM07V48GENR0, "vunkmem07v48genr0", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEMREADV48GENR0, "vunkmemreadv48genr0", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEMWRITEV48GENR0, "vunkmemwritev48genr0", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM10V48GENR0, "vunkmem10v48genr0", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM11V48GENR0, "vunkmem11v48genr0", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM12V48GENR0, "vunkmem12v48genr0", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM13V48GENR0, "vunkmem13v48genr0", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM14V48GENR0, "vunkmem14v48genr0", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM15V48GENR0, "vunkmem15v48genr0", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM16V48GENR0, "vunkmem16v48genr0", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM17V48GENR0, "vunkmem17v48genr0", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM18V48GENR0, "vunkmem18v48genr0", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM19V48GENR0, "vunkmem19v48genr0", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM20V48GENR0, "vunkmem20v48genr0", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM21V48GENR0, "vunkmem21v48genr0", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM22V48GENR0, "vunkmem22v48genr0", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM23V48GENR0, "vunkmem23v48genr0", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM25V48GENR0, "vunkmem25v48genr0", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM26V48GENR0, "vunkmem26v48genr0", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM27V48GENR0, "vunkmem27v48genr0", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM28V48GENR0, "vunkmem28v48genr0", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM29V48GENR0, "vunkmem29v48genr0", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM30V48GENR0, "vunkmem30v48genr0", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VUNKMEM31V48GENR0, "vunkmem31v48genr0", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM03V48GENR1, "vunkmem03v48genr1", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM07V48GENR1, "vunkmem07v48genr1", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEMREADV48GENR1, "vunkmemreadv48genr1", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEMWRITEV48GENR1, "vunkmemwritev48genr1", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM10V48GENR1, "vunkmem10v48genr1", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM11V48GENR1, "vunkmem11v48genr1", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM12V48GENR1, "vunkmem12v48genr1", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM13V48GENR1, "vunkmem13v48genr1", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM14V48GENR1, "vunkmem14v48genr1", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM15V48GENR1, "vunkmem15v48genr1", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM16V48GENR1, "vunkmem16v48genr1", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM17V48GENR1, "vunkmem17v48genr1", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM18V48GENR1, "vunkmem18v48genr1", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM19V48GENR1, "vunkmem19v48genr1", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM20V48GENR1, "vunkmem20v48genr1", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM21V48GENR1, "vunkmem21v48genr1", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM22V48GENR1, "vunkmem22v48genr1", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM23V48GENR1, "vunkmem23v48genr1", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM25V48GENR1, "vunkmem25v48genr1", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM26V48GENR1, "vunkmem26v48genr1", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM27V48GENR1, "vunkmem27v48genr1", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM28V48GENR1, "vunkmem28v48genr1", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM29V48GENR1, "vunkmem29v48genr1", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM30V48GENR1, "vunkmem30v48genr1", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VUNKMEM31V48GENR1, "vunkmem31v48genr1", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM03V48GENR2, "vunkmem03v48genr2", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM07V48GENR2, "vunkmem07v48genr2", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEMREADV48GENR2, "vunkmemreadv48genr2", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEMWRITEV48GENR2, "vunkmemwritev48genr2", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM10V48GENR2, "vunkmem10v48genr2", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM11V48GENR2, "vunkmem11v48genr2", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM12V48GENR2, "vunkmem12v48genr2", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM13V48GENR2, "vunkmem13v48genr2", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM14V48GENR2, "vunkmem14v48genr2", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM15V48GENR2, "vunkmem15v48genr2", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM16V48GENR2, "vunkmem16v48genr2", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM17V48GENR2, "vunkmem17v48genr2", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM18V48GENR2, "vunkmem18v48genr2", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM19V48GENR2, "vunkmem19v48genr2", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM20V48GENR2, "vunkmem20v48genr2", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM21V48GENR2, "vunkmem21v48genr2", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM22V48GENR2, "vunkmem22v48genr2", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM23V48GENR2, "vunkmem23v48genr2", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM25V48GENR2, "vunkmem25v48genr2", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM26V48GENR2, "vunkmem26v48genr2", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM27V48GENR2, "vunkmem27v48genr2", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM28V48GENR2, "vunkmem28v48genr2", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM29V48GENR2, "vunkmem29v48genr2", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM30V48GENR2, "vunkmem30v48genr2", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VUNKMEM31V48GENR2, "vunkmem31v48genr2", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM03V48GENR3, "vunkmem03v48genr3", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM07V48GENR3, "vunkmem07v48genr3", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEMREADV48GENR3, "vunkmemreadv48genr3", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEMWRITEV48GENR3, "vunkmemwritev48genr3", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM10V48GENR3, "vunkmem10v48genr3", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM11V48GENR3, "vunkmem11v48genr3", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM12V48GENR3, "vunkmem12v48genr3", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM13V48GENR3, "vunkmem13v48genr3", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM14V48GENR3, "vunkmem14v48genr3", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM15V48GENR3, "vunkmem15v48genr3", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM16V48GENR3, "vunkmem16v48genr3", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM17V48GENR3, "vunkmem17v48genr3", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM18V48GENR3, "vunkmem18v48genr3", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM19V48GENR3, "vunkmem19v48genr3", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM20V48GENR3, "vunkmem20v48genr3", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM21V48GENR3, "vunkmem21v48genr3", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM22V48GENR3, "vunkmem22v48genr3", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM23V48GENR3, "vunkmem23v48genr3", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM25V48GENR3, "vunkmem25v48genr3", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM26V48GENR3, "vunkmem26v48genr3", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM27V48GENR3, "vunkmem27v48genr3", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM28V48GENR3, "vunkmem28v48genr3", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM29V48GENR3, "vunkmem29v48genr3", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM30V48GENR3, "vunkmem30v48genr3", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VUNKMEM31V48GENR3, "vunkmem31v48genr3", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM03V48GENR4, "vunkmem03v48genr4", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM07V48GENR4, "vunkmem07v48genr4", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEMREADV48GENR4, "vunkmemreadv48genr4", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEMWRITEV48GENR4, "vunkmemwritev48genr4", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM10V48GENR4, "vunkmem10v48genr4", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM11V48GENR4, "vunkmem11v48genr4", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM12V48GENR4, "vunkmem12v48genr4", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM13V48GENR4, "vunkmem13v48genr4", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM14V48GENR4, "vunkmem14v48genr4", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM15V48GENR4, "vunkmem15v48genr4", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM16V48GENR4, "vunkmem16v48genr4", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM17V48GENR4, "vunkmem17v48genr4", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM18V48GENR4, "vunkmem18v48genr4", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM19V48GENR4, "vunkmem19v48genr4", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM20V48GENR4, "vunkmem20v48genr4", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM21V48GENR4, "vunkmem21v48genr4", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM22V48GENR4, "vunkmem22v48genr4", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM23V48GENR4, "vunkmem23v48genr4", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM25V48GENR4, "vunkmem25v48genr4", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM26V48GENR4, "vunkmem26v48genr4", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM27V48GENR4, "vunkmem27v48genr4", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM28V48GENR4, "vunkmem28v48genr4", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM29V48GENR4, "vunkmem29v48genr4", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM30V48GENR4, "vunkmem30v48genr4", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VUNKMEM31V48GENR4, "vunkmem31v48genr4", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM03V48GENR5, "vunkmem03v48genr5", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM07V48GENR5, "vunkmem07v48genr5", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEMREADV48GENR5, "vunkmemreadv48genr5", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEMWRITEV48GENR5, "vunkmemwritev48genr5", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM10V48GENR5, "vunkmem10v48genr5", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM11V48GENR5, "vunkmem11v48genr5", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM12V48GENR5, "vunkmem12v48genr5", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM13V48GENR5, "vunkmem13v48genr5", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM14V48GENR5, "vunkmem14v48genr5", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM15V48GENR5, "vunkmem15v48genr5", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM16V48GENR5, "vunkmem16v48genr5", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM17V48GENR5, "vunkmem17v48genr5", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM18V48GENR5, "vunkmem18v48genr5", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM19V48GENR5, "vunkmem19v48genr5", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM20V48GENR5, "vunkmem20v48genr5", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM21V48GENR5, "vunkmem21v48genr5", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM22V48GENR5, "vunkmem22v48genr5", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM23V48GENR5, "vunkmem23v48genr5", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM25V48GENR5, "vunkmem25v48genr5", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM26V48GENR5, "vunkmem26v48genr5", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM27V48GENR5, "vunkmem27v48genr5", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM28V48GENR5, "vunkmem28v48genr5", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM29V48GENR5, "vunkmem29v48genr5", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM30V48GENR5, "vunkmem30v48genr5", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VUNKMEM31V48GENR5, "vunkmem31v48genr5", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM03V48GENR6, "vunkmem03v48genr6", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM07V48GENR6, "vunkmem07v48genr6", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEMREADV48GENR6, "vunkmemreadv48genr6", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEMWRITEV48GENR6, "vunkmemwritev48genr6", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM10V48GENR6, "vunkmem10v48genr6", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM11V48GENR6, "vunkmem11v48genr6", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM12V48GENR6, "vunkmem12v48genr6", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM13V48GENR6, "vunkmem13v48genr6", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM14V48GENR6, "vunkmem14v48genr6", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM15V48GENR6, "vunkmem15v48genr6", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM16V48GENR6, "vunkmem16v48genr6", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM17V48GENR6, "vunkmem17v48genr6", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM18V48GENR6, "vunkmem18v48genr6", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM19V48GENR6, "vunkmem19v48genr6", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM20V48GENR6, "vunkmem20v48genr6", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM21V48GENR6, "vunkmem21v48genr6", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM22V48GENR6, "vunkmem22v48genr6", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM23V48GENR6, "vunkmem23v48genr6", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM25V48GENR6, "vunkmem25v48genr6", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM26V48GENR6, "vunkmem26v48genr6", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM27V48GENR6, "vunkmem27v48genr6", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM28V48GENR6, "vunkmem28v48genr6", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM29V48GENR6, "vunkmem29v48genr6", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM30V48GENR6, "vunkmem30v48genr6", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VUNKMEM31V48GENR6, "vunkmem31v48genr6", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM03V48GENR7, "vunkmem03v48genr7", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM07V48GENR7, "vunkmem07v48genr7", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEMREADV48GENR7, "vunkmemreadv48genr7", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEMWRITEV48GENR7, "vunkmemwritev48genr7", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM10V48GENR7, "vunkmem10v48genr7", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM11V48GENR7, "vunkmem11v48genr7", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM12V48GENR7, "vunkmem12v48genr7", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM13V48GENR7, "vunkmem13v48genr7", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM14V48GENR7, "vunkmem14v48genr7", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM15V48GENR7, "vunkmem15v48genr7", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM16V48GENR7, "vunkmem16v48genr7", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM17V48GENR7, "vunkmem17v48genr7", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM18V48GENR7, "vunkmem18v48genr7", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM19V48GENR7, "vunkmem19v48genr7", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM20V48GENR7, "vunkmem20v48genr7", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM21V48GENR7, "vunkmem21v48genr7", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM22V48GENR7, "vunkmem22v48genr7", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM23V48GENR7, "vunkmem23v48genr7", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM25V48GENR7, "vunkmem25v48genr7", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM26V48GENR7, "vunkmem26v48genr7", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM27V48GENR7, "vunkmem27v48genr7", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM28V48GENR7, "vunkmem28v48genr7", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM29V48GENR7, "vunkmem29v48genr7", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM30V48GENR7, "vunkmem30v48genr7", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VUNKMEM31V48GENR7, "vunkmem31v48genr7", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VGETACC48HR0, "vgetacc48hr0", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VGETACC48HR1, "vgetacc48hr1", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VGETACC48HR2, "vgetacc48hr2", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VGETACC48HR3, "vgetacc48hr3", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VGETACC48HR4, "vgetacc48hr4", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VGETACC48HR5, "vgetacc48hr5", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VGETACC48HR6, "vgetacc48hr6", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VGETACC48HR7, "vgetacc48hr7", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VGETACC48VR0, "vgetacc48vr0", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VGETACC48VR1, "vgetacc48vr1", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VGETACC48VR2, "vgetacc48vr2", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VGETACC48VR3, "vgetacc48vr3", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VGETACC48VR4, "vgetacc48vr4", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VGETACC48VR5, "vgetacc48vr5", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VGETACC48VR6, "vgetacc48vr6", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VGETACC48VR7, "vgetacc48vr7", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VGETACC48S32HR0, "vgetacc48s32hr0", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VGETACC48S32HR1, "vgetacc48s32hr1", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VGETACC48S32HR2, "vgetacc48s32hr2", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VGETACC48S32HR3, "vgetacc48s32hr3", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VGETACC48S32HR4, "vgetacc48s32hr4", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VGETACC48S32HR5, "vgetacc48s32hr5", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VGETACC48S32HR6, "vgetacc48s32hr6", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VGETACC48S32HR7, "vgetacc48s32hr7", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VGETACC48S32VR0, "vgetacc48s32vr0", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VGETACC48S32VR1, "vgetacc48s32vr1", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VGETACC48S32VR2, "vgetacc48s32vr2", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VGETACC48S32VR3, "vgetacc48s32vr3", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VGETACC48S32VR4, "vgetacc48s32vr4", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VGETACC48S32VR5, "vgetacc48s32vr5", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VGETACC48S32VR6, "vgetacc48s32vr6", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VGETACC48S32VR7, "vgetacc48s32vr7", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VGETACC48UNKHR0, "vgetacc48unkhr0", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VGETACC48UNKHR1, "vgetacc48unkhr1", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VGETACC48UNKHR2, "vgetacc48unkhr2", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VGETACC48UNKHR3, "vgetacc48unkhr3", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VGETACC48UNKHR4, "vgetacc48unkhr4", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VGETACC48UNKHR5, "vgetacc48unkhr5", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VGETACC48UNKHR6, "vgetacc48unkhr6", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VGETACC48UNKHR7, "vgetacc48unkhr7", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VGETACC48UNKVR0, "vgetacc48unkvr0", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VGETACC48UNKVR1, "vgetacc48unkvr1", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VGETACC48UNKVR2, "vgetacc48unkvr2", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VGETACC48UNKVR3, "vgetacc48unkvr3", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VGETACC48UNKVR4, "vgetacc48unkvr4", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VGETACC48UNKVR5, "vgetacc48unkvr5", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VGETACC48UNKVR6, "vgetacc48unkvr6", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VGETACC48UNKVR7, "vgetacc48unkvr7", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48breg_h$bplus_sr0 */
  {
    VC4_INSN_VGETACC48S16HR0, "vgetacc48s16hr0", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48breg_h$bplus_sr1 */
  {
    VC4_INSN_VGETACC48S16HR1, "vgetacc48s16hr1", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48breg_h$bplus_sr2 */
  {
    VC4_INSN_VGETACC48S16HR2, "vgetacc48s16hr2", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48breg_h$bplus_sr3 */
  {
    VC4_INSN_VGETACC48S16HR3, "vgetacc48s16hr3", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48breg_h$bplus_sr4 */
  {
    VC4_INSN_VGETACC48S16HR4, "vgetacc48s16hr4", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48breg_h$bplus_sr5 */
  {
    VC4_INSN_VGETACC48S16HR5, "vgetacc48s16hr5", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48breg_h$bplus_sr6 */
  {
    VC4_INSN_VGETACC48S16HR6, "vgetacc48s16hr6", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48breg_h$bplus_sr7 */
  {
    VC4_INSN_VGETACC48S16HR7, "vgetacc48s16hr7", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48breg_v$bplus_sr0 */
  {
    VC4_INSN_VGETACC48S16VR0, "vgetacc48s16vr0", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48breg_v$bplus_sr1 */
  {
    VC4_INSN_VGETACC48S16VR1, "vgetacc48s16vr1", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48breg_v$bplus_sr2 */
  {
    VC4_INSN_VGETACC48S16VR2, "vgetacc48s16vr2", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48breg_v$bplus_sr3 */
  {
    VC4_INSN_VGETACC48S16VR3, "vgetacc48s16vr3", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48breg_v$bplus_sr4 */
  {
    VC4_INSN_VGETACC48S16VR4, "vgetacc48s16vr4", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48breg_v$bplus_sr5 */
  {
    VC4_INSN_VGETACC48S16VR5, "vgetacc48s16vr5", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48breg_v$bplus_sr6 */
  {
    VC4_INSN_VGETACC48S16VR6, "vgetacc48s16vr6", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48breg_v$bplus_sr7 */
  {
    VC4_INSN_VGETACC48S16VR7, "vgetacc48s16vr7", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03H48GENIR0, "v8mem03h48genir0", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07H48GENIR0, "v8mem07h48genir0", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADH48GENIR0, "v8memreadh48genir0", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEH48GENIR0, "v8memwriteh48genir0", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10H48GENIR0, "v8mem10h48genir0", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11H48GENIR0, "v8mem11h48genir0", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12H48GENIR0, "v8mem12h48genir0", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13H48GENIR0, "v8mem13h48genir0", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14H48GENIR0, "v8mem14h48genir0", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15H48GENIR0, "v8mem15h48genir0", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16H48GENIR0, "v8mem16h48genir0", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17H48GENIR0, "v8mem17h48genir0", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18H48GENIR0, "v8mem18h48genir0", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19H48GENIR0, "v8mem19h48genir0", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20H48GENIR0, "v8mem20h48genir0", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21H48GENIR0, "v8mem21h48genir0", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22H48GENIR0, "v8mem22h48genir0", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23H48GENIR0, "v8mem23h48genir0", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25H48GENIR0, "v8mem25h48genir0", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26H48GENIR0, "v8mem26h48genir0", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27H48GENIR0, "v8mem27h48genir0", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28H48GENIR0, "v8mem28h48genir0", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29H48GENIR0, "v8mem29h48genir0", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30H48GENIR0, "v8mem30h48genir0", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31H48GENIR0, "v8mem31h48genir0", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03H48GENIR1, "v8mem03h48genir1", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07H48GENIR1, "v8mem07h48genir1", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADH48GENIR1, "v8memreadh48genir1", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEH48GENIR1, "v8memwriteh48genir1", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10H48GENIR1, "v8mem10h48genir1", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11H48GENIR1, "v8mem11h48genir1", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12H48GENIR1, "v8mem12h48genir1", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13H48GENIR1, "v8mem13h48genir1", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14H48GENIR1, "v8mem14h48genir1", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15H48GENIR1, "v8mem15h48genir1", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16H48GENIR1, "v8mem16h48genir1", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17H48GENIR1, "v8mem17h48genir1", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18H48GENIR1, "v8mem18h48genir1", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19H48GENIR1, "v8mem19h48genir1", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20H48GENIR1, "v8mem20h48genir1", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21H48GENIR1, "v8mem21h48genir1", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22H48GENIR1, "v8mem22h48genir1", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23H48GENIR1, "v8mem23h48genir1", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25H48GENIR1, "v8mem25h48genir1", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26H48GENIR1, "v8mem26h48genir1", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27H48GENIR1, "v8mem27h48genir1", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28H48GENIR1, "v8mem28h48genir1", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29H48GENIR1, "v8mem29h48genir1", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30H48GENIR1, "v8mem30h48genir1", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31H48GENIR1, "v8mem31h48genir1", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03H48GENIR2, "v8mem03h48genir2", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07H48GENIR2, "v8mem07h48genir2", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADH48GENIR2, "v8memreadh48genir2", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEH48GENIR2, "v8memwriteh48genir2", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10H48GENIR2, "v8mem10h48genir2", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11H48GENIR2, "v8mem11h48genir2", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12H48GENIR2, "v8mem12h48genir2", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13H48GENIR2, "v8mem13h48genir2", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14H48GENIR2, "v8mem14h48genir2", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15H48GENIR2, "v8mem15h48genir2", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16H48GENIR2, "v8mem16h48genir2", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17H48GENIR2, "v8mem17h48genir2", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18H48GENIR2, "v8mem18h48genir2", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19H48GENIR2, "v8mem19h48genir2", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20H48GENIR2, "v8mem20h48genir2", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21H48GENIR2, "v8mem21h48genir2", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22H48GENIR2, "v8mem22h48genir2", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23H48GENIR2, "v8mem23h48genir2", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25H48GENIR2, "v8mem25h48genir2", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26H48GENIR2, "v8mem26h48genir2", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27H48GENIR2, "v8mem27h48genir2", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28H48GENIR2, "v8mem28h48genir2", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29H48GENIR2, "v8mem29h48genir2", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30H48GENIR2, "v8mem30h48genir2", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31H48GENIR2, "v8mem31h48genir2", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03H48GENIR3, "v8mem03h48genir3", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07H48GENIR3, "v8mem07h48genir3", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADH48GENIR3, "v8memreadh48genir3", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEH48GENIR3, "v8memwriteh48genir3", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10H48GENIR3, "v8mem10h48genir3", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11H48GENIR3, "v8mem11h48genir3", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12H48GENIR3, "v8mem12h48genir3", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13H48GENIR3, "v8mem13h48genir3", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14H48GENIR3, "v8mem14h48genir3", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15H48GENIR3, "v8mem15h48genir3", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16H48GENIR3, "v8mem16h48genir3", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17H48GENIR3, "v8mem17h48genir3", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18H48GENIR3, "v8mem18h48genir3", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19H48GENIR3, "v8mem19h48genir3", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20H48GENIR3, "v8mem20h48genir3", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21H48GENIR3, "v8mem21h48genir3", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22H48GENIR3, "v8mem22h48genir3", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23H48GENIR3, "v8mem23h48genir3", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25H48GENIR3, "v8mem25h48genir3", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26H48GENIR3, "v8mem26h48genir3", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27H48GENIR3, "v8mem27h48genir3", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28H48GENIR3, "v8mem28h48genir3", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29H48GENIR3, "v8mem29h48genir3", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30H48GENIR3, "v8mem30h48genir3", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31H48GENIR3, "v8mem31h48genir3", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03H48GENIR4, "v8mem03h48genir4", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07H48GENIR4, "v8mem07h48genir4", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADH48GENIR4, "v8memreadh48genir4", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEH48GENIR4, "v8memwriteh48genir4", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10H48GENIR4, "v8mem10h48genir4", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11H48GENIR4, "v8mem11h48genir4", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12H48GENIR4, "v8mem12h48genir4", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13H48GENIR4, "v8mem13h48genir4", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14H48GENIR4, "v8mem14h48genir4", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15H48GENIR4, "v8mem15h48genir4", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16H48GENIR4, "v8mem16h48genir4", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17H48GENIR4, "v8mem17h48genir4", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18H48GENIR4, "v8mem18h48genir4", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19H48GENIR4, "v8mem19h48genir4", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20H48GENIR4, "v8mem20h48genir4", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21H48GENIR4, "v8mem21h48genir4", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22H48GENIR4, "v8mem22h48genir4", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23H48GENIR4, "v8mem23h48genir4", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25H48GENIR4, "v8mem25h48genir4", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26H48GENIR4, "v8mem26h48genir4", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27H48GENIR4, "v8mem27h48genir4", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28H48GENIR4, "v8mem28h48genir4", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29H48GENIR4, "v8mem29h48genir4", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30H48GENIR4, "v8mem30h48genir4", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31H48GENIR4, "v8mem31h48genir4", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03H48GENIR5, "v8mem03h48genir5", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07H48GENIR5, "v8mem07h48genir5", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADH48GENIR5, "v8memreadh48genir5", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEH48GENIR5, "v8memwriteh48genir5", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10H48GENIR5, "v8mem10h48genir5", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11H48GENIR5, "v8mem11h48genir5", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12H48GENIR5, "v8mem12h48genir5", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13H48GENIR5, "v8mem13h48genir5", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14H48GENIR5, "v8mem14h48genir5", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15H48GENIR5, "v8mem15h48genir5", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16H48GENIR5, "v8mem16h48genir5", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17H48GENIR5, "v8mem17h48genir5", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18H48GENIR5, "v8mem18h48genir5", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19H48GENIR5, "v8mem19h48genir5", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20H48GENIR5, "v8mem20h48genir5", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21H48GENIR5, "v8mem21h48genir5", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22H48GENIR5, "v8mem22h48genir5", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23H48GENIR5, "v8mem23h48genir5", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25H48GENIR5, "v8mem25h48genir5", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26H48GENIR5, "v8mem26h48genir5", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27H48GENIR5, "v8mem27h48genir5", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28H48GENIR5, "v8mem28h48genir5", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29H48GENIR5, "v8mem29h48genir5", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30H48GENIR5, "v8mem30h48genir5", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31H48GENIR5, "v8mem31h48genir5", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03H48GENIR6, "v8mem03h48genir6", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07H48GENIR6, "v8mem07h48genir6", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADH48GENIR6, "v8memreadh48genir6", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEH48GENIR6, "v8memwriteh48genir6", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10H48GENIR6, "v8mem10h48genir6", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11H48GENIR6, "v8mem11h48genir6", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12H48GENIR6, "v8mem12h48genir6", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13H48GENIR6, "v8mem13h48genir6", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14H48GENIR6, "v8mem14h48genir6", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15H48GENIR6, "v8mem15h48genir6", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16H48GENIR6, "v8mem16h48genir6", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17H48GENIR6, "v8mem17h48genir6", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18H48GENIR6, "v8mem18h48genir6", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19H48GENIR6, "v8mem19h48genir6", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20H48GENIR6, "v8mem20h48genir6", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21H48GENIR6, "v8mem21h48genir6", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22H48GENIR6, "v8mem22h48genir6", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23H48GENIR6, "v8mem23h48genir6", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25H48GENIR6, "v8mem25h48genir6", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26H48GENIR6, "v8mem26h48genir6", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27H48GENIR6, "v8mem27h48genir6", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28H48GENIR6, "v8mem28h48genir6", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29H48GENIR6, "v8mem29h48genir6", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30H48GENIR6, "v8mem30h48genir6", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31H48GENIR6, "v8mem31h48genir6", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03H48GENIR7, "v8mem03h48genir7", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07H48GENIR7, "v8mem07h48genir7", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADH48GENIR7, "v8memreadh48genir7", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEH48GENIR7, "v8memwriteh48genir7", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10H48GENIR7, "v8mem10h48genir7", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11H48GENIR7, "v8mem11h48genir7", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12H48GENIR7, "v8mem12h48genir7", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13H48GENIR7, "v8mem13h48genir7", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14H48GENIR7, "v8mem14h48genir7", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15H48GENIR7, "v8mem15h48genir7", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16H48GENIR7, "v8mem16h48genir7", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17H48GENIR7, "v8mem17h48genir7", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18H48GENIR7, "v8mem18h48genir7", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19H48GENIR7, "v8mem19h48genir7", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20H48GENIR7, "v8mem20h48genir7", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21H48GENIR7, "v8mem21h48genir7", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22H48GENIR7, "v8mem22h48genir7", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23H48GENIR7, "v8mem23h48genir7", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25H48GENIR7, "v8mem25h48genir7", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26H48GENIR7, "v8mem26h48genir7", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27H48GENIR7, "v8mem27h48genir7", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28H48GENIR7, "v8mem28h48genir7", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29H48GENIR7, "v8mem29h48genir7", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30H48GENIR7, "v8mem30h48genir7", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31H48GENIR7, "v8mem31h48genir7", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03V48GENIR0, "v8mem03v48genir0", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07V48GENIR0, "v8mem07v48genir0", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADV48GENIR0, "v8memreadv48genir0", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEV48GENIR0, "v8memwritev48genir0", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10V48GENIR0, "v8mem10v48genir0", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11V48GENIR0, "v8mem11v48genir0", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12V48GENIR0, "v8mem12v48genir0", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13V48GENIR0, "v8mem13v48genir0", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14V48GENIR0, "v8mem14v48genir0", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15V48GENIR0, "v8mem15v48genir0", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16V48GENIR0, "v8mem16v48genir0", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17V48GENIR0, "v8mem17v48genir0", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18V48GENIR0, "v8mem18v48genir0", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19V48GENIR0, "v8mem19v48genir0", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20V48GENIR0, "v8mem20v48genir0", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21V48GENIR0, "v8mem21v48genir0", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22V48GENIR0, "v8mem22v48genir0", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23V48GENIR0, "v8mem23v48genir0", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25V48GENIR0, "v8mem25v48genir0", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26V48GENIR0, "v8mem26v48genir0", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27V48GENIR0, "v8mem27v48genir0", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28V48GENIR0, "v8mem28v48genir0", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29V48GENIR0, "v8mem29v48genir0", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30V48GENIR0, "v8mem30v48genir0", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31V48GENIR0, "v8mem31v48genir0", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03V48GENIR1, "v8mem03v48genir1", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07V48GENIR1, "v8mem07v48genir1", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADV48GENIR1, "v8memreadv48genir1", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEV48GENIR1, "v8memwritev48genir1", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10V48GENIR1, "v8mem10v48genir1", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11V48GENIR1, "v8mem11v48genir1", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12V48GENIR1, "v8mem12v48genir1", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13V48GENIR1, "v8mem13v48genir1", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14V48GENIR1, "v8mem14v48genir1", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15V48GENIR1, "v8mem15v48genir1", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16V48GENIR1, "v8mem16v48genir1", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17V48GENIR1, "v8mem17v48genir1", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18V48GENIR1, "v8mem18v48genir1", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19V48GENIR1, "v8mem19v48genir1", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20V48GENIR1, "v8mem20v48genir1", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21V48GENIR1, "v8mem21v48genir1", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22V48GENIR1, "v8mem22v48genir1", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23V48GENIR1, "v8mem23v48genir1", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25V48GENIR1, "v8mem25v48genir1", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26V48GENIR1, "v8mem26v48genir1", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27V48GENIR1, "v8mem27v48genir1", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28V48GENIR1, "v8mem28v48genir1", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29V48GENIR1, "v8mem29v48genir1", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30V48GENIR1, "v8mem30v48genir1", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31V48GENIR1, "v8mem31v48genir1", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03V48GENIR2, "v8mem03v48genir2", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07V48GENIR2, "v8mem07v48genir2", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADV48GENIR2, "v8memreadv48genir2", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEV48GENIR2, "v8memwritev48genir2", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10V48GENIR2, "v8mem10v48genir2", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11V48GENIR2, "v8mem11v48genir2", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12V48GENIR2, "v8mem12v48genir2", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13V48GENIR2, "v8mem13v48genir2", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14V48GENIR2, "v8mem14v48genir2", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15V48GENIR2, "v8mem15v48genir2", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16V48GENIR2, "v8mem16v48genir2", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17V48GENIR2, "v8mem17v48genir2", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18V48GENIR2, "v8mem18v48genir2", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19V48GENIR2, "v8mem19v48genir2", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20V48GENIR2, "v8mem20v48genir2", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21V48GENIR2, "v8mem21v48genir2", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22V48GENIR2, "v8mem22v48genir2", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23V48GENIR2, "v8mem23v48genir2", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25V48GENIR2, "v8mem25v48genir2", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26V48GENIR2, "v8mem26v48genir2", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27V48GENIR2, "v8mem27v48genir2", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28V48GENIR2, "v8mem28v48genir2", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29V48GENIR2, "v8mem29v48genir2", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30V48GENIR2, "v8mem30v48genir2", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31V48GENIR2, "v8mem31v48genir2", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03V48GENIR3, "v8mem03v48genir3", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07V48GENIR3, "v8mem07v48genir3", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADV48GENIR3, "v8memreadv48genir3", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEV48GENIR3, "v8memwritev48genir3", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10V48GENIR3, "v8mem10v48genir3", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11V48GENIR3, "v8mem11v48genir3", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12V48GENIR3, "v8mem12v48genir3", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13V48GENIR3, "v8mem13v48genir3", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14V48GENIR3, "v8mem14v48genir3", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15V48GENIR3, "v8mem15v48genir3", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16V48GENIR3, "v8mem16v48genir3", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17V48GENIR3, "v8mem17v48genir3", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18V48GENIR3, "v8mem18v48genir3", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19V48GENIR3, "v8mem19v48genir3", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20V48GENIR3, "v8mem20v48genir3", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21V48GENIR3, "v8mem21v48genir3", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22V48GENIR3, "v8mem22v48genir3", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23V48GENIR3, "v8mem23v48genir3", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25V48GENIR3, "v8mem25v48genir3", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26V48GENIR3, "v8mem26v48genir3", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27V48GENIR3, "v8mem27v48genir3", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28V48GENIR3, "v8mem28v48genir3", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29V48GENIR3, "v8mem29v48genir3", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30V48GENIR3, "v8mem30v48genir3", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31V48GENIR3, "v8mem31v48genir3", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03V48GENIR4, "v8mem03v48genir4", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07V48GENIR4, "v8mem07v48genir4", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADV48GENIR4, "v8memreadv48genir4", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEV48GENIR4, "v8memwritev48genir4", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10V48GENIR4, "v8mem10v48genir4", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11V48GENIR4, "v8mem11v48genir4", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12V48GENIR4, "v8mem12v48genir4", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13V48GENIR4, "v8mem13v48genir4", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14V48GENIR4, "v8mem14v48genir4", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15V48GENIR4, "v8mem15v48genir4", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16V48GENIR4, "v8mem16v48genir4", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17V48GENIR4, "v8mem17v48genir4", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18V48GENIR4, "v8mem18v48genir4", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19V48GENIR4, "v8mem19v48genir4", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20V48GENIR4, "v8mem20v48genir4", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21V48GENIR4, "v8mem21v48genir4", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22V48GENIR4, "v8mem22v48genir4", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23V48GENIR4, "v8mem23v48genir4", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25V48GENIR4, "v8mem25v48genir4", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26V48GENIR4, "v8mem26v48genir4", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27V48GENIR4, "v8mem27v48genir4", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28V48GENIR4, "v8mem28v48genir4", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29V48GENIR4, "v8mem29v48genir4", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30V48GENIR4, "v8mem30v48genir4", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31V48GENIR4, "v8mem31v48genir4", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03V48GENIR5, "v8mem03v48genir5", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07V48GENIR5, "v8mem07v48genir5", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADV48GENIR5, "v8memreadv48genir5", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEV48GENIR5, "v8memwritev48genir5", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10V48GENIR5, "v8mem10v48genir5", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11V48GENIR5, "v8mem11v48genir5", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12V48GENIR5, "v8mem12v48genir5", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13V48GENIR5, "v8mem13v48genir5", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14V48GENIR5, "v8mem14v48genir5", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15V48GENIR5, "v8mem15v48genir5", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16V48GENIR5, "v8mem16v48genir5", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17V48GENIR5, "v8mem17v48genir5", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18V48GENIR5, "v8mem18v48genir5", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19V48GENIR5, "v8mem19v48genir5", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20V48GENIR5, "v8mem20v48genir5", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21V48GENIR5, "v8mem21v48genir5", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22V48GENIR5, "v8mem22v48genir5", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23V48GENIR5, "v8mem23v48genir5", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25V48GENIR5, "v8mem25v48genir5", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26V48GENIR5, "v8mem26v48genir5", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27V48GENIR5, "v8mem27v48genir5", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28V48GENIR5, "v8mem28v48genir5", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29V48GENIR5, "v8mem29v48genir5", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30V48GENIR5, "v8mem30v48genir5", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31V48GENIR5, "v8mem31v48genir5", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03V48GENIR6, "v8mem03v48genir6", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07V48GENIR6, "v8mem07v48genir6", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADV48GENIR6, "v8memreadv48genir6", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEV48GENIR6, "v8memwritev48genir6", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10V48GENIR6, "v8mem10v48genir6", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11V48GENIR6, "v8mem11v48genir6", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12V48GENIR6, "v8mem12v48genir6", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13V48GENIR6, "v8mem13v48genir6", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14V48GENIR6, "v8mem14v48genir6", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15V48GENIR6, "v8mem15v48genir6", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16V48GENIR6, "v8mem16v48genir6", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17V48GENIR6, "v8mem17v48genir6", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18V48GENIR6, "v8mem18v48genir6", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19V48GENIR6, "v8mem19v48genir6", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20V48GENIR6, "v8mem20v48genir6", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21V48GENIR6, "v8mem21v48genir6", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22V48GENIR6, "v8mem22v48genir6", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23V48GENIR6, "v8mem23v48genir6", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25V48GENIR6, "v8mem25v48genir6", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26V48GENIR6, "v8mem26v48genir6", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27V48GENIR6, "v8mem27v48genir6", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28V48GENIR6, "v8mem28v48genir6", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29V48GENIR6, "v8mem29v48genir6", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30V48GENIR6, "v8mem30v48genir6", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31V48GENIR6, "v8mem31v48genir6", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM03V48GENIR7, "v8mem03v48genir7", "v8mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM07V48GENIR7, "v8mem07v48genir7", "v8mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMREADV48GENIR7, "v8memreadv48genir7", "v8memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEMWRITEV48GENIR7, "v8memwritev48genir7", "v8memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM10V48GENIR7, "v8mem10v48genir7", "v8mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM11V48GENIR7, "v8mem11v48genir7", "v8mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM12V48GENIR7, "v8mem12v48genir7", "v8mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM13V48GENIR7, "v8mem13v48genir7", "v8mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM14V48GENIR7, "v8mem14v48genir7", "v8mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM15V48GENIR7, "v8mem15v48genir7", "v8mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM16V48GENIR7, "v8mem16v48genir7", "v8mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM17V48GENIR7, "v8mem17v48genir7", "v8mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM18V48GENIR7, "v8mem18v48genir7", "v8mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM19V48GENIR7, "v8mem19v48genir7", "v8mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM20V48GENIR7, "v8mem20v48genir7", "v8mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM21V48GENIR7, "v8mem21v48genir7", "v8mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM22V48GENIR7, "v8mem22v48genir7", "v8mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM23V48GENIR7, "v8mem23v48genir7", "v8mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM25V48GENIR7, "v8mem25v48genir7", "v8mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM26V48GENIR7, "v8mem26v48genir7", "v8mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM27V48GENIR7, "v8mem27v48genir7", "v8mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM28V48GENIR7, "v8mem28v48genir7", "v8mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM29V48GENIR7, "v8mem29v48genir7", "v8mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM30V48GENIR7, "v8mem30v48genir7", "v8mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V8MEM31V48GENIR7, "v8mem31v48genir7", "v8mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03H48GENIR0, "v16mem03h48genir0", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07H48GENIR0, "v16mem07h48genir0", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADH48GENIR0, "v16memreadh48genir0", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEH48GENIR0, "v16memwriteh48genir0", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10H48GENIR0, "v16mem10h48genir0", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11H48GENIR0, "v16mem11h48genir0", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12H48GENIR0, "v16mem12h48genir0", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13H48GENIR0, "v16mem13h48genir0", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14H48GENIR0, "v16mem14h48genir0", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15H48GENIR0, "v16mem15h48genir0", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16H48GENIR0, "v16mem16h48genir0", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17H48GENIR0, "v16mem17h48genir0", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18H48GENIR0, "v16mem18h48genir0", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19H48GENIR0, "v16mem19h48genir0", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20H48GENIR0, "v16mem20h48genir0", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21H48GENIR0, "v16mem21h48genir0", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22H48GENIR0, "v16mem22h48genir0", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23H48GENIR0, "v16mem23h48genir0", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25H48GENIR0, "v16mem25h48genir0", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26H48GENIR0, "v16mem26h48genir0", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27H48GENIR0, "v16mem27h48genir0", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28H48GENIR0, "v16mem28h48genir0", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29H48GENIR0, "v16mem29h48genir0", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30H48GENIR0, "v16mem30h48genir0", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31H48GENIR0, "v16mem31h48genir0", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03H48GENIR1, "v16mem03h48genir1", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07H48GENIR1, "v16mem07h48genir1", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADH48GENIR1, "v16memreadh48genir1", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEH48GENIR1, "v16memwriteh48genir1", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10H48GENIR1, "v16mem10h48genir1", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11H48GENIR1, "v16mem11h48genir1", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12H48GENIR1, "v16mem12h48genir1", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13H48GENIR1, "v16mem13h48genir1", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14H48GENIR1, "v16mem14h48genir1", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15H48GENIR1, "v16mem15h48genir1", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16H48GENIR1, "v16mem16h48genir1", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17H48GENIR1, "v16mem17h48genir1", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18H48GENIR1, "v16mem18h48genir1", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19H48GENIR1, "v16mem19h48genir1", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20H48GENIR1, "v16mem20h48genir1", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21H48GENIR1, "v16mem21h48genir1", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22H48GENIR1, "v16mem22h48genir1", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23H48GENIR1, "v16mem23h48genir1", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25H48GENIR1, "v16mem25h48genir1", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26H48GENIR1, "v16mem26h48genir1", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27H48GENIR1, "v16mem27h48genir1", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28H48GENIR1, "v16mem28h48genir1", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29H48GENIR1, "v16mem29h48genir1", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30H48GENIR1, "v16mem30h48genir1", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31H48GENIR1, "v16mem31h48genir1", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03H48GENIR2, "v16mem03h48genir2", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07H48GENIR2, "v16mem07h48genir2", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADH48GENIR2, "v16memreadh48genir2", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEH48GENIR2, "v16memwriteh48genir2", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10H48GENIR2, "v16mem10h48genir2", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11H48GENIR2, "v16mem11h48genir2", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12H48GENIR2, "v16mem12h48genir2", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13H48GENIR2, "v16mem13h48genir2", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14H48GENIR2, "v16mem14h48genir2", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15H48GENIR2, "v16mem15h48genir2", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16H48GENIR2, "v16mem16h48genir2", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17H48GENIR2, "v16mem17h48genir2", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18H48GENIR2, "v16mem18h48genir2", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19H48GENIR2, "v16mem19h48genir2", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20H48GENIR2, "v16mem20h48genir2", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21H48GENIR2, "v16mem21h48genir2", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22H48GENIR2, "v16mem22h48genir2", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23H48GENIR2, "v16mem23h48genir2", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25H48GENIR2, "v16mem25h48genir2", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26H48GENIR2, "v16mem26h48genir2", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27H48GENIR2, "v16mem27h48genir2", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28H48GENIR2, "v16mem28h48genir2", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29H48GENIR2, "v16mem29h48genir2", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30H48GENIR2, "v16mem30h48genir2", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31H48GENIR2, "v16mem31h48genir2", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03H48GENIR3, "v16mem03h48genir3", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07H48GENIR3, "v16mem07h48genir3", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADH48GENIR3, "v16memreadh48genir3", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEH48GENIR3, "v16memwriteh48genir3", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10H48GENIR3, "v16mem10h48genir3", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11H48GENIR3, "v16mem11h48genir3", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12H48GENIR3, "v16mem12h48genir3", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13H48GENIR3, "v16mem13h48genir3", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14H48GENIR3, "v16mem14h48genir3", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15H48GENIR3, "v16mem15h48genir3", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16H48GENIR3, "v16mem16h48genir3", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17H48GENIR3, "v16mem17h48genir3", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18H48GENIR3, "v16mem18h48genir3", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19H48GENIR3, "v16mem19h48genir3", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20H48GENIR3, "v16mem20h48genir3", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21H48GENIR3, "v16mem21h48genir3", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22H48GENIR3, "v16mem22h48genir3", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23H48GENIR3, "v16mem23h48genir3", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25H48GENIR3, "v16mem25h48genir3", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26H48GENIR3, "v16mem26h48genir3", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27H48GENIR3, "v16mem27h48genir3", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28H48GENIR3, "v16mem28h48genir3", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29H48GENIR3, "v16mem29h48genir3", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30H48GENIR3, "v16mem30h48genir3", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31H48GENIR3, "v16mem31h48genir3", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03H48GENIR4, "v16mem03h48genir4", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07H48GENIR4, "v16mem07h48genir4", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADH48GENIR4, "v16memreadh48genir4", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEH48GENIR4, "v16memwriteh48genir4", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10H48GENIR4, "v16mem10h48genir4", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11H48GENIR4, "v16mem11h48genir4", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12H48GENIR4, "v16mem12h48genir4", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13H48GENIR4, "v16mem13h48genir4", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14H48GENIR4, "v16mem14h48genir4", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15H48GENIR4, "v16mem15h48genir4", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16H48GENIR4, "v16mem16h48genir4", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17H48GENIR4, "v16mem17h48genir4", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18H48GENIR4, "v16mem18h48genir4", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19H48GENIR4, "v16mem19h48genir4", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20H48GENIR4, "v16mem20h48genir4", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21H48GENIR4, "v16mem21h48genir4", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22H48GENIR4, "v16mem22h48genir4", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23H48GENIR4, "v16mem23h48genir4", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25H48GENIR4, "v16mem25h48genir4", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26H48GENIR4, "v16mem26h48genir4", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27H48GENIR4, "v16mem27h48genir4", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28H48GENIR4, "v16mem28h48genir4", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29H48GENIR4, "v16mem29h48genir4", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30H48GENIR4, "v16mem30h48genir4", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31H48GENIR4, "v16mem31h48genir4", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03H48GENIR5, "v16mem03h48genir5", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07H48GENIR5, "v16mem07h48genir5", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADH48GENIR5, "v16memreadh48genir5", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEH48GENIR5, "v16memwriteh48genir5", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10H48GENIR5, "v16mem10h48genir5", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11H48GENIR5, "v16mem11h48genir5", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12H48GENIR5, "v16mem12h48genir5", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13H48GENIR5, "v16mem13h48genir5", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14H48GENIR5, "v16mem14h48genir5", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15H48GENIR5, "v16mem15h48genir5", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16H48GENIR5, "v16mem16h48genir5", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17H48GENIR5, "v16mem17h48genir5", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18H48GENIR5, "v16mem18h48genir5", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19H48GENIR5, "v16mem19h48genir5", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20H48GENIR5, "v16mem20h48genir5", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21H48GENIR5, "v16mem21h48genir5", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22H48GENIR5, "v16mem22h48genir5", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23H48GENIR5, "v16mem23h48genir5", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25H48GENIR5, "v16mem25h48genir5", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26H48GENIR5, "v16mem26h48genir5", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27H48GENIR5, "v16mem27h48genir5", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28H48GENIR5, "v16mem28h48genir5", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29H48GENIR5, "v16mem29h48genir5", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30H48GENIR5, "v16mem30h48genir5", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31H48GENIR5, "v16mem31h48genir5", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03H48GENIR6, "v16mem03h48genir6", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07H48GENIR6, "v16mem07h48genir6", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADH48GENIR6, "v16memreadh48genir6", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEH48GENIR6, "v16memwriteh48genir6", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10H48GENIR6, "v16mem10h48genir6", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11H48GENIR6, "v16mem11h48genir6", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12H48GENIR6, "v16mem12h48genir6", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13H48GENIR6, "v16mem13h48genir6", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14H48GENIR6, "v16mem14h48genir6", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15H48GENIR6, "v16mem15h48genir6", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16H48GENIR6, "v16mem16h48genir6", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17H48GENIR6, "v16mem17h48genir6", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18H48GENIR6, "v16mem18h48genir6", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19H48GENIR6, "v16mem19h48genir6", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20H48GENIR6, "v16mem20h48genir6", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21H48GENIR6, "v16mem21h48genir6", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22H48GENIR6, "v16mem22h48genir6", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23H48GENIR6, "v16mem23h48genir6", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25H48GENIR6, "v16mem25h48genir6", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26H48GENIR6, "v16mem26h48genir6", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27H48GENIR6, "v16mem27h48genir6", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28H48GENIR6, "v16mem28h48genir6", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29H48GENIR6, "v16mem29h48genir6", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30H48GENIR6, "v16mem30h48genir6", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31H48GENIR6, "v16mem31h48genir6", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03H48GENIR7, "v16mem03h48genir7", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07H48GENIR7, "v16mem07h48genir7", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADH48GENIR7, "v16memreadh48genir7", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEH48GENIR7, "v16memwriteh48genir7", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10H48GENIR7, "v16mem10h48genir7", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11H48GENIR7, "v16mem11h48genir7", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12H48GENIR7, "v16mem12h48genir7", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13H48GENIR7, "v16mem13h48genir7", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14H48GENIR7, "v16mem14h48genir7", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15H48GENIR7, "v16mem15h48genir7", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16H48GENIR7, "v16mem16h48genir7", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17H48GENIR7, "v16mem17h48genir7", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18H48GENIR7, "v16mem18h48genir7", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19H48GENIR7, "v16mem19h48genir7", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20H48GENIR7, "v16mem20h48genir7", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21H48GENIR7, "v16mem21h48genir7", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22H48GENIR7, "v16mem22h48genir7", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23H48GENIR7, "v16mem23h48genir7", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25H48GENIR7, "v16mem25h48genir7", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26H48GENIR7, "v16mem26h48genir7", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27H48GENIR7, "v16mem27h48genir7", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28H48GENIR7, "v16mem28h48genir7", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29H48GENIR7, "v16mem29h48genir7", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30H48GENIR7, "v16mem30h48genir7", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31H48GENIR7, "v16mem31h48genir7", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03V48GENIR0, "v16mem03v48genir0", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07V48GENIR0, "v16mem07v48genir0", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADV48GENIR0, "v16memreadv48genir0", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEV48GENIR0, "v16memwritev48genir0", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10V48GENIR0, "v16mem10v48genir0", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11V48GENIR0, "v16mem11v48genir0", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12V48GENIR0, "v16mem12v48genir0", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13V48GENIR0, "v16mem13v48genir0", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14V48GENIR0, "v16mem14v48genir0", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15V48GENIR0, "v16mem15v48genir0", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16V48GENIR0, "v16mem16v48genir0", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17V48GENIR0, "v16mem17v48genir0", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18V48GENIR0, "v16mem18v48genir0", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19V48GENIR0, "v16mem19v48genir0", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20V48GENIR0, "v16mem20v48genir0", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21V48GENIR0, "v16mem21v48genir0", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22V48GENIR0, "v16mem22v48genir0", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23V48GENIR0, "v16mem23v48genir0", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25V48GENIR0, "v16mem25v48genir0", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26V48GENIR0, "v16mem26v48genir0", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27V48GENIR0, "v16mem27v48genir0", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28V48GENIR0, "v16mem28v48genir0", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29V48GENIR0, "v16mem29v48genir0", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30V48GENIR0, "v16mem30v48genir0", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31V48GENIR0, "v16mem31v48genir0", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03V48GENIR1, "v16mem03v48genir1", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07V48GENIR1, "v16mem07v48genir1", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADV48GENIR1, "v16memreadv48genir1", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEV48GENIR1, "v16memwritev48genir1", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10V48GENIR1, "v16mem10v48genir1", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11V48GENIR1, "v16mem11v48genir1", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12V48GENIR1, "v16mem12v48genir1", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13V48GENIR1, "v16mem13v48genir1", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14V48GENIR1, "v16mem14v48genir1", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15V48GENIR1, "v16mem15v48genir1", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16V48GENIR1, "v16mem16v48genir1", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17V48GENIR1, "v16mem17v48genir1", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18V48GENIR1, "v16mem18v48genir1", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19V48GENIR1, "v16mem19v48genir1", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20V48GENIR1, "v16mem20v48genir1", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21V48GENIR1, "v16mem21v48genir1", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22V48GENIR1, "v16mem22v48genir1", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23V48GENIR1, "v16mem23v48genir1", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25V48GENIR1, "v16mem25v48genir1", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26V48GENIR1, "v16mem26v48genir1", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27V48GENIR1, "v16mem27v48genir1", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28V48GENIR1, "v16mem28v48genir1", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29V48GENIR1, "v16mem29v48genir1", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30V48GENIR1, "v16mem30v48genir1", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31V48GENIR1, "v16mem31v48genir1", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03V48GENIR2, "v16mem03v48genir2", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07V48GENIR2, "v16mem07v48genir2", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADV48GENIR2, "v16memreadv48genir2", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEV48GENIR2, "v16memwritev48genir2", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10V48GENIR2, "v16mem10v48genir2", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11V48GENIR2, "v16mem11v48genir2", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12V48GENIR2, "v16mem12v48genir2", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13V48GENIR2, "v16mem13v48genir2", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14V48GENIR2, "v16mem14v48genir2", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15V48GENIR2, "v16mem15v48genir2", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16V48GENIR2, "v16mem16v48genir2", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17V48GENIR2, "v16mem17v48genir2", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18V48GENIR2, "v16mem18v48genir2", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19V48GENIR2, "v16mem19v48genir2", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20V48GENIR2, "v16mem20v48genir2", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21V48GENIR2, "v16mem21v48genir2", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22V48GENIR2, "v16mem22v48genir2", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23V48GENIR2, "v16mem23v48genir2", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25V48GENIR2, "v16mem25v48genir2", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26V48GENIR2, "v16mem26v48genir2", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27V48GENIR2, "v16mem27v48genir2", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28V48GENIR2, "v16mem28v48genir2", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29V48GENIR2, "v16mem29v48genir2", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30V48GENIR2, "v16mem30v48genir2", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31V48GENIR2, "v16mem31v48genir2", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03V48GENIR3, "v16mem03v48genir3", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07V48GENIR3, "v16mem07v48genir3", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADV48GENIR3, "v16memreadv48genir3", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEV48GENIR3, "v16memwritev48genir3", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10V48GENIR3, "v16mem10v48genir3", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11V48GENIR3, "v16mem11v48genir3", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12V48GENIR3, "v16mem12v48genir3", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13V48GENIR3, "v16mem13v48genir3", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14V48GENIR3, "v16mem14v48genir3", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15V48GENIR3, "v16mem15v48genir3", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16V48GENIR3, "v16mem16v48genir3", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17V48GENIR3, "v16mem17v48genir3", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18V48GENIR3, "v16mem18v48genir3", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19V48GENIR3, "v16mem19v48genir3", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20V48GENIR3, "v16mem20v48genir3", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21V48GENIR3, "v16mem21v48genir3", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22V48GENIR3, "v16mem22v48genir3", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23V48GENIR3, "v16mem23v48genir3", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25V48GENIR3, "v16mem25v48genir3", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26V48GENIR3, "v16mem26v48genir3", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27V48GENIR3, "v16mem27v48genir3", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28V48GENIR3, "v16mem28v48genir3", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29V48GENIR3, "v16mem29v48genir3", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30V48GENIR3, "v16mem30v48genir3", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31V48GENIR3, "v16mem31v48genir3", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03V48GENIR4, "v16mem03v48genir4", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07V48GENIR4, "v16mem07v48genir4", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADV48GENIR4, "v16memreadv48genir4", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEV48GENIR4, "v16memwritev48genir4", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10V48GENIR4, "v16mem10v48genir4", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11V48GENIR4, "v16mem11v48genir4", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12V48GENIR4, "v16mem12v48genir4", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13V48GENIR4, "v16mem13v48genir4", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14V48GENIR4, "v16mem14v48genir4", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15V48GENIR4, "v16mem15v48genir4", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16V48GENIR4, "v16mem16v48genir4", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17V48GENIR4, "v16mem17v48genir4", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18V48GENIR4, "v16mem18v48genir4", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19V48GENIR4, "v16mem19v48genir4", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20V48GENIR4, "v16mem20v48genir4", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21V48GENIR4, "v16mem21v48genir4", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22V48GENIR4, "v16mem22v48genir4", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23V48GENIR4, "v16mem23v48genir4", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25V48GENIR4, "v16mem25v48genir4", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26V48GENIR4, "v16mem26v48genir4", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27V48GENIR4, "v16mem27v48genir4", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28V48GENIR4, "v16mem28v48genir4", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29V48GENIR4, "v16mem29v48genir4", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30V48GENIR4, "v16mem30v48genir4", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31V48GENIR4, "v16mem31v48genir4", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03V48GENIR5, "v16mem03v48genir5", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07V48GENIR5, "v16mem07v48genir5", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADV48GENIR5, "v16memreadv48genir5", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEV48GENIR5, "v16memwritev48genir5", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10V48GENIR5, "v16mem10v48genir5", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11V48GENIR5, "v16mem11v48genir5", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12V48GENIR5, "v16mem12v48genir5", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13V48GENIR5, "v16mem13v48genir5", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14V48GENIR5, "v16mem14v48genir5", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15V48GENIR5, "v16mem15v48genir5", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16V48GENIR5, "v16mem16v48genir5", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17V48GENIR5, "v16mem17v48genir5", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18V48GENIR5, "v16mem18v48genir5", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19V48GENIR5, "v16mem19v48genir5", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20V48GENIR5, "v16mem20v48genir5", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21V48GENIR5, "v16mem21v48genir5", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22V48GENIR5, "v16mem22v48genir5", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23V48GENIR5, "v16mem23v48genir5", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25V48GENIR5, "v16mem25v48genir5", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26V48GENIR5, "v16mem26v48genir5", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27V48GENIR5, "v16mem27v48genir5", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28V48GENIR5, "v16mem28v48genir5", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29V48GENIR5, "v16mem29v48genir5", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30V48GENIR5, "v16mem30v48genir5", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31V48GENIR5, "v16mem31v48genir5", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03V48GENIR6, "v16mem03v48genir6", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07V48GENIR6, "v16mem07v48genir6", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADV48GENIR6, "v16memreadv48genir6", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEV48GENIR6, "v16memwritev48genir6", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10V48GENIR6, "v16mem10v48genir6", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11V48GENIR6, "v16mem11v48genir6", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12V48GENIR6, "v16mem12v48genir6", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13V48GENIR6, "v16mem13v48genir6", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14V48GENIR6, "v16mem14v48genir6", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15V48GENIR6, "v16mem15v48genir6", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16V48GENIR6, "v16mem16v48genir6", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17V48GENIR6, "v16mem17v48genir6", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18V48GENIR6, "v16mem18v48genir6", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19V48GENIR6, "v16mem19v48genir6", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20V48GENIR6, "v16mem20v48genir6", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21V48GENIR6, "v16mem21v48genir6", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22V48GENIR6, "v16mem22v48genir6", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23V48GENIR6, "v16mem23v48genir6", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25V48GENIR6, "v16mem25v48genir6", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26V48GENIR6, "v16mem26v48genir6", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27V48GENIR6, "v16mem27v48genir6", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28V48GENIR6, "v16mem28v48genir6", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29V48GENIR6, "v16mem29v48genir6", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30V48GENIR6, "v16mem30v48genir6", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31V48GENIR6, "v16mem31v48genir6", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM03V48GENIR7, "v16mem03v48genir7", "v16mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM07V48GENIR7, "v16mem07v48genir7", "v16mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMREADV48GENIR7, "v16memreadv48genir7", "v16memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEMWRITEV48GENIR7, "v16memwritev48genir7", "v16memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM10V48GENIR7, "v16mem10v48genir7", "v16mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM11V48GENIR7, "v16mem11v48genir7", "v16mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM12V48GENIR7, "v16mem12v48genir7", "v16mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM13V48GENIR7, "v16mem13v48genir7", "v16mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM14V48GENIR7, "v16mem14v48genir7", "v16mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM15V48GENIR7, "v16mem15v48genir7", "v16mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM16V48GENIR7, "v16mem16v48genir7", "v16mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM17V48GENIR7, "v16mem17v48genir7", "v16mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM18V48GENIR7, "v16mem18v48genir7", "v16mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM19V48GENIR7, "v16mem19v48genir7", "v16mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM20V48GENIR7, "v16mem20v48genir7", "v16mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM21V48GENIR7, "v16mem21v48genir7", "v16mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM22V48GENIR7, "v16mem22v48genir7", "v16mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM23V48GENIR7, "v16mem23v48genir7", "v16mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM25V48GENIR7, "v16mem25v48genir7", "v16mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM26V48GENIR7, "v16mem26v48genir7", "v16mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM27V48GENIR7, "v16mem27v48genir7", "v16mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM28V48GENIR7, "v16mem28v48genir7", "v16mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM29V48GENIR7, "v16mem29v48genir7", "v16mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM30V48GENIR7, "v16mem30v48genir7", "v16mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V16MEM31V48GENIR7, "v16mem31v48genir7", "v16mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03H48GENIR0, "v32mem03h48genir0", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07H48GENIR0, "v32mem07h48genir0", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADH48GENIR0, "v32memreadh48genir0", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEH48GENIR0, "v32memwriteh48genir0", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10H48GENIR0, "v32mem10h48genir0", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11H48GENIR0, "v32mem11h48genir0", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12H48GENIR0, "v32mem12h48genir0", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13H48GENIR0, "v32mem13h48genir0", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14H48GENIR0, "v32mem14h48genir0", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15H48GENIR0, "v32mem15h48genir0", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16H48GENIR0, "v32mem16h48genir0", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17H48GENIR0, "v32mem17h48genir0", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18H48GENIR0, "v32mem18h48genir0", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19H48GENIR0, "v32mem19h48genir0", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20H48GENIR0, "v32mem20h48genir0", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21H48GENIR0, "v32mem21h48genir0", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22H48GENIR0, "v32mem22h48genir0", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23H48GENIR0, "v32mem23h48genir0", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25H48GENIR0, "v32mem25h48genir0", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26H48GENIR0, "v32mem26h48genir0", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27H48GENIR0, "v32mem27h48genir0", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28H48GENIR0, "v32mem28h48genir0", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29H48GENIR0, "v32mem29h48genir0", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30H48GENIR0, "v32mem30h48genir0", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31H48GENIR0, "v32mem31h48genir0", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03H48GENIR1, "v32mem03h48genir1", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07H48GENIR1, "v32mem07h48genir1", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADH48GENIR1, "v32memreadh48genir1", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEH48GENIR1, "v32memwriteh48genir1", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10H48GENIR1, "v32mem10h48genir1", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11H48GENIR1, "v32mem11h48genir1", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12H48GENIR1, "v32mem12h48genir1", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13H48GENIR1, "v32mem13h48genir1", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14H48GENIR1, "v32mem14h48genir1", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15H48GENIR1, "v32mem15h48genir1", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16H48GENIR1, "v32mem16h48genir1", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17H48GENIR1, "v32mem17h48genir1", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18H48GENIR1, "v32mem18h48genir1", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19H48GENIR1, "v32mem19h48genir1", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20H48GENIR1, "v32mem20h48genir1", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21H48GENIR1, "v32mem21h48genir1", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22H48GENIR1, "v32mem22h48genir1", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23H48GENIR1, "v32mem23h48genir1", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25H48GENIR1, "v32mem25h48genir1", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26H48GENIR1, "v32mem26h48genir1", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27H48GENIR1, "v32mem27h48genir1", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28H48GENIR1, "v32mem28h48genir1", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29H48GENIR1, "v32mem29h48genir1", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30H48GENIR1, "v32mem30h48genir1", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31H48GENIR1, "v32mem31h48genir1", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03H48GENIR2, "v32mem03h48genir2", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07H48GENIR2, "v32mem07h48genir2", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADH48GENIR2, "v32memreadh48genir2", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEH48GENIR2, "v32memwriteh48genir2", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10H48GENIR2, "v32mem10h48genir2", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11H48GENIR2, "v32mem11h48genir2", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12H48GENIR2, "v32mem12h48genir2", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13H48GENIR2, "v32mem13h48genir2", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14H48GENIR2, "v32mem14h48genir2", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15H48GENIR2, "v32mem15h48genir2", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16H48GENIR2, "v32mem16h48genir2", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17H48GENIR2, "v32mem17h48genir2", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18H48GENIR2, "v32mem18h48genir2", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19H48GENIR2, "v32mem19h48genir2", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20H48GENIR2, "v32mem20h48genir2", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21H48GENIR2, "v32mem21h48genir2", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22H48GENIR2, "v32mem22h48genir2", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23H48GENIR2, "v32mem23h48genir2", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25H48GENIR2, "v32mem25h48genir2", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26H48GENIR2, "v32mem26h48genir2", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27H48GENIR2, "v32mem27h48genir2", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28H48GENIR2, "v32mem28h48genir2", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29H48GENIR2, "v32mem29h48genir2", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30H48GENIR2, "v32mem30h48genir2", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31H48GENIR2, "v32mem31h48genir2", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03H48GENIR3, "v32mem03h48genir3", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07H48GENIR3, "v32mem07h48genir3", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADH48GENIR3, "v32memreadh48genir3", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEH48GENIR3, "v32memwriteh48genir3", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10H48GENIR3, "v32mem10h48genir3", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11H48GENIR3, "v32mem11h48genir3", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12H48GENIR3, "v32mem12h48genir3", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13H48GENIR3, "v32mem13h48genir3", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14H48GENIR3, "v32mem14h48genir3", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15H48GENIR3, "v32mem15h48genir3", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16H48GENIR3, "v32mem16h48genir3", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17H48GENIR3, "v32mem17h48genir3", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18H48GENIR3, "v32mem18h48genir3", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19H48GENIR3, "v32mem19h48genir3", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20H48GENIR3, "v32mem20h48genir3", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21H48GENIR3, "v32mem21h48genir3", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22H48GENIR3, "v32mem22h48genir3", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23H48GENIR3, "v32mem23h48genir3", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25H48GENIR3, "v32mem25h48genir3", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26H48GENIR3, "v32mem26h48genir3", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27H48GENIR3, "v32mem27h48genir3", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28H48GENIR3, "v32mem28h48genir3", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29H48GENIR3, "v32mem29h48genir3", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30H48GENIR3, "v32mem30h48genir3", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31H48GENIR3, "v32mem31h48genir3", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03H48GENIR4, "v32mem03h48genir4", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07H48GENIR4, "v32mem07h48genir4", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADH48GENIR4, "v32memreadh48genir4", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEH48GENIR4, "v32memwriteh48genir4", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10H48GENIR4, "v32mem10h48genir4", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11H48GENIR4, "v32mem11h48genir4", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12H48GENIR4, "v32mem12h48genir4", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13H48GENIR4, "v32mem13h48genir4", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14H48GENIR4, "v32mem14h48genir4", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15H48GENIR4, "v32mem15h48genir4", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16H48GENIR4, "v32mem16h48genir4", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17H48GENIR4, "v32mem17h48genir4", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18H48GENIR4, "v32mem18h48genir4", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19H48GENIR4, "v32mem19h48genir4", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20H48GENIR4, "v32mem20h48genir4", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21H48GENIR4, "v32mem21h48genir4", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22H48GENIR4, "v32mem22h48genir4", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23H48GENIR4, "v32mem23h48genir4", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25H48GENIR4, "v32mem25h48genir4", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26H48GENIR4, "v32mem26h48genir4", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27H48GENIR4, "v32mem27h48genir4", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28H48GENIR4, "v32mem28h48genir4", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29H48GENIR4, "v32mem29h48genir4", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30H48GENIR4, "v32mem30h48genir4", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31H48GENIR4, "v32mem31h48genir4", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03H48GENIR5, "v32mem03h48genir5", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07H48GENIR5, "v32mem07h48genir5", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADH48GENIR5, "v32memreadh48genir5", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEH48GENIR5, "v32memwriteh48genir5", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10H48GENIR5, "v32mem10h48genir5", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11H48GENIR5, "v32mem11h48genir5", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12H48GENIR5, "v32mem12h48genir5", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13H48GENIR5, "v32mem13h48genir5", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14H48GENIR5, "v32mem14h48genir5", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15H48GENIR5, "v32mem15h48genir5", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16H48GENIR5, "v32mem16h48genir5", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17H48GENIR5, "v32mem17h48genir5", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18H48GENIR5, "v32mem18h48genir5", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19H48GENIR5, "v32mem19h48genir5", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20H48GENIR5, "v32mem20h48genir5", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21H48GENIR5, "v32mem21h48genir5", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22H48GENIR5, "v32mem22h48genir5", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23H48GENIR5, "v32mem23h48genir5", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25H48GENIR5, "v32mem25h48genir5", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26H48GENIR5, "v32mem26h48genir5", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27H48GENIR5, "v32mem27h48genir5", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28H48GENIR5, "v32mem28h48genir5", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29H48GENIR5, "v32mem29h48genir5", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30H48GENIR5, "v32mem30h48genir5", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31H48GENIR5, "v32mem31h48genir5", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03H48GENIR6, "v32mem03h48genir6", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07H48GENIR6, "v32mem07h48genir6", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADH48GENIR6, "v32memreadh48genir6", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEH48GENIR6, "v32memwriteh48genir6", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10H48GENIR6, "v32mem10h48genir6", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11H48GENIR6, "v32mem11h48genir6", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12H48GENIR6, "v32mem12h48genir6", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13H48GENIR6, "v32mem13h48genir6", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14H48GENIR6, "v32mem14h48genir6", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15H48GENIR6, "v32mem15h48genir6", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16H48GENIR6, "v32mem16h48genir6", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17H48GENIR6, "v32mem17h48genir6", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18H48GENIR6, "v32mem18h48genir6", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19H48GENIR6, "v32mem19h48genir6", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20H48GENIR6, "v32mem20h48genir6", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21H48GENIR6, "v32mem21h48genir6", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22H48GENIR6, "v32mem22h48genir6", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23H48GENIR6, "v32mem23h48genir6", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25H48GENIR6, "v32mem25h48genir6", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26H48GENIR6, "v32mem26h48genir6", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27H48GENIR6, "v32mem27h48genir6", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28H48GENIR6, "v32mem28h48genir6", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29H48GENIR6, "v32mem29h48genir6", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30H48GENIR6, "v32mem30h48genir6", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31H48GENIR6, "v32mem31h48genir6", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03H48GENIR7, "v32mem03h48genir7", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07H48GENIR7, "v32mem07h48genir7", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADH48GENIR7, "v32memreadh48genir7", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEH48GENIR7, "v32memwriteh48genir7", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10H48GENIR7, "v32mem10h48genir7", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11H48GENIR7, "v32mem11h48genir7", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12H48GENIR7, "v32mem12h48genir7", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13H48GENIR7, "v32mem13h48genir7", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14H48GENIR7, "v32mem14h48genir7", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15H48GENIR7, "v32mem15h48genir7", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16H48GENIR7, "v32mem16h48genir7", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17H48GENIR7, "v32mem17h48genir7", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18H48GENIR7, "v32mem18h48genir7", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19H48GENIR7, "v32mem19h48genir7", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20H48GENIR7, "v32mem20h48genir7", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21H48GENIR7, "v32mem21h48genir7", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22H48GENIR7, "v32mem22h48genir7", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23H48GENIR7, "v32mem23h48genir7", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25H48GENIR7, "v32mem25h48genir7", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26H48GENIR7, "v32mem26h48genir7", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27H48GENIR7, "v32mem27h48genir7", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28H48GENIR7, "v32mem28h48genir7", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29H48GENIR7, "v32mem29h48genir7", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30H48GENIR7, "v32mem30h48genir7", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31H48GENIR7, "v32mem31h48genir7", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03V48GENIR0, "v32mem03v48genir0", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07V48GENIR0, "v32mem07v48genir0", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADV48GENIR0, "v32memreadv48genir0", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEV48GENIR0, "v32memwritev48genir0", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10V48GENIR0, "v32mem10v48genir0", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11V48GENIR0, "v32mem11v48genir0", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12V48GENIR0, "v32mem12v48genir0", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13V48GENIR0, "v32mem13v48genir0", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14V48GENIR0, "v32mem14v48genir0", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15V48GENIR0, "v32mem15v48genir0", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16V48GENIR0, "v32mem16v48genir0", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17V48GENIR0, "v32mem17v48genir0", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18V48GENIR0, "v32mem18v48genir0", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19V48GENIR0, "v32mem19v48genir0", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20V48GENIR0, "v32mem20v48genir0", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21V48GENIR0, "v32mem21v48genir0", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22V48GENIR0, "v32mem22v48genir0", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23V48GENIR0, "v32mem23v48genir0", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25V48GENIR0, "v32mem25v48genir0", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26V48GENIR0, "v32mem26v48genir0", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27V48GENIR0, "v32mem27v48genir0", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28V48GENIR0, "v32mem28v48genir0", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29V48GENIR0, "v32mem29v48genir0", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30V48GENIR0, "v32mem30v48genir0", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31V48GENIR0, "v32mem31v48genir0", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03V48GENIR1, "v32mem03v48genir1", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07V48GENIR1, "v32mem07v48genir1", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADV48GENIR1, "v32memreadv48genir1", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEV48GENIR1, "v32memwritev48genir1", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10V48GENIR1, "v32mem10v48genir1", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11V48GENIR1, "v32mem11v48genir1", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12V48GENIR1, "v32mem12v48genir1", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13V48GENIR1, "v32mem13v48genir1", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14V48GENIR1, "v32mem14v48genir1", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15V48GENIR1, "v32mem15v48genir1", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16V48GENIR1, "v32mem16v48genir1", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17V48GENIR1, "v32mem17v48genir1", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18V48GENIR1, "v32mem18v48genir1", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19V48GENIR1, "v32mem19v48genir1", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20V48GENIR1, "v32mem20v48genir1", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21V48GENIR1, "v32mem21v48genir1", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22V48GENIR1, "v32mem22v48genir1", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23V48GENIR1, "v32mem23v48genir1", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25V48GENIR1, "v32mem25v48genir1", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26V48GENIR1, "v32mem26v48genir1", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27V48GENIR1, "v32mem27v48genir1", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28V48GENIR1, "v32mem28v48genir1", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29V48GENIR1, "v32mem29v48genir1", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30V48GENIR1, "v32mem30v48genir1", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31V48GENIR1, "v32mem31v48genir1", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03V48GENIR2, "v32mem03v48genir2", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07V48GENIR2, "v32mem07v48genir2", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADV48GENIR2, "v32memreadv48genir2", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEV48GENIR2, "v32memwritev48genir2", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10V48GENIR2, "v32mem10v48genir2", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11V48GENIR2, "v32mem11v48genir2", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12V48GENIR2, "v32mem12v48genir2", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13V48GENIR2, "v32mem13v48genir2", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14V48GENIR2, "v32mem14v48genir2", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15V48GENIR2, "v32mem15v48genir2", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16V48GENIR2, "v32mem16v48genir2", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17V48GENIR2, "v32mem17v48genir2", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18V48GENIR2, "v32mem18v48genir2", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19V48GENIR2, "v32mem19v48genir2", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20V48GENIR2, "v32mem20v48genir2", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21V48GENIR2, "v32mem21v48genir2", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22V48GENIR2, "v32mem22v48genir2", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23V48GENIR2, "v32mem23v48genir2", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25V48GENIR2, "v32mem25v48genir2", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26V48GENIR2, "v32mem26v48genir2", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27V48GENIR2, "v32mem27v48genir2", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28V48GENIR2, "v32mem28v48genir2", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29V48GENIR2, "v32mem29v48genir2", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30V48GENIR2, "v32mem30v48genir2", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31V48GENIR2, "v32mem31v48genir2", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03V48GENIR3, "v32mem03v48genir3", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07V48GENIR3, "v32mem07v48genir3", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADV48GENIR3, "v32memreadv48genir3", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEV48GENIR3, "v32memwritev48genir3", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10V48GENIR3, "v32mem10v48genir3", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11V48GENIR3, "v32mem11v48genir3", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12V48GENIR3, "v32mem12v48genir3", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13V48GENIR3, "v32mem13v48genir3", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14V48GENIR3, "v32mem14v48genir3", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15V48GENIR3, "v32mem15v48genir3", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16V48GENIR3, "v32mem16v48genir3", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17V48GENIR3, "v32mem17v48genir3", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18V48GENIR3, "v32mem18v48genir3", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19V48GENIR3, "v32mem19v48genir3", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20V48GENIR3, "v32mem20v48genir3", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21V48GENIR3, "v32mem21v48genir3", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22V48GENIR3, "v32mem22v48genir3", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23V48GENIR3, "v32mem23v48genir3", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25V48GENIR3, "v32mem25v48genir3", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26V48GENIR3, "v32mem26v48genir3", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27V48GENIR3, "v32mem27v48genir3", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28V48GENIR3, "v32mem28v48genir3", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29V48GENIR3, "v32mem29v48genir3", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30V48GENIR3, "v32mem30v48genir3", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31V48GENIR3, "v32mem31v48genir3", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03V48GENIR4, "v32mem03v48genir4", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07V48GENIR4, "v32mem07v48genir4", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADV48GENIR4, "v32memreadv48genir4", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEV48GENIR4, "v32memwritev48genir4", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10V48GENIR4, "v32mem10v48genir4", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11V48GENIR4, "v32mem11v48genir4", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12V48GENIR4, "v32mem12v48genir4", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13V48GENIR4, "v32mem13v48genir4", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14V48GENIR4, "v32mem14v48genir4", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15V48GENIR4, "v32mem15v48genir4", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16V48GENIR4, "v32mem16v48genir4", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17V48GENIR4, "v32mem17v48genir4", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18V48GENIR4, "v32mem18v48genir4", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19V48GENIR4, "v32mem19v48genir4", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20V48GENIR4, "v32mem20v48genir4", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21V48GENIR4, "v32mem21v48genir4", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22V48GENIR4, "v32mem22v48genir4", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23V48GENIR4, "v32mem23v48genir4", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25V48GENIR4, "v32mem25v48genir4", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26V48GENIR4, "v32mem26v48genir4", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27V48GENIR4, "v32mem27v48genir4", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28V48GENIR4, "v32mem28v48genir4", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29V48GENIR4, "v32mem29v48genir4", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30V48GENIR4, "v32mem30v48genir4", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31V48GENIR4, "v32mem31v48genir4", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03V48GENIR5, "v32mem03v48genir5", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07V48GENIR5, "v32mem07v48genir5", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADV48GENIR5, "v32memreadv48genir5", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEV48GENIR5, "v32memwritev48genir5", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10V48GENIR5, "v32mem10v48genir5", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11V48GENIR5, "v32mem11v48genir5", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12V48GENIR5, "v32mem12v48genir5", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13V48GENIR5, "v32mem13v48genir5", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14V48GENIR5, "v32mem14v48genir5", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15V48GENIR5, "v32mem15v48genir5", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16V48GENIR5, "v32mem16v48genir5", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17V48GENIR5, "v32mem17v48genir5", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18V48GENIR5, "v32mem18v48genir5", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19V48GENIR5, "v32mem19v48genir5", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20V48GENIR5, "v32mem20v48genir5", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21V48GENIR5, "v32mem21v48genir5", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22V48GENIR5, "v32mem22v48genir5", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23V48GENIR5, "v32mem23v48genir5", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25V48GENIR5, "v32mem25v48genir5", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26V48GENIR5, "v32mem26v48genir5", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27V48GENIR5, "v32mem27v48genir5", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28V48GENIR5, "v32mem28v48genir5", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29V48GENIR5, "v32mem29v48genir5", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30V48GENIR5, "v32mem30v48genir5", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31V48GENIR5, "v32mem31v48genir5", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03V48GENIR6, "v32mem03v48genir6", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07V48GENIR6, "v32mem07v48genir6", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADV48GENIR6, "v32memreadv48genir6", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEV48GENIR6, "v32memwritev48genir6", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10V48GENIR6, "v32mem10v48genir6", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11V48GENIR6, "v32mem11v48genir6", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12V48GENIR6, "v32mem12v48genir6", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13V48GENIR6, "v32mem13v48genir6", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14V48GENIR6, "v32mem14v48genir6", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15V48GENIR6, "v32mem15v48genir6", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16V48GENIR6, "v32mem16v48genir6", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17V48GENIR6, "v32mem17v48genir6", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18V48GENIR6, "v32mem18v48genir6", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19V48GENIR6, "v32mem19v48genir6", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20V48GENIR6, "v32mem20v48genir6", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21V48GENIR6, "v32mem21v48genir6", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22V48GENIR6, "v32mem22v48genir6", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23V48GENIR6, "v32mem23v48genir6", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25V48GENIR6, "v32mem25v48genir6", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26V48GENIR6, "v32mem26v48genir6", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27V48GENIR6, "v32mem27v48genir6", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28V48GENIR6, "v32mem28v48genir6", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29V48GENIR6, "v32mem29v48genir6", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30V48GENIR6, "v32mem30v48genir6", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31V48GENIR6, "v32mem31v48genir6", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM03V48GENIR7, "v32mem03v48genir7", "v32mem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM07V48GENIR7, "v32mem07v48genir7", "v32mem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMREADV48GENIR7, "v32memreadv48genir7", "v32memread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEMWRITEV48GENIR7, "v32memwritev48genir7", "v32memwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM10V48GENIR7, "v32mem10v48genir7", "v32mem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM11V48GENIR7, "v32mem11v48genir7", "v32mem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM12V48GENIR7, "v32mem12v48genir7", "v32mem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM13V48GENIR7, "v32mem13v48genir7", "v32mem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM14V48GENIR7, "v32mem14v48genir7", "v32mem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM15V48GENIR7, "v32mem15v48genir7", "v32mem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM16V48GENIR7, "v32mem16v48genir7", "v32mem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM17V48GENIR7, "v32mem17v48genir7", "v32mem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM18V48GENIR7, "v32mem18v48genir7", "v32mem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM19V48GENIR7, "v32mem19v48genir7", "v32mem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM20V48GENIR7, "v32mem20v48genir7", "v32mem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM21V48GENIR7, "v32mem21v48genir7", "v32mem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM22V48GENIR7, "v32mem22v48genir7", "v32mem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM23V48GENIR7, "v32mem23v48genir7", "v32mem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM25V48GENIR7, "v32mem25v48genir7", "v32mem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM26V48GENIR7, "v32mem26v48genir7", "v32mem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM27V48GENIR7, "v32mem27v48genir7", "v32mem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM28V48GENIR7, "v32mem28v48genir7", "v32mem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM29V48GENIR7, "v32mem29v48genir7", "v32mem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM30V48GENIR7, "v32mem30v48genir7", "v32mem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_V32MEM31V48GENIR7, "v32mem31v48genir7", "v32mem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03H48GENIR0, "vunkmem03h48genir0", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07H48GENIR0, "vunkmem07h48genir0", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADH48GENIR0, "vunkmemreadh48genir0", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEH48GENIR0, "vunkmemwriteh48genir0", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10H48GENIR0, "vunkmem10h48genir0", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11H48GENIR0, "vunkmem11h48genir0", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12H48GENIR0, "vunkmem12h48genir0", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13H48GENIR0, "vunkmem13h48genir0", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14H48GENIR0, "vunkmem14h48genir0", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15H48GENIR0, "vunkmem15h48genir0", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16H48GENIR0, "vunkmem16h48genir0", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17H48GENIR0, "vunkmem17h48genir0", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18H48GENIR0, "vunkmem18h48genir0", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19H48GENIR0, "vunkmem19h48genir0", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20H48GENIR0, "vunkmem20h48genir0", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21H48GENIR0, "vunkmem21h48genir0", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22H48GENIR0, "vunkmem22h48genir0", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23H48GENIR0, "vunkmem23h48genir0", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25H48GENIR0, "vunkmem25h48genir0", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26H48GENIR0, "vunkmem26h48genir0", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27H48GENIR0, "vunkmem27h48genir0", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28H48GENIR0, "vunkmem28h48genir0", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29H48GENIR0, "vunkmem29h48genir0", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30H48GENIR0, "vunkmem30h48genir0", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31H48GENIR0, "vunkmem31h48genir0", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03H48GENIR1, "vunkmem03h48genir1", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07H48GENIR1, "vunkmem07h48genir1", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADH48GENIR1, "vunkmemreadh48genir1", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEH48GENIR1, "vunkmemwriteh48genir1", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10H48GENIR1, "vunkmem10h48genir1", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11H48GENIR1, "vunkmem11h48genir1", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12H48GENIR1, "vunkmem12h48genir1", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13H48GENIR1, "vunkmem13h48genir1", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14H48GENIR1, "vunkmem14h48genir1", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15H48GENIR1, "vunkmem15h48genir1", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16H48GENIR1, "vunkmem16h48genir1", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17H48GENIR1, "vunkmem17h48genir1", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18H48GENIR1, "vunkmem18h48genir1", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19H48GENIR1, "vunkmem19h48genir1", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20H48GENIR1, "vunkmem20h48genir1", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21H48GENIR1, "vunkmem21h48genir1", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22H48GENIR1, "vunkmem22h48genir1", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23H48GENIR1, "vunkmem23h48genir1", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25H48GENIR1, "vunkmem25h48genir1", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26H48GENIR1, "vunkmem26h48genir1", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27H48GENIR1, "vunkmem27h48genir1", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28H48GENIR1, "vunkmem28h48genir1", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29H48GENIR1, "vunkmem29h48genir1", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30H48GENIR1, "vunkmem30h48genir1", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31H48GENIR1, "vunkmem31h48genir1", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03H48GENIR2, "vunkmem03h48genir2", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07H48GENIR2, "vunkmem07h48genir2", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADH48GENIR2, "vunkmemreadh48genir2", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEH48GENIR2, "vunkmemwriteh48genir2", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10H48GENIR2, "vunkmem10h48genir2", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11H48GENIR2, "vunkmem11h48genir2", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12H48GENIR2, "vunkmem12h48genir2", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13H48GENIR2, "vunkmem13h48genir2", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14H48GENIR2, "vunkmem14h48genir2", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15H48GENIR2, "vunkmem15h48genir2", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16H48GENIR2, "vunkmem16h48genir2", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17H48GENIR2, "vunkmem17h48genir2", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18H48GENIR2, "vunkmem18h48genir2", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19H48GENIR2, "vunkmem19h48genir2", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20H48GENIR2, "vunkmem20h48genir2", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21H48GENIR2, "vunkmem21h48genir2", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22H48GENIR2, "vunkmem22h48genir2", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23H48GENIR2, "vunkmem23h48genir2", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25H48GENIR2, "vunkmem25h48genir2", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26H48GENIR2, "vunkmem26h48genir2", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27H48GENIR2, "vunkmem27h48genir2", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28H48GENIR2, "vunkmem28h48genir2", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29H48GENIR2, "vunkmem29h48genir2", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30H48GENIR2, "vunkmem30h48genir2", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31H48GENIR2, "vunkmem31h48genir2", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03H48GENIR3, "vunkmem03h48genir3", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07H48GENIR3, "vunkmem07h48genir3", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADH48GENIR3, "vunkmemreadh48genir3", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEH48GENIR3, "vunkmemwriteh48genir3", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10H48GENIR3, "vunkmem10h48genir3", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11H48GENIR3, "vunkmem11h48genir3", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12H48GENIR3, "vunkmem12h48genir3", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13H48GENIR3, "vunkmem13h48genir3", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14H48GENIR3, "vunkmem14h48genir3", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15H48GENIR3, "vunkmem15h48genir3", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16H48GENIR3, "vunkmem16h48genir3", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17H48GENIR3, "vunkmem17h48genir3", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18H48GENIR3, "vunkmem18h48genir3", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19H48GENIR3, "vunkmem19h48genir3", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20H48GENIR3, "vunkmem20h48genir3", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21H48GENIR3, "vunkmem21h48genir3", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22H48GENIR3, "vunkmem22h48genir3", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23H48GENIR3, "vunkmem23h48genir3", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25H48GENIR3, "vunkmem25h48genir3", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26H48GENIR3, "vunkmem26h48genir3", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27H48GENIR3, "vunkmem27h48genir3", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28H48GENIR3, "vunkmem28h48genir3", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29H48GENIR3, "vunkmem29h48genir3", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30H48GENIR3, "vunkmem30h48genir3", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31H48GENIR3, "vunkmem31h48genir3", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03H48GENIR4, "vunkmem03h48genir4", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07H48GENIR4, "vunkmem07h48genir4", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADH48GENIR4, "vunkmemreadh48genir4", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEH48GENIR4, "vunkmemwriteh48genir4", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10H48GENIR4, "vunkmem10h48genir4", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11H48GENIR4, "vunkmem11h48genir4", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12H48GENIR4, "vunkmem12h48genir4", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13H48GENIR4, "vunkmem13h48genir4", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14H48GENIR4, "vunkmem14h48genir4", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15H48GENIR4, "vunkmem15h48genir4", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16H48GENIR4, "vunkmem16h48genir4", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17H48GENIR4, "vunkmem17h48genir4", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18H48GENIR4, "vunkmem18h48genir4", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19H48GENIR4, "vunkmem19h48genir4", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20H48GENIR4, "vunkmem20h48genir4", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21H48GENIR4, "vunkmem21h48genir4", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22H48GENIR4, "vunkmem22h48genir4", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23H48GENIR4, "vunkmem23h48genir4", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25H48GENIR4, "vunkmem25h48genir4", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26H48GENIR4, "vunkmem26h48genir4", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27H48GENIR4, "vunkmem27h48genir4", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28H48GENIR4, "vunkmem28h48genir4", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29H48GENIR4, "vunkmem29h48genir4", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30H48GENIR4, "vunkmem30h48genir4", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31H48GENIR4, "vunkmem31h48genir4", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03H48GENIR5, "vunkmem03h48genir5", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07H48GENIR5, "vunkmem07h48genir5", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADH48GENIR5, "vunkmemreadh48genir5", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEH48GENIR5, "vunkmemwriteh48genir5", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10H48GENIR5, "vunkmem10h48genir5", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11H48GENIR5, "vunkmem11h48genir5", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12H48GENIR5, "vunkmem12h48genir5", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13H48GENIR5, "vunkmem13h48genir5", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14H48GENIR5, "vunkmem14h48genir5", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15H48GENIR5, "vunkmem15h48genir5", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16H48GENIR5, "vunkmem16h48genir5", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17H48GENIR5, "vunkmem17h48genir5", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18H48GENIR5, "vunkmem18h48genir5", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19H48GENIR5, "vunkmem19h48genir5", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20H48GENIR5, "vunkmem20h48genir5", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21H48GENIR5, "vunkmem21h48genir5", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22H48GENIR5, "vunkmem22h48genir5", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23H48GENIR5, "vunkmem23h48genir5", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25H48GENIR5, "vunkmem25h48genir5", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26H48GENIR5, "vunkmem26h48genir5", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27H48GENIR5, "vunkmem27h48genir5", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28H48GENIR5, "vunkmem28h48genir5", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29H48GENIR5, "vunkmem29h48genir5", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30H48GENIR5, "vunkmem30h48genir5", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31H48GENIR5, "vunkmem31h48genir5", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03H48GENIR6, "vunkmem03h48genir6", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07H48GENIR6, "vunkmem07h48genir6", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADH48GENIR6, "vunkmemreadh48genir6", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEH48GENIR6, "vunkmemwriteh48genir6", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10H48GENIR6, "vunkmem10h48genir6", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11H48GENIR6, "vunkmem11h48genir6", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12H48GENIR6, "vunkmem12h48genir6", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13H48GENIR6, "vunkmem13h48genir6", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14H48GENIR6, "vunkmem14h48genir6", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15H48GENIR6, "vunkmem15h48genir6", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16H48GENIR6, "vunkmem16h48genir6", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17H48GENIR6, "vunkmem17h48genir6", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18H48GENIR6, "vunkmem18h48genir6", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19H48GENIR6, "vunkmem19h48genir6", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20H48GENIR6, "vunkmem20h48genir6", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21H48GENIR6, "vunkmem21h48genir6", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22H48GENIR6, "vunkmem22h48genir6", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23H48GENIR6, "vunkmem23h48genir6", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25H48GENIR6, "vunkmem25h48genir6", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26H48GENIR6, "vunkmem26h48genir6", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27H48GENIR6, "vunkmem27h48genir6", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28H48GENIR6, "vunkmem28h48genir6", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29H48GENIR6, "vunkmem29h48genir6", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30H48GENIR6, "vunkmem30h48genir6", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31H48GENIR6, "vunkmem31h48genir6", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03H48GENIR7, "vunkmem03h48genir7", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07H48GENIR7, "vunkmem07h48genir7", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADH48GENIR7, "vunkmemreadh48genir7", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEH48GENIR7, "vunkmemwriteh48genir7", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10H48GENIR7, "vunkmem10h48genir7", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11H48GENIR7, "vunkmem11h48genir7", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12H48GENIR7, "vunkmem12h48genir7", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13H48GENIR7, "vunkmem13h48genir7", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14H48GENIR7, "vunkmem14h48genir7", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15H48GENIR7, "vunkmem15h48genir7", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16H48GENIR7, "vunkmem16h48genir7", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17H48GENIR7, "vunkmem17h48genir7", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18H48GENIR7, "vunkmem18h48genir7", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19H48GENIR7, "vunkmem19h48genir7", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20H48GENIR7, "vunkmem20h48genir7", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21H48GENIR7, "vunkmem21h48genir7", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22H48GENIR7, "vunkmem22h48genir7", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23H48GENIR7, "vunkmem23h48genir7", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25H48GENIR7, "vunkmem25h48genir7", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26H48GENIR7, "vunkmem26h48genir7", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27H48GENIR7, "vunkmem27h48genir7", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28H48GENIR7, "vunkmem28h48genir7", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29H48GENIR7, "vunkmem29h48genir7", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30H48GENIR7, "vunkmem30h48genir7", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31H48GENIR7, "vunkmem31h48genir7", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03V48GENIR0, "vunkmem03v48genir0", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07V48GENIR0, "vunkmem07v48genir0", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADV48GENIR0, "vunkmemreadv48genir0", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEV48GENIR0, "vunkmemwritev48genir0", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10V48GENIR0, "vunkmem10v48genir0", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11V48GENIR0, "vunkmem11v48genir0", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12V48GENIR0, "vunkmem12v48genir0", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13V48GENIR0, "vunkmem13v48genir0", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14V48GENIR0, "vunkmem14v48genir0", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15V48GENIR0, "vunkmem15v48genir0", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16V48GENIR0, "vunkmem16v48genir0", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17V48GENIR0, "vunkmem17v48genir0", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18V48GENIR0, "vunkmem18v48genir0", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19V48GENIR0, "vunkmem19v48genir0", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20V48GENIR0, "vunkmem20v48genir0", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21V48GENIR0, "vunkmem21v48genir0", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22V48GENIR0, "vunkmem22v48genir0", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23V48GENIR0, "vunkmem23v48genir0", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25V48GENIR0, "vunkmem25v48genir0", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26V48GENIR0, "vunkmem26v48genir0", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27V48GENIR0, "vunkmem27v48genir0", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28V48GENIR0, "vunkmem28v48genir0", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29V48GENIR0, "vunkmem29v48genir0", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30V48GENIR0, "vunkmem30v48genir0", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31V48GENIR0, "vunkmem31v48genir0", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03V48GENIR1, "vunkmem03v48genir1", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07V48GENIR1, "vunkmem07v48genir1", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADV48GENIR1, "vunkmemreadv48genir1", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEV48GENIR1, "vunkmemwritev48genir1", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10V48GENIR1, "vunkmem10v48genir1", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11V48GENIR1, "vunkmem11v48genir1", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12V48GENIR1, "vunkmem12v48genir1", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13V48GENIR1, "vunkmem13v48genir1", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14V48GENIR1, "vunkmem14v48genir1", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15V48GENIR1, "vunkmem15v48genir1", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16V48GENIR1, "vunkmem16v48genir1", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17V48GENIR1, "vunkmem17v48genir1", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18V48GENIR1, "vunkmem18v48genir1", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19V48GENIR1, "vunkmem19v48genir1", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20V48GENIR1, "vunkmem20v48genir1", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21V48GENIR1, "vunkmem21v48genir1", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22V48GENIR1, "vunkmem22v48genir1", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23V48GENIR1, "vunkmem23v48genir1", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25V48GENIR1, "vunkmem25v48genir1", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26V48GENIR1, "vunkmem26v48genir1", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27V48GENIR1, "vunkmem27v48genir1", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28V48GENIR1, "vunkmem28v48genir1", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29V48GENIR1, "vunkmem29v48genir1", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30V48GENIR1, "vunkmem30v48genir1", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31V48GENIR1, "vunkmem31v48genir1", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03V48GENIR2, "vunkmem03v48genir2", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07V48GENIR2, "vunkmem07v48genir2", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADV48GENIR2, "vunkmemreadv48genir2", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEV48GENIR2, "vunkmemwritev48genir2", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10V48GENIR2, "vunkmem10v48genir2", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11V48GENIR2, "vunkmem11v48genir2", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12V48GENIR2, "vunkmem12v48genir2", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13V48GENIR2, "vunkmem13v48genir2", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14V48GENIR2, "vunkmem14v48genir2", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15V48GENIR2, "vunkmem15v48genir2", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16V48GENIR2, "vunkmem16v48genir2", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17V48GENIR2, "vunkmem17v48genir2", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18V48GENIR2, "vunkmem18v48genir2", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19V48GENIR2, "vunkmem19v48genir2", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20V48GENIR2, "vunkmem20v48genir2", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21V48GENIR2, "vunkmem21v48genir2", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22V48GENIR2, "vunkmem22v48genir2", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23V48GENIR2, "vunkmem23v48genir2", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25V48GENIR2, "vunkmem25v48genir2", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26V48GENIR2, "vunkmem26v48genir2", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27V48GENIR2, "vunkmem27v48genir2", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28V48GENIR2, "vunkmem28v48genir2", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29V48GENIR2, "vunkmem29v48genir2", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30V48GENIR2, "vunkmem30v48genir2", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31V48GENIR2, "vunkmem31v48genir2", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03V48GENIR3, "vunkmem03v48genir3", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07V48GENIR3, "vunkmem07v48genir3", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADV48GENIR3, "vunkmemreadv48genir3", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEV48GENIR3, "vunkmemwritev48genir3", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10V48GENIR3, "vunkmem10v48genir3", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11V48GENIR3, "vunkmem11v48genir3", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12V48GENIR3, "vunkmem12v48genir3", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13V48GENIR3, "vunkmem13v48genir3", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14V48GENIR3, "vunkmem14v48genir3", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15V48GENIR3, "vunkmem15v48genir3", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16V48GENIR3, "vunkmem16v48genir3", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17V48GENIR3, "vunkmem17v48genir3", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18V48GENIR3, "vunkmem18v48genir3", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19V48GENIR3, "vunkmem19v48genir3", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20V48GENIR3, "vunkmem20v48genir3", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21V48GENIR3, "vunkmem21v48genir3", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22V48GENIR3, "vunkmem22v48genir3", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23V48GENIR3, "vunkmem23v48genir3", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25V48GENIR3, "vunkmem25v48genir3", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26V48GENIR3, "vunkmem26v48genir3", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27V48GENIR3, "vunkmem27v48genir3", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28V48GENIR3, "vunkmem28v48genir3", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29V48GENIR3, "vunkmem29v48genir3", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30V48GENIR3, "vunkmem30v48genir3", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31V48GENIR3, "vunkmem31v48genir3", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03V48GENIR4, "vunkmem03v48genir4", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07V48GENIR4, "vunkmem07v48genir4", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADV48GENIR4, "vunkmemreadv48genir4", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEV48GENIR4, "vunkmemwritev48genir4", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10V48GENIR4, "vunkmem10v48genir4", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11V48GENIR4, "vunkmem11v48genir4", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12V48GENIR4, "vunkmem12v48genir4", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13V48GENIR4, "vunkmem13v48genir4", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14V48GENIR4, "vunkmem14v48genir4", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15V48GENIR4, "vunkmem15v48genir4", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16V48GENIR4, "vunkmem16v48genir4", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17V48GENIR4, "vunkmem17v48genir4", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18V48GENIR4, "vunkmem18v48genir4", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19V48GENIR4, "vunkmem19v48genir4", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20V48GENIR4, "vunkmem20v48genir4", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21V48GENIR4, "vunkmem21v48genir4", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22V48GENIR4, "vunkmem22v48genir4", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23V48GENIR4, "vunkmem23v48genir4", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25V48GENIR4, "vunkmem25v48genir4", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26V48GENIR4, "vunkmem26v48genir4", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27V48GENIR4, "vunkmem27v48genir4", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28V48GENIR4, "vunkmem28v48genir4", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29V48GENIR4, "vunkmem29v48genir4", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30V48GENIR4, "vunkmem30v48genir4", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31V48GENIR4, "vunkmem31v48genir4", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03V48GENIR5, "vunkmem03v48genir5", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07V48GENIR5, "vunkmem07v48genir5", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADV48GENIR5, "vunkmemreadv48genir5", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEV48GENIR5, "vunkmemwritev48genir5", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10V48GENIR5, "vunkmem10v48genir5", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11V48GENIR5, "vunkmem11v48genir5", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12V48GENIR5, "vunkmem12v48genir5", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13V48GENIR5, "vunkmem13v48genir5", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14V48GENIR5, "vunkmem14v48genir5", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15V48GENIR5, "vunkmem15v48genir5", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16V48GENIR5, "vunkmem16v48genir5", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17V48GENIR5, "vunkmem17v48genir5", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18V48GENIR5, "vunkmem18v48genir5", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19V48GENIR5, "vunkmem19v48genir5", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20V48GENIR5, "vunkmem20v48genir5", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21V48GENIR5, "vunkmem21v48genir5", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22V48GENIR5, "vunkmem22v48genir5", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23V48GENIR5, "vunkmem23v48genir5", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25V48GENIR5, "vunkmem25v48genir5", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26V48GENIR5, "vunkmem26v48genir5", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27V48GENIR5, "vunkmem27v48genir5", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28V48GENIR5, "vunkmem28v48genir5", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29V48GENIR5, "vunkmem29v48genir5", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30V48GENIR5, "vunkmem30v48genir5", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31V48GENIR5, "vunkmem31v48genir5", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03V48GENIR6, "vunkmem03v48genir6", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07V48GENIR6, "vunkmem07v48genir6", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADV48GENIR6, "vunkmemreadv48genir6", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEV48GENIR6, "vunkmemwritev48genir6", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10V48GENIR6, "vunkmem10v48genir6", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11V48GENIR6, "vunkmem11v48genir6", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12V48GENIR6, "vunkmem12v48genir6", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13V48GENIR6, "vunkmem13v48genir6", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14V48GENIR6, "vunkmem14v48genir6", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15V48GENIR6, "vunkmem15v48genir6", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16V48GENIR6, "vunkmem16v48genir6", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17V48GENIR6, "vunkmem17v48genir6", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18V48GENIR6, "vunkmem18v48genir6", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19V48GENIR6, "vunkmem19v48genir6", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20V48GENIR6, "vunkmem20v48genir6", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21V48GENIR6, "vunkmem21v48genir6", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22V48GENIR6, "vunkmem22v48genir6", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23V48GENIR6, "vunkmem23v48genir6", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25V48GENIR6, "vunkmem25v48genir6", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26V48GENIR6, "vunkmem26v48genir6", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27V48GENIR6, "vunkmem27v48genir6", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28V48GENIR6, "vunkmem28v48genir6", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29V48GENIR6, "vunkmem29v48genir6", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30V48GENIR6, "vunkmem30v48genir6", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31V48GENIR6, "vunkmem31v48genir6", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM03V48GENIR7, "vunkmem03v48genir7", "vunkmem03", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM07V48GENIR7, "vunkmem07v48genir7", "vunkmem07", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMREADV48GENIR7, "vunkmemreadv48genir7", "vunkmemread", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEMWRITEV48GENIR7, "vunkmemwritev48genir7", "vunkmemwrite", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM10V48GENIR7, "vunkmem10v48genir7", "vunkmem10", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM11V48GENIR7, "vunkmem11v48genir7", "vunkmem11", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM12V48GENIR7, "vunkmem12v48genir7", "vunkmem12", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM13V48GENIR7, "vunkmem13v48genir7", "vunkmem13", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM14V48GENIR7, "vunkmem14v48genir7", "vunkmem14", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM15V48GENIR7, "vunkmem15v48genir7", "vunkmem15", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM16V48GENIR7, "vunkmem16v48genir7", "vunkmem16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM17V48GENIR7, "vunkmem17v48genir7", "vunkmem17", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM18V48GENIR7, "vunkmem18v48genir7", "vunkmem18", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM19V48GENIR7, "vunkmem19v48genir7", "vunkmem19", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM20V48GENIR7, "vunkmem20v48genir7", "vunkmem20", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM21V48GENIR7, "vunkmem21v48genir7", "vunkmem21", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM22V48GENIR7, "vunkmem22v48genir7", "vunkmem22", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM23V48GENIR7, "vunkmem23v48genir7", "vunkmem23", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM25V48GENIR7, "vunkmem25v48genir7", "vunkmem25", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM26V48GENIR7, "vunkmem26v48genir7", "vunkmem26", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM27V48GENIR7, "vunkmem27v48genir7", "vunkmem27", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM28V48GENIR7, "vunkmem28v48genir7", "vunkmem28", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM29V48GENIR7, "vunkmem29v48genir7", "vunkmem29", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM30V48GENIR7, "vunkmem30v48genir7", "vunkmem30", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VUNKMEM31V48GENIR7, "vunkmem31v48genir7", "vunkmem31", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48HR0, "vgetacci48hr0", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48HR1, "vgetacci48hr1", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48HR2, "vgetacci48hr2", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48HR3, "vgetacci48hr3", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48HR4, "vgetacci48hr4", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48HR5, "vgetacci48hr5", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48HR6, "vgetacci48hr6", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48HR7, "vgetacci48hr7", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48VR0, "vgetacci48vr0", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48VR1, "vgetacci48vr1", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48VR2, "vgetacci48vr2", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48VR3, "vgetacci48vr3", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48VR4, "vgetacci48vr4", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48VR5, "vgetacci48vr5", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48VR6, "vgetacci48vr6", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48VR7, "vgetacci48vr7", "vgetacc", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32HR0, "vgetacci48s32hr0", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32HR1, "vgetacci48s32hr1", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32HR2, "vgetacci48s32hr2", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32HR3, "vgetacci48s32hr3", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32HR4, "vgetacci48s32hr4", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32HR5, "vgetacci48s32hr5", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32HR6, "vgetacci48s32hr6", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32HR7, "vgetacci48s32hr7", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32VR0, "vgetacci48s32vr0", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32VR1, "vgetacci48s32vr1", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32VR2, "vgetacci48s32vr2", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32VR3, "vgetacci48s32vr3", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32VR4, "vgetacci48s32vr4", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32VR5, "vgetacci48s32vr5", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32VR6, "vgetacci48s32vr6", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S32VR7, "vgetacci48s32vr7", "vgetaccs32", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKHR0, "vgetacci48unkhr0", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKHR1, "vgetacci48unkhr1", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKHR2, "vgetacci48unkhr2", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKHR3, "vgetacci48unkhr3", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKHR4, "vgetacci48unkhr4", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKHR5, "vgetacci48unkhr5", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKHR6, "vgetacci48unkhr6", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKHR7, "vgetacci48unkhr7", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKVR0, "vgetacci48unkvr0", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKVR1, "vgetacci48unkvr1", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKVR2, "vgetacci48unkvr2", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKVR3, "vgetacci48unkvr3", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKVR4, "vgetacci48unkvr4", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKVR5, "vgetacci48unkvr5", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKVR6, "vgetacci48unkvr6", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48UNKVR7, "vgetacci48unkvr7", "vgetaccunk", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr0,$v48areg_h$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16HR0, "vgetacci48s16hr0", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr1,$v48areg_h$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16HR1, "vgetacci48s16hr1", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr2,$v48areg_h$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16HR2, "vgetacci48s16hr2", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr3,$v48areg_h$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16HR3, "vgetacci48s16hr3", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr4,$v48areg_h$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16HR4, "vgetacci48s16hr4", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr5,$v48areg_h$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16HR5, "vgetacci48s16hr5", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr6,$v48areg_h$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16HR6, "vgetacci48s16hr6", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_h$dplus_sr7,$v48areg_h$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16HR7, "vgetacci48s16hr7", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr0,$v48areg_v$aplus_sr0,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16VR0, "vgetacci48s16vr0", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr1,$v48areg_v$aplus_sr1,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16VR1, "vgetacci48s16vr1", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr2,$v48areg_v$aplus_sr2,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16VR2, "vgetacci48s16vr2", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr3,$v48areg_v$aplus_sr3,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16VR3, "vgetacci48s16vr3", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr4,$v48areg_v$aplus_sr4,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16VR4, "vgetacci48s16vr4", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr5,$v48areg_v$aplus_sr5,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16VR5, "vgetacci48s16vr5", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr6,$v48areg_v$aplus_sr6,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16VR6, "vgetacci48s16vr6", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v48dreg_v$dplus_sr7,$v48areg_v$aplus_sr7,$v48imm$v48imm_mods */
  {
    VC4_INSN_VGETACCI48S16VR7, "vgetacci48s16vr7", "vgetaccs16", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v80d32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MOVD80V32, "movd80v32", "v32mov", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v80d32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_BITPLANESD80V32, "bitplanesd80v32", "v32bitplanes", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_EVEND80V32, "evend80v32", "v32even", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ODDD80V32, "oddd80v32", "v32odd", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_INTERLD80V32, "interld80v32", "v32interl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_INTERHD80V32, "interhd80v32", "v32interh", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_BITREVD80V32, "bitrevd80v32", "v32bitrev", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RORD80V32, "rord80v32", "v32ror", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SHLD80V32, "shld80v32", "v32shl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SHLSD80V32, "shlsd80v32", "v32shls", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_LSRD80V32, "lsrd80v32", "v32lsr", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ASRD80V32, "asrd80v32", "v32asr", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SIGNSHLD80V32, "signshld80v32", "v32signshl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP13D80V32, "op13d80v32", "v32op13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SIGNASLD80V32, "signasld80v32", "v32signasl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SIGNASLSD80V32, "signaslsd80v32", "v32signasls", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ANDD80V32, "andd80v32", "v32and", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ORD80V32, "ord80v32", "v32or", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_EORD80V32, "eord80v32", "v32eor", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_BICD80V32, "bicd80v32", "v32bic", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_COUNTD80V32, "countd80v32", "v32count", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MSBD80V32, "msbd80v32", "v32msb", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP22D80V32, "op22d80v32", "v32op22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP23D80V32, "op23d80v32", "v32op23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MIND80V32, "mind80v32", "v32min", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MAXD80V32, "maxd80v32", "v32max", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_DISTD80V32, "distd80v32", "v32dist", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_DISTSD80V32, "distsd80v32", "v32dists", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_CLIPD80V32, "clipd80v32", "v32clip", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SIGND80V32, "signd80v32", "v32sign", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_CLIPSD80V32, "clipsd80v32", "v32clips", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_TESTMAGD80V32, "testmagd80v32", "v32testmag", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ADDD80V32, "addd80v32", "v32add", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ADDSD80V32, "addsd80v32", "v32adds", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ADDCD80V32, "addcd80v32", "v32addc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ADDSCD80V32, "addscd80v32", "v32addsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SUBD80V32, "subd80v32", "v32sub", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SUBSD80V32, "subsd80v32", "v32subs", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SUBCD80V32, "subcd80v32", "v32subc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SUBSCD80V32, "subscd80v32", "v32subsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RSUBD80V32, "rsubd80v32", "v32rsub", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RSUBSD80V32, "rsubsd80v32", "v32rsubs", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RSUBCD80V32, "rsubcd80v32", "v32rsubc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RSUBSCD80V32, "rsubscd80v32", "v32rsubsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP44D80V32, "op44d80v32", "v32op44", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP45D80V32, "op45d80v32", "v32op45", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP46D80V32, "op46d80v32", "v32op46", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP47D80V32, "op47d80v32", "v32op47", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v80d32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MOVD80V16, "movd80v16", "v16mov", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v80d32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_BITPLANESD80V16, "bitplanesd80v16", "v16bitplanes", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_EVEND80V16, "evend80v16", "v16even", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ODDD80V16, "oddd80v16", "v16odd", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_INTERLD80V16, "interld80v16", "v16interl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_INTERHD80V16, "interhd80v16", "v16interh", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_BITREVD80V16, "bitrevd80v16", "v16bitrev", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RORD80V16, "rord80v16", "v16ror", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SHLD80V16, "shld80v16", "v16shl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SHLSD80V16, "shlsd80v16", "v16shls", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_LSRD80V16, "lsrd80v16", "v16lsr", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ASRD80V16, "asrd80v16", "v16asr", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SIGNSHLD80V16, "signshld80v16", "v16signshl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP13D80V16, "op13d80v16", "v16op13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SIGNASLD80V16, "signasld80v16", "v16signasl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SIGNASLSD80V16, "signaslsd80v16", "v16signasls", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ANDD80V16, "andd80v16", "v16and", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ORD80V16, "ord80v16", "v16or", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_EORD80V16, "eord80v16", "v16eor", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_BICD80V16, "bicd80v16", "v16bic", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_COUNTD80V16, "countd80v16", "v16count", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MSBD80V16, "msbd80v16", "v16msb", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP22D80V16, "op22d80v16", "v16op22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP23D80V16, "op23d80v16", "v16op23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MIND80V16, "mind80v16", "v16min", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MAXD80V16, "maxd80v16", "v16max", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_DISTD80V16, "distd80v16", "v16dist", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_DISTSD80V16, "distsd80v16", "v16dists", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_CLIPD80V16, "clipd80v16", "v16clip", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SIGND80V16, "signd80v16", "v16sign", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_CLIPSD80V16, "clipsd80v16", "v16clips", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_TESTMAGD80V16, "testmagd80v16", "v16testmag", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ADDD80V16, "addd80v16", "v16add", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ADDSD80V16, "addsd80v16", "v16adds", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ADDCD80V16, "addcd80v16", "v16addc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_ADDSCD80V16, "addscd80v16", "v16addsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SUBD80V16, "subd80v16", "v16sub", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SUBSD80V16, "subsd80v16", "v16subs", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SUBCD80V16, "subcd80v16", "v16subc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_SUBSCD80V16, "subscd80v16", "v16subsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RSUBD80V16, "rsubd80v16", "v16rsub", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RSUBSD80V16, "rsubsd80v16", "v16rsubs", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RSUBCD80V16, "rsubcd80v16", "v16rsubc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_RSUBSCD80V16, "rsubscd80v16", "v16rsubsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP44D80V16, "op44d80v16", "v16op44", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP45D80V16, "op45d80v16", "v16op45", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP46D80V16, "op46d80v16", "v16op46", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP47D80V16, "op47d80v16", "v16op47", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULLSSD80V, "mullssd80v", "vmull.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULLSSSD80V, "mullsssd80v", "vmulls.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULMSSD80V, "mulmssd80v", "vmulm.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULMSSSD80V, "mulmsssd80v", "vmulms.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHDSSD80V, "mulhdssd80v", "vmulhd.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHDSUD80V, "mulhdsud80v", "vmulhd.su", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHDUSD80V, "mulhdusd80v", "vmulhd.us", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHDUUD80V, "mulhduud80v", "vmulhd.uu", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHNSSD80V, "mulhnssd80v", "vmulhn.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHNSUD80V, "mulhnsud80v", "vmulhn.su", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHNUSD80V, "mulhnusd80v", "vmulhn.us", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHNUUD80V, "mulhnuud80v", "vmulhn.uu", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHDTSSD80V, "mulhdtssd80v", "vmulhdt.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MULHDTSUD80V, "mulhdtsud80v", "vmulhdt.su", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP620D80V, "op620d80v", "vop62.0", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP630D80V, "op630d80v", "vop63.0", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP481D80V, "op481d80v", "vop48.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP491D80V, "op491d80v", "vop49.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP501D80V, "op501d80v", "vop50.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP511D80V, "op511d80v", "vop51.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MUL32SSD80V, "mul32ssd80v", "vmul32.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MUL32SUD80V, "mul32sud80v", "vmul32.su", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MUL32USD80V, "mul32usd80v", "vmul32.us", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_MUL32UUD80V, "mul32uud80v", "vmul32.uu", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP561D80V, "op561d80v", "vop56.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP571D80V, "op571d80v", "vop57.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP581D80V, "op581d80v", "vop58.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP591D80V, "op591d80v", "vop59.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP601D80V, "op601d80v", "vop60.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP611D80V, "op611d80v", "vop61.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP621D80V, "op621d80v", "vop62.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_OP631D80V, "op631d80v", "vop63.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mov $v80d32reg,$v80imm$v80mods */
  {
    VC4_INSN_MOVD80I32, "movd80i32", "v32mov", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitplanes $v80d32reg,$v80imm$v80mods */
  {
    VC4_INSN_BITPLANESD80I32, "bitplanesd80i32", "v32bitplanes", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32even $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_EVEND80I32, "evend80i32", "v32even", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32odd $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ODDD80I32, "oddd80i32", "v32odd", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interl $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_INTERLD80I32, "interld80i32", "v32interl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32interh $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_INTERHD80I32, "interhd80i32", "v32interh", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bitrev $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_BITREVD80I32, "bitrevd80i32", "v32bitrev", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ror $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RORD80I32, "rord80i32", "v32ror", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shl $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SHLD80I32, "shld80i32", "v32shl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32shls $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SHLSD80I32, "shlsd80i32", "v32shls", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lsr $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_LSRD80I32, "lsrd80i32", "v32lsr", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32asr $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ASRD80I32, "asrd80i32", "v32asr", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signshl $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SIGNSHLD80I32, "signshld80i32", "v32signshl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op13 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP13D80I32, "op13d80i32", "v32op13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasl $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SIGNASLD80I32, "signasld80i32", "v32signasl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32signasls $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SIGNASLSD80I32, "signaslsd80i32", "v32signasls", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32and $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ANDD80I32, "andd80i32", "v32and", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32or $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ORD80I32, "ord80i32", "v32or", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32eor $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_EORD80I32, "eord80i32", "v32eor", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32bic $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_BICD80I32, "bicd80i32", "v32bic", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32count $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_COUNTD80I32, "countd80i32", "v32count", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32msb $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MSBD80I32, "msbd80i32", "v32msb", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op22 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP22D80I32, "op22d80i32", "v32op22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op23 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP23D80I32, "op23d80i32", "v32op23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32min $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MIND80I32, "mind80i32", "v32min", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32max $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MAXD80I32, "maxd80i32", "v32max", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dist $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_DISTD80I32, "distd80i32", "v32dist", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32dists $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_DISTSD80I32, "distsd80i32", "v32dists", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clip $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_CLIPD80I32, "clipd80i32", "v32clip", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sign $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SIGND80I32, "signd80i32", "v32sign", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32clips $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_CLIPSD80I32, "clipsd80i32", "v32clips", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32testmag $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_TESTMAGD80I32, "testmagd80i32", "v32testmag", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32add $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ADDD80I32, "addd80i32", "v32add", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32adds $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ADDSD80I32, "addsd80i32", "v32adds", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ADDCD80I32, "addcd80i32", "v32addc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32addsc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ADDSCD80I32, "addscd80i32", "v32addsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32sub $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SUBD80I32, "subd80i32", "v32sub", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subs $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SUBSD80I32, "subsd80i32", "v32subs", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SUBCD80I32, "subcd80i32", "v32subc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32subsc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SUBSCD80I32, "subscd80i32", "v32subsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsub $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RSUBD80I32, "rsubd80i32", "v32rsub", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubs $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RSUBSD80I32, "rsubsd80i32", "v32rsubs", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RSUBCD80I32, "rsubcd80i32", "v32rsubc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32rsubsc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RSUBSCD80I32, "rsubscd80i32", "v32rsubsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op44 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP44D80I32, "op44d80i32", "v32op44", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op45 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP45D80I32, "op45d80i32", "v32op45", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op46 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP46D80I32, "op46d80i32", "v32op46", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32op47 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP47D80I32, "op47d80i32", "v32op47", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mov $v80d32reg,$v80imm$v80mods */
  {
    VC4_INSN_MOVD80I16, "movd80i16", "v16mov", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitplanes $v80d32reg,$v80imm$v80mods */
  {
    VC4_INSN_BITPLANESD80I16, "bitplanesd80i16", "v16bitplanes", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16even $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_EVEND80I16, "evend80i16", "v16even", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16odd $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ODDD80I16, "oddd80i16", "v16odd", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interl $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_INTERLD80I16, "interld80i16", "v16interl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16interh $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_INTERHD80I16, "interhd80i16", "v16interh", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bitrev $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_BITREVD80I16, "bitrevd80i16", "v16bitrev", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ror $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RORD80I16, "rord80i16", "v16ror", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shl $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SHLD80I16, "shld80i16", "v16shl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16shls $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SHLSD80I16, "shlsd80i16", "v16shls", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lsr $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_LSRD80I16, "lsrd80i16", "v16lsr", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16asr $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ASRD80I16, "asrd80i16", "v16asr", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signshl $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SIGNSHLD80I16, "signshld80i16", "v16signshl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op13 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP13D80I16, "op13d80i16", "v16op13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasl $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SIGNASLD80I16, "signasld80i16", "v16signasl", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16signasls $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SIGNASLSD80I16, "signaslsd80i16", "v16signasls", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16and $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ANDD80I16, "andd80i16", "v16and", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16or $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ORD80I16, "ord80i16", "v16or", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16eor $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_EORD80I16, "eord80i16", "v16eor", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16bic $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_BICD80I16, "bicd80i16", "v16bic", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16count $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_COUNTD80I16, "countd80i16", "v16count", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16msb $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MSBD80I16, "msbd80i16", "v16msb", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op22 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP22D80I16, "op22d80i16", "v16op22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op23 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP23D80I16, "op23d80i16", "v16op23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16min $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MIND80I16, "mind80i16", "v16min", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16max $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MAXD80I16, "maxd80i16", "v16max", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dist $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_DISTD80I16, "distd80i16", "v16dist", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16dists $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_DISTSD80I16, "distsd80i16", "v16dists", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clip $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_CLIPD80I16, "clipd80i16", "v16clip", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sign $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SIGND80I16, "signd80i16", "v16sign", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16clips $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_CLIPSD80I16, "clipsd80i16", "v16clips", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16testmag $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_TESTMAGD80I16, "testmagd80i16", "v16testmag", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16add $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ADDD80I16, "addd80i16", "v16add", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16adds $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ADDSD80I16, "addsd80i16", "v16adds", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ADDCD80I16, "addcd80i16", "v16addc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16addsc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_ADDSCD80I16, "addscd80i16", "v16addsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16sub $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SUBD80I16, "subd80i16", "v16sub", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subs $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SUBSD80I16, "subsd80i16", "v16subs", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SUBCD80I16, "subcd80i16", "v16subc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16subsc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_SUBSCD80I16, "subscd80i16", "v16subsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsub $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RSUBD80I16, "rsubd80i16", "v16rsub", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubs $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RSUBSD80I16, "rsubsd80i16", "v16rsubs", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RSUBCD80I16, "rsubcd80i16", "v16rsubc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16rsubsc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_RSUBSCD80I16, "rsubscd80i16", "v16rsubsc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op44 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP44D80I16, "op44d80i16", "v16op44", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op45 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP45D80I16, "op45d80i16", "v16op45", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op46 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP46D80I16, "op46d80i16", "v16op46", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16op47 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP47D80I16, "op47d80i16", "v16op47", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmull.ss $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULLSSD80I, "mullssd80i", "vmull.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulls.ss $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULLSSSD80I, "mullsssd80i", "vmulls.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulm.ss $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULMSSD80I, "mulmssd80i", "vmulm.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulms.ss $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULMSSSD80I, "mulmsssd80i", "vmulms.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.ss $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHDSSD80I, "mulhdssd80i", "vmulhd.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.su $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHDSUD80I, "mulhdsud80i", "vmulhd.su", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.us $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHDUSD80I, "mulhdusd80i", "vmulhd.us", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhd.uu $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHDUUD80I, "mulhduud80i", "vmulhd.uu", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.ss $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHNSSD80I, "mulhnssd80i", "vmulhn.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.su $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHNSUD80I, "mulhnsud80i", "vmulhn.su", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.us $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHNUSD80I, "mulhnusd80i", "vmulhn.us", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhn.uu $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHNUUD80I, "mulhnuud80i", "vmulhn.uu", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.ss $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHDTSSD80I, "mulhdtssd80i", "vmulhdt.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmulhdt.su $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MULHDTSUD80I, "mulhdtsud80i", "vmulhdt.su", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.0 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP620D80I, "op620d80i", "vop62.0", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.0 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP630D80I, "op630d80i", "vop63.0", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop48.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP481D80I, "op481d80i", "vop48.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop49.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP491D80I, "op491d80i", "vop49.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop50.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP501D80I, "op501d80i", "vop50.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop51.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP511D80I, "op511d80i", "vop51.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.ss $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MUL32SSD80I, "mul32ssd80i", "vmul32.ss", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.su $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MUL32SUD80I, "mul32sud80i", "vmul32.su", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.us $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MUL32USD80I, "mul32usd80i", "vmul32.us", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vmul32.uu $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_MUL32UUD80I, "mul32uud80i", "vmul32.uu", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop56.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP561D80I, "op561d80i", "vop56.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop57.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP571D80I, "op571d80i", "vop57.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop58.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP581D80I, "op581d80i", "vop58.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop59.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP591D80I, "op591d80i", "vop59.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop60.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP601D80I, "op601d80i", "vop60.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop61.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP611D80I, "op611d80i", "vop61.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop62.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP621D80I, "op621d80i", "vop62.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vop63.1 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_OP631D80I, "op631d80i", "vop63.1", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8ld $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_V8LD, "v8ld", "v8ld", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16ld $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_V16LD, "v16ld", "v16ld", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32ld $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_V32LD, "v32ld", "v32ld", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkld $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_VUNKLD, "vunkld", "vunkld", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupm $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_V8LOOKUPM, "v8lookupm", "v8lookupm", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupm $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_V16LOOKUPM, "v16lookupm", "v16lookupm", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupm $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_V32LOOKUPM, "v32lookupm", "v32lookupm", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupm $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_VUNKLOOKUPM, "vunklookupm", "vunklookupm", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8lookupml $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_V8LOOKUPML, "v8lookupml", "v8lookupml", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16lookupml $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_V16LOOKUPML, "v16lookupml", "v16lookupml", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32lookupml $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_V32LOOKUPML, "v32lookupml", "v32lookupml", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunklookupml $v80d32reg,($vec_ldaddr)$v80mods_mem$dummyabits */
  {
    VC4_INSN_VUNKLOOKUPML, "vunklookupml", "vunklookupml", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8st $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_V8ST, "v8st", "v8st", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16st $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_V16ST, "v16st", "v16st", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32st $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_V32ST, "v32st", "v32st", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkst $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_VUNKST, "vunkst", "vunkst", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwritem $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_V8INDEXWRITEM, "v8indexwritem", "v8indexwritem", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwritem $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_V16INDEXWRITEM, "v16indexwritem", "v16indexwritem", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwritem $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_V32INDEXWRITEM, "v32indexwritem", "v32indexwritem", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwritem $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_VUNKINDEXWRITEM, "vunkindexwritem", "vunkindexwritem", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8indexwriteml $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_V8INDEXWRITEML, "v8indexwriteml", "v8indexwriteml", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16indexwriteml $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_V16INDEXWRITEML, "v16indexwriteml", "v16indexwriteml", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32indexwriteml $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_V32INDEXWRITEML, "v32indexwriteml", "v32indexwriteml", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkindexwriteml $v80a32reg,($vec_staddr)$v80mods_mem$dummydbits */
  {
    VC4_INSN_VUNKINDEXWRITEML, "vunkindexwriteml", "vunkindexwriteml", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM03GEN, "v8mem03gen", "v8mem03", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM07GEN, "v8mem07gen", "v8mem07", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEMREADGEN, "v8memreadgen", "v8memread", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEMWRITEGEN, "v8memwritegen", "v8memwrite", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM10GEN, "v8mem10gen", "v8mem10", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM11GEN, "v8mem11gen", "v8mem11", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM12GEN, "v8mem12gen", "v8mem12", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM13GEN, "v8mem13gen", "v8mem13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM14GEN, "v8mem14gen", "v8mem14", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM15GEN, "v8mem15gen", "v8mem15", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM16GEN, "v8mem16gen", "v8mem16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM17GEN, "v8mem17gen", "v8mem17", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM18GEN, "v8mem18gen", "v8mem18", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM19GEN, "v8mem19gen", "v8mem19", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM20GEN, "v8mem20gen", "v8mem20", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM21GEN, "v8mem21gen", "v8mem21", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM22GEN, "v8mem22gen", "v8mem22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM23GEN, "v8mem23gen", "v8mem23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM25GEN, "v8mem25gen", "v8mem25", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM26GEN, "v8mem26gen", "v8mem26", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM27GEN, "v8mem27gen", "v8mem27", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM28GEN, "v8mem28gen", "v8mem28", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM29GEN, "v8mem29gen", "v8mem29", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM30GEN, "v8mem30gen", "v8mem30", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V8MEM31GEN, "v8mem31gen", "v8mem31", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM03GEN, "v16mem03gen", "v16mem03", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM07GEN, "v16mem07gen", "v16mem07", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEMREADGEN, "v16memreadgen", "v16memread", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEMWRITEGEN, "v16memwritegen", "v16memwrite", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM10GEN, "v16mem10gen", "v16mem10", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM11GEN, "v16mem11gen", "v16mem11", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM12GEN, "v16mem12gen", "v16mem12", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM13GEN, "v16mem13gen", "v16mem13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM14GEN, "v16mem14gen", "v16mem14", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM15GEN, "v16mem15gen", "v16mem15", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM16GEN, "v16mem16gen", "v16mem16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM17GEN, "v16mem17gen", "v16mem17", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM18GEN, "v16mem18gen", "v16mem18", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM19GEN, "v16mem19gen", "v16mem19", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM20GEN, "v16mem20gen", "v16mem20", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM21GEN, "v16mem21gen", "v16mem21", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM22GEN, "v16mem22gen", "v16mem22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM23GEN, "v16mem23gen", "v16mem23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM25GEN, "v16mem25gen", "v16mem25", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM26GEN, "v16mem26gen", "v16mem26", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM27GEN, "v16mem27gen", "v16mem27", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM28GEN, "v16mem28gen", "v16mem28", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM29GEN, "v16mem29gen", "v16mem29", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM30GEN, "v16mem30gen", "v16mem30", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V16MEM31GEN, "v16mem31gen", "v16mem31", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM03GEN, "v32mem03gen", "v32mem03", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM07GEN, "v32mem07gen", "v32mem07", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEMREADGEN, "v32memreadgen", "v32memread", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEMWRITEGEN, "v32memwritegen", "v32memwrite", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM10GEN, "v32mem10gen", "v32mem10", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM11GEN, "v32mem11gen", "v32mem11", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM12GEN, "v32mem12gen", "v32mem12", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM13GEN, "v32mem13gen", "v32mem13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM14GEN, "v32mem14gen", "v32mem14", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM15GEN, "v32mem15gen", "v32mem15", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM16GEN, "v32mem16gen", "v32mem16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM17GEN, "v32mem17gen", "v32mem17", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM18GEN, "v32mem18gen", "v32mem18", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM19GEN, "v32mem19gen", "v32mem19", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM20GEN, "v32mem20gen", "v32mem20", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM21GEN, "v32mem21gen", "v32mem21", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM22GEN, "v32mem22gen", "v32mem22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM23GEN, "v32mem23gen", "v32mem23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM25GEN, "v32mem25gen", "v32mem25", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM26GEN, "v32mem26gen", "v32mem26", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM27GEN, "v32mem27gen", "v32mem27", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM28GEN, "v32mem28gen", "v32mem28", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM29GEN, "v32mem29gen", "v32mem29", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM30GEN, "v32mem30gen", "v32mem30", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_V32MEM31GEN, "v32mem31gen", "v32mem31", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM03GEN, "vunkmem03gen", "vunkmem03", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM07GEN, "vunkmem07gen", "vunkmem07", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEMREADGEN, "vunkmemreadgen", "vunkmemread", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEMWRITEGEN, "vunkmemwritegen", "vunkmemwrite", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM10GEN, "vunkmem10gen", "vunkmem10", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM11GEN, "vunkmem11gen", "vunkmem11", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM12GEN, "vunkmem12gen", "vunkmem12", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM13GEN, "vunkmem13gen", "vunkmem13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM14GEN, "vunkmem14gen", "vunkmem14", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM15GEN, "vunkmem15gen", "vunkmem15", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM16GEN, "vunkmem16gen", "vunkmem16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM17GEN, "vunkmem17gen", "vunkmem17", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM18GEN, "vunkmem18gen", "vunkmem18", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM19GEN, "vunkmem19gen", "vunkmem19", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM20GEN, "vunkmem20gen", "vunkmem20", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM21GEN, "vunkmem21gen", "vunkmem21", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM22GEN, "vunkmem22gen", "vunkmem22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM23GEN, "vunkmem23gen", "vunkmem23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM25GEN, "vunkmem25gen", "vunkmem25", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM26GEN, "vunkmem26gen", "vunkmem26", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM27GEN, "vunkmem27gen", "vunkmem27", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM28GEN, "vunkmem28gen", "vunkmem28", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM29GEN, "vunkmem29gen", "vunkmem29", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM30GEN, "vunkmem30gen", "vunkmem30", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VUNKMEM31GEN, "vunkmem31gen", "vunkmem31", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VGETACC, "vgetacc", "vgetacc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VGETACCS32, "vgetaccs32", "vgetaccs32", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VGETACCUNK, "vgetaccunk", "vgetaccunk", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v80d32reg,$v80a32reg,$v80b32reg$v80mods */
  {
    VC4_INSN_VGETACCS16, "vgetaccs16", "vgetaccs16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem03 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM03IGEN, "v8mem03igen", "v8mem03", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem07 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM07IGEN, "v8mem07igen", "v8mem07", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memread $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEMREADIGEN, "v8memreadigen", "v8memread", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8memwrite $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEMWRITEIGEN, "v8memwriteigen", "v8memwrite", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem10 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM10IGEN, "v8mem10igen", "v8mem10", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem11 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM11IGEN, "v8mem11igen", "v8mem11", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem12 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM12IGEN, "v8mem12igen", "v8mem12", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem13 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM13IGEN, "v8mem13igen", "v8mem13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem14 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM14IGEN, "v8mem14igen", "v8mem14", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem15 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM15IGEN, "v8mem15igen", "v8mem15", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem16 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM16IGEN, "v8mem16igen", "v8mem16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem17 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM17IGEN, "v8mem17igen", "v8mem17", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem18 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM18IGEN, "v8mem18igen", "v8mem18", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem19 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM19IGEN, "v8mem19igen", "v8mem19", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem20 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM20IGEN, "v8mem20igen", "v8mem20", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem21 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM21IGEN, "v8mem21igen", "v8mem21", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem22 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM22IGEN, "v8mem22igen", "v8mem22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem23 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM23IGEN, "v8mem23igen", "v8mem23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem25 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM25IGEN, "v8mem25igen", "v8mem25", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem26 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM26IGEN, "v8mem26igen", "v8mem26", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem27 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM27IGEN, "v8mem27igen", "v8mem27", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem28 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM28IGEN, "v8mem28igen", "v8mem28", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem29 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM29IGEN, "v8mem29igen", "v8mem29", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem30 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM30IGEN, "v8mem30igen", "v8mem30", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v8mem31 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V8MEM31IGEN, "v8mem31igen", "v8mem31", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem03 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM03IGEN, "v16mem03igen", "v16mem03", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem07 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM07IGEN, "v16mem07igen", "v16mem07", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memread $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEMREADIGEN, "v16memreadigen", "v16memread", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16memwrite $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEMWRITEIGEN, "v16memwriteigen", "v16memwrite", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem10 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM10IGEN, "v16mem10igen", "v16mem10", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem11 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM11IGEN, "v16mem11igen", "v16mem11", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem12 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM12IGEN, "v16mem12igen", "v16mem12", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem13 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM13IGEN, "v16mem13igen", "v16mem13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem14 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM14IGEN, "v16mem14igen", "v16mem14", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem15 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM15IGEN, "v16mem15igen", "v16mem15", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem16 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM16IGEN, "v16mem16igen", "v16mem16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem17 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM17IGEN, "v16mem17igen", "v16mem17", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem18 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM18IGEN, "v16mem18igen", "v16mem18", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem19 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM19IGEN, "v16mem19igen", "v16mem19", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem20 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM20IGEN, "v16mem20igen", "v16mem20", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem21 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM21IGEN, "v16mem21igen", "v16mem21", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem22 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM22IGEN, "v16mem22igen", "v16mem22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem23 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM23IGEN, "v16mem23igen", "v16mem23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem25 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM25IGEN, "v16mem25igen", "v16mem25", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem26 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM26IGEN, "v16mem26igen", "v16mem26", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem27 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM27IGEN, "v16mem27igen", "v16mem27", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem28 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM28IGEN, "v16mem28igen", "v16mem28", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem29 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM29IGEN, "v16mem29igen", "v16mem29", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem30 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM30IGEN, "v16mem30igen", "v16mem30", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v16mem31 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V16MEM31IGEN, "v16mem31igen", "v16mem31", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem03 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM03IGEN, "v32mem03igen", "v32mem03", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem07 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM07IGEN, "v32mem07igen", "v32mem07", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memread $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEMREADIGEN, "v32memreadigen", "v32memread", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32memwrite $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEMWRITEIGEN, "v32memwriteigen", "v32memwrite", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem10 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM10IGEN, "v32mem10igen", "v32mem10", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem11 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM11IGEN, "v32mem11igen", "v32mem11", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem12 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM12IGEN, "v32mem12igen", "v32mem12", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem13 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM13IGEN, "v32mem13igen", "v32mem13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem14 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM14IGEN, "v32mem14igen", "v32mem14", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem15 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM15IGEN, "v32mem15igen", "v32mem15", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem16 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM16IGEN, "v32mem16igen", "v32mem16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem17 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM17IGEN, "v32mem17igen", "v32mem17", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem18 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM18IGEN, "v32mem18igen", "v32mem18", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem19 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM19IGEN, "v32mem19igen", "v32mem19", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem20 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM20IGEN, "v32mem20igen", "v32mem20", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem21 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM21IGEN, "v32mem21igen", "v32mem21", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem22 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM22IGEN, "v32mem22igen", "v32mem22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem23 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM23IGEN, "v32mem23igen", "v32mem23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem25 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM25IGEN, "v32mem25igen", "v32mem25", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem26 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM26IGEN, "v32mem26igen", "v32mem26", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem27 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM27IGEN, "v32mem27igen", "v32mem27", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem28 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM28IGEN, "v32mem28igen", "v32mem28", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem29 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM29IGEN, "v32mem29igen", "v32mem29", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem30 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM30IGEN, "v32mem30igen", "v32mem30", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* v32mem31 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_V32MEM31IGEN, "v32mem31igen", "v32mem31", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem03 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM03IGEN, "vunkmem03igen", "vunkmem03", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem07 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM07IGEN, "vunkmem07igen", "vunkmem07", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemread $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEMREADIGEN, "vunkmemreadigen", "vunkmemread", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmemwrite $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEMWRITEIGEN, "vunkmemwriteigen", "vunkmemwrite", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem10 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM10IGEN, "vunkmem10igen", "vunkmem10", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem11 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM11IGEN, "vunkmem11igen", "vunkmem11", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem12 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM12IGEN, "vunkmem12igen", "vunkmem12", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem13 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM13IGEN, "vunkmem13igen", "vunkmem13", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem14 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM14IGEN, "vunkmem14igen", "vunkmem14", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem15 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM15IGEN, "vunkmem15igen", "vunkmem15", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem16 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM16IGEN, "vunkmem16igen", "vunkmem16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem17 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM17IGEN, "vunkmem17igen", "vunkmem17", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem18 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM18IGEN, "vunkmem18igen", "vunkmem18", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem19 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM19IGEN, "vunkmem19igen", "vunkmem19", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem20 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM20IGEN, "vunkmem20igen", "vunkmem20", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem21 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM21IGEN, "vunkmem21igen", "vunkmem21", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem22 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM22IGEN, "vunkmem22igen", "vunkmem22", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem23 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM23IGEN, "vunkmem23igen", "vunkmem23", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem25 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM25IGEN, "vunkmem25igen", "vunkmem25", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem26 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM26IGEN, "vunkmem26igen", "vunkmem26", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem27 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM27IGEN, "vunkmem27igen", "vunkmem27", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem28 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM28IGEN, "vunkmem28igen", "vunkmem28", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem29 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM29IGEN, "vunkmem29igen", "vunkmem29", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem30 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM30IGEN, "vunkmem30igen", "vunkmem30", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vunkmem31 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VUNKMEM31IGEN, "vunkmem31igen", "vunkmem31", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetacc $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VGETACCI, "vgetacci", "vgetacc", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs32 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VGETACCIS32, "vgetaccis32", "vgetaccs32", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccunk $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VGETACCIUNK, "vgetacciunk", "vgetaccunk", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vgetaccs16 $v80d32reg,$v80a32reg,$v80imm$v80mods */
  {
    VC4_INSN_VGETACCIS16, "vgetaccis16", "vgetaccs16", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vec48 $operand10_0,$operand47_16 */
  {
    VC4_INSN_VEC48, "vec48", "vec48", 48,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
/* vec80 $operand10_0,$operand47_16,$operand79_48 */
  {
    VC4_INSN_VEC80, "vec80", "vec80", 80,
    { 0, { { { (1<<MACH_BASE), 0 } } } }
  },
};

#undef OP
#undef A

/* Initialize anything needed to be done once, before any cpu_open call.  */

static void
init_tables (void)
{
}

static const CGEN_MACH * lookup_mach_via_bfd_name (const CGEN_MACH *, const char *);
static void build_hw_table      (CGEN_CPU_TABLE *);
static void build_ifield_table  (CGEN_CPU_TABLE *);
static void build_operand_table (CGEN_CPU_TABLE *);
static void build_insn_table    (CGEN_CPU_TABLE *);
static void vc4_cgen_rebuild_tables (CGEN_CPU_TABLE *);

/* Subroutine of vc4_cgen_cpu_open to look up a mach via its bfd name.  */

static const CGEN_MACH *
lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)
{
  while (table->name)
    {
      if (strcmp (name, table->bfd_name) == 0)
	return table;
      ++table;
    }
  abort ();
}

/* Subroutine of vc4_cgen_cpu_open to build the hardware table.  */

static void
build_hw_table (CGEN_CPU_TABLE *cd)
{
  int i;
  int machs = cd->machs;
  const CGEN_HW_ENTRY *init = & vc4_cgen_hw_table[0];
  /* MAX_HW is only an upper bound on the number of selected entries.
     However each entry is indexed by it's enum so there can be holes in
     the table.  */
  const CGEN_HW_ENTRY **selected =
    (const CGEN_HW_ENTRY **) xmalloc (MAX_HW * sizeof (CGEN_HW_ENTRY *));

  cd->hw_table.init_entries = init;
  cd->hw_table.entry_size = sizeof (CGEN_HW_ENTRY);
  memset (selected, 0, MAX_HW * sizeof (CGEN_HW_ENTRY *));
  /* ??? For now we just use machs to determine which ones we want.  */
  for (i = 0; init[i].name != NULL; ++i)
    if (CGEN_HW_ATTR_VALUE (&init[i], CGEN_HW_MACH)
	& machs)
      selected[init[i].type] = &init[i];
  cd->hw_table.entries = selected;
  cd->hw_table.num_entries = MAX_HW;
}

/* Subroutine of vc4_cgen_cpu_open to build the hardware table.  */

static void
build_ifield_table (CGEN_CPU_TABLE *cd)
{
  cd->ifld_table = & vc4_cgen_ifld_table[0];
}

/* Subroutine of vc4_cgen_cpu_open to build the hardware table.  */

static void
build_operand_table (CGEN_CPU_TABLE *cd)
{
  int i;
  int machs = cd->machs;
  const CGEN_OPERAND *init = & vc4_cgen_operand_table[0];
  /* MAX_OPERANDS is only an upper bound on the number of selected entries.
     However each entry is indexed by it's enum so there can be holes in
     the table.  */
  const CGEN_OPERAND **selected = xmalloc (MAX_OPERANDS * sizeof (* selected));

  cd->operand_table.init_entries = init;
  cd->operand_table.entry_size = sizeof (CGEN_OPERAND);
  memset (selected, 0, MAX_OPERANDS * sizeof (CGEN_OPERAND *));
  /* ??? For now we just use mach to determine which ones we want.  */
  for (i = 0; init[i].name != NULL; ++i)
    if (CGEN_OPERAND_ATTR_VALUE (&init[i], CGEN_OPERAND_MACH)
	& machs)
      selected[init[i].type] = &init[i];
  cd->operand_table.entries = selected;
  cd->operand_table.num_entries = MAX_OPERANDS;
}

/* Subroutine of vc4_cgen_cpu_open to build the hardware table.
   ??? This could leave out insns not supported by the specified mach/isa,
   but that would cause errors like "foo only supported by bar" to become
   "unknown insn", so for now we include all insns and require the app to
   do the checking later.
   ??? On the other hand, parsing of such insns may require their hardware or
   operand elements to be in the table [which they mightn't be].  */

static void
build_insn_table (CGEN_CPU_TABLE *cd)
{
  int i;
  const CGEN_IBASE *ib = & vc4_cgen_insn_table[0];
  CGEN_INSN *insns = xmalloc (MAX_INSNS * sizeof (CGEN_INSN));

  memset (insns, 0, MAX_INSNS * sizeof (CGEN_INSN));
  for (i = 0; i < MAX_INSNS; ++i)
    insns[i].base = &ib[i];
  cd->insn_table.init_entries = insns;
  cd->insn_table.entry_size = sizeof (CGEN_IBASE);
  cd->insn_table.num_init_entries = MAX_INSNS;
}

/* Subroutine of vc4_cgen_cpu_open to rebuild the tables.  */

static void
vc4_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)
{
  int i;
  CGEN_BITSET *isas = cd->isas;
  unsigned int machs = cd->machs;

  cd->int_insn_p = CGEN_INT_INSN_P;

  /* Data derived from the isa spec.  */
#define UNSET (CGEN_SIZE_UNKNOWN + 1)
  cd->default_insn_bitsize = UNSET;
  cd->base_insn_bitsize = UNSET;
  cd->min_insn_bitsize = 65535; /* Some ridiculously big number.  */
  cd->max_insn_bitsize = 0;
  for (i = 0; i < MAX_ISAS; ++i)
    if (cgen_bitset_contains (isas, i))
      {
	const CGEN_ISA *isa = & vc4_cgen_isa_table[i];

	/* Default insn sizes of all selected isas must be
	   equal or we set the result to 0, meaning "unknown".  */
	if (cd->default_insn_bitsize == UNSET)
	  cd->default_insn_bitsize = isa->default_insn_bitsize;
	else if (isa->default_insn_bitsize == cd->default_insn_bitsize)
	  ; /* This is ok.  */
	else
	  cd->default_insn_bitsize = CGEN_SIZE_UNKNOWN;

	/* Base insn sizes of all selected isas must be equal
	   or we set the result to 0, meaning "unknown".  */
	if (cd->base_insn_bitsize == UNSET)
	  cd->base_insn_bitsize = isa->base_insn_bitsize;
	else if (isa->base_insn_bitsize == cd->base_insn_bitsize)
	  ; /* This is ok.  */
	else
	  cd->base_insn_bitsize = CGEN_SIZE_UNKNOWN;

	/* Set min,max insn sizes.  */
	if (isa->min_insn_bitsize < cd->min_insn_bitsize)
	  cd->min_insn_bitsize = isa->min_insn_bitsize;
	if (isa->max_insn_bitsize > cd->max_insn_bitsize)
	  cd->max_insn_bitsize = isa->max_insn_bitsize;
      }

  /* Data derived from the mach spec.  */
  for (i = 0; i < MAX_MACHS; ++i)
    if (((1 << i) & machs) != 0)
      {
	const CGEN_MACH *mach = & vc4_cgen_mach_table[i];

	if (mach->insn_chunk_bitsize != 0)
	{
	  if (cd->insn_chunk_bitsize != 0 && cd->insn_chunk_bitsize != mach->insn_chunk_bitsize)
	    {
	      fprintf (stderr, "vc4_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n",
		       cd->insn_chunk_bitsize, mach->insn_chunk_bitsize);
	      abort ();
	    }

 	  cd->insn_chunk_bitsize = mach->insn_chunk_bitsize;
	}
      }

  /* Determine which hw elements are used by MACH.  */
  build_hw_table (cd);

  /* Build the ifield table.  */
  build_ifield_table (cd);

  /* Determine which operands are used by MACH/ISA.  */
  build_operand_table (cd);

  /* Build the instruction table.  */
  build_insn_table (cd);
}

/* Initialize a cpu table and return a descriptor.
   It's much like opening a file, and must be the first function called.
   The arguments are a set of (type/value) pairs, terminated with
   CGEN_CPU_OPEN_END.

   Currently supported values:
   CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr
   CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr
   CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name
   CGEN_CPU_OPEN_ENDIAN:  specify endian choice
   CGEN_CPU_OPEN_END:     terminates arguments

   ??? Simultaneous multiple isas might not make sense, but it's not (yet)
   precluded.  */

CGEN_CPU_DESC
vc4_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)
{
  CGEN_CPU_TABLE *cd = (CGEN_CPU_TABLE *) xmalloc (sizeof (CGEN_CPU_TABLE));
  static int init_p;
  CGEN_BITSET *isas = 0;  /* 0 = "unspecified" */
  unsigned int machs = 0; /* 0 = "unspecified" */
  enum cgen_endian endian = CGEN_ENDIAN_UNKNOWN;
  va_list ap;

  if (! init_p)
    {
      init_tables ();
      init_p = 1;
    }

  memset (cd, 0, sizeof (*cd));

  va_start (ap, arg_type);
  while (arg_type != CGEN_CPU_OPEN_END)
    {
      switch (arg_type)
	{
	case CGEN_CPU_OPEN_ISAS :
	  isas = va_arg (ap, CGEN_BITSET *);
	  break;
	case CGEN_CPU_OPEN_MACHS :
	  machs = va_arg (ap, unsigned int);
	  break;
	case CGEN_CPU_OPEN_BFDMACH :
	  {
	    const char *name = va_arg (ap, const char *);
	    const CGEN_MACH *mach =
	      lookup_mach_via_bfd_name (vc4_cgen_mach_table, name);

	    machs |= 1 << mach->num;
	    break;
	  }
	case CGEN_CPU_OPEN_ENDIAN :
	  endian = va_arg (ap, enum cgen_endian);
	  break;
	default :
	  fprintf (stderr, "vc4_cgen_cpu_open: unsupported argument `%d'\n",
		   arg_type);
	  abort (); /* ??? return NULL? */
	}
      arg_type = va_arg (ap, enum cgen_cpu_open_arg);
    }
  va_end (ap);

  /* Mach unspecified means "all".  */
  if (machs == 0)
    machs = (1 << MAX_MACHS) - 1;
  /* Base mach is always selected.  */
  machs |= 1;
  if (endian == CGEN_ENDIAN_UNKNOWN)
    {
      /* ??? If target has only one, could have a default.  */
      fprintf (stderr, "vc4_cgen_cpu_open: no endianness specified\n");
      abort ();
    }

  cd->isas = cgen_bitset_copy (isas);
  cd->machs = machs;
  cd->endian = endian;
  /* FIXME: for the sparc case we can determine insn-endianness statically.
     The worry here is where both data and insn endian can be independently
     chosen, in which case this function will need another argument.
     Actually, will want to allow for more arguments in the future anyway.  */
  cd->insn_endian = endian;

  /* Table (re)builder.  */
  cd->rebuild_tables = vc4_cgen_rebuild_tables;
  vc4_cgen_rebuild_tables (cd);

  /* Default to not allowing signed overflow.  */
  cd->signed_overflow_ok_p = 0;
  
  return (CGEN_CPU_DESC) cd;
}

/* Cover fn to vc4_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.
   MACH_NAME is the bfd name of the mach.  */

CGEN_CPU_DESC
vc4_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)
{
  return vc4_cgen_cpu_open (CGEN_CPU_OPEN_BFDMACH, mach_name,
			       CGEN_CPU_OPEN_ENDIAN, endian,
			       CGEN_CPU_OPEN_END);
}

/* Close a cpu table.
   ??? This can live in a machine independent file, but there's currently
   no place to put this file (there's no libcgen).  libopcodes is the wrong
   place as some simulator ports use this but they don't use libopcodes.  */

void
vc4_cgen_cpu_close (CGEN_CPU_DESC cd)
{
  unsigned int i;
  const CGEN_INSN *insns;

  if (cd->macro_insn_table.init_entries)
    {
      insns = cd->macro_insn_table.init_entries;
      for (i = 0; i < cd->macro_insn_table.num_init_entries; ++i, ++insns)
	if (CGEN_INSN_RX ((insns)))
	  regfree (CGEN_INSN_RX (insns));
    }

  if (cd->insn_table.init_entries)
    {
      insns = cd->insn_table.init_entries;
      for (i = 0; i < cd->insn_table.num_init_entries; ++i, ++insns)
	if (CGEN_INSN_RX (insns))
	  regfree (CGEN_INSN_RX (insns));
    }  

  if (cd->macro_insn_table.init_entries)
    free ((CGEN_INSN *) cd->macro_insn_table.init_entries);

  if (cd->insn_table.init_entries)
    free ((CGEN_INSN *) cd->insn_table.init_entries);

  if (cd->hw_table.entries)
    free ((CGEN_HW_ENTRY *) cd->hw_table.entries);

  if (cd->operand_table.entries)
    free ((CGEN_HW_ENTRY *) cd->operand_table.entries);

  free (cd);
}

