{"Wayne H. Wolf": [0, ["Code compression for low power embedded system design", ["Haris Lekatsas", "Jorg Henkel", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337423", 6, "dac", 2000], ["Embedded systems education (panel abstract)", ["Sharad Malik", "D. K. Arvind", "Edward A. Lee", "Phil Koopman", "Alberto L. Sangiovanni-Vincentelli", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337563", 0, "dac", 2000]], "Chang Wu": [0.10330939292907715, ["Performance driven multi-level and multiway partitioning with retiming", ["Jason Cong", "Sung Kyu Lim", "Chang Wu"], "https://doi.org/10.1145/337292.337418", 6, "dac", 2000]], "K. C. Murphy": [0, ["Survival strategies for mixed-signal systems-on-chip (panel session)", ["Stephan Ohr", "Rob A. Rutenbar", "Henry Chang", "Georges G. E. Gielen", "Rudolf Koch", "Roy McGuffin", "K. C. Murphy"], "https://doi.org/10.1145/337292.337585", 2, "dac", 2000]], "Erich Barke": [0, ["A current driven routing and verification methodology for analog applications", ["Thorsten Adler", "Hiltrud Brocke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/337292.337505", 5, "dac", 2000]], "Vladimir Zolotov": [0, ["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", 6, "dac", 2000]], "Moshe Gavrielov": [0, ["Emerging companies - acquiring minds want to know (panel session)", ["Dan Schweikert", "Joseph B. Costello", "Rajeev Madhavan", "Y. C. Pati", "Judy Owen", "Steve Carlson", "Moshe Gavrielov"], "https://doi.org/10.1145/337292.337789", 2, "dac", 2000]], "Ken Valk": [0, ["A methodology for formal design of hardware control with application to cache coherence protocols", ["Cindy Eisner", "Irit Shitsevalov", "Russ Hoover", "Wayne G. Nation", "Kyle L. Nelson", "Ken Valk"], "https://doi.org/10.1145/337292.337757", 6, "dac", 2000]], "Dale Coder": [0, ["An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects", ["Carlo Guardiani", "Sharad Saxena", "Patrick McNamara", "Phillip Schumaker", "Dale Coder"], "https://doi.org/10.1145/337292.337302", 4, "dac", 2000]], "Ying Cheng": [0, ["Embedded hardware and software self-testing methodologies for processor cores", ["Li Chen", "Sujit Dey", "Pablo Sanchez", "Krishna Sekar", "Ying Cheng"], "https://doi.org/10.1145/337292.337599", 6, "dac", 2000]], "C. L. Liu": [0, ["A fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis", ["Junhyung Um", "Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1145/337292.337325", 6, "dac", 2000]], "Sreeranga P. Rajan": [0, ["Automatic formal verification of DSP software", ["David W. Currie", "Alan J. Hu", "Sreeranga P. Rajan"], "https://doi.org/10.1145/337292.337339", 6, "dac", 2000]], "Christos A. Papachristou": [0, ["Synthesis-for-testability of controller-datapath pairs that use gated clocks", ["Mehrdad Nourani", "Joan Carletta", "Christos A. Papachristou"], "https://doi.org/10.1145/337292.337595", 6, "dac", 2000]], "Brent E. Nelson": [0, ["Using general-purpose programming languages for FPGA design", ["Brad L. Hutchings", "Brent E. Nelson"], "https://doi.org/10.1145/337292.337581", 6, "dac", 2000]], "Jacob White": [0, ["A rank-one update method for efficient processing of interconnect parasitics in timing analysis", ["H. Levy", "W. Scott", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/337292.337317", 4, "dac", 2000], ["Fast methods for extraction and sparsification of substrate coupling", ["Joe Kanapka", "Joel R. Phillips", "Jacob White"], "https://doi.org/10.1145/337292.337766", 6, "dac", 2000]], "Egino Sarto": [0, ["On switch factor based analysis of coupled RC interconnects", ["Andrew B. Kahng", "Sudhakar Muddu", "Egino Sarto"], "https://doi.org/10.1145/337292.337318", 6, "dac", 2000]], "Alex Orailoglu": [0, ["Improved fault diagnosis in scan-based BIST via superposition", ["Ismet Bayraktaroglu", "Alex Orailoglu"], "https://doi.org/10.1145/337292.337311", 4, "dac", 2000]], "Sujit Dey": [0, ["Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana", "Sujit Dey"], "https://doi.org/10.1145/337292.337561", 6, "dac", 2000]], "Kwang-Ting Cheng": [0, ["Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques", ["Chung-Yang Huang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/337292.337333", 6, "dac", 2000]], "Luca Benini": [0, ["Hardware/software IP protection", ["Marcello Dalpasso", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/337292.337588", 4, "dac", 2000]], "Peter M. Kogge": [0, ["A design of and design tools for a novel quantum dot based microprocessor", ["Michael T. Niemier", "Michael J. Kontz", "Peter M. Kogge"], "https://doi.org/10.1145/337292.337398", 6, "dac", 2000]], "Ahmed Hemani": [0, ["System-level data format exploration for dynamically allocated data structures", ["Peeter Ellervee", "Miguel Miranda", "Francky Catthoor", "Ahmed Hemani"], "https://doi.org/10.1145/337292.337578", 4, "dac", 2000]], "C.-J. Richard Shi": [0, ["Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits", ["Tao Pi", "C.-J. Richard Shi"], "https://doi.org/10.1145/337292.337304", 4, "dac", 2000]], "Vivek Tiwari": [0, ["Macro-driven circuit design methodology for high-performance datapaths", ["Mahadevamurty Nemani", "Vivek Tiwari"], "https://doi.org/10.1145/337292.337608", 6, "dac", 2000]], "Felice Balarin": [0, ["Task scheduling with RT constraints", ["Marco Di Natale", "Alberto L. Sangiovanni-Vincentelli", "Felice Balarin"], "https://doi.org/10.1145/337292.337551", 6, "dac", 2000]], "Jon Stockwood": [0, ["Hardware-software co-design of embedded reconfigurable architectures", ["Yanbing Li", "Tim Callahan", "Ervan Darnell", "Randolph E. Harr", "Uday Kurkure", "Jon Stockwood"], "https://doi.org/10.1145/337292.337559", 6, "dac", 2000]], "Jan M. Rabaey": [0, ["Predicting performance potential of modern DSPs", ["Naji Ghazal", "A. Richard Newton", "Jan M. Rabaey"], "https://doi.org/10.1145/337292.337431", 4, "dac", 2000]], "Takayasu Sakurai": [0, ["Run-time voltage hopping for low-power real-time systems", ["Seongsoo Lee", "Takayasu Sakurai"], "https://doi.org/10.1145/337292.337785", 4, "dac", 2000]], "Soha Hassoun": [0, ["Critical path analysis using a dynamically bounded delay model", ["Soha Hassoun"], "https://doi.org/10.1145/337292.337413", 6, "dac", 2000]], "James R. Hellums": [0, ["A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC", ["Rodney Phelps", "Michael Krasnicki", "Rob A. Rutenbar", "L. Richard Carley", "James R. Hellums"], "https://doi.org/10.1145/337292.337297", 6, "dac", 2000]], "Donatella Sciuto": [0, ["An instruction-level functionally-based energy estimation model for 32-bits microprocessors", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto"], "https://doi.org/10.1145/337292.337437", 6, "dac", 2000]], "Joseph N. Kozhaya": [0, ["Fast power grid simulation", ["Sani R. Nassif", "Joseph N. Kozhaya"], "https://doi.org/10.1145/337292.337359", 6, "dac", 2000]], "Srinivas Devadas": [0, ["Application-specific memory management for embedded systems using software-controlled caches", ["Derek Chiou", "Prabhat Jain", "Larry Rudolph", "Srinivas Devadas"], "https://doi.org/10.1145/337292.337523", 4, "dac", 2000]], "Miodrag Potkonjak": [0, ["Watermarking while preserving the critical path", ["Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337328", 4, "dac", 2000], ["Efficient error detection, localization, and correction for FPGA-based debugging", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337391", 6, "dac", 2000], ["Forensic engineering techniques for VLSI CAD tools", ["Darko Kirovski", "David T. Liu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337584", 6, "dac", 2000], ["Fingerprinting intellectual property using constraint-addition", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337586", 6, "dac", 2000], ["Function-level power estimation methodology for microprocessors", ["Gang Qu", "Naoyuki Kawabe", "Kimiyoshi Usami", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337786", 4, "dac", 2000]], "Donald E. Thomas": [0, ["A codesign virtual machine for hierarchical, balanced hardware/software system modeling", ["JoAnn M. Paul", "Simon N. Peffers", "Donald E. Thomas"], "https://doi.org/10.1145/337292.337506", 6, "dac", 2000], ["Unifying behavioral synthesis and physical design", ["William E. Dougherty", "Donald E. Thomas"], "https://doi.org/10.1145/337292.337769", 6, "dac", 2000]], "Bernd Becker": [0, ["Distance driven finite state machine traversal", ["Andreas Hett", "Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1145/337292.337308", 4, "dac", 2000]], "Jinsong Zhao": [0, ["Singularity-treated quadrature-evaluated method of moments solver for 3-D capacitance extraction", ["Jinsong Zhao"], "https://doi.org/10.1145/337292.337569", 4, "dac", 2000]], "Russell Tessier": [0, ["Interconnect testing in cluster-based FPGA architectures", ["Ian G. Harris", "Russell Tessier"], "https://doi.org/10.1145/337292.337310", 6, "dac", 2000]], "Bart Thielges": [0, ["METRICS: a system architecture for design process optimization", ["Stephen Fenstermaker", "David George", "Andrew B. Kahng", "Stefanus Mantik", "Bart Thielges"], "https://doi.org/10.1145/337292.337745", 6, "dac", 2000]], "Thomas Tetzlaff": [0, ["A switch level fault simulation environment", ["Venkatram Krishnaswamy", "Jeremy Casas", "Thomas Tetzlaff"], "https://doi.org/10.1145/337292.337777", 6, "dac", 2000]], "David E. Long": [0, ["Large-scale capacitance calculation", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/337292.337767", 6, "dac", 2000]], "Fabio Somenzi": [0, ["To split or to conjoin: the question in image computation", ["In-Ho Moon", "James H. Kukula", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337305", 6, "dac", 2000], ["Symbolic guided search for CTL model checking", ["Roderick Bloem", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337306", 6, "dac", 2000], ["Optimizing sequential verification by retiming transformations", ["Gianpiero Cabodi", "Stefano Quer", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337591", 6, "dac", 2000]], "Alexandru Nicolau": [0, ["Memory aware compilation through accurate timing extraction", ["Peter Grun", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/337292.337428", 6, "dac", 2000]], "Hui Huang": [0, ["Depth optimal incremental mapping for field programmable gate arrays", ["Jason Cong", "Hui Huang"], "https://doi.org/10.1145/337292.337422", 4, "dac", 2000]], "Luis Aldaz": [0, ["Case studies: Chip design on the bleeding edge (panel session abstract)", ["John M. Cohn", "Rob A. Rutenbar", "Steve J. Young", "Chris Malachowsky", "Luis Aldaz"], "https://doi.org/10.1145/337292.337605", 0, "dac", 2000]], "Joel R. Phillips": [0, ["A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation", ["Baolin Yang", "Joel R. Phillips"], "https://doi.org/10.1145/337292.337378", 6, "dac", 2000], ["Projection frameworks for model reduction of weakly nonlinear systems", ["Joel R. Phillips"], "https://doi.org/10.1145/337292.337380", 6, "dac", 2000]], "Randal E. Bryant": [0, ["Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/337292.337331", 6, "dac", 2000], ["Symbolic timing simulation using cluster scheduling", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1145/337292.337411", 6, "dac", 2000]], "Kurt Keutzer": [0, ["Closing the gap between ASIC and custom: an ASIC perspective", ["David G. Chinnery", "Kurt Keutzer"], "https://doi.org/10.1145/337292.337602", 6, "dac", 2000]], "Malgorzata Marek-Sadowska": [0, ["Fast post-placement rewiring using easily detectable functional symmetries", ["Chih-Wei Jim Chang", "Chung-Kuan Cheng", "Peter Suaris", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337420", 4, "dac", 2000], ["Wave-steering one-hot encoded FSMs", ["Luca Macchiarulo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337440", 4, "dac", 2000]], "Ralph H. J. M. Otten": [0, ["Area and search space control for technology mapping", ["Dirk-Jan Jongeneel", "Yosinori Watanabe", "Robert K. Brayton", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/337292.337321", 6, "dac", 2000]], "Andrew B. Kahng": [8.938514595158153e-09, ["EDA meets.COM (panel session): how E-services will change the EDA business model", ["Jennifer Smith", "Tom Quan", "Andrew B. Kahng"], "https://doi.org/10.1145/337292.337408", 0, "dac", 2000]], "Wu Ye": [0.0019463130156509578, ["Influence of compiler optimizations on system power", ["Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Wu Ye"], "https://doi.org/10.1145/337292.337425", 4, "dac", 2000]], "Pavlos Konas": [0, ["Verification of configurable processor cores", ["Marines Puig-Medina", "Gulbin Ezer", "Pavlos Konas"], "https://doi.org/10.1145/337292.337527", 6, "dac", 2000]], "Chris Rowen": [0, ["Future systems-on-chip: software of hardware design? (panel session)", ["Brian Dipert", "Danesh Tavana", "Barry K. Britton", "Bill Harris", "Bob Boderson", "Chris Rowen"], "https://doi.org/10.1145/337292.337433", 2, "dac", 2000]], "Vigyan Singhal": [0, ["BDS: a BDD-based logic optimization system", ["Congguang Yang", "Maciej J. Ciesielski", "Vigyan Singhal"], "https://doi.org/10.1145/337292.337323", 6, "dac", 2000]], "Yuan Lu": [0, ["Analysis of composition complexity and how to obtain smaller canonical graphs", ["Jawahar Jain", "K. Mohanram", "Dinos Moundanos", "Ingo Wegener", "Yuan Lu"], "https://doi.org/10.1145/337292.337613", 6, "dac", 2000]], "John Lillis": [0, ["A fast algorithm for context-aware buffer insertion", ["Ashok Jagannathan", "Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1145/337292.337496", 6, "dac", 2000]], "Xin Yuan": [0, ["Routing tree construction under fixed buffer locations", ["Jason Cong", "Xin Yuan"], "https://doi.org/10.1145/337292.337502", 6, "dac", 2000]], "Sung-Mo Kang": [0.8804953843355179, ["Domino logic synthesis minimizing crosstalk", ["Ki-Wook Kim", "Unni Narayanan", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337419", 6, "dac", 2000], ["When bad things happen to good chips (panel session)", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", 2, "dac", 2000], ["Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction", ["Ching-Han Tsai", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337768", 6, "dac", 2000]], "Dae-Jin Kim": [0.9337885081768036, ["Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology", ["Kenneth L. Shepard", "Dae-Jin Kim"], "https://doi.org/10.1145/337292.337403", 4, "dac", 2000]], "Alan N. Willson Jr.": [0, ["The use of carry-save representation in joint module selection and retiming", ["Zhan Yu", "Kei-Yong Khoo", "Alan N. Willson Jr."], "https://doi.org/10.1145/337292.337773", 6, "dac", 2000]], "S. K. Nandy": [0, ["Power minimization using control generated clocks", ["M. Srikanth Rao", "S. K. Nandy"], "https://doi.org/10.1145/337292.337781", 6, "dac", 2000]], "Jinsung Cho": [0.9164375215768814, ["Bus encoding for low-power high-performance memory systems", ["Naehyuck Chang", "Kwanho Kim", "Jinsung Cho"], "https://doi.org/10.1145/337292.337778", 6, "dac", 2000]], "Robert Boone": [0, ["Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability", ["Ruiqi Tian", "D. F. Wong", "Robert Boone"], "https://doi.org/10.1145/337292.337609", 4, "dac", 2000]], "Sachin S. Sapatnekar": [0, ["Convex delay models for transistor sizing", ["Mahesh Ketkar", "Kishore Kasamsetty", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/337292.337607", 6, "dac", 2000]], "Vivek De": [0, ["Dynamic noise analysis in precharge-evaluate circuits", ["Dinesh Somasekhar", "Seung Hoon Choi", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/337292.337406", 0, "dac", 2000]], "Mani B. Srivastava": [0, ["System design of active basestations based on dynamically reconfigurable hardware", ["Athanassios Boulis", "Mani B. Srivastava"], "https://doi.org/10.1145/337292.337557", 6, "dac", 2000]], "Bernard N. Sheehan": [0, ["Predicting coupled noise in RC circuits by matching 1, 2, and 3 moments", ["Bernard N. Sheehan"], "https://doi.org/10.1145/337292.337568", 4, "dac", 2000]], "D. F. Wong": [0, ["Optimal low power X OR gate decomposition", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1145/337292.337326", 4, "dac", 2000], ["Maze routing with buffer insertion and wiresizing", ["Minghorng Lai", "D. F. Wong"], "https://doi.org/10.1145/337292.337500", 5, "dac", 2000]], "Wieze Xie": [0, ["A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits", ["Eileen You", "Lakshminarasimh Varadadesikan", "John MacDonald", "Wieze Xie"], "https://doi.org/10.1145/337292.337315", 6, "dac", 2000]], "Paul Villarrubia": [0, ["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", 6, "dac", 2000]], "Nader Bagherzadeh": [0, ["MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", ["Hartej Singh", "Guangming Lu", "Eliseu M. Chaves Filho", "Rafael Maestre", "Ming-Hau Lee", "Fadi J. Kurdahi", "Nader Bagherzadeh"], "https://doi.org/10.1145/337292.337583", 6, "dac", 2000]], "Andreas Tiemeyer": [0, ["Lazy symbolic model checking", ["Jin Yang", "Andreas Tiemeyer"], "https://doi.org/10.1145/337292.337307", 4, "dac", 2000]], "Erik Jan Marinissen": [0, ["System chip test: how will it impact your design?", ["Yervant Zorian", "Erik Jan Marinissen"], "https://doi.org/10.1145/337292.337352", 6, "dac", 2000]], "Kaushik Roy": [0, ["Test challenges for deep sub-micron technologies", ["Kwang-Ting Cheng", "Sujit Dey", "Mike Rodgers", "Kaushik Roy"], "https://doi.org/10.1145/337292.337353", 8, "dac", 2000]], "Shu-Wei Wu": [4.904592572074762e-07, ["B*-Trees: a new representation for non-slicing floorplans", ["Yun-Chih Chang", "Yao-Wen Chang", "Guang-Ming Wu", "Shu-Wei Wu"], "https://doi.org/10.1145/337292.337541", 6, "dac", 2000]], "Louis Scheffer": [0, ["Design closure (panel session): hope or hype?", ["Raul Camposano", "Jacob Greidinger", "Patrick Groeneveld", "Michael Jackson", "Lawrence T. Pileggi", "Louis Scheffer"], "https://doi.org/10.1145/337292.337374", 2, "dac", 2000]], "Janusz Rajski": [0, ["Self-test methodology for at-speed test of crosstalk in chip interconnects", ["Xiaoliang Bai", "Sujit Dey", "Janusz Rajski"], "https://doi.org/10.1145/337292.337597", 6, "dac", 2000]], "David T. Blaauw": [0, ["On-chip inductance modeling and analysis", ["Kaushik Gala", "Vladimir Zolotov", "Rajendran Panda", "Brian Young", "Junfeng Wang", "David T. Blaauw"], "https://doi.org/10.1145/337292.337313", 6, "dac", 2000], ["Hierarchical analysis of power distribution networks", ["Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar", "Tim Edwards", "Rajat Chaudhry", "David T. Blaauw"], "https://doi.org/10.1145/337292.337355", 6, "dac", 2000]], "Chung-Kuan Cheng": [0, ["Block placement with symmetry constraints based on the O-tree non-slicing representation", ["Yingxin Pang", "Florin Balasa", "Koen Lampaert", "Chung-Kuan Cheng"], "https://doi.org/10.1145/337292.337545", 4, "dac", 2000]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Performance analysis and optimization of latency insensitive systems", ["Luca P. Carloni", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337441", 7, "dac", 2000], ["Task generation and compile-time scheduling for mixed data-control embedded software", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", 6, "dac", 2000], ["Efficient methods for embedded system design space exploration", ["Harry Hsieh", "Felice Balarin", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337593", 6, "dac", 2000]], "Carl D. Roth": [0, ["A novel algorithm to extract two-node bridges", ["Sujit T. Zachariah", "Sreejit Chakravarty", "Carl D. Roth"], "https://doi.org/10.1145/337292.337780", 4, "dac", 2000]], "Sri Parameswaran": [0, ["High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system", ["V. E. Boros", "Aleksandar D. Rakic", "Sri Parameswaran"], "https://doi.org/10.1145/337292.337395", 6, "dac", 2000]], "S. Wiratunga": [0, ["Power minimization derived from architectural-usage of VLIW processors", ["Catherine H. Gebotys", "Robert J. Gebotys", "S. Wiratunga"], "https://doi.org/10.1145/337292.337426", 4, "dac", 2000]], "W. J. M. Smits": [0, ["COSY communication IP's", ["Jean-Yves Brunel", "W. M. Kruijtzer", "H. J. H. N. Kenter", "Frederic Petrot", "L. Pasquier", "Erwin A. de Kock", "W. J. M. Smits"], "https://doi.org/10.1145/337292.337515", 4, "dac", 2000]], "Caro Lucas": [0, ["Modeling and simulation of real defects using fuzzy logic", ["Amir Attarha", "Mehrdad Nourani", "Caro Lucas"], "https://doi.org/10.1145/337292.337601", 6, "dac", 2000]], "Dennis Sylvester": [0, ["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", 6, "dac", 2000]], "Ernest S. Kuh": [0, ["Floorplan sizing by linear programming approximation", ["Pinghong Chen", "Ernest S. Kuh"], "https://doi.org/10.1145/337292.337547", 4, "dac", 2000], ["Passive model order reduction algorithm based on Chebyshev expansion of impulse response of interconnect networks", ["Qingjian Yu", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1145/337292.337565", 6, "dac", 2000]], "Igor L. Markov": [0, ["Can recursive bisection alone produce routable placements?", ["Andrew E. Caldwell", "Andrew B. Kahng", "Igor L. Markov"], "https://doi.org/10.1145/337292.337549", 6, "dac", 2000]], "Gaetano Borriello": [0, ["Synthesis and optimization of coordination controllers for distributed embedded systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/337292.337520", 6, "dac", 2000]], "Oz Levia": [0, ["The future of system design languages (panel session)", ["Richard Goering", "Clifford E. Cummings", "Steven E. Schulz", "Simon Davidman", "John Sanguinetti", "Joachim Kunkel", "Oz Levia"], "https://doi.org/10.1145/337292.337533", 2, "dac", 2000]], "Qichao Richard Yin": [0, ["Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor", ["Jen-Tien Yen", "Qichao Richard Yin"], "https://doi.org/10.1145/337292.337755", 6, "dac", 2000]], "Masahiro Fujita": [0, ["Automatic test pattern generation for functional RTL circuits using assignment decision diagrams", ["Indradeep Ghosh", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337309", 6, "dac", 2000], ["Efficient variable ordering using aBDD based sampling", ["Yuan Lu", "Jawahar Jain", "Edmund M. Clarke", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337614", 6, "dac", 2000]], "Ellen Sentovich": [0, ["Web-based frameworks to enable CAD RD (abstract)", ["Olivier Coudert", "Igor L. Markov", "Christoph Meinel", "Ellen Sentovich"], "https://doi.org/10.1145/337292.337746", 0, "dac", 2000]], "Andrew Chang": [8.938514595158153e-09, ["The role of custom design in ASIC Chips", ["William J. Dally", "Andrew Chang"], "https://doi.org/10.1145/337292.337604", 5, "dac", 2000]], "Byron Krauter": [0, ["A realizable driving point model for on-chip interconnect with inductance", ["Chandramouli V. Kashyap", "Byron Krauter"], "https://doi.org/10.1145/337292.337382", 6, "dac", 2000]], "Kenichi Taniguchi": [0, ["Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization", ["Hisaaki Katagiri", "Keiichi Yasumoto", "Akira Kitajima", "Teruo Higashino", "Kenichi Taniguchi"], "https://doi.org/10.1145/337292.337771", 6, "dac", 2000]], "Richard B. Brown": [0, ["CGaAs PowerPC FXU", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", 6, "dac", 2000]], "Bozena Kaminska": [0, ["Closing the gap between analog and digital", ["Khaled Saab", "Naim Ben Hamida", "Bozena Kaminska"], "https://doi.org/10.1145/337292.337775", 6, "dac", 2000]], "Niraj K. Jha": [0, ["Power analysis of embedded operating systems", ["Robert P. Dick", "Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/337292.337427", 4, "dac", 2000]], "Sudhakar M. Reddy": [0, ["On diagnosis of pattern-dependent delay faults", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/337292.337312", 4, "dac", 2000]], "Carl-Johan H. Seger": [0, ["Formal verification of iterative algorithms in microprocessors", ["Mark Aagaard", "Robert B. Jones", "Roope Kaivola", "Katherine R. Kohatsu", "Carl-Johan H. Seger"], "https://doi.org/10.1145/337292.337388", 6, "dac", 2000]], "Edwin Hsing-Mean Sha": [0, ["Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications", ["Zhong Wang", "Michael Kirkpatrick", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/337292.337571", 6, "dac", 2000]], "Keshab K. Parhi": [0, ["MINFLOTRANSIT: min-cost flow based transistor sizing tool", ["Vijay Sundararajan", "Sachin S. Sapatnekar", "Keshab K. Parhi"], "https://doi.org/10.1145/337292.337606", 16, "dac", 2000]], "Krishnendu Chakrabarty": [0, ["Design of system-on-a-chip test access architectures under place-and-route and power constraints", ["Krishnendu Chakrabarty"], "https://doi.org/10.1145/337292.337531", 6, "dac", 2000]], "Alexander Zelikovsky": [0, ["Practical iterated fill synthesis for CMP uniformity", ["Yu Chen", "Andrew B. Kahng", "Gabriel Robins", "Alexander Zelikovsky"], "https://doi.org/10.1145/337292.337610", 4, "dac", 2000]], "Tudor Brown": [0, ["Embedded systems design in the new millennium (panel session)", ["A. Richard Newton", "Walden C. Rhines", "Sunke Mehrgardt", "Henry Samueli", "Tudor Brown"], "https://doi.org/10.1145/337292.337434", 2, "dac", 2000]], "Yu-Tsang Chang": [0.00014149208072922193, ["An architecture-driven metric for simultaneous placement and global routing for FPGAs", ["Yao-Wen Chang", "Yu-Tsang Chang"], "https://doi.org/10.1145/337292.337582", 6, "dac", 2000]], "Franco Fummi": [0, ["A Web-CAD methodology for IP-core analysis and simulation", ["Alessandro Fin", "Franco Fummi"], "https://doi.org/10.1145/337292.337590", 4, "dac", 2000]], "N. W. Schellingerhout": [0, ["A system simulation framework", ["Peter van den Hamer", "W. P. M. van der Linden", "Peter Bingley", "N. W. Schellingerhout"], "https://doi.org/10.1145/337292.337741", 6, "dac", 2000]], "Karem A. Sakallah": [0, ["Boolean satisfiability in electronic design automation", ["Joao P. Marques Silva", "Karem A. Sakallah"], "https://doi.org/10.1145/337292.337611", 6, "dac", 2000]], "Kiyoung Choi": [1, ["Schedulability-driven performance analysis of multiple mode embedded real-time systems", ["Youngsoo Shin", "Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/337292.337556", 6, "dac", 2000]], "Gerben Essink": [0, ["YAPI: application modeling for signal processing systems", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", 4, "dac", 2000]], "Sani R. Nassif": [0, ["A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance", ["Vikas Mehrotra", "Shiou Lin Sam", "Duane S. Boning", "Anantha Chandrakasan", "Rakesh Vallishayee", "Sani R. Nassif"], "https://doi.org/10.1145/337292.337370", 4, "dac", 2000]], "Krishna Saraswat": [0, ["Multiple Si layer ICs: motivation, performance analysis, and design implications", ["Shukri J. Souri", "Kaustav Banerjee", "Amit Mehrotra", "Krishna Saraswat"], "https://doi.org/10.1145/337292.337394", 8, "dac", 2000]], "David L. Dill": [0, ["Reliable verification using symbolic simulation with scalar values", ["Chris Wilson", "David L. Dill"], "https://doi.org/10.1145/337292.337336", 6, "dac", 2000]], "Ronald D. Blanton": [0, ["Universal fault simulation using fault tuples", ["Kumar N. Dwarakanath", "Ronald D. Blanton"], "https://doi.org/10.1145/337292.337779", 4, "dac", 2000]], "Stephen Y. Chow": [0, ["Life at the end of CMOS scaling (and beyond) (panel session) (abstract only)", ["Rob A. Rutenbar", "Cheming Hu", "Mark Horowitz", "Stephen Y. Chow"], "https://doi.org/10.1145/337292.337320", 0, "dac", 2000]], "William R. Lee": [3.234983374927891e-11, ["Formal verification of an IBM CoreConnect processor local bus arbiter core", ["Amit Goel", "William R. Lee"], "https://doi.org/10.1145/337292.337384", 5, "dac", 2000], ["Designing systems-on-chip using cores", ["Reinaldo A. Bergamaschi", "William R. Lee"], "https://doi.org/10.1145/337292.337526", 6, "dac", 2000]], "Abhijit Das": [0, ["Removing user specified false paths from timing graphs", ["David T. Blaauw", "Rajendran Panda", "Abhijit Das"], "https://doi.org/10.1145/337292.337417", 4, "dac", 2000]], "Ramachandra Achar": [0, ["Passive model order reduction of multiport distributed interconnects", ["Emad Gad", "Anestis Dounavis", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1145/337292.337566", 6, "dac", 2000]], "Tuyen V. Nguyen": [0, ["Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources", ["Janet Meiling Wang", "Tuyen V. Nguyen"], "https://doi.org/10.1145/337292.337407", 6, "dac", 2000]], "Andrzej J. Strojwas": [0, ["Impact of interconnect variations on the clock skew of a gigahertz microprocessor", ["Ying Liu", "Sani R. Nassif", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/337292.337365", 4, "dac", 2000]], "Hugo De Man": [0, ["Operating system based software generation for systems-on-chip", ["Dirk Desmet", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1145/337292.337509", 6, "dac", 2000]], "Massoud Pedram": [0, ["Dynamic power management of complex systems using generalized stochastic Petri nets", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/337292.337438", 5, "dac", 2000], ["Timing-driven placement based on partitioning with dynamic cut-net control", ["Shih-Lian T. Ou", "Massoud Pedram"], "https://doi.org/10.1145/337292.337548", 5, "dac", 2000]], "Tim Edwards": [0, ["Current signature compression for IR-drop analysis", ["Rajat Chaudhry", "David T. Blaauw", "Rajendran Panda", "Tim Edwards"], "https://doi.org/10.1145/337292.337362", 6, "dac", 2000]], "Francky Catthoor": [0, ["Interactive co-design of high throughput embedded multimedia", ["Thierry J.-F. Omnes", "Thierry Franzetti", "Francky Catthoor"], "https://doi.org/10.1145/337292.337430", 4, "dac", 2000]], "Massimo Poncino": [0, ["Synthesis of application-specific memories for power optimization in embedded systems", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/337292.337424", 4, "dac", 2000]], "Heinrich Meyr": [0, ["Efficient building block based RTL code generation from synchronous data flow graphs", ["Jens Horstmannshoff", "Heinrich Meyr"], "https://doi.org/10.1145/337292.337576", 4, "dac", 2000]], "J. Ramanujam": [0, ["On lower bounds for scheduling problems in high-level synthesis", ["M. Narasimhan", "J. Ramanujam"], "https://doi.org/10.1145/337292.337573", 6, "dac", 2000]], "Stephen A. Edwards": [0, ["Compiling Esterel into sequential code", ["Stephen A. Edwards"], "https://doi.org/10.1145/337292.337429", 6, "dac", 2000]], "Georges G. E. Gielen": [0, ["Optimal RF design using smart evolutionary algorithms", ["Peter J. Vancorenland", "Carl De Ranter", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/337292.337299", 4, "dac", 2000]], "David M. Binkley": [0, ["MOSFET modeling and circuit design: re-establishing a lost connection (tutorial)", ["Daniel Foty", "David M. Binkley"], "https://doi.org/10.1145/337292.337579", 0, "dac", 2000]], "Ivo Bolsens": [0, ["A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers", ["Gerd Vandersteen", "Piet Wambacq", "Yves Rolain", "Petr Dobrovolny", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337535", 6, "dac", 2000], ["High-level simulation of substrate noise generation including power supply noise coupling", ["Marc van Heijningen", "Mustafa Badaroglu", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337539", 6, "dac", 2000]], "Mary Jane Irwin": [0, ["The design and use of simplepower: a cycle-accurate energy estimation tool", ["Wu Ye", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/337292.337436", 6, "dac", 2000]], "Willy M. C. Sansen": [0, ["CYCLONE: automated design and layout of RF LC-oscillators", ["Carl De Ranter", "Bram De Muer", "Geert Van der Plas", "Peter J. Vancorenland", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337301", 4, "dac", 2000], ["Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter", ["Geert Van der Plas", "Jan Vandenbussche", "Walter Daems", "Antal van den Bosch", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337540", 6, "dac", 2000]], "Lawrence T. Pileggi": [0, ["TACO: timing analysis with coupling", ["Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/337292.337415", 4, "dac", 2000]]}