
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	402e18 <ferror@plt+0x11b8>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <use_default_colors@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <has_colors@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <waddch@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <pipe@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <cbreak@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <ctime@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <waddnstr@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <asprintf@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fork@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <__fpending@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <snprintf@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <init_pair@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <signal@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <time@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <wrefresh@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <initscr@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <start_color@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <bindtextdomain@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__libc_start_main@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <fgetc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <fdopen@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <gettimeofday@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <sleep@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <winch@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <beep@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <getc@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <putenv@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <system@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <strdup@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <close@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <nonl@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <textdomain@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <getopt_long@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <execvp@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <ungetc@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <fflush@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <endwin@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <wclear@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <sysconf@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <gethostname@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <noecho@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <usleep@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <dcgettext@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dup2@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <wmove@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <waitpid@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <resizeterm@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <ioctl@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	stp	x29, x30, [sp, #-352]!
  401c74:	adrp	x2, 417000 <ferror@plt+0x153a0>
  401c78:	mov	x29, sp
  401c7c:	stp	x23, x24, [sp, #48]
  401c80:	adrp	x23, 417000 <ferror@plt+0x153a0>
  401c84:	adrp	x24, 417000 <ferror@plt+0x153a0>
  401c88:	ldr	x3, [x23, #1048]
  401c8c:	stp	x19, x20, [sp, #16]
  401c90:	mov	w20, w0
  401c94:	stp	x21, x22, [sp, #32]
  401c98:	mov	w0, #0x6                   	// #6
  401c9c:	adrp	x19, 405000 <ferror@plt+0x33a0>
  401ca0:	stp	x25, x26, [sp, #64]
  401ca4:	add	x19, x19, #0xcc8
  401ca8:	add	x24, x24, #0x238
  401cac:	stp	x27, x28, [sp, #80]
  401cb0:	adrp	x21, 405000 <ferror@plt+0x33a0>
  401cb4:	add	x22, x24, #0x18
  401cb8:	stp	d8, d9, [sp, #96]
  401cbc:	add	x21, x21, #0xd20
  401cc0:	str	d10, [sp, #112]
  401cc4:	str	x3, [x2, #992]
  401cc8:	str	x1, [x29, #208]
  401ccc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401cd0:	add	x1, x1, #0x950
  401cd4:	bl	401c50 <setlocale@plt>
  401cd8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401cdc:	add	x1, x1, #0xcb0
  401ce0:	mov	x0, x19
  401ce4:	bl	4019c0 <bindtextdomain@plt>
  401ce8:	mov	x0, x19
  401cec:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401cf0:	bl	401ad0 <textdomain@plt>
  401cf4:	add	x19, x19, #0x430
  401cf8:	adrp	x0, 403000 <ferror@plt+0x13a0>
  401cfc:	add	x0, x0, #0x708
  401d00:	bl	405910 <ferror@plt+0x3cb0>
  401d04:	mov	x0, #0xffffffe00000        	// #281474974613504
  401d08:	fmov	d8, #2.000000000000000000e+00
  401d0c:	movk	x0, #0x41ef, lsl #48
  401d10:	fmov	d9, x0
  401d14:	adrp	x0, 405000 <ferror@plt+0x33a0>
  401d18:	ldr	d10, [x0, #3760]
  401d1c:	nop
  401d20:	ldr	x1, [x29, #208]
  401d24:	mov	x3, x22
  401d28:	mov	x2, x21
  401d2c:	mov	w0, w20
  401d30:	mov	x4, #0x0                   	// #0
  401d34:	bl	401ae0 <getopt_long@plt>
  401d38:	cmn	w0, #0x1
  401d3c:	b.eq	401d8c <ferror@plt+0x12c>  // b.none
  401d40:	cmp	w0, #0x68
  401d44:	b.eq	402be0 <ferror@plt+0xf80>  // b.none
  401d48:	b.gt	401f84 <ferror@plt+0x324>
  401d4c:	cmp	w0, #0x64
  401d50:	b.eq	4020a8 <ferror@plt+0x448>  // b.none
  401d54:	b.le	40205c <ferror@plt+0x3fc>
  401d58:	cmp	w0, #0x65
  401d5c:	b.ne	401fe8 <ferror@plt+0x388>  // b.any
  401d60:	ldr	x1, [x29, #208]
  401d64:	mov	x3, x22
  401d68:	ldr	w0, [x19, #76]
  401d6c:	mov	x2, x21
  401d70:	mov	x4, #0x0                   	// #0
  401d74:	orr	w0, w0, #0x40
  401d78:	str	w0, [x19, #76]
  401d7c:	mov	w0, w20
  401d80:	bl	401ae0 <getopt_long@plt>
  401d84:	cmn	w0, #0x1
  401d88:	b.ne	401d40 <ferror@plt+0xe0>  // b.any
  401d8c:	adrp	x21, 417000 <ferror@plt+0x153a0>
  401d90:	ldr	w0, [x21, #1016]
  401d94:	cmp	w0, w20
  401d98:	b.ge	402bec <ferror@plt+0xf8c>  // b.tcont
  401d9c:	add	w1, w0, #0x1
  401da0:	str	w1, [x21, #1016]
  401da4:	ldr	x1, [x29, #208]
  401da8:	sbfiz	x2, x0, #3, #32
  401dac:	add	x0, x1, w0, sxtw #3
  401db0:	stp	x2, x0, [x29, #136]
  401db4:	ldr	x0, [x1, x2]
  401db8:	str	x0, [x29, #176]
  401dbc:	cbz	x0, 401dcc <ferror@plt+0x16c>
  401dc0:	bl	401a80 <strdup@plt>
  401dc4:	str	x0, [x29, #176]
  401dc8:	cbz	x0, 402c10 <ferror@plt+0xfb0>
  401dcc:	ldr	x0, [x29, #176]
  401dd0:	bl	401840 <strlen@plt>
  401dd4:	mov	w25, w0
  401dd8:	ldr	w1, [x21, #1016]
  401ddc:	cmp	w20, w1
  401de0:	b.le	401e68 <ferror@plt+0x208>
  401de4:	add	x21, x21, #0x3f8
  401de8:	mov	w22, #0x20                  	// #32
  401dec:	nop
  401df0:	ldr	x0, [x29, #208]
  401df4:	ldr	x0, [x0, w1, sxtw #3]
  401df8:	bl	401840 <strlen@plt>
  401dfc:	add	w23, w25, w0
  401e00:	mov	x19, x0
  401e04:	add	w23, w23, #0x2
  401e08:	ldr	x0, [x29, #176]
  401e0c:	sxtw	x23, w23
  401e10:	mov	x1, x23
  401e14:	bl	401a20 <realloc@plt>
  401e18:	str	x0, [x29, #176]
  401e1c:	cmp	x0, #0x0
  401e20:	ccmp	x23, #0x0, #0x4, eq  // eq = none
  401e24:	b.ne	402bf8 <ferror@plt+0xf98>  // b.any
  401e28:	ldr	w23, [x21]
  401e2c:	mov	x26, x0
  401e30:	ldr	x1, [x29, #208]
  401e34:	sxtw	x2, w19
  401e38:	add	w19, w19, #0x1
  401e3c:	add	x0, x0, w25, sxtw
  401e40:	strb	w22, [x26, w25, sxtw]
  401e44:	add	w25, w25, w19
  401e48:	ldr	x1, [x1, w23, sxtw #3]
  401e4c:	add	x0, x0, #0x1
  401e50:	bl	401820 <memcpy@plt>
  401e54:	strb	wzr, [x26, w25, sxtw]
  401e58:	add	w1, w23, #0x1
  401e5c:	str	w1, [x21]
  401e60:	cmp	w1, w20
  401e64:	b.lt	401df0 <ferror@plt+0x190>  // b.tstop
  401e68:	bl	4030e8 <ferror@plt+0x1488>
  401e6c:	adrp	x19, 403000 <ferror@plt+0x13a0>
  401e70:	add	x19, x19, #0x2e0
  401e74:	mov	w0, #0x2                   	// #2
  401e78:	mov	x1, x19
  401e7c:	bl	401960 <signal@plt>
  401e80:	mov	x1, x19
  401e84:	mov	w0, #0xf                   	// #15
  401e88:	bl	401960 <signal@plt>
  401e8c:	mov	x1, x19
  401e90:	mov	w0, #0x1                   	// #1
  401e94:	bl	401960 <signal@plt>
  401e98:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401e9c:	mov	w0, #0x1c                  	// #28
  401ea0:	add	x19, x19, #0x430
  401ea4:	adrp	x1, 402000 <ferror@plt+0x3a0>
  401ea8:	add	x1, x1, #0xed8
  401eac:	bl	401960 <signal@plt>
  401eb0:	mov	w0, #0x1                   	// #1
  401eb4:	str	w0, [x19, #72]
  401eb8:	bl	4019a0 <initscr@plt>
  401ebc:	ldr	w0, [x19, #76]
  401ec0:	tbnz	w0, #5, 402800 <ferror@plt+0xba0>
  401ec4:	bl	401aa0 <nonl@plt>
  401ec8:	bl	401b90 <noecho@plt>
  401ecc:	bl	4018e0 <cbreak@plt>
  401ed0:	ldr	w0, [x19, #80]
  401ed4:	cbnz	w0, 4027dc <ferror@plt+0xb7c>
  401ed8:	mov	x0, #0xc60000000000        	// #217703302299648
  401edc:	movk	x0, #0x40b0, lsl #48
  401ee0:	fmov	d9, x0
  401ee4:	ldr	w0, [x19]
  401ee8:	cbnz	w0, 4027a4 <ferror@plt+0xb44>
  401eec:	ldr	w0, [x24, #16]
  401ef0:	cbnz	w0, 4026a0 <ferror@plt+0xa40>
  401ef4:	add	x0, x29, #0xe8
  401ef8:	bl	4018c0 <pipe@plt>
  401efc:	tbnz	w0, #31, 402c90 <ferror@plt+0x1030>
  401f00:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401f04:	ldr	x0, [x0, #1024]
  401f08:	bl	401b40 <fflush@plt>
  401f0c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401f10:	ldr	x0, [x0, #1000]
  401f14:	bl	401b40 <fflush@plt>
  401f18:	bl	401920 <fork@plt>
  401f1c:	str	w0, [x29, #168]
  401f20:	cmp	w0, #0x0
  401f24:	b.lt	402cc0 <ferror@plt+0x1060>  // b.tstop
  401f28:	b.ne	4020ec <ferror@plt+0x48c>  // b.any
  401f2c:	ldr	w0, [x29, #232]
  401f30:	bl	401a90 <close@plt>
  401f34:	mov	w0, #0x1                   	// #1
  401f38:	bl	401a90 <close@plt>
  401f3c:	ldr	w0, [x29, #236]
  401f40:	mov	w1, #0x1                   	// #1
  401f44:	bl	401bc0 <dup2@plt>
  401f48:	tbnz	w0, #31, 402cf0 <ferror@plt+0x1090>
  401f4c:	ldr	w0, [x29, #236]
  401f50:	bl	401a90 <close@plt>
  401f54:	mov	w1, #0x2                   	// #2
  401f58:	mov	w0, #0x1                   	// #1
  401f5c:	bl	401bc0 <dup2@plt>
  401f60:	ldr	w0, [x19, #76]
  401f64:	tbnz	w0, #3, 4020d8 <ferror@plt+0x478>
  401f68:	ldr	x0, [x29, #176]
  401f6c:	bl	401a70 <system@plt>
  401f70:	str	w0, [x29, #248]
  401f74:	tst	x0, #0x7f
  401f78:	b.eq	40295c <ferror@plt+0xcfc>  // b.none
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	bl	401860 <exit@plt>
  401f84:	cmp	w0, #0x74
  401f88:	b.eq	4020a0 <ferror@plt+0x440>  // b.none
  401f8c:	b.le	402018 <ferror@plt+0x3b8>
  401f90:	cmp	w0, #0x76
  401f94:	b.ne	402000 <ferror@plt+0x3a0>  // b.any
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401fa0:	mov	x0, #0x0                   	// #0
  401fa4:	add	x1, x1, #0xcf8
  401fa8:	bl	401bb0 <dcgettext@plt>
  401fac:	ldr	x1, [x23, #1048]
  401fb0:	adrp	x2, 405000 <ferror@plt+0x33a0>
  401fb4:	add	x2, x2, #0xd08
  401fb8:	bl	401be0 <printf@plt>
  401fbc:	mov	sp, x29
  401fc0:	mov	w0, #0x0                   	// #0
  401fc4:	ldp	x19, x20, [sp, #16]
  401fc8:	ldp	x21, x22, [sp, #32]
  401fcc:	ldp	x23, x24, [sp, #48]
  401fd0:	ldp	x25, x26, [sp, #64]
  401fd4:	ldp	x27, x28, [sp, #80]
  401fd8:	ldp	d8, d9, [sp, #96]
  401fdc:	ldr	d10, [sp, #112]
  401fe0:	ldp	x29, x30, [sp], #352
  401fe4:	ret
  401fe8:	cmp	w0, #0x67
  401fec:	b.ne	402bec <ferror@plt+0xf8c>  // b.any
  401ff0:	ldr	w0, [x19, #76]
  401ff4:	orr	w0, w0, #0x80
  401ff8:	str	w0, [x19, #76]
  401ffc:	b	401d20 <ferror@plt+0xc0>
  402000:	cmp	w0, #0x78
  402004:	b.ne	402bec <ferror@plt+0xf8c>  // b.any
  402008:	ldr	w0, [x19, #76]
  40200c:	orr	w0, w0, #0x8
  402010:	str	w0, [x19, #76]
  402014:	b	401d20 <ferror@plt+0xc0>
  402018:	cmp	w0, #0x6e
  40201c:	b.ne	402074 <ferror@plt+0x414>  // b.any
  402020:	adrp	x3, 417000 <ferror@plt+0x153a0>
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	ldr	x25, [x3, #1008]
  402034:	add	x1, x1, #0xcd8
  402038:	bl	401bb0 <dcgettext@plt>
  40203c:	mov	x1, x0
  402040:	mov	x0, x25
  402044:	bl	403428 <ferror@plt+0x17c8>
  402048:	fcmpe	d0, d10
  40204c:	b.pl	4020cc <ferror@plt+0x46c>  // b.nfrst
  402050:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402054:	ldr	d8, [x0, #3760]
  402058:	b	401d20 <ferror@plt+0xc0>
  40205c:	cmp	w0, #0x62
  402060:	b.ne	402088 <ferror@plt+0x428>  // b.any
  402064:	ldr	w0, [x19, #76]
  402068:	orr	w0, w0, #0x10
  40206c:	str	w0, [x19, #76]
  402070:	b	401d20 <ferror@plt+0xc0>
  402074:	cmp	w0, #0x70
  402078:	b.ne	402bec <ferror@plt+0xf8c>  // b.any
  40207c:	mov	w0, #0x1                   	// #1
  402080:	str	w0, [x19, #80]
  402084:	b	401d20 <ferror@plt+0xc0>
  402088:	cmp	w0, #0x63
  40208c:	b.ne	402bec <ferror@plt+0xf8c>  // b.any
  402090:	ldr	w0, [x19, #76]
  402094:	orr	w0, w0, #0x20
  402098:	str	w0, [x19, #76]
  40209c:	b	401d20 <ferror@plt+0xc0>
  4020a0:	str	wzr, [x24, #16]
  4020a4:	b	401d20 <ferror@plt+0xc0>
  4020a8:	adrp	x1, 417000 <ferror@plt+0x153a0>
  4020ac:	ldr	w0, [x19, #76]
  4020b0:	ldr	x2, [x1, #1008]
  4020b4:	orr	w1, w0, #0x2
  4020b8:	orr	w0, w0, #0x6
  4020bc:	cmp	x2, #0x0
  4020c0:	csel	w0, w0, w1, ne  // ne = any
  4020c4:	str	w0, [x19, #76]
  4020c8:	b	401d20 <ferror@plt+0xc0>
  4020cc:	fcmp	d0, d9
  4020d0:	fcsel	d8, d0, d9, le
  4020d4:	b	401d20 <ferror@plt+0xc0>
  4020d8:	ldr	x1, [x29, #144]
  4020dc:	ldr	x0, [x1]
  4020e0:	bl	401af0 <execvp@plt>
  4020e4:	cmn	w0, #0x1
  4020e8:	b.eq	402c24 <ferror@plt+0xfc4>  // b.none
  4020ec:	ldr	w0, [x29, #236]
  4020f0:	bl	401a90 <close@plt>
  4020f4:	ldr	w0, [x29, #232]
  4020f8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4020fc:	add	x1, x1, #0xde8
  402100:	bl	4019f0 <fdopen@plt>
  402104:	str	x0, [x29, #200]
  402108:	cbz	x0, 402c60 <ferror@plt+0x1000>
  40210c:	ldr	x0, [x24, #8]
  402110:	stp	wzr, wzr, [x19, #88]
  402114:	ldr	w1, [x24, #16]
  402118:	str	wzr, [x19, #96]
  40211c:	cmp	x0, w1, sxtw
  402120:	sxtw	x0, w1
  402124:	b.le	402ab8 <ferror@plt+0xe58>
  402128:	mov	x2, x0
  40212c:	add	x0, x29, #0xf8
  402130:	str	x0, [x29, #160]
  402134:	sub	w1, w1, w2
  402138:	ldr	x0, [x24]
  40213c:	str	w1, [x29, #172]
  402140:	mov	w1, #0x1                   	// #1
  402144:	str	w1, [x29, #184]
  402148:	str	x2, [x29, #192]
  40214c:	str	wzr, [x29, #216]
  402150:	ldr	w2, [x29, #172]
  402154:	ldr	w3, [x29, #192]
  402158:	ldr	w1, [x19, #76]
  40215c:	add	w2, w2, w3
  402160:	str	w2, [x29, #188]
  402164:	tbnz	w1, #5, 40263c <ferror@plt+0x9dc>
  402168:	str	wzr, [x29, #220]
  40216c:	cmp	x0, #0x0
  402170:	mov	w27, #0x0                   	// #0
  402174:	mov	w25, #0x0                   	// #0
  402178:	adrp	x22, 417000 <ferror@plt+0x153a0>
  40217c:	b.le	402688 <ferror@plt+0xa28>
  402180:	ldr	w0, [x29, #220]
  402184:	cbnz	w0, 402208 <ferror@plt+0x5a8>
  402188:	cbz	w25, 402378 <ferror@plt+0x718>
  40218c:	ldr	x0, [x22, #1040]
  402190:	add	w21, w27, #0x1
  402194:	add	x20, x22, #0x410
  402198:	tst	x21, #0x7
  40219c:	mov	w28, #0x20                  	// #32
  4021a0:	b.eq	402560 <ferror@plt+0x900>  // b.none
  4021a4:	mov	w26, w28
  4021a8:	mov	w23, #0x0                   	// #0
  4021ac:	mov	w25, #0x1                   	// #1
  4021b0:	ldr	w1, [x29, #188]
  4021b4:	mov	w2, w27
  4021b8:	bl	401bd0 <wmove@plt>
  4021bc:	ldr	w0, [x24, #408]
  4021c0:	ldr	w1, [x29, #216]
  4021c4:	orr	w0, w1, w0
  4021c8:	cbz	w0, 40223c <ferror@plt+0x5dc>
  4021cc:	ldr	w1, [x19, #76]
  4021d0:	ldr	x0, [x20]
  4021d4:	sxtw	x27, w21
  4021d8:	tbnz	w1, #1, 402278 <ferror@plt+0x618>
  4021dc:	mov	w1, w28
  4021e0:	bl	4018b0 <waddch@plt>
  4021e4:	ldr	x0, [x24]
  4021e8:	cmp	x0, x27
  4021ec:	b.le	4022cc <ferror@plt+0x66c>
  4021f0:	cbz	w23, 4021fc <ferror@plt+0x59c>
  4021f4:	ldr	w0, [x19, #76]
  4021f8:	tbnz	w0, #5, 4023fc <ferror@plt+0x79c>
  4021fc:	mov	w27, w21
  402200:	ldr	w0, [x29, #220]
  402204:	cbz	w0, 402188 <ferror@plt+0x528>
  402208:	ldr	w1, [x29, #188]
  40220c:	mov	w2, w27
  402210:	ldr	x0, [x22, #1040]
  402214:	mov	w28, #0x20                  	// #32
  402218:	add	w21, w27, #0x1
  40221c:	mov	w26, w28
  402220:	add	x20, x22, #0x410
  402224:	mov	w23, #0x0                   	// #0
  402228:	bl	401bd0 <wmove@plt>
  40222c:	ldr	w0, [x24, #408]
  402230:	ldr	w1, [x29, #216]
  402234:	orr	w0, w1, w0
  402238:	cbnz	w0, 4021cc <ferror@plt+0x56c>
  40223c:	ldr	w1, [x19, #76]
  402240:	ldr	x0, [x20]
  402244:	and	w2, w1, #0x80
  402248:	str	w2, [x29, #216]
  40224c:	tbz	w1, #7, 4021d4 <ferror@plt+0x574>
  402250:	bl	401a30 <winch@plt>
  402254:	sxtw	x27, w21
  402258:	and	w1, w26, #0xff
  40225c:	cmp	w1, w0, uxtb
  402260:	ldr	w1, [x19, #76]
  402264:	cset	w2, ne  // ne = any
  402268:	str	w2, [x29, #216]
  40226c:	ldr	x0, [x20]
  402270:	tbz	w1, #1, 4021dc <ferror@plt+0x57c>
  402274:	nop
  402278:	bl	401a30 <winch@plt>
  40227c:	ldr	w1, [x24, #408]
  402280:	cbnz	w1, 402550 <ferror@plt+0x8f0>
  402284:	and	w3, w26, #0xff
  402288:	cmp	w3, w0, uxtb
  40228c:	ldr	x2, [x20]
  402290:	b.eq	402530 <ferror@plt+0x8d0>  // b.none
  402294:	cbz	x2, 402690 <ferror@plt+0xa30>
  402298:	mov	w0, #0x10000               	// #65536
  40229c:	str	w0, [x2, #16]
  4022a0:	str	wzr, [x2, #116]
  4022a4:	mov	w1, w28
  4022a8:	mov	x0, x2
  4022ac:	bl	4018b0 <waddch@plt>
  4022b0:	ldr	x0, [x20]
  4022b4:	cbz	x0, 4021e4 <ferror@plt+0x584>
  4022b8:	str	wzr, [x0, #16]
  4022bc:	str	wzr, [x0, #116]
  4022c0:	ldr	x0, [x24]
  4022c4:	cmp	x0, x27
  4022c8:	b.gt	4021f0 <ferror@plt+0x590>
  4022cc:	ldr	w1, [x29, #220]
  4022d0:	str	w1, [x29, #184]
  4022d4:	ldr	x2, [x29, #192]
  4022d8:	ldr	x1, [x24, #8]
  4022dc:	add	x2, x2, #0x1
  4022e0:	str	x2, [x29, #192]
  4022e4:	cmp	x1, x2
  4022e8:	b.gt	402150 <ferror@plt+0x4f0>
  4022ec:	ldr	x0, [x29, #200]
  4022f0:	bl	401970 <fclose@plt>
  4022f4:	ldr	w0, [x29, #168]
  4022f8:	mov	w2, #0x0                   	// #0
  4022fc:	ldr	x1, [x29, #160]
  402300:	bl	401c10 <waitpid@plt>
  402304:	tbnz	w0, #31, 402d98 <ferror@plt+0x1138>
  402308:	ldr	w0, [x29, #248]
  40230c:	and	w1, w0, #0x7f
  402310:	ubfx	x0, x0, #8, #8
  402314:	orr	w0, w0, w1
  402318:	cbz	w0, 40232c <ferror@plt+0x6cc>
  40231c:	ldr	w0, [x19, #76]
  402320:	tbnz	w0, #4, 402954 <ferror@plt+0xcf4>
  402324:	ldr	w0, [x19, #76]
  402328:	tbnz	w0, #6, 402d20 <ferror@plt+0x10c0>
  40232c:	adrp	x23, 417000 <ferror@plt+0x153a0>
  402330:	str	wzr, [x24, #408]
  402334:	ldr	x0, [x23, #1040]
  402338:	bl	401990 <wrefresh@plt>
  40233c:	ldr	w0, [x29, #216]
  402340:	cbnz	w0, 402ab0 <ferror@plt+0xe50>
  402344:	ldr	w0, [x19, #80]
  402348:	cbnz	w0, 4028f0 <ferror@plt+0xc90>
  40234c:	fcmpe	d8, d9
  402350:	b.pl	4027d0 <ferror@plt+0xb70>  // b.nfrst
  402354:	mov	x0, #0x848000000000        	// #145685290680320
  402358:	movk	x0, #0x412e, lsl #48
  40235c:	fmov	d0, x0
  402360:	fmul	d0, d8, d0
  402364:	fcvtzu	w0, d0
  402368:	bl	401ba0 <usleep@plt>
  40236c:	b	401ee4 <ferror@plt+0x284>
  402370:	ldr	w0, [x19, #76]
  402374:	tbnz	w0, #5, 402434 <ferror@plt+0x7d4>
  402378:	ldr	x0, [x29, #200]
  40237c:	bl	401a50 <getc@plt>
  402380:	mov	w26, w0
  402384:	cmn	w0, #0x1
  402388:	b.eq	4023c4 <ferror@plt+0x764>  // b.none
  40238c:	bl	401b00 <__ctype_b_loc@plt>
  402390:	ldr	x0, [x0]
  402394:	ldrh	w0, [x0, w26, sxtw #1]
  402398:	tbnz	w0, #14, 402570 <ferror@plt+0x910>
  40239c:	sub	w0, w26, #0x9
  4023a0:	cmp	w0, #0x1
  4023a4:	b.ls	402570 <ferror@plt+0x910>  // b.plast
  4023a8:	cmp	w26, #0x1b
  4023ac:	b.eq	402370 <ferror@plt+0x710>  // b.none
  4023b0:	ldr	x0, [x29, #200]
  4023b4:	bl	401a50 <getc@plt>
  4023b8:	mov	w26, w0
  4023bc:	cmn	w0, #0x1
  4023c0:	b.ne	40238c <ferror@plt+0x72c>  // b.any
  4023c4:	ldr	w1, [x19, #76]
  4023c8:	add	x20, x22, #0x410
  4023cc:	str	wzr, [x29, #220]
  4023d0:	add	w21, w27, #0x1
  4023d4:	ldr	x0, [x22, #1040]
  4023d8:	and	w23, w1, #0x20
  4023dc:	mov	w28, #0x20                  	// #32
  4023e0:	tbz	w1, #5, 4025dc <ferror@plt+0x97c>
  4023e4:	cbz	x0, 402630 <ferror@plt+0x9d0>
  4023e8:	mov	w26, w28
  4023ec:	mov	w23, #0x0                   	// #0
  4023f0:	str	wzr, [x0, #16]
  4023f4:	str	wzr, [x0, #116]
  4023f8:	b	4021b0 <ferror@plt+0x550>
  4023fc:	ldr	x1, [x20]
  402400:	cbz	x1, 4021fc <ferror@plt+0x59c>
  402404:	ldp	w2, w3, [x19, #92]
  402408:	mov	w27, w21
  40240c:	ldp	w4, w0, [x19, #84]
  402410:	madd	w0, w0, w4, w2
  402414:	add	w0, w0, #0x1
  402418:	ubfiz	w0, w0, #8, #8
  40241c:	orr	w2, w0, w3
  402420:	orr	w0, w0, w3
  402424:	str	w0, [x1, #16]
  402428:	ubfx	w0, w2, #8, #8
  40242c:	str	w0, [x1, #116]
  402430:	b	402200 <ferror@plt+0x5a0>
  402434:	ldr	x0, [x29, #200]
  402438:	bl	401a50 <getc@plt>
  40243c:	cmp	w0, #0x5b
  402440:	b.ne	402948 <ferror@plt+0xce8>  // b.any
  402444:	mov	w21, #0x0                   	// #0
  402448:	ldr	x20, [x29, #160]
  40244c:	b	402470 <ferror@plt+0x810>
  402450:	cmp	w0, #0x3b
  402454:	sub	w1, w0, #0x30
  402458:	ccmp	w1, #0x9, #0x0, ne  // ne = any
  40245c:	b.hi	402524 <ferror@plt+0x8c4>  // b.pmore
  402460:	strb	w0, [x20], #1
  402464:	add	w21, w21, #0x1
  402468:	cmp	w21, #0x64
  40246c:	b.eq	402488 <ferror@plt+0x828>  // b.none
  402470:	ldr	x0, [x29, #200]
  402474:	bl	401a50 <getc@plt>
  402478:	cmp	w0, #0x6d
  40247c:	b.ne	402450 <ferror@plt+0x7f0>  // b.any
  402480:	ldr	x0, [x29, #160]
  402484:	strb	wzr, [x0, w21, sxtw]
  402488:	ldrb	w0, [x29, #248]
  40248c:	cbz	w0, 402b78 <ferror@plt+0xf18>
  402490:	ldr	x1, [x29, #160]
  402494:	str	x1, [x29, #240]
  402498:	mov	x0, x1
  40249c:	nop
  4024a0:	add	x1, x29, #0xf0
  4024a4:	mov	w2, #0xa                   	// #10
  4024a8:	bl	401b10 <strtol@plt>
  4024ac:	cmp	w0, #0x15
  4024b0:	b.eq	4029b0 <ferror@plt+0xd50>  // b.none
  4024b4:	b.gt	402854 <ferror@plt+0xbf4>
  4024b8:	cmp	w0, #0x3
  4024bc:	b.eq	4029e0 <ferror@plt+0xd80>  // b.none
  4024c0:	b.gt	402834 <ferror@plt+0xbd4>
  4024c4:	cmp	w0, #0x1
  4024c8:	b.eq	4029d0 <ferror@plt+0xd70>  // b.none
  4024cc:	b.le	40281c <ferror@plt+0xbbc>
  4024d0:	cmp	w0, #0x2
  4024d4:	b.ne	402974 <ferror@plt+0xd14>  // b.any
  4024d8:	ldr	w0, [x19, #96]
  4024dc:	orr	w0, w0, #0x100000
  4024e0:	str	w0, [x19, #96]
  4024e4:	nop
  4024e8:	ldr	x2, [x22, #1040]
  4024ec:	cbz	x2, 4028e0 <ferror@plt+0xc80>
  4024f0:	ldp	w3, w4, [x19, #92]
  4024f4:	ldp	w6, w1, [x19, #84]
  4024f8:	ldr	x0, [x29, #240]
  4024fc:	madd	w1, w1, w6, w3
  402500:	add	w1, w1, #0x1
  402504:	ubfiz	w1, w1, #8, #8
  402508:	orr	w3, w1, w4
  40250c:	orr	w1, w1, w4
  402510:	str	w1, [x2, #16]
  402514:	ubfx	w1, w3, #8, #8
  402518:	str	w1, [x2, #116]
  40251c:	ldrb	w1, [x0], #1
  402520:	cbnz	w1, 4024a0 <ferror@plt+0x840>
  402524:	sxtw	x1, w27
  402528:	mov	w21, w27
  40252c:	b	4025ec <ferror@plt+0x98c>
  402530:	ldr	w1, [x19, #76]
  402534:	tbz	w1, #2, 402540 <ferror@plt+0x8e0>
  402538:	tst	w0, #0xffffff00
  40253c:	b.ne	402294 <ferror@plt+0x634>  // b.any
  402540:	mov	w1, w28
  402544:	mov	x0, x2
  402548:	bl	4018b0 <waddch@plt>
  40254c:	b	4021e4 <ferror@plt+0x584>
  402550:	ldr	x0, [x20]
  402554:	mov	w1, w28
  402558:	bl	4018b0 <waddch@plt>
  40255c:	b	4021e4 <ferror@plt+0x584>
  402560:	mov	w26, w28
  402564:	mov	w25, #0x0                   	// #0
  402568:	mov	w23, #0x1                   	// #1
  40256c:	b	4021b0 <ferror@plt+0x550>
  402570:	cmp	w26, #0x1b
  402574:	b.eq	402604 <ferror@plt+0x9a4>  // b.none
  402578:	cmp	w26, #0xa
  40257c:	b.eq	4025ac <ferror@plt+0x94c>  // b.none
  402580:	ldr	x0, [x22, #1040]
  402584:	cmp	w26, #0x9
  402588:	add	x20, x22, #0x410
  40258c:	add	w21, w27, #0x1
  402590:	b.ne	402d88 <ferror@plt+0x1128>  // b.any
  402594:	ldr	w1, [x19, #76]
  402598:	tbz	w1, #5, 402198 <ferror@plt+0x538>
  40259c:	cbz	x0, 402198 <ferror@plt+0x538>
  4025a0:	str	wzr, [x0, #16]
  4025a4:	str	wzr, [x0, #116]
  4025a8:	b	402198 <ferror@plt+0x538>
  4025ac:	ldr	w0, [x29, #184]
  4025b0:	orr	w21, w27, w0
  4025b4:	cbz	w21, 4025e8 <ferror@plt+0x988>
  4025b8:	mov	w1, #0x1                   	// #1
  4025bc:	str	w1, [x29, #220]
  4025c0:	ldr	w1, [x19, #76]
  4025c4:	add	x20, x22, #0x410
  4025c8:	ldr	x0, [x22, #1040]
  4025cc:	add	w21, w27, #0x1
  4025d0:	and	w23, w1, #0x20
  4025d4:	mov	w28, #0x20                  	// #32
  4025d8:	tbnz	w1, #5, 4023e4 <ferror@plt+0x784>
  4025dc:	mov	w26, w28
  4025e0:	mov	w25, #0x0                   	// #0
  4025e4:	b	4021b0 <ferror@plt+0x550>
  4025e8:	mov	x1, #0x0                   	// #0
  4025ec:	ldr	x0, [x24]
  4025f0:	cmp	x0, x1
  4025f4:	b.le	402688 <ferror@plt+0xa28>
  4025f8:	mov	w27, w21
  4025fc:	str	wzr, [x29, #220]
  402600:	b	402200 <ferror@plt+0x5a0>
  402604:	ldr	w0, [x19, #76]
  402608:	and	w1, w0, #0x20
  40260c:	str	w1, [x29, #220]
  402610:	tbnz	w0, #5, 402434 <ferror@plt+0x7d4>
  402614:	ldr	x0, [x22, #1040]
  402618:	add	w21, w27, #0x1
  40261c:	add	x20, x22, #0x410
  402620:	mov	w28, w26
  402624:	mov	w23, #0x0                   	// #0
  402628:	mov	w25, #0x0                   	// #0
  40262c:	b	4021b0 <ferror@plt+0x550>
  402630:	mov	w26, w28
  402634:	mov	w23, #0x0                   	// #0
  402638:	b	4021b0 <ferror@plt+0x550>
  40263c:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402640:	ldr	x2, [x1, #1040]
  402644:	cbz	x2, 402168 <ferror@plt+0x508>
  402648:	ldp	w3, w4, [x19, #92]
  40264c:	str	wzr, [x29, #220]
  402650:	ldp	w5, w1, [x19, #84]
  402654:	cmp	x0, #0x0
  402658:	mov	w27, #0x0                   	// #0
  40265c:	mov	w25, #0x0                   	// #0
  402660:	adrp	x22, 417000 <ferror@plt+0x153a0>
  402664:	madd	w1, w1, w5, w3
  402668:	add	w1, w1, #0x1
  40266c:	ubfiz	w1, w1, #8, #8
  402670:	orr	w3, w1, w4
  402674:	orr	w1, w1, w4
  402678:	str	w1, [x2, #16]
  40267c:	ubfx	w1, w3, #8, #8
  402680:	str	w1, [x2, #116]
  402684:	b.gt	402180 <ferror@plt+0x520>
  402688:	str	wzr, [x29, #184]
  40268c:	b	4022d4 <ferror@plt+0x674>
  402690:	mov	w1, w28
  402694:	mov	x0, #0x0                   	// #0
  402698:	bl	4018b0 <waddch@plt>
  40269c:	b	4022b0 <ferror@plt+0x650>
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	bl	401980 <time@plt>
  4026a8:	mov	x1, x0
  4026ac:	add	x0, x29, #0xe8
  4026b0:	str	x1, [x29, #232]
  4026b4:	mov	x22, sp
  4026b8:	bl	4018f0 <ctime@plt>
  4026bc:	mov	x20, x0
  4026c0:	mov	w0, #0xb4                  	// #180
  4026c4:	bl	401b70 <sysconf@plt>
  4026c8:	add	w1, w0, #0x1
  4026cc:	sxtw	x1, w1
  4026d0:	add	x0, x1, #0xf
  4026d4:	and	x0, x0, #0xfffffffffffffff0
  4026d8:	sub	sp, sp, x0
  4026dc:	mov	x0, sp
  4026e0:	bl	401b80 <gethostname@plt>
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4026ec:	mov	x0, #0x0                   	// #0
  4026f0:	add	x1, x1, #0xd68
  4026f4:	bl	401bb0 <dcgettext@plt>
  4026f8:	fmov	d0, d8
  4026fc:	mov	x1, x0
  402700:	add	x0, x29, #0xf0
  402704:	bl	401910 <asprintf@plt>
  402708:	mov	w21, w0
  40270c:	mov	w2, #0x5                   	// #5
  402710:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402714:	mov	x0, #0x0                   	// #0
  402718:	add	x1, x1, #0xd78
  40271c:	bl	401bb0 <dcgettext@plt>
  402720:	mov	x1, x0
  402724:	mov	x3, x20
  402728:	mov	x2, sp
  40272c:	add	x0, x29, #0xf8
  402730:	bl	401910 <asprintf@plt>
  402734:	ldr	x1, [x24]
  402738:	mov	w25, w0
  40273c:	cmp	x1, w0, sxtw
  402740:	b.lt	40278c <ferror@plt+0xb2c>  // b.tstop
  402744:	add	w26, w21, w0
  402748:	add	w0, w26, #0x1
  40274c:	cmp	x1, w0, sxtw
  402750:	b.ge	4029f0 <ferror@plt+0xd90>  // b.tcont
  402754:	adrp	x20, 417000 <ferror@plt+0x153a0>
  402758:	add	x20, x20, #0x410
  40275c:	ldr	x2, [x24]
  402760:	mov	w1, #0x0                   	// #0
  402764:	ldr	x0, [x20]
  402768:	add	w2, w2, #0x1
  40276c:	sub	w2, w2, w25
  402770:	bl	401bd0 <wmove@plt>
  402774:	cmn	w0, #0x1
  402778:	b.eq	40278c <ferror@plt+0xb2c>  // b.none
  40277c:	ldr	x0, [x20]
  402780:	mov	w2, #0xffffffff            	// #-1
  402784:	ldr	x1, [x29, #248]
  402788:	bl	401900 <waddnstr@plt>
  40278c:	ldr	x0, [x29, #240]
  402790:	bl	401b20 <free@plt>
  402794:	ldr	x0, [x29, #248]
  402798:	bl	401b20 <free@plt>
  40279c:	mov	sp, x22
  4027a0:	b	401ef4 <ferror@plt+0x294>
  4027a4:	bl	4030e8 <ferror@plt+0x1488>
  4027a8:	adrp	x23, 417000 <ferror@plt+0x153a0>
  4027ac:	ldr	w1, [x24]
  4027b0:	ldr	w0, [x24, #8]
  4027b4:	bl	401c30 <resizeterm@plt>
  4027b8:	ldr	x0, [x23, #1040]
  4027bc:	bl	401b60 <wclear@plt>
  4027c0:	str	wzr, [x19]
  4027c4:	mov	w0, #0x1                   	// #1
  4027c8:	str	w0, [x24, #408]
  4027cc:	b	401eec <ferror@plt+0x28c>
  4027d0:	fcvtzu	w0, d8
  4027d4:	bl	401a10 <sleep@plt>
  4027d8:	b	401ee4 <ferror@plt+0x284>
  4027dc:	mov	x1, #0x0                   	// #0
  4027e0:	add	x0, x29, #0xf8
  4027e4:	bl	401a00 <gettimeofday@plt>
  4027e8:	ldp	x2, x0, [x29, #248]
  4027ec:	mov	x1, #0x4240                	// #16960
  4027f0:	movk	x1, #0xf, lsl #16
  4027f4:	madd	x0, x2, x1, x0
  4027f8:	str	x0, [x29, #152]
  4027fc:	b	401ed8 <ferror@plt+0x278>
  402800:	bl	4018a0 <has_colors@plt>
  402804:	tst	w0, #0xff
  402808:	b.ne	402ae8 <ferror@plt+0xe88>  // b.any
  40280c:	ldr	w0, [x19, #76]
  402810:	orr	w0, w0, #0x20
  402814:	str	w0, [x19, #76]
  402818:	b	401ec4 <ferror@plt+0x264>
  40281c:	cmn	w0, #0x1
  402820:	b.eq	4024e8 <ferror@plt+0x888>  // b.none
  402824:	cbnz	w0, 402974 <ferror@plt+0xd14>
  402828:	stp	wzr, wzr, [x19, #88]
  40282c:	str	wzr, [x19, #96]
  402830:	b	4024e8 <ferror@plt+0x888>
  402834:	cmp	w0, #0x5
  402838:	b.eq	4029c0 <ferror@plt+0xd60>  // b.none
  40283c:	cmp	w0, #0x7
  402840:	b.ne	402878 <ferror@plt+0xc18>  // b.any
  402844:	ldr	w0, [x19, #96]
  402848:	orr	w0, w0, #0x40000
  40284c:	str	w0, [x19, #96]
  402850:	b	4024e8 <ferror@plt+0x888>
  402854:	cmp	w0, #0x19
  402858:	b.eq	4029a0 <ferror@plt+0xd40>  // b.none
  40285c:	b.le	4028a8 <ferror@plt+0xc48>
  402860:	cmp	w0, #0x27
  402864:	b.eq	402998 <ferror@plt+0xd38>  // b.none
  402868:	cmp	w0, #0x31
  40286c:	b.ne	402890 <ferror@plt+0xc30>  // b.any
  402870:	str	wzr, [x19, #88]
  402874:	b	4024e8 <ferror@plt+0x888>
  402878:	cmp	w0, #0x4
  40287c:	b.ne	402974 <ferror@plt+0xd14>  // b.any
  402880:	ldr	w0, [x19, #96]
  402884:	orr	w0, w0, #0x20000
  402888:	str	w0, [x19, #96]
  40288c:	b	4024e8 <ferror@plt+0x888>
  402890:	cmp	w0, #0x1b
  402894:	b.ne	402974 <ferror@plt+0xd14>  // b.any
  402898:	ldr	w0, [x19, #96]
  40289c:	and	w0, w0, #0xfffbffff
  4028a0:	str	w0, [x19, #96]
  4028a4:	b	4024e8 <ferror@plt+0x888>
  4028a8:	cmp	w0, #0x17
  4028ac:	b.eq	402964 <ferror@plt+0xd04>  // b.none
  4028b0:	cmp	w0, #0x18
  4028b4:	b.ne	4028c8 <ferror@plt+0xc68>  // b.any
  4028b8:	ldr	w0, [x19, #96]
  4028bc:	and	w0, w0, #0xfffdffff
  4028c0:	str	w0, [x19, #96]
  4028c4:	b	4024e8 <ferror@plt+0x888>
  4028c8:	cmp	w0, #0x16
  4028cc:	b.ne	402974 <ferror@plt+0xd14>  // b.any
  4028d0:	ldr	w0, [x19, #96]
  4028d4:	and	w0, w0, #0xffcfffff
  4028d8:	str	w0, [x19, #96]
  4028dc:	b	4024e8 <ferror@plt+0x888>
  4028e0:	ldr	x0, [x29, #240]
  4028e4:	ldrb	w1, [x0], #1
  4028e8:	cbnz	w1, 4024a0 <ferror@plt+0x840>
  4028ec:	b	402524 <ferror@plt+0x8c4>
  4028f0:	ldr	x0, [x29, #160]
  4028f4:	mov	x1, #0x0                   	// #0
  4028f8:	bl	401a00 <gettimeofday@plt>
  4028fc:	ldr	d0, [x29, #152]
  402900:	mov	x0, #0x848000000000        	// #145685290680320
  402904:	movk	x0, #0x412e, lsl #48
  402908:	fmov	d1, x0
  40290c:	ldp	x0, x1, [x29, #248]
  402910:	ucvtf	d0, d0
  402914:	mov	x2, #0x4240                	// #16960
  402918:	movk	x2, #0xf, lsl #16
  40291c:	fmadd	d0, d8, d1, d0
  402920:	madd	x0, x0, x2, x1
  402924:	fcvtzu	d0, d0
  402928:	fmov	x1, d0
  40292c:	str	d0, [x29, #152]
  402930:	cmp	x1, x0
  402934:	b.ls	401ee4 <ferror@plt+0x284>  // b.plast
  402938:	ldr	w1, [x29, #152]
  40293c:	sub	w0, w1, w0
  402940:	bl	401ba0 <usleep@plt>
  402944:	b	401ee4 <ferror@plt+0x284>
  402948:	ldr	x1, [x29, #200]
  40294c:	bl	401b30 <ungetc@plt>
  402950:	b	402524 <ferror@plt+0x8c4>
  402954:	bl	401a40 <beep@plt>
  402958:	b	402324 <ferror@plt+0x6c4>
  40295c:	ubfx	x0, x0, #8, #8
  402960:	bl	401860 <exit@plt>
  402964:	ldr	w0, [x19, #96]
  402968:	and	w0, w0, #0x7fffffff
  40296c:	str	w0, [x19, #96]
  402970:	b	4024e8 <ferror@plt+0x888>
  402974:	sub	w1, w0, #0x1e
  402978:	cmp	w1, #0x7
  40297c:	b.ls	402ac8 <ferror@plt+0xe68>  // b.plast
  402980:	sub	w1, w0, #0x28
  402984:	cmp	w1, #0x7
  402988:	b.hi	402524 <ferror@plt+0x8c4>  // b.pmore
  40298c:	sub	w0, w0, #0x27
  402990:	str	w0, [x19, #88]
  402994:	b	4024e8 <ferror@plt+0x888>
  402998:	str	wzr, [x19, #92]
  40299c:	b	4024e8 <ferror@plt+0x888>
  4029a0:	ldr	w0, [x19, #96]
  4029a4:	and	w0, w0, #0xfff7ffff
  4029a8:	str	w0, [x19, #96]
  4029ac:	b	4024e8 <ferror@plt+0x888>
  4029b0:	ldr	w0, [x19, #96]
  4029b4:	and	w0, w0, #0xffdfffff
  4029b8:	str	w0, [x19, #96]
  4029bc:	b	4024e8 <ferror@plt+0x888>
  4029c0:	ldr	w0, [x19, #96]
  4029c4:	orr	w0, w0, #0x80000
  4029c8:	str	w0, [x19, #96]
  4029cc:	b	4024e8 <ferror@plt+0x888>
  4029d0:	ldr	w0, [x19, #96]
  4029d4:	orr	w0, w0, #0x200000
  4029d8:	str	w0, [x19, #96]
  4029dc:	b	4024e8 <ferror@plt+0x888>
  4029e0:	ldr	w0, [x19, #96]
  4029e4:	orr	w0, w0, #0x80000000
  4029e8:	str	w0, [x19, #96]
  4029ec:	b	4024e8 <ferror@plt+0x888>
  4029f0:	adrp	x23, 417000 <ferror@plt+0x153a0>
  4029f4:	mov	w2, #0x0                   	// #0
  4029f8:	mov	w1, #0x0                   	// #0
  4029fc:	add	x20, x23, #0x410
  402a00:	ldr	x0, [x23, #1040]
  402a04:	bl	401bd0 <wmove@plt>
  402a08:	cmn	w0, #0x1
  402a0c:	b.ne	402ad4 <ferror@plt+0xe74>  // b.any
  402a10:	ldr	x23, [x24]
  402a14:	add	w0, w26, #0x2
  402a18:	cmp	x23, w0, sxtw
  402a1c:	b.lt	40275c <ferror@plt+0xafc>  // b.tstop
  402a20:	add	w0, w26, #0x4
  402a24:	ldr	x27, [x20]
  402a28:	cmp	x23, w0, sxtw
  402a2c:	b.lt	402bc0 <ferror@plt+0xf60>  // b.tstop
  402a30:	ldr	x28, [x29, #176]
  402a34:	mov	x0, x28
  402a38:	bl	401840 <strlen@plt>
  402a3c:	add	w0, w26, w0
  402a40:	mov	w2, w21
  402a44:	mov	w1, #0x0                   	// #0
  402a48:	cmp	x23, w0, sxtw
  402a4c:	mov	x0, x27
  402a50:	b.ge	402b9c <ferror@plt+0xf3c>  // b.tcont
  402a54:	bl	401bd0 <wmove@plt>
  402a58:	cmn	w0, #0x1
  402a5c:	b.eq	402a78 <ferror@plt+0xe18>  // b.none
  402a60:	ldr	x2, [x24]
  402a64:	mov	x1, x28
  402a68:	ldr	x0, [x20]
  402a6c:	sub	w2, w2, #0x4
  402a70:	sub	w2, w2, w26
  402a74:	bl	401900 <waddnstr@plt>
  402a78:	ldr	x2, [x24]
  402a7c:	mov	w1, #0x0                   	// #0
  402a80:	ldr	x0, [x20]
  402a84:	sub	w2, w2, #0x4
  402a88:	sub	w2, w2, w25
  402a8c:	bl	401bd0 <wmove@plt>
  402a90:	cmn	w0, #0x1
  402a94:	b.eq	40275c <ferror@plt+0xafc>  // b.none
  402a98:	ldr	x0, [x20]
  402a9c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402aa0:	mov	w2, #0xffffffff            	// #-1
  402aa4:	add	x1, x1, #0xd80
  402aa8:	bl	401900 <waddnstr@plt>
  402aac:	b	40275c <ferror@plt+0xafc>
  402ab0:	bl	401b50 <endwin@plt>
  402ab4:	b	401fbc <ferror@plt+0x35c>
  402ab8:	add	x0, x29, #0xf8
  402abc:	str	x0, [x29, #160]
  402ac0:	str	wzr, [x29, #216]
  402ac4:	b	4022ec <ferror@plt+0x68c>
  402ac8:	sub	w0, w0, #0x1d
  402acc:	str	w0, [x19, #92]
  402ad0:	b	4024e8 <ferror@plt+0x888>
  402ad4:	ldr	x0, [x23, #1040]
  402ad8:	mov	w2, #0xffffffff            	// #-1
  402adc:	ldr	x1, [x29, #240]
  402ae0:	bl	401900 <waddnstr@plt>
  402ae4:	b	402a10 <ferror@plt+0xdb0>
  402ae8:	bl	4019b0 <start_color@plt>
  402aec:	add	x20, x29, #0xf8
  402af0:	bl	401880 <use_default_colors@plt>
  402af4:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402af8:	add	x0, x0, #0xeb8
  402afc:	mov	w1, #0x9                   	// #9
  402b00:	mov	w4, w1
  402b04:	stp	w1, wzr, [x19, #84]
  402b08:	ldp	x2, x3, [x0]
  402b0c:	stp	x2, x3, [x29, #248]
  402b10:	ldrh	w0, [x0, #16]
  402b14:	strh	w0, [x29, #264]
  402b18:	str	wzr, [x19, #92]
  402b1c:	cmp	w4, #0x0
  402b20:	mov	w0, #0x0                   	// #0
  402b24:	b.le	402b58 <ferror@plt+0xef8>
  402b28:	ldr	w3, [x19, #88]
  402b2c:	ldrh	w1, [x20, w0, sxtw #1]
  402b30:	ldrh	w2, [x20, w3, sxtw #1]
  402b34:	madd	w0, w3, w4, w0
  402b38:	add	w0, w0, #0x1
  402b3c:	bl	401950 <init_pair@plt>
  402b40:	ldr	w0, [x19, #92]
  402b44:	ldr	w4, [x19, #84]
  402b48:	add	w0, w0, #0x1
  402b4c:	str	w0, [x19, #92]
  402b50:	cmp	w4, w0
  402b54:	b.gt	402b28 <ferror@plt+0xec8>
  402b58:	ldp	w4, w0, [x19, #84]
  402b5c:	add	w0, w0, #0x1
  402b60:	str	w0, [x19, #88]
  402b64:	cmp	w0, w4
  402b68:	b.lt	402b18 <ferror@plt+0xeb8>  // b.tstop
  402b6c:	stp	wzr, wzr, [x19, #88]
  402b70:	str	wzr, [x19, #96]
  402b74:	b	401ec4 <ferror@plt+0x264>
  402b78:	ldr	x0, [x22, #1040]
  402b7c:	stp	wzr, wzr, [x19, #88]
  402b80:	str	wzr, [x19, #96]
  402b84:	cbz	x0, 402524 <ferror@plt+0x8c4>
  402b88:	mov	w1, #0x1                   	// #1
  402b8c:	str	w1, [x0, #116]
  402b90:	mov	w1, #0x100                 	// #256
  402b94:	str	w1, [x0, #16]
  402b98:	b	402524 <ferror@plt+0x8c4>
  402b9c:	bl	401bd0 <wmove@plt>
  402ba0:	cmn	w0, #0x1
  402ba4:	b.eq	40275c <ferror@plt+0xafc>  // b.none
  402ba8:	ldr	x0, [x20]
  402bac:	ldr	x1, [x29, #176]
  402bb0:	ldr	x2, [x24]
  402bb4:	sub	w2, w2, w26
  402bb8:	bl	401900 <waddnstr@plt>
  402bbc:	b	40275c <ferror@plt+0xafc>
  402bc0:	sub	w2, w23, #0x4
  402bc4:	mov	x0, x27
  402bc8:	sub	w2, w2, w25
  402bcc:	mov	w1, #0x0                   	// #0
  402bd0:	bl	401bd0 <wmove@plt>
  402bd4:	cmn	w0, #0x1
  402bd8:	b.eq	40275c <ferror@plt+0xafc>  // b.none
  402bdc:	b	402a98 <ferror@plt+0xe38>
  402be0:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402be4:	ldr	x0, [x0, #1024]
  402be8:	bl	402ee8 <ferror@plt+0x1288>
  402bec:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402bf0:	ldr	x0, [x0, #1000]
  402bf4:	bl	402ee8 <ferror@plt+0x1288>
  402bf8:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402bfc:	mov	x3, x23
  402c00:	add	x2, x2, #0xd48
  402c04:	mov	w1, #0x0                   	// #0
  402c08:	mov	w0, #0x1                   	// #1
  402c0c:	bl	401870 <error@plt>
  402c10:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402c14:	mov	w1, #0x0                   	// #0
  402c18:	add	x2, x2, #0xd30
  402c1c:	mov	w0, #0x1                   	// #1
  402c20:	bl	401870 <error@plt>
  402c24:	bl	401bf0 <__errno_location@plt>
  402c28:	mov	x3, x0
  402c2c:	mov	w2, #0x5                   	// #5
  402c30:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402c34:	mov	x0, #0x0                   	// #0
  402c38:	add	x1, x1, #0xdd0
  402c3c:	ldr	w19, [x3]
  402c40:	bl	401bb0 <dcgettext@plt>
  402c44:	ldr	x3, [x29, #136]
  402c48:	mov	x2, x0
  402c4c:	ldr	x1, [x29, #208]
  402c50:	mov	w0, #0x4                   	// #4
  402c54:	ldr	x3, [x1, x3]
  402c58:	mov	w1, w19
  402c5c:	bl	401870 <error@plt>
  402c60:	bl	401bf0 <__errno_location@plt>
  402c64:	mov	x3, x0
  402c68:	mov	w2, #0x5                   	// #5
  402c6c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402c70:	mov	x0, #0x0                   	// #0
  402c74:	add	x1, x1, #0xdf0
  402c78:	ldr	w19, [x3]
  402c7c:	bl	401bb0 <dcgettext@plt>
  402c80:	mov	x2, x0
  402c84:	mov	w0, #0x5                   	// #5
  402c88:	mov	w1, w19
  402c8c:	bl	401870 <error@plt>
  402c90:	bl	401bf0 <__errno_location@plt>
  402c94:	mov	x3, x0
  402c98:	mov	w2, #0x5                   	// #5
  402c9c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402ca0:	mov	x0, #0x0                   	// #0
  402ca4:	add	x1, x1, #0xd88
  402ca8:	ldr	w19, [x3]
  402cac:	bl	401bb0 <dcgettext@plt>
  402cb0:	mov	x2, x0
  402cb4:	mov	w0, #0x7                   	// #7
  402cb8:	mov	w1, w19
  402cbc:	bl	401870 <error@plt>
  402cc0:	bl	401bf0 <__errno_location@plt>
  402cc4:	mov	x3, x0
  402cc8:	mov	w2, #0x5                   	// #5
  402ccc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402cd0:	mov	x0, #0x0                   	// #0
  402cd4:	add	x1, x1, #0xda8
  402cd8:	ldr	w19, [x3]
  402cdc:	bl	401bb0 <dcgettext@plt>
  402ce0:	mov	x2, x0
  402ce4:	mov	w0, #0x2                   	// #2
  402ce8:	mov	w1, w19
  402cec:	bl	401870 <error@plt>
  402cf0:	bl	401bf0 <__errno_location@plt>
  402cf4:	mov	x3, x0
  402cf8:	mov	w2, #0x5                   	// #5
  402cfc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d00:	mov	x0, #0x0                   	// #0
  402d04:	add	x1, x1, #0xdc0
  402d08:	ldr	w19, [x3]
  402d0c:	bl	401bb0 <dcgettext@plt>
  402d10:	mov	x2, x0
  402d14:	mov	w0, #0x3                   	// #3
  402d18:	mov	w1, w19
  402d1c:	bl	401870 <error@plt>
  402d20:	adrp	x23, 417000 <ferror@plt+0x153a0>
  402d24:	mov	w2, #0x0                   	// #0
  402d28:	ldr	x1, [x24, #8]
  402d2c:	ldr	x0, [x23, #1040]
  402d30:	sub	w1, w1, #0x1
  402d34:	bl	401bd0 <wmove@plt>
  402d38:	cmn	w0, #0x1
  402d3c:	b.eq	402d68 <ferror@plt+0x1108>  // b.none
  402d40:	ldr	x19, [x23, #1040]
  402d44:	mov	w2, #0x5                   	// #5
  402d48:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d4c:	mov	x0, #0x0                   	// #0
  402d50:	add	x1, x1, #0xe00
  402d54:	bl	401bb0 <dcgettext@plt>
  402d58:	mov	w2, #0xffffffff            	// #-1
  402d5c:	mov	x1, x0
  402d60:	mov	x0, x19
  402d64:	bl	401900 <waddnstr@plt>
  402d68:	ldr	x0, [x23, #1040]
  402d6c:	bl	401990 <wrefresh@plt>
  402d70:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402d74:	ldr	x0, [x0, #1032]
  402d78:	bl	4019e0 <fgetc@plt>
  402d7c:	bl	401b50 <endwin@plt>
  402d80:	mov	w0, #0x8                   	// #8
  402d84:	bl	401860 <exit@plt>
  402d88:	mov	w28, w26
  402d8c:	mov	w23, #0x0                   	// #0
  402d90:	str	wzr, [x29, #220]
  402d94:	b	4021b0 <ferror@plt+0x550>
  402d98:	bl	401bf0 <__errno_location@plt>
  402d9c:	mov	x3, x0
  402da0:	mov	w2, #0x5                   	// #5
  402da4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402da8:	mov	x0, #0x0                   	// #0
  402dac:	add	x1, x1, #0xdf8
  402db0:	ldr	w19, [x3]
  402db4:	bl	401bb0 <dcgettext@plt>
  402db8:	mov	x2, x0
  402dbc:	mov	w0, #0x8                   	// #8
  402dc0:	mov	w1, w19
  402dc4:	bl	401870 <error@plt>
  402dc8:	mov	x29, #0x0                   	// #0
  402dcc:	mov	x30, #0x0                   	// #0
  402dd0:	mov	x5, x0
  402dd4:	ldr	x1, [sp]
  402dd8:	add	x2, sp, #0x8
  402ddc:	mov	x6, sp
  402de0:	movz	x0, #0x0, lsl #48
  402de4:	movk	x0, #0x0, lsl #32
  402de8:	movk	x0, #0x40, lsl #16
  402dec:	movk	x0, #0x1c70
  402df0:	movz	x3, #0x0, lsl #48
  402df4:	movk	x3, #0x0, lsl #32
  402df8:	movk	x3, #0x40, lsl #16
  402dfc:	movk	x3, #0x5888
  402e00:	movz	x4, #0x0, lsl #48
  402e04:	movk	x4, #0x0, lsl #32
  402e08:	movk	x4, #0x40, lsl #16
  402e0c:	movk	x4, #0x5908
  402e10:	bl	4019d0 <__libc_start_main@plt>
  402e14:	bl	401ac0 <abort@plt>
  402e18:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402e1c:	ldr	x0, [x0, #4064]
  402e20:	cbz	x0, 402e28 <ferror@plt+0x11c8>
  402e24:	b	401ab0 <__gmon_start__@plt>
  402e28:	ret
  402e2c:	nop
  402e30:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402e34:	add	x0, x0, #0x3d8
  402e38:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402e3c:	add	x1, x1, #0x3d8
  402e40:	cmp	x1, x0
  402e44:	b.eq	402e5c <ferror@plt+0x11fc>  // b.none
  402e48:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402e4c:	ldr	x1, [x1, #2360]
  402e50:	cbz	x1, 402e5c <ferror@plt+0x11fc>
  402e54:	mov	x16, x1
  402e58:	br	x16
  402e5c:	ret
  402e60:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402e64:	add	x0, x0, #0x3d8
  402e68:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402e6c:	add	x1, x1, #0x3d8
  402e70:	sub	x1, x1, x0
  402e74:	lsr	x2, x1, #63
  402e78:	add	x1, x2, x1, asr #3
  402e7c:	cmp	xzr, x1, asr #1
  402e80:	asr	x1, x1, #1
  402e84:	b.eq	402e9c <ferror@plt+0x123c>  // b.none
  402e88:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402e8c:	ldr	x2, [x2, #2368]
  402e90:	cbz	x2, 402e9c <ferror@plt+0x123c>
  402e94:	mov	x16, x2
  402e98:	br	x16
  402e9c:	ret
  402ea0:	stp	x29, x30, [sp, #-32]!
  402ea4:	mov	x29, sp
  402ea8:	str	x19, [sp, #16]
  402eac:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402eb0:	ldrb	w0, [x19, #1056]
  402eb4:	cbnz	w0, 402ec4 <ferror@plt+0x1264>
  402eb8:	bl	402e30 <ferror@plt+0x11d0>
  402ebc:	mov	w0, #0x1                   	// #1
  402ec0:	strb	w0, [x19, #1056]
  402ec4:	ldr	x19, [sp, #16]
  402ec8:	ldp	x29, x30, [sp], #32
  402ecc:	ret
  402ed0:	b	402e60 <ferror@plt+0x1200>
  402ed4:	nop
  402ed8:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402edc:	mov	w1, #0x1                   	// #1
  402ee0:	str	w1, [x0, #1072]
  402ee4:	ret
  402ee8:	stp	x29, x30, [sp, #-32]!
  402eec:	mov	w2, #0x5                   	// #5
  402ef0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402ef4:	mov	x29, sp
  402ef8:	add	x1, x1, #0x948
  402efc:	str	x19, [sp, #16]
  402f00:	mov	x19, x0
  402f04:	mov	x0, #0x0                   	// #0
  402f08:	bl	401bb0 <dcgettext@plt>
  402f0c:	mov	x1, x19
  402f10:	bl	401850 <fputs@plt>
  402f14:	mov	w2, #0x5                   	// #5
  402f18:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402f1c:	mov	x0, #0x0                   	// #0
  402f20:	add	x1, x1, #0x958
  402f24:	bl	401bb0 <dcgettext@plt>
  402f28:	mov	x1, x0
  402f2c:	adrp	x2, 417000 <ferror@plt+0x153a0>
  402f30:	mov	x0, x19
  402f34:	ldr	x2, [x2, #1048]
  402f38:	bl	401c20 <fprintf@plt>
  402f3c:	mov	w2, #0x5                   	// #5
  402f40:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402f44:	mov	x0, #0x0                   	// #0
  402f48:	add	x1, x1, #0x970
  402f4c:	bl	401bb0 <dcgettext@plt>
  402f50:	mov	x1, x19
  402f54:	bl	401850 <fputs@plt>
  402f58:	mov	w2, #0x5                   	// #5
  402f5c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402f60:	mov	x0, #0x0                   	// #0
  402f64:	add	x1, x1, #0x980
  402f68:	bl	401bb0 <dcgettext@plt>
  402f6c:	mov	x1, x19
  402f70:	bl	401850 <fputs@plt>
  402f74:	mov	w2, #0x5                   	// #5
  402f78:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402f7c:	mov	x0, #0x0                   	// #0
  402f80:	add	x1, x1, #0x9c0
  402f84:	bl	401bb0 <dcgettext@plt>
  402f88:	mov	x1, x19
  402f8c:	bl	401850 <fputs@plt>
  402f90:	mov	w2, #0x5                   	// #5
  402f94:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402f98:	mov	x0, #0x0                   	// #0
  402f9c:	add	x1, x1, #0xa08
  402fa0:	bl	401bb0 <dcgettext@plt>
  402fa4:	mov	x1, x19
  402fa8:	bl	401850 <fputs@plt>
  402fac:	mov	w2, #0x5                   	// #5
  402fb0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402fb4:	mov	x0, #0x0                   	// #0
  402fb8:	add	x1, x1, #0xa68
  402fbc:	bl	401bb0 <dcgettext@plt>
  402fc0:	mov	x1, x19
  402fc4:	bl	401850 <fputs@plt>
  402fc8:	mov	w2, #0x5                   	// #5
  402fcc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402fd0:	mov	x0, #0x0                   	// #0
  402fd4:	add	x1, x1, #0xaa8
  402fd8:	bl	401bb0 <dcgettext@plt>
  402fdc:	mov	x1, x19
  402fe0:	bl	401850 <fputs@plt>
  402fe4:	mov	w2, #0x5                   	// #5
  402fe8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402fec:	mov	x0, #0x0                   	// #0
  402ff0:	add	x1, x1, #0xae8
  402ff4:	bl	401bb0 <dcgettext@plt>
  402ff8:	mov	x1, x19
  402ffc:	bl	401850 <fputs@plt>
  403000:	mov	w2, #0x5                   	// #5
  403004:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403008:	mov	x0, #0x0                   	// #0
  40300c:	add	x1, x1, #0xb28
  403010:	bl	401bb0 <dcgettext@plt>
  403014:	mov	x1, x19
  403018:	bl	401850 <fputs@plt>
  40301c:	mov	w2, #0x5                   	// #5
  403020:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403024:	mov	x0, #0x0                   	// #0
  403028:	add	x1, x1, #0xb70
  40302c:	bl	401bb0 <dcgettext@plt>
  403030:	mov	x1, x19
  403034:	bl	401850 <fputs@plt>
  403038:	mov	w2, #0x5                   	// #5
  40303c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403040:	mov	x0, #0x0                   	// #0
  403044:	add	x1, x1, #0xba0
  403048:	bl	401bb0 <dcgettext@plt>
  40304c:	mov	x1, x19
  403050:	bl	401850 <fputs@plt>
  403054:	mov	w2, #0x5                   	// #5
  403058:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40305c:	mov	x0, #0x0                   	// #0
  403060:	add	x1, x1, #0xbe0
  403064:	bl	401bb0 <dcgettext@plt>
  403068:	mov	x1, x19
  40306c:	bl	401850 <fputs@plt>
  403070:	mov	w2, #0x5                   	// #5
  403074:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403078:	mov	x0, #0x0                   	// #0
  40307c:	add	x1, x1, #0xbe8
  403080:	bl	401bb0 <dcgettext@plt>
  403084:	mov	x1, x19
  403088:	bl	401850 <fputs@plt>
  40308c:	mov	w2, #0x5                   	// #5
  403090:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403094:	mov	x0, #0x0                   	// #0
  403098:	add	x1, x1, #0xc18
  40309c:	bl	401bb0 <dcgettext@plt>
  4030a0:	mov	x1, x19
  4030a4:	bl	401850 <fputs@plt>
  4030a8:	mov	w2, #0x5                   	// #5
  4030ac:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4030b0:	mov	x0, #0x0                   	// #0
  4030b4:	add	x1, x1, #0xc50
  4030b8:	bl	401bb0 <dcgettext@plt>
  4030bc:	mov	x1, x0
  4030c0:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4030c4:	mov	x0, x19
  4030c8:	add	x2, x2, #0xc70
  4030cc:	bl	401c20 <fprintf@plt>
  4030d0:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4030d4:	ldr	x0, [x0, #1000]
  4030d8:	cmp	x0, x19
  4030dc:	cset	w0, eq  // eq = none
  4030e0:	bl	401860 <exit@plt>
  4030e4:	nop
  4030e8:	stp	x29, x30, [sp, #-64]!
  4030ec:	mov	x29, sp
  4030f0:	stp	x19, x20, [sp, #16]
  4030f4:	adrp	x19, 417000 <ferror@plt+0x153a0>
  4030f8:	add	x19, x19, #0x430
  4030fc:	ldr	w0, [x19, #4]
  403100:	cbz	w0, 403140 <ferror@plt+0x14e0>
  403104:	add	x20, sp, #0x38
  403108:	ldr	w0, [x19, #40]
  40310c:	cbz	w0, 4031f8 <ferror@plt+0x1598>
  403110:	mov	x2, x20
  403114:	mov	x1, #0x5413                	// #21523
  403118:	mov	w0, #0x2                   	// #2
  40311c:	bl	401c40 <ioctl@plt>
  403120:	cbnz	w0, 403134 <ferror@plt+0x14d4>
  403124:	ldr	w1, [x19, #4]
  403128:	ldr	w0, [x19, #40]
  40312c:	tbnz	w1, #31, 4031bc <ferror@plt+0x155c>
  403130:	tbnz	w0, #31, 403270 <ferror@plt+0x1610>
  403134:	ldp	x19, x20, [sp, #16]
  403138:	ldp	x29, x30, [sp], #64
  40313c:	ret
  403140:	adrp	x0, 405000 <ferror@plt+0x33a0>
  403144:	add	x0, x0, #0xc80
  403148:	bl	401c00 <getenv@plt>
  40314c:	mov	w1, #0xffffffff            	// #-1
  403150:	str	w1, [x19, #4]
  403154:	cbz	x0, 403104 <ferror@plt+0x14a4>
  403158:	ldrb	w1, [x0]
  40315c:	add	x20, sp, #0x38
  403160:	cbz	w1, 403108 <ferror@plt+0x14a8>
  403164:	mov	x1, x20
  403168:	mov	w2, #0x0                   	// #0
  40316c:	str	x21, [sp, #32]
  403170:	bl	401b10 <strtol@plt>
  403174:	ldr	x1, [sp, #56]
  403178:	mov	x3, #0xffffffffffffffff    	// #-1
  40317c:	ldrb	w1, [x1]
  403180:	cmp	w1, #0x0
  403184:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  403188:	b.gt	4032d0 <ferror@plt+0x1670>
  40318c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403190:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403194:	add	x2, x2, #0xc88
  403198:	add	x21, x19, #0x10
  40319c:	mov	x1, #0x18                  	// #24
  4031a0:	str	x3, [x0, #568]
  4031a4:	mov	x0, x21
  4031a8:	bl	401940 <snprintf@plt>
  4031ac:	mov	x0, x21
  4031b0:	bl	401a60 <putenv@plt>
  4031b4:	ldr	x21, [sp, #32]
  4031b8:	b	403108 <ferror@plt+0x14a8>
  4031bc:	tbnz	w0, #31, 4032b8 <ferror@plt+0x1658>
  4031c0:	ldrh	w3, [sp, #58]
  4031c4:	cbz	w3, 403134 <ferror@plt+0x14d4>
  4031c8:	and	x3, x3, #0xffff
  4031cc:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4031d0:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4031d4:	add	x2, x2, #0xc88
  4031d8:	add	x19, x19, #0x10
  4031dc:	mov	x1, #0x18                  	// #24
  4031e0:	str	x3, [x0, #568]
  4031e4:	mov	x0, x19
  4031e8:	bl	401940 <snprintf@plt>
  4031ec:	mov	x0, x19
  4031f0:	bl	401a60 <putenv@plt>
  4031f4:	b	403134 <ferror@plt+0x14d4>
  4031f8:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4031fc:	add	x0, x0, #0xc98
  403200:	bl	401c00 <getenv@plt>
  403204:	mov	w1, #0xffffffff            	// #-1
  403208:	str	w1, [x19, #40]
  40320c:	cbz	x0, 403110 <ferror@plt+0x14b0>
  403210:	ldrb	w1, [x0]
  403214:	cbz	w1, 403110 <ferror@plt+0x14b0>
  403218:	mov	x1, x20
  40321c:	mov	w2, #0x0                   	// #0
  403220:	str	x21, [sp, #32]
  403224:	bl	401b10 <strtol@plt>
  403228:	ldr	x1, [sp, #56]
  40322c:	mov	x3, #0xffffffffffffffff    	// #-1
  403230:	ldrb	w1, [x1]
  403234:	cmp	w1, #0x0
  403238:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40323c:	b.gt	4032c4 <ferror@plt+0x1664>
  403240:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403244:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403248:	add	x2, x2, #0xca0
  40324c:	add	x21, x19, #0x30
  403250:	mov	x1, #0x18                  	// #24
  403254:	str	x3, [x0, #576]
  403258:	mov	x0, x21
  40325c:	bl	401940 <snprintf@plt>
  403260:	mov	x0, x21
  403264:	bl	401a60 <putenv@plt>
  403268:	ldr	x21, [sp, #32]
  40326c:	b	403110 <ferror@plt+0x14b0>
  403270:	ldrh	w3, [sp, #56]
  403274:	cbz	w3, 403134 <ferror@plt+0x14d4>
  403278:	and	x3, x3, #0xffff
  40327c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403280:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403284:	add	x2, x2, #0xca0
  403288:	add	x20, x19, #0x30
  40328c:	mov	x1, #0x18                  	// #24
  403290:	str	x3, [x0, #576]
  403294:	mov	x0, x20
  403298:	bl	401940 <snprintf@plt>
  40329c:	mov	x0, x20
  4032a0:	bl	401a60 <putenv@plt>
  4032a4:	ldr	w0, [x19, #4]
  4032a8:	tbnz	w0, #31, 4031c0 <ferror@plt+0x1560>
  4032ac:	ldp	x19, x20, [sp, #16]
  4032b0:	ldp	x29, x30, [sp], #64
  4032b4:	ret
  4032b8:	ldrh	w3, [sp, #56]
  4032bc:	cbnz	w3, 403278 <ferror@plt+0x1618>
  4032c0:	b	4031c0 <ferror@plt+0x1560>
  4032c4:	sxtw	x3, w0
  4032c8:	str	w0, [x19, #40]
  4032cc:	b	403240 <ferror@plt+0x15e0>
  4032d0:	sxtw	x3, w0
  4032d4:	str	w0, [x19, #4]
  4032d8:	b	40318c <ferror@plt+0x152c>
  4032dc:	nop
  4032e0:	stp	x29, x30, [sp, #-16]!
  4032e4:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4032e8:	mov	x29, sp
  4032ec:	ldr	w0, [x0, #1144]
  4032f0:	cbnz	w0, 4032fc <ferror@plt+0x169c>
  4032f4:	mov	w0, #0x0                   	// #0
  4032f8:	bl	401860 <exit@plt>
  4032fc:	bl	401b50 <endwin@plt>
  403300:	b	4032f4 <ferror@plt+0x1694>
  403304:	nop
  403308:	stp	x29, x30, [sp, #-64]!
  40330c:	mov	x29, sp
  403310:	stp	x19, x20, [sp, #16]
  403314:	mov	x19, x0
  403318:	str	x21, [sp, #32]
  40331c:	mov	x21, x1
  403320:	str	xzr, [sp, #56]
  403324:	bl	401bf0 <__errno_location@plt>
  403328:	mov	x20, x0
  40332c:	cbz	x19, 40337c <ferror@plt+0x171c>
  403330:	ldrb	w0, [x19]
  403334:	cbz	w0, 40337c <ferror@plt+0x171c>
  403338:	str	wzr, [x20]
  40333c:	add	x1, sp, #0x38
  403340:	mov	x0, x19
  403344:	mov	w2, #0xa                   	// #10
  403348:	bl	401b10 <strtol@plt>
  40334c:	ldr	w1, [x20]
  403350:	cbnz	w1, 403380 <ferror@plt+0x1720>
  403354:	ldr	x2, [sp, #56]
  403358:	cmp	x2, #0x0
  40335c:	ccmp	x2, x19, #0x4, ne  // ne = any
  403360:	b.eq	403380 <ferror@plt+0x1720>  // b.none
  403364:	ldrb	w2, [x2]
  403368:	cbnz	w2, 403380 <ferror@plt+0x1720>
  40336c:	ldp	x19, x20, [sp, #16]
  403370:	ldr	x21, [sp, #32]
  403374:	ldp	x29, x30, [sp], #64
  403378:	ret
  40337c:	ldr	w1, [x20]
  403380:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403384:	mov	x4, x19
  403388:	mov	x3, x21
  40338c:	add	x2, x2, #0xed0
  403390:	mov	w0, #0x1                   	// #1
  403394:	bl	401870 <error@plt>
  403398:	stp	x29, x30, [sp, #-64]!
  40339c:	mov	x29, sp
  4033a0:	stp	x19, x20, [sp, #16]
  4033a4:	mov	x19, x0
  4033a8:	str	x21, [sp, #32]
  4033ac:	mov	x21, x1
  4033b0:	str	xzr, [sp, #56]
  4033b4:	bl	401bf0 <__errno_location@plt>
  4033b8:	mov	x20, x0
  4033bc:	cbz	x19, 403408 <ferror@plt+0x17a8>
  4033c0:	ldrb	w0, [x19]
  4033c4:	cbz	w0, 403408 <ferror@plt+0x17a8>
  4033c8:	str	wzr, [x20]
  4033cc:	add	x1, sp, #0x38
  4033d0:	mov	x0, x19
  4033d4:	bl	401890 <strtod@plt>
  4033d8:	ldr	w1, [x20]
  4033dc:	cbnz	w1, 40340c <ferror@plt+0x17ac>
  4033e0:	ldr	x0, [sp, #56]
  4033e4:	cmp	x0, #0x0
  4033e8:	ccmp	x0, x19, #0x4, ne  // ne = any
  4033ec:	b.eq	40340c <ferror@plt+0x17ac>  // b.none
  4033f0:	ldrb	w0, [x0]
  4033f4:	cbnz	w0, 40340c <ferror@plt+0x17ac>
  4033f8:	ldp	x19, x20, [sp, #16]
  4033fc:	ldr	x21, [sp, #32]
  403400:	ldp	x29, x30, [sp], #64
  403404:	ret
  403408:	ldr	w1, [x20]
  40340c:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403410:	mov	x4, x19
  403414:	mov	x3, x21
  403418:	add	x2, x2, #0xed0
  40341c:	mov	w0, #0x1                   	// #1
  403420:	bl	401870 <error@plt>
  403424:	nop
  403428:	stp	x29, x30, [sp, #-112]!
  40342c:	mov	x29, sp
  403430:	stp	x19, x20, [sp, #16]
  403434:	stp	x21, x22, [sp, #32]
  403438:	stp	x23, x24, [sp, #48]
  40343c:	mov	x24, x0
  403440:	stp	x25, x26, [sp, #64]
  403444:	mov	x25, x1
  403448:	cbz	x0, 40363c <ferror@plt+0x19dc>
  40344c:	ldrb	w21, [x0]
  403450:	cbz	w21, 40363c <ferror@plt+0x19dc>
  403454:	bl	401b00 <__ctype_b_loc@plt>
  403458:	mov	x22, x24
  40345c:	ldr	x23, [x0]
  403460:	ubfiz	x1, x21, #1, #8
  403464:	ldrh	w0, [x23, x1]
  403468:	tbz	w0, #13, 403480 <ferror@plt+0x1820>
  40346c:	nop
  403470:	ldrb	w21, [x22, #1]!
  403474:	ubfiz	x0, x21, #1, #8
  403478:	ldrh	w0, [x23, x0]
  40347c:	tbnz	w0, #13, 403470 <ferror@plt+0x1810>
  403480:	cmp	w21, #0x2d
  403484:	b.eq	403624 <ferror@plt+0x19c4>  // b.none
  403488:	cmp	w21, #0x2b
  40348c:	mov	w26, #0x0                   	// #0
  403490:	b.eq	403604 <ferror@plt+0x19a4>  // b.none
  403494:	tbz	w0, #11, 403618 <ferror@plt+0x19b8>
  403498:	adrp	x0, 405000 <ferror@plt+0x33a0>
  40349c:	add	x0, x0, #0xee0
  4034a0:	mov	x19, x22
  4034a4:	ldr	q2, [x0]
  4034a8:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4034ac:	add	x0, x0, #0xef0
  4034b0:	mov	v0.16b, v2.16b
  4034b4:	ldr	q1, [x0]
  4034b8:	bl	404c90 <ferror@plt+0x3030>
  4034bc:	mov	v2.16b, v0.16b
  4034c0:	ldrb	w0, [x19, #1]!
  4034c4:	ldrh	w0, [x23, x0, lsl #1]
  4034c8:	tbnz	w0, #11, 4034a8 <ferror@plt+0x1848>
  4034cc:	mov	x20, #0x0                   	// #0
  4034d0:	mov	x19, #0x0                   	// #0
  4034d4:	nop
  4034d8:	sub	w0, w21, #0x30
  4034dc:	str	q2, [sp, #80]
  4034e0:	bl	405478 <ferror@plt+0x3818>
  4034e4:	ldr	q2, [sp, #80]
  4034e8:	mov	v1.16b, v2.16b
  4034ec:	str	q2, [sp, #96]
  4034f0:	bl	404c90 <ferror@plt+0x3030>
  4034f4:	stp	x20, x19, [sp, #80]
  4034f8:	mov	v1.16b, v0.16b
  4034fc:	ldr	q0, [sp, #80]
  403500:	bl	403838 <ferror@plt+0x1bd8>
  403504:	str	q0, [sp, #80]
  403508:	adrp	x0, 405000 <ferror@plt+0x33a0>
  40350c:	add	x0, x0, #0xef0
  403510:	ldr	q2, [sp, #96]
  403514:	ldr	q1, [x0]
  403518:	mov	v0.16b, v2.16b
  40351c:	bl	404360 <ferror@plt+0x2700>
  403520:	ldrb	w21, [x22, #1]!
  403524:	mov	v2.16b, v0.16b
  403528:	ldp	x20, x19, [sp, #80]
  40352c:	ubfiz	x0, x21, #1, #8
  403530:	ldrh	w0, [x23, x0]
  403534:	tbnz	w0, #11, 4034d8 <ferror@plt+0x1878>
  403538:	cbz	w21, 4035d4 <ferror@plt+0x1974>
  40353c:	and	w21, w21, #0xfffffffd
  403540:	and	w21, w21, #0xff
  403544:	cmp	w21, #0x2c
  403548:	b.ne	403660 <ferror@plt+0x1a00>  // b.any
  40354c:	ldrb	w0, [x22, #1]
  403550:	add	x22, x22, #0x1
  403554:	ubfiz	x1, x0, #1, #8
  403558:	ldrh	w1, [x23, x1]
  40355c:	tbz	w1, #11, 4035d0 <ferror@plt+0x1970>
  403560:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403564:	add	x1, x1, #0xee0
  403568:	ldr	q2, [x1]
  40356c:	nop
  403570:	sub	w0, w0, #0x30
  403574:	str	q2, [sp, #80]
  403578:	bl	405478 <ferror@plt+0x3818>
  40357c:	ldr	q2, [sp, #80]
  403580:	mov	v1.16b, v2.16b
  403584:	str	q2, [sp, #96]
  403588:	bl	404c90 <ferror@plt+0x3030>
  40358c:	stp	x20, x19, [sp, #80]
  403590:	mov	v1.16b, v0.16b
  403594:	ldr	q0, [sp, #80]
  403598:	bl	403838 <ferror@plt+0x1bd8>
  40359c:	str	q0, [sp, #80]
  4035a0:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4035a4:	add	x0, x0, #0xef0
  4035a8:	ldr	q2, [sp, #96]
  4035ac:	ldr	q1, [x0]
  4035b0:	mov	v0.16b, v2.16b
  4035b4:	bl	404360 <ferror@plt+0x2700>
  4035b8:	mov	v2.16b, v0.16b
  4035bc:	ldrb	w0, [x22, #1]!
  4035c0:	ldp	x20, x19, [sp, #80]
  4035c4:	ubfiz	x1, x0, #1, #8
  4035c8:	ldrh	w1, [x23, x1]
  4035cc:	tbnz	w1, #11, 403570 <ferror@plt+0x1910>
  4035d0:	cbnz	w0, 40363c <ferror@plt+0x19dc>
  4035d4:	cmp	w26, #0x0
  4035d8:	eor	x0, x19, #0x8000000000000000
  4035dc:	csel	x0, x0, x19, ne  // ne = any
  4035e0:	stp	x20, x0, [sp, #80]
  4035e4:	ldr	q0, [sp, #80]
  4035e8:	bl	4054f8 <ferror@plt+0x3898>
  4035ec:	ldp	x19, x20, [sp, #16]
  4035f0:	ldp	x21, x22, [sp, #32]
  4035f4:	ldp	x23, x24, [sp, #48]
  4035f8:	ldp	x25, x26, [sp, #64]
  4035fc:	ldp	x29, x30, [sp], #112
  403600:	ret
  403604:	ldrb	w21, [x22, #1]
  403608:	add	x22, x22, #0x1
  40360c:	ubfiz	x0, x21, #1, #8
  403610:	ldrh	w0, [x23, x0]
  403614:	tbnz	w0, #11, 403498 <ferror@plt+0x1838>
  403618:	mov	x20, #0x0                   	// #0
  40361c:	mov	x19, #0x0                   	// #0
  403620:	b	403538 <ferror@plt+0x18d8>
  403624:	ldrb	w21, [x22, #1]
  403628:	mov	w26, #0x1                   	// #1
  40362c:	add	x22, x22, #0x1
  403630:	ubfiz	x0, x21, #1, #8
  403634:	ldrh	w0, [x23, x0]
  403638:	b	403494 <ferror@plt+0x1834>
  40363c:	bl	401bf0 <__errno_location@plt>
  403640:	mov	x1, x0
  403644:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403648:	mov	x4, x24
  40364c:	mov	x3, x25
  403650:	add	x2, x2, #0xed0
  403654:	ldr	w1, [x1]
  403658:	mov	w0, #0x1                   	// #1
  40365c:	bl	401870 <error@plt>
  403660:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403664:	mov	x4, x24
  403668:	mov	x3, x25
  40366c:	add	x2, x2, #0xed0
  403670:	mov	w1, #0x16                  	// #22
  403674:	mov	w0, #0x1                   	// #1
  403678:	bl	401870 <error@plt>
  40367c:	nop
  403680:	stp	x29, x30, [sp, #-32]!
  403684:	mov	x29, sp
  403688:	stp	x19, x20, [sp, #16]
  40368c:	mov	x19, x0
  403690:	bl	401930 <__fpending@plt>
  403694:	mov	x20, x0
  403698:	mov	x0, x19
  40369c:	bl	401c60 <ferror@plt>
  4036a0:	mov	w1, w0
  4036a4:	mov	x0, x19
  4036a8:	mov	w19, w1
  4036ac:	bl	401970 <fclose@plt>
  4036b0:	cbnz	w19, 4036d8 <ferror@plt+0x1a78>
  4036b4:	cbz	w0, 4036cc <ferror@plt+0x1a6c>
  4036b8:	cbnz	x20, 4036fc <ferror@plt+0x1a9c>
  4036bc:	bl	401bf0 <__errno_location@plt>
  4036c0:	ldr	w0, [x0]
  4036c4:	cmp	w0, #0x9
  4036c8:	csetm	w0, ne  // ne = any
  4036cc:	ldp	x19, x20, [sp, #16]
  4036d0:	ldp	x29, x30, [sp], #32
  4036d4:	ret
  4036d8:	cbnz	w0, 4036fc <ferror@plt+0x1a9c>
  4036dc:	bl	401bf0 <__errno_location@plt>
  4036e0:	mov	x1, x0
  4036e4:	mov	w0, #0xffffffff            	// #-1
  4036e8:	ldr	w2, [x1]
  4036ec:	cmp	w2, #0x20
  4036f0:	b.eq	4036cc <ferror@plt+0x1a6c>  // b.none
  4036f4:	str	wzr, [x1]
  4036f8:	b	4036cc <ferror@plt+0x1a6c>
  4036fc:	mov	w0, #0xffffffff            	// #-1
  403700:	b	4036cc <ferror@plt+0x1a6c>
  403704:	nop
  403708:	stp	x29, x30, [sp, #-48]!
  40370c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403710:	mov	x29, sp
  403714:	stp	x19, x20, [sp, #16]
  403718:	ldr	x19, [x0, #1024]
  40371c:	str	x21, [sp, #32]
  403720:	mov	x0, x19
  403724:	bl	401930 <__fpending@plt>
  403728:	mov	x21, x0
  40372c:	mov	x0, x19
  403730:	bl	401c60 <ferror@plt>
  403734:	mov	w20, w0
  403738:	mov	x0, x19
  40373c:	bl	401970 <fclose@plt>
  403740:	mov	w19, w0
  403744:	cbnz	w20, 403814 <ferror@plt+0x1bb4>
  403748:	cbz	w0, 403764 <ferror@plt+0x1b04>
  40374c:	bl	401bf0 <__errno_location@plt>
  403750:	mov	x20, x0
  403754:	ldr	w0, [x0]
  403758:	cbnz	x21, 4037b8 <ferror@plt+0x1b58>
  40375c:	cmp	w0, #0x9
  403760:	b.ne	4037b8 <ferror@plt+0x1b58>  // b.any
  403764:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403768:	ldr	x20, [x0, #1000]
  40376c:	mov	x0, x20
  403770:	bl	401930 <__fpending@plt>
  403774:	mov	x21, x0
  403778:	mov	x0, x20
  40377c:	bl	401c60 <ferror@plt>
  403780:	mov	w19, w0
  403784:	mov	x0, x20
  403788:	bl	401970 <fclose@plt>
  40378c:	cbnz	w19, 4037f4 <ferror@plt+0x1b94>
  403790:	cbz	w0, 4037a8 <ferror@plt+0x1b48>
  403794:	cbnz	x21, 40380c <ferror@plt+0x1bac>
  403798:	bl	401bf0 <__errno_location@plt>
  40379c:	ldr	w0, [x0]
  4037a0:	cmp	w0, #0x9
  4037a4:	b.ne	40380c <ferror@plt+0x1bac>  // b.any
  4037a8:	ldp	x19, x20, [sp, #16]
  4037ac:	ldr	x21, [sp, #32]
  4037b0:	ldp	x29, x30, [sp], #48
  4037b4:	ret
  4037b8:	cmp	w0, #0x20
  4037bc:	b.eq	403764 <ferror@plt+0x1b04>  // b.none
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4037c8:	mov	x0, #0x0                   	// #0
  4037cc:	add	x1, x1, #0xf00
  4037d0:	bl	401bb0 <dcgettext@plt>
  4037d4:	mov	x3, x0
  4037d8:	ldr	w1, [x20]
  4037dc:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4037e0:	add	x2, x2, #0xf10
  4037e4:	mov	w0, #0x0                   	// #0
  4037e8:	bl	401870 <error@plt>
  4037ec:	mov	w0, #0x1                   	// #1
  4037f0:	bl	401830 <_exit@plt>
  4037f4:	cbnz	w0, 40380c <ferror@plt+0x1bac>
  4037f8:	bl	401bf0 <__errno_location@plt>
  4037fc:	ldr	w1, [x0]
  403800:	cmp	w1, #0x20
  403804:	b.eq	40380c <ferror@plt+0x1bac>  // b.none
  403808:	str	wzr, [x0]
  40380c:	mov	w0, #0x1                   	// #1
  403810:	bl	401830 <_exit@plt>
  403814:	bl	401bf0 <__errno_location@plt>
  403818:	mov	x20, x0
  40381c:	ldr	w0, [x0]
  403820:	cbnz	w19, 4037b8 <ferror@plt+0x1b58>
  403824:	cmp	w0, #0x20
  403828:	b.eq	403764 <ferror@plt+0x1b04>  // b.none
  40382c:	str	wzr, [x20]
  403830:	b	4037c0 <ferror@plt+0x1b60>
  403834:	nop
  403838:	stp	x29, x30, [sp, #-48]!
  40383c:	mov	x29, sp
  403840:	str	q0, [sp, #16]
  403844:	str	q1, [sp, #32]
  403848:	ldp	x4, x1, [sp, #16]
  40384c:	ldp	x0, x3, [sp, #32]
  403850:	mrs	x15, fpcr
  403854:	mov	x11, x0
  403858:	ubfiz	x0, x3, #3, #48
  40385c:	lsr	x6, x1, #63
  403860:	lsr	x5, x3, #63
  403864:	ubfiz	x2, x1, #3, #48
  403868:	orr	x9, x0, x11, lsr #61
  40386c:	ubfx	x7, x1, #48, #15
  403870:	ubfx	x0, x3, #48, #15
  403874:	mov	x12, x6
  403878:	and	w10, w6, #0xff
  40387c:	mov	x16, x6
  403880:	cmp	x6, x5
  403884:	orr	x2, x2, x4, lsr #61
  403888:	and	w6, w5, #0xff
  40388c:	mov	x1, x7
  403890:	lsl	x8, x4, #3
  403894:	mov	x3, x0
  403898:	lsl	x13, x11, #3
  40389c:	b.eq	403a48 <ferror@plt+0x1de8>  // b.none
  4038a0:	sub	w0, w7, w0
  4038a4:	cmp	w0, #0x0
  4038a8:	b.le	4039f4 <ferror@plt+0x1d94>
  4038ac:	cbz	x3, 403aa8 <ferror@plt+0x1e48>
  4038b0:	orr	x9, x9, #0x8000000000000
  4038b4:	mov	x3, #0x7fff                	// #32767
  4038b8:	cmp	x1, x3
  4038bc:	b.eq	403cac <ferror@plt+0x204c>  // b.none
  4038c0:	cmp	w0, #0x74
  4038c4:	b.gt	403d30 <ferror@plt+0x20d0>
  4038c8:	cmp	w0, #0x3f
  4038cc:	b.gt	403e90 <ferror@plt+0x2230>
  4038d0:	mov	w3, #0x40                  	// #64
  4038d4:	sub	w3, w3, w0
  4038d8:	lsr	x5, x13, x0
  4038dc:	lsl	x13, x13, x3
  4038e0:	cmp	x13, #0x0
  4038e4:	cset	x4, ne  // ne = any
  4038e8:	lsl	x3, x9, x3
  4038ec:	orr	x3, x3, x5
  4038f0:	lsr	x0, x9, x0
  4038f4:	orr	x3, x3, x4
  4038f8:	sub	x2, x2, x0
  4038fc:	subs	x8, x8, x3
  403900:	sbc	x2, x2, xzr
  403904:	and	x3, x2, #0x7ffffffffffff
  403908:	tbz	x2, #51, 403ae8 <ferror@plt+0x1e88>
  40390c:	cbz	x3, 403d14 <ferror@plt+0x20b4>
  403910:	clz	x0, x3
  403914:	sub	w0, w0, #0xc
  403918:	neg	w2, w0
  40391c:	lsl	x4, x3, x0
  403920:	lsl	x3, x8, x0
  403924:	lsr	x8, x8, x2
  403928:	orr	x2, x8, x4
  40392c:	cmp	x1, w0, sxtw
  403930:	sxtw	x4, w0
  403934:	b.gt	403cf4 <ferror@plt+0x2094>
  403938:	sub	w1, w0, w1
  40393c:	add	w0, w1, #0x1
  403940:	cmp	w0, #0x3f
  403944:	b.gt	403e58 <ferror@plt+0x21f8>
  403948:	mov	w1, #0x40                  	// #64
  40394c:	sub	w1, w1, w0
  403950:	lsr	x4, x3, x0
  403954:	lsl	x3, x3, x1
  403958:	cmp	x3, #0x0
  40395c:	lsl	x8, x2, x1
  403960:	cset	x1, ne  // ne = any
  403964:	orr	x8, x8, x4
  403968:	lsr	x2, x2, x0
  40396c:	orr	x8, x8, x1
  403970:	orr	x5, x8, x2
  403974:	cbz	x5, 403afc <ferror@plt+0x1e9c>
  403978:	and	x3, x8, #0x7
  40397c:	mov	x1, #0x0                   	// #0
  403980:	mov	w7, #0x1                   	// #1
  403984:	cbz	x3, 403d40 <ferror@plt+0x20e0>
  403988:	and	x3, x15, #0xc00000
  40398c:	cmp	x3, #0x400, lsl #12
  403990:	b.eq	403c84 <ferror@plt+0x2024>  // b.none
  403994:	cmp	x3, #0x800, lsl #12
  403998:	b.eq	403c64 <ferror@plt+0x2004>  // b.none
  40399c:	cbz	x3, 403c90 <ferror@plt+0x2030>
  4039a0:	and	x3, x2, #0x8000000000000
  4039a4:	mov	w0, #0x10                  	// #16
  4039a8:	cbz	w7, 4039b0 <ferror@plt+0x1d50>
  4039ac:	orr	w0, w0, #0x8
  4039b0:	cbz	x3, 403cc8 <ferror@plt+0x2068>
  4039b4:	add	x1, x1, #0x1
  4039b8:	mov	x3, #0x7fff                	// #32767
  4039bc:	cmp	x1, x3
  4039c0:	b.eq	403bac <ferror@plt+0x1f4c>  // b.none
  4039c4:	ubfx	x5, x2, #3, #48
  4039c8:	extr	x8, x2, x8, #3
  4039cc:	and	w1, w1, #0x7fff
  4039d0:	mov	x7, #0x0                   	// #0
  4039d4:	orr	w1, w1, w10, lsl #15
  4039d8:	bfxil	x7, x5, #0, #48
  4039dc:	fmov	d0, x8
  4039e0:	bfi	x7, x1, #48, #16
  4039e4:	fmov	v0.d[1], x7
  4039e8:	cbnz	w0, 403c08 <ferror@plt+0x1fa8>
  4039ec:	ldp	x29, x30, [sp], #48
  4039f0:	ret
  4039f4:	mov	x14, x5
  4039f8:	b.eq	403b14 <ferror@plt+0x1eb4>  // b.none
  4039fc:	cbnz	x7, 403d98 <ferror@plt+0x2138>
  403a00:	orr	x1, x2, x8
  403a04:	cbz	x1, 403ac4 <ferror@plt+0x1e64>
  403a08:	cmn	w0, #0x1
  403a0c:	b.eq	4041b4 <ferror@plt+0x2554>  // b.none
  403a10:	mov	x1, #0x7fff                	// #32767
  403a14:	mvn	w0, w0
  403a18:	cmp	x3, x1
  403a1c:	b.ne	403dac <ferror@plt+0x214c>  // b.any
  403a20:	orr	x0, x9, x13
  403a24:	cbnz	x0, 40410c <ferror@plt+0x24ac>
  403a28:	mov	x16, x14
  403a2c:	nop
  403a30:	mov	x6, #0x0                   	// #0
  403a34:	fmov	d0, x6
  403a38:	lsl	x16, x16, #63
  403a3c:	orr	x7, x16, #0x7fff000000000000
  403a40:	fmov	v0.d[1], x7
  403a44:	b	4039ec <ferror@plt+0x1d8c>
  403a48:	sub	w7, w7, w0
  403a4c:	cmp	w7, #0x0
  403a50:	b.le	403c1c <ferror@plt+0x1fbc>
  403a54:	cbz	x0, 403b5c <ferror@plt+0x1efc>
  403a58:	orr	x9, x9, #0x8000000000000
  403a5c:	mov	x0, #0x7fff                	// #32767
  403a60:	cmp	x1, x0
  403a64:	b.eq	403cac <ferror@plt+0x204c>  // b.none
  403a68:	cmp	w7, #0x74
  403a6c:	b.gt	403e40 <ferror@plt+0x21e0>
  403a70:	cmp	w7, #0x3f
  403a74:	b.gt	403f40 <ferror@plt+0x22e0>
  403a78:	mov	w0, #0x40                  	// #64
  403a7c:	sub	w0, w0, w7
  403a80:	lsr	x5, x13, x7
  403a84:	lsl	x13, x13, x0
  403a88:	cmp	x13, #0x0
  403a8c:	lsl	x3, x9, x0
  403a90:	cset	x4, ne  // ne = any
  403a94:	orr	x3, x3, x5
  403a98:	lsr	x0, x9, x7
  403a9c:	orr	x3, x3, x4
  403aa0:	add	x2, x2, x0
  403aa4:	b	403e4c <ferror@plt+0x21ec>
  403aa8:	orr	x3, x9, x13
  403aac:	cbz	x3, 403e1c <ferror@plt+0x21bc>
  403ab0:	subs	w0, w0, #0x1
  403ab4:	b.ne	4038b4 <ferror@plt+0x1c54>  // b.any
  403ab8:	subs	x8, x8, x13
  403abc:	sbc	x2, x2, x9
  403ac0:	b	403904 <ferror@plt+0x1ca4>
  403ac4:	mov	x0, #0x7fff                	// #32767
  403ac8:	cmp	x3, x0
  403acc:	b.eq	404200 <ferror@plt+0x25a0>  // b.none
  403ad0:	mov	w10, w6
  403ad4:	mov	x2, x9
  403ad8:	mov	x8, x13
  403adc:	mov	x1, x3
  403ae0:	mov	x12, x5
  403ae4:	nop
  403ae8:	orr	x5, x8, x2
  403aec:	and	x3, x8, #0x7
  403af0:	mov	w7, #0x0                   	// #0
  403af4:	cbnz	x1, 403984 <ferror@plt+0x1d24>
  403af8:	cbnz	x5, 403978 <ferror@plt+0x1d18>
  403afc:	mov	x8, #0x0                   	// #0
  403b00:	mov	x1, #0x0                   	// #0
  403b04:	mov	w0, #0x0                   	// #0
  403b08:	and	x5, x5, #0xffffffffffff
  403b0c:	and	w1, w1, #0x7fff
  403b10:	b	4039d0 <ferror@plt+0x1d70>
  403b14:	add	x5, x7, #0x1
  403b18:	tst	x5, #0x7ffe
  403b1c:	b.ne	403dec <ferror@plt+0x218c>  // b.any
  403b20:	orr	x7, x2, x8
  403b24:	orr	x5, x9, x13
  403b28:	cbnz	x1, 403fac <ferror@plt+0x234c>
  403b2c:	cbz	x7, 404054 <ferror@plt+0x23f4>
  403b30:	cbz	x5, 404068 <ferror@plt+0x2408>
  403b34:	subs	x4, x8, x13
  403b38:	cmp	x8, x13
  403b3c:	sbc	x3, x2, x9
  403b40:	tbz	x3, #51, 404234 <ferror@plt+0x25d4>
  403b44:	subs	x8, x13, x8
  403b48:	mov	w10, w6
  403b4c:	sbc	x2, x9, x2
  403b50:	mov	x12, x14
  403b54:	orr	x5, x8, x2
  403b58:	b	403974 <ferror@plt+0x1d14>
  403b5c:	orr	x0, x9, x13
  403b60:	cbz	x0, 404034 <ferror@plt+0x23d4>
  403b64:	subs	w7, w7, #0x1
  403b68:	b.ne	403a5c <ferror@plt+0x1dfc>  // b.any
  403b6c:	adds	x8, x8, x13
  403b70:	adc	x2, x9, x2
  403b74:	nop
  403b78:	tbz	x2, #51, 403ae8 <ferror@plt+0x1e88>
  403b7c:	add	x1, x1, #0x1
  403b80:	mov	x0, #0x7fff                	// #32767
  403b84:	cmp	x1, x0
  403b88:	b.eq	404074 <ferror@plt+0x2414>  // b.none
  403b8c:	and	x0, x8, #0x1
  403b90:	and	x3, x2, #0xfff7ffffffffffff
  403b94:	orr	x8, x0, x8, lsr #1
  403b98:	mov	w7, #0x0                   	// #0
  403b9c:	orr	x8, x8, x2, lsl #63
  403ba0:	lsr	x2, x3, #1
  403ba4:	and	x3, x8, #0x7
  403ba8:	b	403984 <ferror@plt+0x1d24>
  403bac:	and	x3, x15, #0xc00000
  403bb0:	cbz	x3, 403be8 <ferror@plt+0x1f88>
  403bb4:	cmp	x3, #0x400, lsl #12
  403bb8:	b.eq	403be0 <ferror@plt+0x1f80>  // b.none
  403bbc:	cmp	x3, #0x800, lsl #12
  403bc0:	csel	w12, w12, wzr, eq  // eq = none
  403bc4:	cbnz	w12, 403be8 <ferror@plt+0x1f88>
  403bc8:	mov	w1, #0x14                  	// #20
  403bcc:	mov	x8, #0xffffffffffffffff    	// #-1
  403bd0:	orr	w0, w0, w1
  403bd4:	mov	x5, #0x1fffffffffffffff    	// #2305843009213693951
  403bd8:	mov	x1, #0x7ffe                	// #32766
  403bdc:	b	403b08 <ferror@plt+0x1ea8>
  403be0:	cbnz	x12, 403bc8 <ferror@plt+0x1f68>
  403be4:	nop
  403be8:	mov	w1, #0x14                  	// #20
  403bec:	and	x16, x10, #0xff
  403bf0:	orr	w0, w0, w1
  403bf4:	mov	x6, #0x0                   	// #0
  403bf8:	fmov	d0, x6
  403bfc:	lsl	x16, x16, #63
  403c00:	orr	x7, x16, #0x7fff000000000000
  403c04:	fmov	v0.d[1], x7
  403c08:	str	q0, [sp, #16]
  403c0c:	bl	405818 <ferror@plt+0x3bb8>
  403c10:	ldr	q0, [sp, #16]
  403c14:	ldp	x29, x30, [sp], #48
  403c18:	ret
  403c1c:	b.eq	403d5c <ferror@plt+0x20fc>  // b.none
  403c20:	cbnz	x1, 403ee0 <ferror@plt+0x2280>
  403c24:	orr	x0, x2, x8
  403c28:	cbz	x0, 40414c <ferror@plt+0x24ec>
  403c2c:	cmn	w7, #0x1
  403c30:	b.eq	4042ac <ferror@plt+0x264c>  // b.none
  403c34:	mov	x0, #0x7fff                	// #32767
  403c38:	mvn	w7, w7
  403c3c:	cmp	x3, x0
  403c40:	b.ne	403ef4 <ferror@plt+0x2294>  // b.any
  403c44:	orr	x0, x9, x13
  403c48:	cbz	x0, 403a30 <ferror@plt+0x1dd0>
  403c4c:	lsr	x7, x9, #50
  403c50:	mov	x8, x13
  403c54:	eor	x7, x7, #0x1
  403c58:	mov	x2, x9
  403c5c:	and	w7, w7, #0x1
  403c60:	b	403cc0 <ferror@plt+0x2060>
  403c64:	mov	w0, #0x10                  	// #16
  403c68:	cbz	x12, 403c74 <ferror@plt+0x2014>
  403c6c:	adds	x8, x8, #0x8
  403c70:	cinc	x2, x2, cs  // cs = hs, nlast
  403c74:	and	x3, x2, #0x8000000000000
  403c78:	cbz	w7, 4039b0 <ferror@plt+0x1d50>
  403c7c:	orr	w0, w0, #0x8
  403c80:	b	4039b0 <ferror@plt+0x1d50>
  403c84:	mov	w0, #0x10                  	// #16
  403c88:	cbnz	x12, 403c74 <ferror@plt+0x2014>
  403c8c:	b	403c6c <ferror@plt+0x200c>
  403c90:	and	x3, x8, #0xf
  403c94:	mov	w0, #0x10                  	// #16
  403c98:	cmp	x3, #0x4
  403c9c:	b.eq	403c74 <ferror@plt+0x2014>  // b.none
  403ca0:	adds	x8, x8, #0x4
  403ca4:	cinc	x2, x2, cs  // cs = hs, nlast
  403ca8:	b	403c74 <ferror@plt+0x2014>
  403cac:	orr	x0, x2, x8
  403cb0:	cbz	x0, 403a30 <ferror@plt+0x1dd0>
  403cb4:	lsr	x7, x2, #50
  403cb8:	eor	x7, x7, #0x1
  403cbc:	and	w7, w7, #0x1
  403cc0:	mov	w0, w7
  403cc4:	mov	x1, #0x7fff                	// #32767
  403cc8:	lsr	x5, x2, #3
  403ccc:	extr	x8, x2, x8, #3
  403cd0:	mov	x2, #0x7fff                	// #32767
  403cd4:	cmp	x1, x2
  403cd8:	b.ne	403b08 <ferror@plt+0x1ea8>  // b.any
  403cdc:	orr	x1, x5, x8
  403ce0:	cbz	x1, 40434c <ferror@plt+0x26ec>
  403ce4:	orr	x5, x5, #0x800000000000
  403ce8:	mov	w1, #0x7fff                	// #32767
  403cec:	and	x5, x5, #0xffffffffffff
  403cf0:	b	4039d0 <ferror@plt+0x1d70>
  403cf4:	mov	x8, x3
  403cf8:	and	x2, x2, #0xfff7ffffffffffff
  403cfc:	sub	x1, x1, x4
  403d00:	orr	x5, x8, x2
  403d04:	and	x3, x8, #0x7
  403d08:	mov	w7, #0x0                   	// #0
  403d0c:	cbz	x1, 403af8 <ferror@plt+0x1e98>
  403d10:	b	403984 <ferror@plt+0x1d24>
  403d14:	clz	x2, x8
  403d18:	add	w0, w2, #0x34
  403d1c:	cmp	w0, #0x3f
  403d20:	b.le	403918 <ferror@plt+0x1cb8>
  403d24:	sub	w2, w2, #0xc
  403d28:	lsl	x2, x8, x2
  403d2c:	b	40392c <ferror@plt+0x1ccc>
  403d30:	orr	x0, x9, x13
  403d34:	cmp	x0, #0x0
  403d38:	cset	x3, ne  // ne = any
  403d3c:	b	4038fc <ferror@plt+0x1c9c>
  403d40:	and	x3, x2, #0x8000000000000
  403d44:	mov	w0, #0x0                   	// #0
  403d48:	cbz	w7, 4039b0 <ferror@plt+0x1d50>
  403d4c:	mov	w0, #0x0                   	// #0
  403d50:	tbz	w15, #11, 4039b0 <ferror@plt+0x1d50>
  403d54:	orr	w0, w0, #0x8
  403d58:	b	4039b0 <ferror@plt+0x1d50>
  403d5c:	add	x0, x1, #0x1
  403d60:	tst	x0, #0x7ffe
  403d64:	b.ne	403f6c <ferror@plt+0x230c>  // b.any
  403d68:	orr	x14, x2, x8
  403d6c:	cbnz	x1, 404128 <ferror@plt+0x24c8>
  403d70:	orr	x5, x9, x13
  403d74:	cbz	x14, 40417c <ferror@plt+0x251c>
  403d78:	cbz	x5, 404068 <ferror@plt+0x2408>
  403d7c:	adds	x8, x8, x13
  403d80:	adc	x2, x9, x2
  403d84:	tbz	x2, #51, 403b54 <ferror@plt+0x1ef4>
  403d88:	and	x2, x2, #0xfff7ffffffffffff
  403d8c:	and	x3, x8, #0x7
  403d90:	mov	x1, #0x1                   	// #1
  403d94:	b	403984 <ferror@plt+0x1d24>
  403d98:	mov	x1, #0x7fff                	// #32767
  403d9c:	neg	w0, w0
  403da0:	orr	x2, x2, #0x8000000000000
  403da4:	cmp	x3, x1
  403da8:	b.eq	403a20 <ferror@plt+0x1dc0>  // b.none
  403dac:	cmp	w0, #0x74
  403db0:	b.gt	403ebc <ferror@plt+0x225c>
  403db4:	cmp	w0, #0x3f
  403db8:	b.gt	4040d8 <ferror@plt+0x2478>
  403dbc:	mov	w1, #0x40                  	// #64
  403dc0:	sub	w1, w1, w0
  403dc4:	lsr	x4, x8, x0
  403dc8:	lsl	x8, x8, x1
  403dcc:	cmp	x8, #0x0
  403dd0:	lsl	x8, x2, x1
  403dd4:	cset	x1, ne  // ne = any
  403dd8:	orr	x8, x8, x4
  403ddc:	lsr	x0, x2, x0
  403de0:	orr	x8, x8, x1
  403de4:	sub	x9, x9, x0
  403de8:	b	403ec8 <ferror@plt+0x2268>
  403dec:	subs	x4, x8, x13
  403df0:	cmp	x8, x13
  403df4:	sbc	x3, x2, x9
  403df8:	tbnz	x3, #51, 403f94 <ferror@plt+0x2334>
  403dfc:	orr	x5, x4, x3
  403e00:	cbnz	x5, 4040c0 <ferror@plt+0x2460>
  403e04:	and	x15, x15, #0xc00000
  403e08:	mov	x8, #0x0                   	// #0
  403e0c:	cmp	x15, #0x800, lsl #12
  403e10:	mov	x1, #0x0                   	// #0
  403e14:	cset	w10, eq  // eq = none
  403e18:	b	403b08 <ferror@plt+0x1ea8>
  403e1c:	mov	x0, #0x7fff                	// #32767
  403e20:	cmp	x7, x0
  403e24:	b.ne	403ae8 <ferror@plt+0x1e88>  // b.any
  403e28:	orr	x0, x2, x8
  403e2c:	cbnz	x0, 403cb4 <ferror@plt+0x2054>
  403e30:	mov	x8, #0x0                   	// #0
  403e34:	mov	x5, #0x0                   	// #0
  403e38:	mov	w0, #0x0                   	// #0
  403e3c:	b	403cdc <ferror@plt+0x207c>
  403e40:	orr	x0, x9, x13
  403e44:	cmp	x0, #0x0
  403e48:	cset	x3, ne  // ne = any
  403e4c:	adds	x8, x3, x8
  403e50:	cinc	x2, x2, cs  // cs = hs, nlast
  403e54:	b	403b78 <ferror@plt+0x1f18>
  403e58:	mov	w4, #0x80                  	// #128
  403e5c:	sub	w4, w4, w0
  403e60:	cmp	w0, #0x40
  403e64:	sub	w8, w1, #0x3f
  403e68:	lsl	x0, x2, x4
  403e6c:	orr	x0, x3, x0
  403e70:	csel	x3, x0, x3, ne  // ne = any
  403e74:	lsr	x8, x2, x8
  403e78:	cmp	x3, #0x0
  403e7c:	mov	x2, #0x0                   	// #0
  403e80:	cset	x0, ne  // ne = any
  403e84:	orr	x8, x0, x8
  403e88:	mov	x5, x8
  403e8c:	b	403974 <ferror@plt+0x1d14>
  403e90:	mov	w4, #0x80                  	// #128
  403e94:	sub	w4, w4, w0
  403e98:	subs	w0, w0, #0x40
  403e9c:	lsl	x4, x9, x4
  403ea0:	orr	x4, x13, x4
  403ea4:	csel	x13, x4, x13, ne  // ne = any
  403ea8:	lsr	x0, x9, x0
  403eac:	cmp	x13, #0x0
  403eb0:	cset	x3, ne  // ne = any
  403eb4:	orr	x3, x3, x0
  403eb8:	b	4038fc <ferror@plt+0x1c9c>
  403ebc:	orr	x2, x2, x8
  403ec0:	cmp	x2, #0x0
  403ec4:	cset	x8, ne  // ne = any
  403ec8:	subs	x8, x13, x8
  403ecc:	mov	w10, w6
  403ed0:	sbc	x2, x9, xzr
  403ed4:	mov	x1, x3
  403ed8:	mov	x12, x14
  403edc:	b	403904 <ferror@plt+0x1ca4>
  403ee0:	mov	x0, #0x7fff                	// #32767
  403ee4:	neg	w7, w7
  403ee8:	orr	x2, x2, #0x8000000000000
  403eec:	cmp	x3, x0
  403ef0:	b.eq	403c44 <ferror@plt+0x1fe4>  // b.none
  403ef4:	cmp	w7, #0x74
  403ef8:	b.gt	4040c8 <ferror@plt+0x2468>
  403efc:	cmp	w7, #0x3f
  403f00:	b.gt	404188 <ferror@plt+0x2528>
  403f04:	mov	w1, #0x40                  	// #64
  403f08:	sub	w1, w1, w7
  403f0c:	lsr	x4, x8, x7
  403f10:	lsl	x8, x8, x1
  403f14:	cmp	x8, #0x0
  403f18:	cset	x0, ne  // ne = any
  403f1c:	lsl	x8, x2, x1
  403f20:	orr	x8, x8, x4
  403f24:	lsr	x7, x2, x7
  403f28:	orr	x8, x8, x0
  403f2c:	add	x9, x9, x7
  403f30:	adds	x8, x8, x13
  403f34:	mov	x1, x3
  403f38:	cinc	x2, x9, cs  // cs = hs, nlast
  403f3c:	b	403b78 <ferror@plt+0x1f18>
  403f40:	mov	w3, #0x80                  	// #128
  403f44:	sub	w3, w3, w7
  403f48:	subs	w0, w7, #0x40
  403f4c:	lsl	x3, x9, x3
  403f50:	orr	x3, x13, x3
  403f54:	csel	x13, x3, x13, ne  // ne = any
  403f58:	lsr	x0, x9, x0
  403f5c:	cmp	x13, #0x0
  403f60:	cset	x3, ne  // ne = any
  403f64:	orr	x3, x3, x0
  403f68:	b	403e4c <ferror@plt+0x21ec>
  403f6c:	mov	x1, #0x7fff                	// #32767
  403f70:	cmp	x0, x1
  403f74:	b.eq	4041d0 <ferror@plt+0x2570>  // b.none
  403f78:	adds	x8, x8, x13
  403f7c:	mov	x1, x0
  403f80:	adc	x2, x9, x2
  403f84:	ubfx	x3, x8, #1, #3
  403f88:	extr	x8, x2, x8, #1
  403f8c:	lsr	x2, x2, #1
  403f90:	b	403984 <ferror@plt+0x1d24>
  403f94:	cmp	x13, x8
  403f98:	mov	w10, w6
  403f9c:	sbc	x3, x9, x2
  403fa0:	sub	x8, x13, x8
  403fa4:	mov	x12, x14
  403fa8:	b	40390c <ferror@plt+0x1cac>
  403fac:	mov	x12, #0x7fff                	// #32767
  403fb0:	cmp	x1, x12
  403fb4:	b.eq	403fe0 <ferror@plt+0x2380>  // b.none
  403fb8:	cmp	x3, x12
  403fbc:	b.eq	404210 <ferror@plt+0x25b0>  // b.none
  403fc0:	cbnz	x7, 403ff8 <ferror@plt+0x2398>
  403fc4:	mov	w7, w0
  403fc8:	cbnz	x5, 4042f0 <ferror@plt+0x2690>
  403fcc:	mov	x8, #0xffffffffffffffff    	// #-1
  403fd0:	mov	x5, #0xffffffffffff        	// #281474976710655
  403fd4:	mov	w0, #0x1                   	// #1
  403fd8:	mov	w10, #0x0                   	// #0
  403fdc:	b	403ce4 <ferror@plt+0x2084>
  403fe0:	cbz	x7, 40430c <ferror@plt+0x26ac>
  403fe4:	lsr	x0, x2, #50
  403fe8:	cmp	x3, x1
  403fec:	eor	x0, x0, #0x1
  403ff0:	and	w0, w0, #0x1
  403ff4:	b.eq	404210 <ferror@plt+0x25b0>  // b.none
  403ff8:	cbz	x5, 40422c <ferror@plt+0x25cc>
  403ffc:	bfi	x4, x2, #61, #3
  404000:	lsr	x5, x2, #3
  404004:	mov	x8, x4
  404008:	tbz	x2, #50, 404024 <ferror@plt+0x23c4>
  40400c:	lsr	x1, x9, #3
  404010:	tbnz	x9, #50, 404024 <ferror@plt+0x23c4>
  404014:	mov	x8, x11
  404018:	mov	w10, w6
  40401c:	bfi	x8, x9, #61, #3
  404020:	mov	x5, x1
  404024:	extr	x5, x5, x8, #61
  404028:	bfi	x8, x5, #61, #3
  40402c:	lsr	x5, x5, #3
  404030:	b	403cdc <ferror@plt+0x207c>
  404034:	mov	x0, #0x7fff                	// #32767
  404038:	cmp	x1, x0
  40403c:	b.ne	403ae8 <ferror@plt+0x1e88>  // b.any
  404040:	orr	x0, x2, x8
  404044:	cbz	x0, 403e30 <ferror@plt+0x21d0>
  404048:	lsr	x7, x2, #50
  40404c:	eor	w7, w7, #0x1
  404050:	b	403cc0 <ferror@plt+0x2060>
  404054:	cbz	x5, 404168 <ferror@plt+0x2508>
  404058:	mov	w10, w6
  40405c:	mov	x2, x9
  404060:	mov	x8, x13
  404064:	mov	x12, x14
  404068:	mov	x1, #0x0                   	// #0
  40406c:	mov	x3, #0x0                   	// #0
  404070:	b	403d4c <ferror@plt+0x20ec>
  404074:	ands	x3, x15, #0xc00000
  404078:	b.eq	404104 <ferror@plt+0x24a4>  // b.none
  40407c:	cmp	x3, #0x400, lsl #12
  404080:	eor	w0, w10, #0x1
  404084:	cset	w1, eq  // eq = none
  404088:	tst	w1, w0
  40408c:	b.ne	404328 <ferror@plt+0x26c8>  // b.any
  404090:	cmp	x3, #0x800, lsl #12
  404094:	b.eq	4042d4 <ferror@plt+0x2674>  // b.none
  404098:	cmp	x3, #0x400, lsl #12
  40409c:	mov	w0, #0x14                  	// #20
  4040a0:	b.ne	403bb0 <ferror@plt+0x1f50>  // b.any
  4040a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4040a8:	mov	x1, #0x7ffe                	// #32766
  4040ac:	mov	x8, x2
  4040b0:	mov	w7, #0x0                   	// #0
  4040b4:	mov	w0, #0x14                  	// #20
  4040b8:	cbnz	x12, 403c74 <ferror@plt+0x2014>
  4040bc:	b	403c6c <ferror@plt+0x200c>
  4040c0:	mov	x8, x4
  4040c4:	b	40390c <ferror@plt+0x1cac>
  4040c8:	orr	x2, x2, x8
  4040cc:	cmp	x2, #0x0
  4040d0:	cset	x8, ne  // ne = any
  4040d4:	b	403f30 <ferror@plt+0x22d0>
  4040d8:	mov	w1, #0x80                  	// #128
  4040dc:	sub	w1, w1, w0
  4040e0:	subs	w0, w0, #0x40
  4040e4:	lsl	x1, x2, x1
  4040e8:	orr	x1, x8, x1
  4040ec:	csel	x8, x1, x8, ne  // ne = any
  4040f0:	lsr	x2, x2, x0
  4040f4:	cmp	x8, #0x0
  4040f8:	cset	x8, ne  // ne = any
  4040fc:	orr	x8, x8, x2
  404100:	b	403ec8 <ferror@plt+0x2268>
  404104:	mov	w0, #0x14                  	// #20
  404108:	b	403bf4 <ferror@plt+0x1f94>
  40410c:	lsr	x7, x9, #50
  404110:	mov	w10, w6
  404114:	eor	x7, x7, #0x1
  404118:	mov	x8, x13
  40411c:	and	w7, w7, #0x1
  404120:	mov	x2, x9
  404124:	b	403cc0 <ferror@plt+0x2060>
  404128:	mov	x0, #0x7fff                	// #32767
  40412c:	cmp	x1, x0
  404130:	b.eq	404250 <ferror@plt+0x25f0>  // b.none
  404134:	cmp	x3, x0
  404138:	b.eq	4042c4 <ferror@plt+0x2664>  // b.none
  40413c:	cbnz	x14, 404268 <ferror@plt+0x2608>
  404140:	mov	x2, x9
  404144:	mov	x8, x13
  404148:	b	403cc0 <ferror@plt+0x2060>
  40414c:	mov	x0, #0x7fff                	// #32767
  404150:	cmp	x3, x0
  404154:	b.eq	404300 <ferror@plt+0x26a0>  // b.none
  404158:	mov	x2, x9
  40415c:	mov	x8, x13
  404160:	mov	x1, x3
  404164:	b	403ae8 <ferror@plt+0x1e88>
  404168:	and	x15, x15, #0xc00000
  40416c:	mov	x8, #0x0                   	// #0
  404170:	cmp	x15, #0x800, lsl #12
  404174:	cset	w10, eq  // eq = none
  404178:	b	403b08 <ferror@plt+0x1ea8>
  40417c:	mov	x2, x9
  404180:	mov	x8, x13
  404184:	b	403974 <ferror@plt+0x1d14>
  404188:	mov	w0, #0x80                  	// #128
  40418c:	sub	w0, w0, w7
  404190:	subs	w7, w7, #0x40
  404194:	lsl	x0, x2, x0
  404198:	orr	x0, x8, x0
  40419c:	csel	x8, x0, x8, ne  // ne = any
  4041a0:	lsr	x2, x2, x7
  4041a4:	cmp	x8, #0x0
  4041a8:	cset	x8, ne  // ne = any
  4041ac:	orr	x8, x8, x2
  4041b0:	b	403f30 <ferror@plt+0x22d0>
  4041b4:	cmp	x13, x8
  4041b8:	mov	w10, w6
  4041bc:	sbc	x2, x9, x2
  4041c0:	sub	x8, x13, x8
  4041c4:	mov	x1, x3
  4041c8:	mov	x12, x5
  4041cc:	b	403904 <ferror@plt+0x1ca4>
  4041d0:	ands	x3, x15, #0xc00000
  4041d4:	b.eq	404104 <ferror@plt+0x24a4>  // b.none
  4041d8:	cmp	x3, #0x400, lsl #12
  4041dc:	eor	w0, w10, #0x1
  4041e0:	csel	w0, w0, wzr, eq  // eq = none
  4041e4:	cbnz	w0, 404328 <ferror@plt+0x26c8>
  4041e8:	cmp	x3, #0x800, lsl #12
  4041ec:	b.ne	404098 <ferror@plt+0x2438>  // b.any
  4041f0:	cbz	x12, 4042d8 <ferror@plt+0x2678>
  4041f4:	mov	w0, #0x14                  	// #20
  4041f8:	mov	x16, #0x1                   	// #1
  4041fc:	b	403bf4 <ferror@plt+0x1f94>
  404200:	orr	x0, x9, x13
  404204:	cbnz	x0, 40410c <ferror@plt+0x24ac>
  404208:	mov	w10, w6
  40420c:	b	403e30 <ferror@plt+0x21d0>
  404210:	cbz	x5, 40431c <ferror@plt+0x26bc>
  404214:	tst	x9, #0x4000000000000
  404218:	csinc	w0, w0, wzr, ne  // ne = any
  40421c:	cbnz	x7, 403ffc <ferror@plt+0x239c>
  404220:	mov	w10, w6
  404224:	mov	x2, x9
  404228:	mov	x8, x13
  40422c:	mov	w7, w0
  404230:	b	403cc0 <ferror@plt+0x2060>
  404234:	orr	x5, x4, x3
  404238:	cbz	x5, 404168 <ferror@plt+0x2508>
  40423c:	mov	x2, x3
  404240:	mov	x8, x4
  404244:	and	x3, x4, #0x7
  404248:	mov	w7, #0x1                   	// #1
  40424c:	b	403984 <ferror@plt+0x1d24>
  404250:	cbz	x14, 4042bc <ferror@plt+0x265c>
  404254:	lsr	x7, x2, #50
  404258:	cmp	x3, x1
  40425c:	eor	x7, x7, #0x1
  404260:	and	w7, w7, #0x1
  404264:	b.eq	404334 <ferror@plt+0x26d4>  // b.none
  404268:	orr	x13, x9, x13
  40426c:	cbz	x13, 403cc0 <ferror@plt+0x2060>
  404270:	bfi	x4, x2, #61, #3
  404274:	lsr	x5, x2, #3
  404278:	mov	x8, x4
  40427c:	tbz	x2, #50, 404298 <ferror@plt+0x2638>
  404280:	lsr	x0, x9, #3
  404284:	tbnz	x9, #50, 404298 <ferror@plt+0x2638>
  404288:	and	x8, x11, #0x1fffffffffffffff
  40428c:	mov	w10, w6
  404290:	orr	x8, x8, x9, lsl #61
  404294:	mov	x5, x0
  404298:	mov	w0, w7
  40429c:	extr	x5, x5, x8, #61
  4042a0:	bfi	x8, x5, #61, #3
  4042a4:	lsr	x5, x5, #3
  4042a8:	b	403cdc <ferror@plt+0x207c>
  4042ac:	adds	x8, x8, x13
  4042b0:	mov	x1, x3
  4042b4:	adc	x2, x9, x2
  4042b8:	b	403b78 <ferror@plt+0x1f18>
  4042bc:	cmp	x3, x1
  4042c0:	b.ne	404140 <ferror@plt+0x24e0>  // b.any
  4042c4:	orr	x0, x9, x13
  4042c8:	cbnz	x0, 40433c <ferror@plt+0x26dc>
  4042cc:	cbz	x14, 403e30 <ferror@plt+0x21d0>
  4042d0:	b	403cc0 <ferror@plt+0x2060>
  4042d4:	cbnz	x16, 4041f4 <ferror@plt+0x2594>
  4042d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4042dc:	mov	w10, #0x0                   	// #0
  4042e0:	mov	x8, x2
  4042e4:	mov	x1, #0x7ffe                	// #32766
  4042e8:	mov	w0, #0x14                  	// #20
  4042ec:	b	4039b4 <ferror@plt+0x1d54>
  4042f0:	mov	w10, w6
  4042f4:	mov	x2, x9
  4042f8:	mov	x8, x13
  4042fc:	b	403cc0 <ferror@plt+0x2060>
  404300:	orr	x0, x9, x13
  404304:	cbz	x0, 403e30 <ferror@plt+0x21d0>
  404308:	b	403c4c <ferror@plt+0x1fec>
  40430c:	cmp	x3, x1
  404310:	b.eq	404210 <ferror@plt+0x25b0>  // b.none
  404314:	mov	w7, #0x0                   	// #0
  404318:	b	403fc8 <ferror@plt+0x2368>
  40431c:	cbnz	x7, 40422c <ferror@plt+0x25cc>
  404320:	mov	w7, w0
  404324:	b	403fc8 <ferror@plt+0x2368>
  404328:	mov	w0, #0x14                  	// #20
  40432c:	mov	x16, #0x0                   	// #0
  404330:	b	403bf4 <ferror@plt+0x1f94>
  404334:	orr	x0, x9, x13
  404338:	cbz	x0, 403cc0 <ferror@plt+0x2060>
  40433c:	tst	x9, #0x4000000000000
  404340:	csinc	w7, w7, wzr, ne  // ne = any
  404344:	cbnz	x14, 404270 <ferror@plt+0x2610>
  404348:	b	404140 <ferror@plt+0x24e0>
  40434c:	mov	x8, #0x0                   	// #0
  404350:	mov	w1, #0x7fff                	// #32767
  404354:	mov	x5, #0x0                   	// #0
  404358:	b	4039d0 <ferror@plt+0x1d70>
  40435c:	nop
  404360:	stp	x29, x30, [sp, #-48]!
  404364:	mov	x29, sp
  404368:	str	q0, [sp, #16]
  40436c:	str	q1, [sp, #32]
  404370:	ldp	x2, x0, [sp, #16]
  404374:	ldp	x5, x3, [sp, #32]
  404378:	mrs	x11, fpcr
  40437c:	lsr	x1, x0, #63
  404380:	ubfx	x6, x0, #0, #48
  404384:	and	w13, w1, #0xff
  404388:	mov	x9, x1
  40438c:	ubfx	x7, x0, #48, #15
  404390:	cbz	w7, 4047a8 <ferror@plt+0x2b48>
  404394:	mov	w1, #0x7fff                	// #32767
  404398:	cmp	w7, w1
  40439c:	b.eq	4047e8 <ferror@plt+0x2b88>  // b.none
  4043a0:	and	x7, x7, #0xffff
  4043a4:	extr	x6, x6, x2, #61
  4043a8:	mov	x15, #0xffffffffffffc001    	// #-16383
  4043ac:	orr	x4, x6, #0x8000000000000
  4043b0:	add	x7, x7, x15
  4043b4:	lsl	x2, x2, #3
  4043b8:	mov	x14, #0x2                   	// #2
  4043bc:	mov	x12, #0x1                   	// #1
  4043c0:	mov	x1, #0x3                   	// #3
  4043c4:	mov	x16, #0x0                   	// #0
  4043c8:	mov	x17, #0x0                   	// #0
  4043cc:	mov	w0, #0x0                   	// #0
  4043d0:	lsr	x8, x3, #63
  4043d4:	ubfx	x6, x3, #0, #48
  4043d8:	and	w15, w8, #0xff
  4043dc:	ubfx	x10, x3, #48, #15
  4043e0:	cbz	w10, 404760 <ferror@plt+0x2b00>
  4043e4:	mov	w12, #0x7fff                	// #32767
  4043e8:	cmp	w10, w12
  4043ec:	b.eq	40472c <ferror@plt+0x2acc>  // b.none
  4043f0:	and	x10, x10, #0xffff
  4043f4:	extr	x6, x6, x5, #61
  4043f8:	mov	x14, #0xffffffffffffc001    	// #-16383
  4043fc:	add	x10, x10, x14
  404400:	orr	x6, x6, #0x8000000000000
  404404:	sub	x7, x7, x10
  404408:	lsl	x5, x5, #3
  40440c:	mov	x1, x16
  404410:	mov	x3, #0x0                   	// #0
  404414:	eor	w10, w13, w15
  404418:	cmp	x1, #0x9
  40441c:	and	x12, x10, #0xff
  404420:	mov	x14, x12
  404424:	b.gt	4044ec <ferror@plt+0x288c>
  404428:	cmp	x1, #0x7
  40442c:	b.gt	4048a4 <ferror@plt+0x2c44>
  404430:	cmp	x1, #0x3
  404434:	b.eq	404450 <ferror@plt+0x27f0>  // b.none
  404438:	b.le	404514 <ferror@plt+0x28b4>
  40443c:	cmp	x1, #0x5
  404440:	b.eq	4044fc <ferror@plt+0x289c>  // b.none
  404444:	b.le	404544 <ferror@plt+0x28e4>
  404448:	cmp	x1, #0x6
  40444c:	b.eq	4044b8 <ferror@plt+0x2858>  // b.none
  404450:	cmp	x3, #0x1
  404454:	b.eq	4044b4 <ferror@plt+0x2854>  // b.none
  404458:	cbz	x3, 40446c <ferror@plt+0x280c>
  40445c:	cmp	x3, #0x2
  404460:	b.eq	4048a0 <ferror@plt+0x2c40>  // b.none
  404464:	cmp	x3, #0x3
  404468:	b.eq	404a98 <ferror@plt+0x2e38>  // b.none
  40446c:	mov	x1, #0x3fff                	// #16383
  404470:	mov	w10, w15
  404474:	mov	x14, x8
  404478:	add	x3, x7, x1
  40447c:	cmp	x3, #0x0
  404480:	b.le	404970 <ferror@plt+0x2d10>
  404484:	tst	x5, #0x7
  404488:	b.ne	4048d0 <ferror@plt+0x2c70>  // b.any
  40448c:	tbz	x6, #52, 404498 <ferror@plt+0x2838>
  404490:	and	x6, x6, #0xffefffffffffffff
  404494:	add	x3, x7, #0x4, lsl #12
  404498:	mov	x1, #0x7ffe                	// #32766
  40449c:	cmp	x3, x1
  4044a0:	b.gt	404a54 <ferror@plt+0x2df4>
  4044a4:	and	w1, w3, #0x7fff
  4044a8:	extr	x2, x6, x5, #3
  4044ac:	ubfx	x6, x6, #3, #48
  4044b0:	b	4044c4 <ferror@plt+0x2864>
  4044b4:	mov	w10, w15
  4044b8:	mov	w1, #0x0                   	// #0
  4044bc:	mov	x6, #0x0                   	// #0
  4044c0:	mov	x2, #0x0                   	// #0
  4044c4:	mov	x5, #0x0                   	// #0
  4044c8:	orr	w1, w1, w10, lsl #15
  4044cc:	bfxil	x5, x6, #0, #48
  4044d0:	fmov	d0, x2
  4044d4:	bfi	x5, x1, #48, #16
  4044d8:	fmov	v0.d[1], x5
  4044dc:	cbnz	w0, 404534 <ferror@plt+0x28d4>
  4044e0:	ldp	x29, x30, [sp], #48
  4044e4:	ret
  4044e8:	mov	x3, #0x3                   	// #3
  4044ec:	cmp	x1, #0xb
  4044f0:	b.gt	404814 <ferror@plt+0x2bb4>
  4044f4:	cmp	x1, #0xa
  4044f8:	b.ne	404450 <ferror@plt+0x27f0>  // b.any
  4044fc:	mov	w10, #0x0                   	// #0
  404500:	mov	x6, #0xffffffffffff        	// #281474976710655
  404504:	mov	x2, #0xffffffffffffffff    	// #-1
  404508:	mov	w0, #0x1                   	// #1
  40450c:	mov	w1, #0x7fff                	// #32767
  404510:	b	4044c4 <ferror@plt+0x2864>
  404514:	cmp	x1, #0x1
  404518:	b.ne	404720 <ferror@plt+0x2ac0>  // b.any
  40451c:	mov	x4, #0x0                   	// #0
  404520:	fmov	d0, x4
  404524:	lsl	x12, x12, #63
  404528:	orr	w0, w0, #0x2
  40452c:	orr	x5, x12, #0x7fff000000000000
  404530:	fmov	v0.d[1], x5
  404534:	str	q0, [sp, #16]
  404538:	bl	405818 <ferror@plt+0x3bb8>
  40453c:	ldr	q0, [sp, #16]
  404540:	b	4044e0 <ferror@plt+0x2880>
  404544:	cmp	x1, #0x4
  404548:	b.eq	4044b8 <ferror@plt+0x2858>  // b.none
  40454c:	cmp	x4, x6
  404550:	b.ls	4048b4 <ferror@plt+0x2c54>  // b.plast
  404554:	lsr	x3, x4, #1
  404558:	extr	x8, x4, x2, #1
  40455c:	lsl	x2, x2, #63
  404560:	ubfx	x13, x6, #20, #32
  404564:	extr	x9, x6, x5, #52
  404568:	lsl	x12, x5, #12
  40456c:	and	x15, x9, #0xffffffff
  404570:	udiv	x5, x3, x13
  404574:	msub	x3, x5, x13, x3
  404578:	mul	x1, x15, x5
  40457c:	extr	x3, x3, x8, #32
  404580:	cmp	x1, x3
  404584:	b.ls	404598 <ferror@plt+0x2938>  // b.plast
  404588:	adds	x3, x9, x3
  40458c:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  404590:	b.hi	404b70 <ferror@plt+0x2f10>  // b.pmore
  404594:	sub	x5, x5, #0x1
  404598:	sub	x3, x3, x1
  40459c:	mov	x4, x8
  4045a0:	udiv	x1, x3, x13
  4045a4:	msub	x3, x1, x13, x3
  4045a8:	mul	x6, x15, x1
  4045ac:	bfi	x4, x3, #32, #32
  4045b0:	cmp	x6, x4
  4045b4:	b.ls	4045c8 <ferror@plt+0x2968>  // b.plast
  4045b8:	adds	x4, x9, x4
  4045bc:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  4045c0:	b.hi	404b7c <ferror@plt+0x2f1c>  // b.pmore
  4045c4:	sub	x1, x1, #0x1
  4045c8:	orr	x8, x1, x5, lsl #32
  4045cc:	and	x17, x12, #0xffffffff
  4045d0:	and	x1, x8, #0xffffffff
  4045d4:	lsr	x16, x12, #32
  4045d8:	lsr	x5, x8, #32
  4045dc:	sub	x4, x4, x6
  4045e0:	mov	x18, #0x100000000           	// #4294967296
  4045e4:	mul	x3, x1, x17
  4045e8:	mul	x30, x5, x17
  4045ec:	madd	x6, x16, x1, x30
  4045f0:	and	x1, x3, #0xffffffff
  4045f4:	mul	x5, x5, x16
  4045f8:	add	x3, x6, x3, lsr #32
  4045fc:	add	x6, x5, x18
  404600:	cmp	x30, x3
  404604:	csel	x5, x6, x5, hi  // hi = pmore
  404608:	add	x1, x1, x3, lsl #32
  40460c:	add	x5, x5, x3, lsr #32
  404610:	cmp	x4, x5
  404614:	b.cc	40493c <ferror@plt+0x2cdc>  // b.lo, b.ul, b.last
  404618:	ccmp	x2, x1, #0x2, eq  // eq = none
  40461c:	mov	x6, x8
  404620:	b.cc	40493c <ferror@plt+0x2cdc>  // b.lo, b.ul, b.last
  404624:	subs	x8, x2, x1
  404628:	mov	x3, #0x3fff                	// #16383
  40462c:	cmp	x2, x1
  404630:	add	x3, x7, x3
  404634:	sbc	x4, x4, x5
  404638:	cmp	x9, x4
  40463c:	b.eq	404b88 <ferror@plt+0x2f28>  // b.none
  404640:	udiv	x5, x4, x13
  404644:	msub	x4, x5, x13, x4
  404648:	mul	x2, x15, x5
  40464c:	extr	x1, x4, x8, #32
  404650:	cmp	x2, x1
  404654:	b.ls	404668 <ferror@plt+0x2a08>  // b.plast
  404658:	adds	x1, x9, x1
  40465c:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  404660:	b.hi	404c40 <ferror@plt+0x2fe0>  // b.pmore
  404664:	sub	x5, x5, #0x1
  404668:	sub	x1, x1, x2
  40466c:	udiv	x2, x1, x13
  404670:	msub	x1, x2, x13, x1
  404674:	mul	x15, x15, x2
  404678:	bfi	x8, x1, #32, #32
  40467c:	mov	x1, x8
  404680:	cmp	x15, x8
  404684:	b.ls	404698 <ferror@plt+0x2a38>  // b.plast
  404688:	adds	x1, x9, x8
  40468c:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  404690:	b.hi	404c4c <ferror@plt+0x2fec>  // b.pmore
  404694:	sub	x2, x2, #0x1
  404698:	orr	x5, x2, x5, lsl #32
  40469c:	sub	x1, x1, x15
  4046a0:	and	x4, x5, #0xffffffff
  4046a4:	mov	x13, #0x100000000           	// #4294967296
  4046a8:	lsr	x15, x5, #32
  4046ac:	mul	x2, x17, x4
  4046b0:	mul	x17, x15, x17
  4046b4:	madd	x4, x16, x4, x17
  4046b8:	and	x8, x2, #0xffffffff
  4046bc:	mul	x16, x16, x15
  4046c0:	add	x2, x4, x2, lsr #32
  4046c4:	add	x4, x16, x13
  4046c8:	cmp	x17, x2
  4046cc:	csel	x16, x4, x16, hi  // hi = pmore
  4046d0:	add	x4, x8, x2, lsl #32
  4046d4:	add	x16, x16, x2, lsr #32
  4046d8:	cmp	x1, x16
  4046dc:	b.cs	404ac0 <ferror@plt+0x2e60>  // b.hs, b.nlast
  4046e0:	adds	x2, x9, x1
  4046e4:	sub	x8, x5, #0x1
  4046e8:	mov	x1, x2
  4046ec:	b.cs	404700 <ferror@plt+0x2aa0>  // b.hs, b.nlast
  4046f0:	cmp	x2, x16
  4046f4:	b.cc	404bc0 <ferror@plt+0x2f60>  // b.lo, b.ul, b.last
  4046f8:	ccmp	x12, x4, #0x2, eq  // eq = none
  4046fc:	b.cc	404bc0 <ferror@plt+0x2f60>  // b.lo, b.ul, b.last
  404700:	cmp	x12, x4
  404704:	mov	x5, x8
  404708:	cset	w2, ne  // ne = any
  40470c:	cmp	w2, #0x0
  404710:	orr	x2, x5, #0x1
  404714:	ccmp	x1, x16, #0x0, eq  // eq = none
  404718:	csel	x5, x2, x5, ne  // ne = any
  40471c:	b	40447c <ferror@plt+0x281c>
  404720:	cmp	x1, #0x2
  404724:	b.eq	4044b8 <ferror@plt+0x2858>  // b.none
  404728:	b	40454c <ferror@plt+0x28ec>
  40472c:	mov	x10, #0xffffffffffff8001    	// #-32767
  404730:	orr	x3, x6, x5
  404734:	add	x7, x7, x10
  404738:	cbz	x3, 40488c <ferror@plt+0x2c2c>
  40473c:	eor	w10, w13, w15
  404740:	ands	x3, x6, #0x800000000000
  404744:	and	x12, x10, #0xff
  404748:	csinc	w0, w0, wzr, ne  // ne = any
  40474c:	mov	x14, x12
  404750:	cmp	x1, #0x9
  404754:	b.gt	404904 <ferror@plt+0x2ca4>
  404758:	mov	x3, #0x3                   	// #3
  40475c:	b	404428 <ferror@plt+0x27c8>
  404760:	orr	x1, x6, x5
  404764:	cbz	x1, 404878 <ferror@plt+0x2c18>
  404768:	cbz	x6, 404a0c <ferror@plt+0x2dac>
  40476c:	clz	x1, x6
  404770:	sub	x3, x1, #0xf
  404774:	add	w12, w3, #0x3
  404778:	mov	w10, #0x3d                  	// #61
  40477c:	sub	w3, w10, w3
  404780:	lsl	x6, x6, x12
  404784:	lsr	x3, x5, x3
  404788:	orr	x6, x3, x6
  40478c:	lsl	x5, x5, x12
  404790:	add	x7, x1, x7
  404794:	mov	x12, #0x3fef                	// #16367
  404798:	mov	x1, x16
  40479c:	add	x7, x7, x12
  4047a0:	mov	x3, #0x0                   	// #0
  4047a4:	b	404414 <ferror@plt+0x27b4>
  4047a8:	orr	x4, x6, x2
  4047ac:	cbz	x4, 404854 <ferror@plt+0x2bf4>
  4047b0:	cbz	x6, 404a30 <ferror@plt+0x2dd0>
  4047b4:	clz	x0, x6
  4047b8:	sub	x4, x0, #0xf
  4047bc:	add	w7, w4, #0x3
  4047c0:	mov	w1, #0x3d                  	// #61
  4047c4:	sub	w4, w1, w4
  4047c8:	lsl	x6, x6, x7
  4047cc:	lsr	x4, x2, x4
  4047d0:	orr	x4, x4, x6
  4047d4:	lsl	x2, x2, x7
  4047d8:	mov	x7, #0xffffffffffffc011    	// #-16367
  4047dc:	mov	x14, #0x2                   	// #2
  4047e0:	sub	x7, x7, x0
  4047e4:	b	4043bc <ferror@plt+0x275c>
  4047e8:	orr	x4, x6, x2
  4047ec:	cbnz	x4, 40482c <ferror@plt+0x2bcc>
  4047f0:	mov	x2, #0x0                   	// #0
  4047f4:	mov	x14, #0xa                   	// #10
  4047f8:	mov	x12, #0x9                   	// #9
  4047fc:	mov	x1, #0xb                   	// #11
  404800:	mov	x16, #0x8                   	// #8
  404804:	mov	x7, #0x7fff                	// #32767
  404808:	mov	x17, #0x2                   	// #2
  40480c:	mov	w0, #0x0                   	// #0
  404810:	b	4043d0 <ferror@plt+0x2770>
  404814:	mov	w15, w13
  404818:	mov	x6, x4
  40481c:	mov	x5, x2
  404820:	mov	x8, x9
  404824:	mov	x3, x17
  404828:	b	404450 <ferror@plt+0x27f0>
  40482c:	lsr	x0, x6, #47
  404830:	mov	x4, x6
  404834:	eor	w0, w0, #0x1
  404838:	mov	x14, #0xe                   	// #14
  40483c:	mov	x12, #0xd                   	// #13
  404840:	mov	x1, #0xf                   	// #15
  404844:	mov	x16, #0xc                   	// #12
  404848:	mov	x7, #0x7fff                	// #32767
  40484c:	mov	x17, #0x3                   	// #3
  404850:	b	4043d0 <ferror@plt+0x2770>
  404854:	mov	x2, #0x0                   	// #0
  404858:	mov	x14, #0x6                   	// #6
  40485c:	mov	x12, #0x5                   	// #5
  404860:	mov	x1, #0x7                   	// #7
  404864:	mov	x16, #0x4                   	// #4
  404868:	mov	x7, #0x0                   	// #0
  40486c:	mov	x17, #0x1                   	// #1
  404870:	mov	w0, #0x0                   	// #0
  404874:	b	4043d0 <ferror@plt+0x2770>
  404878:	mov	x1, x12
  40487c:	mov	x6, #0x0                   	// #0
  404880:	mov	x5, #0x0                   	// #0
  404884:	mov	x3, #0x1                   	// #1
  404888:	b	404414 <ferror@plt+0x27b4>
  40488c:	mov	x1, x14
  404890:	mov	x6, #0x0                   	// #0
  404894:	mov	x5, #0x0                   	// #0
  404898:	mov	x3, #0x2                   	// #2
  40489c:	b	404414 <ferror@plt+0x27b4>
  4048a0:	mov	w10, w15
  4048a4:	mov	w1, #0x7fff                	// #32767
  4048a8:	mov	x6, #0x0                   	// #0
  4048ac:	mov	x2, #0x0                   	// #0
  4048b0:	b	4044c4 <ferror@plt+0x2864>
  4048b4:	ccmp	x5, x2, #0x2, eq  // eq = none
  4048b8:	b.ls	404554 <ferror@plt+0x28f4>  // b.plast
  4048bc:	mov	x8, x2
  4048c0:	sub	x7, x7, #0x1
  4048c4:	mov	x3, x4
  4048c8:	mov	x2, #0x0                   	// #0
  4048cc:	b	404560 <ferror@plt+0x2900>
  4048d0:	and	x1, x11, #0xc00000
  4048d4:	orr	w0, w0, #0x10
  4048d8:	cmp	x1, #0x400, lsl #12
  4048dc:	b.eq	404c0c <ferror@plt+0x2fac>  // b.none
  4048e0:	cmp	x1, #0x800, lsl #12
  4048e4:	b.eq	404b3c <ferror@plt+0x2edc>  // b.none
  4048e8:	cbnz	x1, 40448c <ferror@plt+0x282c>
  4048ec:	and	x1, x5, #0xf
  4048f0:	cmp	x1, #0x4
  4048f4:	b.eq	40448c <ferror@plt+0x282c>  // b.none
  4048f8:	adds	x5, x5, #0x4
  4048fc:	cinc	x6, x6, cs  // cs = hs, nlast
  404900:	b	40448c <ferror@plt+0x282c>
  404904:	cmp	x1, #0xf
  404908:	b.ne	4044e8 <ferror@plt+0x2888>  // b.any
  40490c:	tbz	x4, #47, 404928 <ferror@plt+0x2cc8>
  404910:	cbnz	x3, 404928 <ferror@plt+0x2cc8>
  404914:	orr	x6, x6, #0x800000000000
  404918:	mov	w10, w15
  40491c:	mov	x2, x5
  404920:	mov	w1, #0x7fff                	// #32767
  404924:	b	4044c4 <ferror@plt+0x2864>
  404928:	orr	x6, x4, #0x800000000000
  40492c:	mov	w10, w13
  404930:	and	x6, x6, #0xffffffffffff
  404934:	mov	w1, #0x7fff                	// #32767
  404938:	b	4044c4 <ferror@plt+0x2864>
  40493c:	adds	x3, x2, x12
  404940:	sub	x6, x8, #0x1
  404944:	adc	x4, x4, x9
  404948:	cset	x18, cs  // cs = hs, nlast
  40494c:	mov	x2, x3
  404950:	cmp	x9, x4
  404954:	b.cs	404ab0 <ferror@plt+0x2e50>  // b.hs, b.nlast
  404958:	cmp	x5, x4
  40495c:	b.ls	404ad8 <ferror@plt+0x2e78>  // b.plast
  404960:	adds	x2, x12, x3
  404964:	sub	x6, x8, #0x2
  404968:	adc	x4, x4, x9
  40496c:	b	404624 <ferror@plt+0x29c4>
  404970:	mov	x1, #0x1                   	// #1
  404974:	sub	x1, x1, x3
  404978:	cmp	x1, #0x74
  40497c:	b.le	404998 <ferror@plt+0x2d38>
  404980:	orr	x2, x5, x6
  404984:	cbnz	x2, 404ba4 <ferror@plt+0x2f44>
  404988:	orr	w0, w0, #0x8
  40498c:	mov	w1, #0x0                   	// #0
  404990:	mov	x6, #0x0                   	// #0
  404994:	b	404a7c <ferror@plt+0x2e1c>
  404998:	cmp	x1, #0x3f
  40499c:	b.le	404ae4 <ferror@plt+0x2e84>
  4049a0:	mov	w2, #0x80                  	// #128
  4049a4:	sub	w2, w2, w1
  4049a8:	cmp	x1, #0x40
  4049ac:	sub	w1, w1, #0x40
  4049b0:	lsl	x2, x6, x2
  4049b4:	orr	x2, x5, x2
  4049b8:	csel	x5, x2, x5, ne  // ne = any
  4049bc:	lsr	x6, x6, x1
  4049c0:	cmp	x5, #0x0
  4049c4:	cset	x2, ne  // ne = any
  4049c8:	orr	x2, x2, x6
  4049cc:	ands	x6, x2, #0x7
  4049d0:	b.eq	404b18 <ferror@plt+0x2eb8>  // b.none
  4049d4:	mov	x6, #0x0                   	// #0
  4049d8:	and	x11, x11, #0xc00000
  4049dc:	orr	w0, w0, #0x10
  4049e0:	cmp	x11, #0x400, lsl #12
  4049e4:	b.eq	404c58 <ferror@plt+0x2ff8>  // b.none
  4049e8:	cmp	x11, #0x800, lsl #12
  4049ec:	b.eq	404c78 <ferror@plt+0x3018>  // b.none
  4049f0:	cbz	x11, 404be0 <ferror@plt+0x2f80>
  4049f4:	tbnz	x6, #51, 404bf8 <ferror@plt+0x2f98>
  4049f8:	orr	w0, w0, #0x8
  4049fc:	extr	x2, x6, x2, #3
  404a00:	mov	w1, #0x0                   	// #0
  404a04:	ubfx	x6, x6, #3, #48
  404a08:	b	404a7c <ferror@plt+0x2e1c>
  404a0c:	clz	x1, x5
  404a10:	add	x3, x1, #0x31
  404a14:	add	x1, x1, #0x40
  404a18:	cmp	x3, #0x3c
  404a1c:	b.le	404774 <ferror@plt+0x2b14>
  404a20:	sub	w6, w3, #0x3d
  404a24:	lsl	x6, x5, x6
  404a28:	mov	x5, #0x0                   	// #0
  404a2c:	b	404790 <ferror@plt+0x2b30>
  404a30:	clz	x7, x2
  404a34:	add	x4, x7, #0x31
  404a38:	add	x0, x7, #0x40
  404a3c:	cmp	x4, #0x3c
  404a40:	b.le	4047bc <ferror@plt+0x2b5c>
  404a44:	sub	w4, w4, #0x3d
  404a48:	lsl	x4, x2, x4
  404a4c:	mov	x2, #0x0                   	// #0
  404a50:	b	4047d8 <ferror@plt+0x2b78>
  404a54:	and	x2, x11, #0xc00000
  404a58:	cmp	x2, #0x400, lsl #12
  404a5c:	b.eq	404c24 <ferror@plt+0x2fc4>  // b.none
  404a60:	cmp	x2, #0x800, lsl #12
  404a64:	b.eq	404b54 <ferror@plt+0x2ef4>  // b.none
  404a68:	cbz	x2, 404b30 <ferror@plt+0x2ed0>
  404a6c:	mov	x6, #0xffffffffffff        	// #281474976710655
  404a70:	mov	x2, #0xffffffffffffffff    	// #-1
  404a74:	mov	w3, #0x14                  	// #20
  404a78:	orr	w0, w0, w3
  404a7c:	mov	x5, #0x0                   	// #0
  404a80:	orr	w1, w1, w10, lsl #15
  404a84:	bfxil	x5, x6, #0, #48
  404a88:	fmov	d0, x2
  404a8c:	bfi	x5, x1, #48, #16
  404a90:	fmov	v0.d[1], x5
  404a94:	b	404534 <ferror@plt+0x28d4>
  404a98:	orr	x6, x6, #0x800000000000
  404a9c:	mov	w10, w15
  404aa0:	and	x6, x6, #0xffffffffffff
  404aa4:	mov	x2, x5
  404aa8:	mov	w1, #0x7fff                	// #32767
  404aac:	b	4044c4 <ferror@plt+0x2864>
  404ab0:	cmp	x18, #0x0
  404ab4:	ccmp	x9, x4, #0x0, eq  // eq = none
  404ab8:	b.ne	404624 <ferror@plt+0x29c4>  // b.any
  404abc:	b	404958 <ferror@plt+0x2cf8>
  404ac0:	cmp	x4, #0x0
  404ac4:	cset	w2, ne  // ne = any
  404ac8:	cmp	w2, #0x0
  404acc:	ccmp	x1, x16, #0x0, ne  // ne = any
  404ad0:	b.ne	40470c <ferror@plt+0x2aac>  // b.any
  404ad4:	b	4046e0 <ferror@plt+0x2a80>
  404ad8:	ccmp	x1, x3, #0x0, eq  // eq = none
  404adc:	b.ls	404624 <ferror@plt+0x29c4>  // b.plast
  404ae0:	b	404960 <ferror@plt+0x2d00>
  404ae4:	mov	w2, #0x40                  	// #64
  404ae8:	sub	w2, w2, w1
  404aec:	lsr	x4, x5, x1
  404af0:	lsl	x5, x5, x2
  404af4:	cmp	x5, #0x0
  404af8:	cset	x3, ne  // ne = any
  404afc:	lsl	x2, x6, x2
  404b00:	orr	x2, x2, x4
  404b04:	lsr	x6, x6, x1
  404b08:	orr	x2, x2, x3
  404b0c:	tst	x2, #0x7
  404b10:	b.ne	4049d8 <ferror@plt+0x2d78>  // b.any
  404b14:	tbnz	x6, #51, 404c84 <ferror@plt+0x3024>
  404b18:	mov	w1, #0x0                   	// #0
  404b1c:	extr	x2, x6, x2, #3
  404b20:	ubfx	x6, x6, #3, #48
  404b24:	tbz	w11, #11, 4044c4 <ferror@plt+0x2864>
  404b28:	orr	w0, w0, #0x8
  404b2c:	b	404a7c <ferror@plt+0x2e1c>
  404b30:	mov	w1, #0x7fff                	// #32767
  404b34:	mov	x6, #0x0                   	// #0
  404b38:	b	404a74 <ferror@plt+0x2e14>
  404b3c:	mov	w10, #0x0                   	// #0
  404b40:	cbz	x14, 40448c <ferror@plt+0x282c>
  404b44:	adds	x5, x5, #0x8
  404b48:	mov	w10, #0x1                   	// #1
  404b4c:	cinc	x6, x6, cs  // cs = hs, nlast
  404b50:	b	40448c <ferror@plt+0x282c>
  404b54:	cmp	x14, #0x0
  404b58:	mov	w2, #0x7fff                	// #32767
  404b5c:	mov	x6, #0xffffffffffff        	// #281474976710655
  404b60:	csel	w1, w1, w2, eq  // eq = none
  404b64:	csel	x6, x6, xzr, eq  // eq = none
  404b68:	csetm	x2, eq  // eq = none
  404b6c:	b	404a74 <ferror@plt+0x2e14>
  404b70:	sub	x5, x5, #0x2
  404b74:	add	x3, x3, x9
  404b78:	b	404598 <ferror@plt+0x2938>
  404b7c:	sub	x1, x1, #0x2
  404b80:	add	x4, x4, x9
  404b84:	b	4045c8 <ferror@plt+0x2968>
  404b88:	cmp	x3, #0x0
  404b8c:	mov	x5, #0xffffffffffffffff    	// #-1
  404b90:	b.gt	4048d0 <ferror@plt+0x2c70>
  404b94:	mov	x1, #0x1                   	// #1
  404b98:	sub	x1, x1, x3
  404b9c:	cmp	x1, #0x74
  404ba0:	b.le	404998 <ferror@plt+0x2d38>
  404ba4:	and	x11, x11, #0xc00000
  404ba8:	orr	w0, w0, #0x10
  404bac:	cmp	x11, #0x400, lsl #12
  404bb0:	b.eq	404c6c <ferror@plt+0x300c>  // b.none
  404bb4:	cmp	x11, #0x800, lsl #12
  404bb8:	csel	x2, x14, xzr, eq  // eq = none
  404bbc:	b	404988 <ferror@plt+0x2d28>
  404bc0:	lsl	x8, x12, #1
  404bc4:	sub	x5, x5, #0x2
  404bc8:	cmp	x12, x8
  404bcc:	cinc	x1, x9, hi  // hi = pmore
  404bd0:	cmp	x4, x8
  404bd4:	add	x1, x2, x1
  404bd8:	cset	w2, ne  // ne = any
  404bdc:	b	40470c <ferror@plt+0x2aac>
  404be0:	and	x1, x2, #0xf
  404be4:	cmp	x1, #0x4
  404be8:	b.eq	404bf4 <ferror@plt+0x2f94>  // b.none
  404bec:	adds	x2, x2, #0x4
  404bf0:	cinc	x6, x6, cs  // cs = hs, nlast
  404bf4:	tbz	x6, #51, 4049f8 <ferror@plt+0x2d98>
  404bf8:	orr	w0, w0, #0x8
  404bfc:	mov	w1, #0x1                   	// #1
  404c00:	mov	x6, #0x0                   	// #0
  404c04:	mov	x2, #0x0                   	// #0
  404c08:	b	404a7c <ferror@plt+0x2e1c>
  404c0c:	mov	w10, #0x1                   	// #1
  404c10:	cbnz	x14, 40448c <ferror@plt+0x282c>
  404c14:	adds	x5, x5, #0x8
  404c18:	mov	w10, #0x0                   	// #0
  404c1c:	cinc	x6, x6, cs  // cs = hs, nlast
  404c20:	b	40448c <ferror@plt+0x282c>
  404c24:	cmp	x14, #0x0
  404c28:	mov	w2, #0x7fff                	// #32767
  404c2c:	mov	x6, #0xffffffffffff        	// #281474976710655
  404c30:	csel	w1, w1, w2, ne  // ne = any
  404c34:	csel	x6, x6, xzr, ne  // ne = any
  404c38:	csetm	x2, ne  // ne = any
  404c3c:	b	404a74 <ferror@plt+0x2e14>
  404c40:	sub	x5, x5, #0x2
  404c44:	add	x1, x1, x9
  404c48:	b	404668 <ferror@plt+0x2a08>
  404c4c:	sub	x2, x2, #0x2
  404c50:	add	x1, x1, x9
  404c54:	b	404698 <ferror@plt+0x2a38>
  404c58:	cbnz	x14, 404bf4 <ferror@plt+0x2f94>
  404c5c:	adds	x2, x2, #0x8
  404c60:	cinc	x6, x6, cs  // cs = hs, nlast
  404c64:	tbnz	x6, #51, 404bf8 <ferror@plt+0x2f98>
  404c68:	b	4049f8 <ferror@plt+0x2d98>
  404c6c:	mov	x2, #0x1                   	// #1
  404c70:	sub	x2, x2, x14
  404c74:	b	404988 <ferror@plt+0x2d28>
  404c78:	cbnz	x14, 404c5c <ferror@plt+0x2ffc>
  404c7c:	tbnz	x6, #51, 404bf8 <ferror@plt+0x2f98>
  404c80:	b	4049f8 <ferror@plt+0x2d98>
  404c84:	orr	w0, w0, #0x10
  404c88:	b	404bf8 <ferror@plt+0x2f98>
  404c8c:	nop
  404c90:	stp	x29, x30, [sp, #-80]!
  404c94:	mov	x29, sp
  404c98:	str	q0, [sp, #48]
  404c9c:	str	q1, [sp, #64]
  404ca0:	ldp	x1, x0, [sp, #48]
  404ca4:	ldp	x3, x2, [sp, #64]
  404ca8:	mrs	x12, fpcr
  404cac:	lsr	x4, x0, #63
  404cb0:	ubfx	x8, x0, #0, #48
  404cb4:	and	w16, w4, #0xff
  404cb8:	mov	x14, x4
  404cbc:	ubfx	x10, x0, #48, #15
  404cc0:	cbz	w10, 405044 <ferror@plt+0x33e4>
  404cc4:	mov	w4, #0x7fff                	// #32767
  404cc8:	cmp	w10, w4
  404ccc:	b.eq	405084 <ferror@plt+0x3424>  // b.none
  404cd0:	and	x10, x10, #0xffff
  404cd4:	extr	x4, x8, x1, #61
  404cd8:	mov	x5, #0xffffffffffffc001    	// #-16383
  404cdc:	orr	x8, x4, #0x8000000000000
  404ce0:	add	x10, x10, x5
  404ce4:	lsl	x7, x1, #3
  404ce8:	mov	x11, #0x2                   	// #2
  404cec:	mov	x9, #0x1                   	// #1
  404cf0:	mov	x6, #0x3                   	// #3
  404cf4:	mov	x1, #0x0                   	// #0
  404cf8:	mov	x17, #0x0                   	// #0
  404cfc:	mov	w0, #0x0                   	// #0
  404d00:	lsr	x5, x2, #63
  404d04:	ubfx	x4, x2, #0, #48
  404d08:	and	w15, w5, #0xff
  404d0c:	mov	x13, x5
  404d10:	ubfx	x5, x2, #48, #15
  404d14:	cbz	w5, 4050c8 <ferror@plt+0x3468>
  404d18:	mov	w9, #0x7fff                	// #32767
  404d1c:	cmp	w5, w9
  404d20:	b.eq	404db0 <ferror@plt+0x3150>  // b.none
  404d24:	and	x5, x5, #0xffff
  404d28:	extr	x2, x4, x3, #61
  404d2c:	mov	x4, #0xffffffffffffc001    	// #-16383
  404d30:	add	x5, x5, x4
  404d34:	add	x10, x10, x5
  404d38:	orr	x4, x2, #0x8000000000000
  404d3c:	lsl	x5, x3, #3
  404d40:	mov	x6, #0x0                   	// #0
  404d44:	eor	w3, w16, w15
  404d48:	cmp	x1, #0xa
  404d4c:	and	w11, w3, #0xff
  404d50:	and	x9, x3, #0xff
  404d54:	add	x18, x10, #0x1
  404d58:	b.gt	405030 <ferror@plt+0x33d0>
  404d5c:	cmp	x1, #0x2
  404d60:	b.gt	404df0 <ferror@plt+0x3190>
  404d64:	sub	x1, x1, #0x1
  404d68:	cmp	x1, #0x1
  404d6c:	b.hi	404e50 <ferror@plt+0x31f0>  // b.pmore
  404d70:	cmp	x6, #0x2
  404d74:	b.eq	40510c <ferror@plt+0x34ac>  // b.none
  404d78:	cmp	x6, #0x1
  404d7c:	b.ne	404fb0 <ferror@plt+0x3350>  // b.any
  404d80:	mov	w1, #0x0                   	// #0
  404d84:	mov	x4, #0x0                   	// #0
  404d88:	mov	x7, #0x0                   	// #0
  404d8c:	mov	x3, #0x0                   	// #0
  404d90:	orr	w1, w1, w11, lsl #15
  404d94:	bfxil	x3, x4, #0, #48
  404d98:	fmov	d0, x7
  404d9c:	bfi	x3, x1, #48, #16
  404da0:	fmov	v0.d[1], x3
  404da4:	cbnz	w0, 4052b8 <ferror@plt+0x3658>
  404da8:	ldp	x29, x30, [sp], #80
  404dac:	ret
  404db0:	mov	x2, #0x7fff                	// #32767
  404db4:	orr	x5, x4, x3
  404db8:	add	x2, x10, x2
  404dbc:	cbz	x5, 40511c <ferror@plt+0x34bc>
  404dc0:	ands	x1, x4, #0x800000000000
  404dc4:	eor	w9, w16, w15
  404dc8:	csinc	w0, w0, wzr, ne  // ne = any
  404dcc:	and	w11, w9, #0xff
  404dd0:	add	x18, x10, #0x8, lsl #12
  404dd4:	cmp	x6, #0xa
  404dd8:	and	x9, x9, #0xff
  404ddc:	b.gt	405214 <ferror@plt+0x35b4>
  404de0:	mov	x10, x2
  404de4:	mov	x5, x3
  404de8:	mov	x1, x6
  404dec:	mov	x6, #0x3                   	// #3
  404df0:	mov	x2, #0x1                   	// #1
  404df4:	mov	x3, #0x530                 	// #1328
  404df8:	lsl	x1, x2, x1
  404dfc:	tst	x1, x3
  404e00:	b.ne	405024 <ferror@plt+0x33c4>  // b.any
  404e04:	mov	x3, #0x240                 	// #576
  404e08:	tst	x1, x3
  404e0c:	b.ne	40500c <ferror@plt+0x33ac>  // b.any
  404e10:	mov	x2, #0x88                  	// #136
  404e14:	tst	x1, x2
  404e18:	b.eq	404e50 <ferror@plt+0x31f0>  // b.none
  404e1c:	mov	x8, x4
  404e20:	mov	x7, x5
  404e24:	mov	x17, x6
  404e28:	cmp	x17, #0x2
  404e2c:	b.eq	405464 <ferror@plt+0x3804>  // b.none
  404e30:	mov	x6, x17
  404e34:	mov	w11, w15
  404e38:	cmp	x17, #0x3
  404e3c:	mov	x4, x8
  404e40:	mov	x5, x7
  404e44:	mov	x9, x13
  404e48:	b.ne	404d78 <ferror@plt+0x3118>  // b.any
  404e4c:	b	40525c <ferror@plt+0x35fc>
  404e50:	lsr	x13, x7, #32
  404e54:	and	x6, x5, #0xffffffff
  404e58:	and	x17, x4, #0xffffffff
  404e5c:	and	x7, x7, #0xffffffff
  404e60:	stp	x21, x22, [sp, #32]
  404e64:	lsr	x22, x5, #32
  404e68:	lsr	x2, x4, #32
  404e6c:	stp	x19, x20, [sp, #16]
  404e70:	mul	x19, x13, x6
  404e74:	lsr	x4, x8, #32
  404e78:	mul	x1, x13, x17
  404e7c:	and	x3, x8, #0xffffffff
  404e80:	madd	x5, x22, x7, x19
  404e84:	mov	x14, #0x100000000           	// #4294967296
  404e88:	mul	x15, x6, x7
  404e8c:	mul	x16, x7, x17
  404e90:	madd	x7, x2, x7, x1
  404e94:	and	x30, x15, #0xffffffff
  404e98:	mul	x21, x4, x6
  404e9c:	add	x15, x5, x15, lsr #32
  404ea0:	mul	x20, x4, x17
  404ea4:	cmp	x19, x15
  404ea8:	mul	x5, x13, x22
  404eac:	add	x30, x30, x15, lsl #32
  404eb0:	mul	x19, x13, x2
  404eb4:	add	x13, x7, x16, lsr #32
  404eb8:	mul	x6, x6, x3
  404ebc:	add	x8, x5, x14
  404ec0:	mul	x17, x3, x17
  404ec4:	csel	x5, x8, x5, hi  // hi = pmore
  404ec8:	madd	x7, x22, x3, x21
  404ecc:	cmp	x1, x13
  404ed0:	madd	x3, x2, x3, x20
  404ed4:	and	x16, x16, #0xffffffff
  404ed8:	mul	x8, x22, x4
  404edc:	add	x16, x16, x13, lsl #32
  404ee0:	add	x7, x7, x6, lsr #32
  404ee4:	mul	x2, x2, x4
  404ee8:	add	x3, x3, x17, lsr #32
  404eec:	add	x4, x19, x14
  404ef0:	csel	x19, x4, x19, hi  // hi = pmore
  404ef4:	and	x1, x17, #0xffffffff
  404ef8:	cmp	x21, x7
  404efc:	add	x4, x8, x14
  404f00:	csel	x8, x4, x8, hi  // hi = pmore
  404f04:	add	x1, x1, x3, lsl #32
  404f08:	cmp	x20, x3
  404f0c:	add	x15, x16, x15, lsr #32
  404f10:	add	x13, x19, x13, lsr #32
  404f14:	add	x14, x2, x14
  404f18:	add	x15, x5, x15
  404f1c:	csel	x2, x14, x2, hi  // hi = pmore
  404f20:	adds	x1, x1, x13
  404f24:	and	x6, x6, #0xffffffff
  404f28:	cset	x5, cs  // cs = hs, nlast
  404f2c:	cmp	x15, x16
  404f30:	cset	x4, cc  // cc = lo, ul, last
  404f34:	add	x6, x6, x7, lsl #32
  404f38:	adds	x1, x1, x4
  404f3c:	lsr	x3, x3, #32
  404f40:	cset	x4, cs  // cs = hs, nlast
  404f44:	cmp	x5, #0x0
  404f48:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  404f4c:	add	x7, x8, x7, lsr #32
  404f50:	cinc	x3, x3, ne  // ne = any
  404f54:	adds	x5, x15, x6
  404f58:	cset	x4, cs  // cs = hs, nlast
  404f5c:	adds	x1, x1, x7
  404f60:	cset	x6, cs  // cs = hs, nlast
  404f64:	adds	x1, x1, x4
  404f68:	cset	x4, cs  // cs = hs, nlast
  404f6c:	cmp	x6, #0x0
  404f70:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  404f74:	orr	x30, x30, x5, lsl #13
  404f78:	cinc	x2, x2, ne  // ne = any
  404f7c:	cmp	x30, #0x0
  404f80:	add	x2, x2, x3
  404f84:	cset	x3, ne  // ne = any
  404f88:	orr	x5, x3, x5, lsr #51
  404f8c:	orr	x5, x5, x1, lsl #13
  404f90:	extr	x4, x2, x1, #51
  404f94:	tbz	x2, #39, 405340 <ferror@plt+0x36e0>
  404f98:	ldp	x19, x20, [sp, #16]
  404f9c:	and	x1, x5, #0x1
  404fa0:	ldp	x21, x22, [sp, #32]
  404fa4:	orr	x5, x1, x5, lsr #1
  404fa8:	orr	x5, x5, x4, lsl #63
  404fac:	lsr	x4, x4, #1
  404fb0:	mov	x1, #0x3fff                	// #16383
  404fb4:	add	x2, x18, x1
  404fb8:	cmp	x2, #0x0
  404fbc:	b.le	405190 <ferror@plt+0x3530>
  404fc0:	tst	x5, #0x7
  404fc4:	b.eq	404fe4 <ferror@plt+0x3384>  // b.none
  404fc8:	and	x1, x12, #0xc00000
  404fcc:	orr	w0, w0, #0x10
  404fd0:	cmp	x1, #0x400, lsl #12
  404fd4:	b.eq	405418 <ferror@plt+0x37b8>  // b.none
  404fd8:	cmp	x1, #0x800, lsl #12
  404fdc:	b.eq	4053a8 <ferror@plt+0x3748>  // b.none
  404fe0:	cbz	x1, 4053d4 <ferror@plt+0x3774>
  404fe4:	tbz	x4, #52, 404ff0 <ferror@plt+0x3390>
  404fe8:	and	x4, x4, #0xffefffffffffffff
  404fec:	add	x2, x18, #0x4, lsl #12
  404ff0:	mov	x1, #0x7ffe                	// #32766
  404ff4:	cmp	x2, x1
  404ff8:	b.gt	405314 <ferror@plt+0x36b4>
  404ffc:	and	w1, w2, #0x7fff
  405000:	extr	x7, x4, x5, #3
  405004:	ubfx	x4, x4, #3, #48
  405008:	b	404d8c <ferror@plt+0x312c>
  40500c:	mov	w0, w2
  405010:	mov	w11, #0x0                   	// #0
  405014:	mov	x4, #0xffffffffffff        	// #281474976710655
  405018:	mov	x7, #0xffffffffffffffff    	// #-1
  40501c:	mov	w1, #0x7fff                	// #32767
  405020:	b	404d8c <ferror@plt+0x312c>
  405024:	mov	w15, w11
  405028:	mov	x13, x9
  40502c:	b	404e28 <ferror@plt+0x31c8>
  405030:	cmp	x1, #0xb
  405034:	b.eq	404e1c <ferror@plt+0x31bc>  // b.none
  405038:	mov	w15, w16
  40503c:	mov	x13, x14
  405040:	b	404e28 <ferror@plt+0x31c8>
  405044:	orr	x7, x8, x1
  405048:	cbz	x7, 40516c <ferror@plt+0x350c>
  40504c:	cbz	x8, 4052cc <ferror@plt+0x366c>
  405050:	clz	x0, x8
  405054:	sub	x4, x0, #0xf
  405058:	add	w7, w4, #0x3
  40505c:	mov	w5, #0x3d                  	// #61
  405060:	sub	w5, w5, w4
  405064:	lsl	x4, x8, x7
  405068:	lsr	x5, x1, x5
  40506c:	orr	x8, x5, x4
  405070:	lsl	x7, x1, x7
  405074:	mov	x10, #0xffffffffffffc011    	// #-16367
  405078:	mov	x11, #0x2                   	// #2
  40507c:	sub	x10, x10, x0
  405080:	b	404cec <ferror@plt+0x308c>
  405084:	orr	x7, x8, x1
  405088:	cbnz	x7, 405140 <ferror@plt+0x34e0>
  40508c:	lsr	x5, x2, #63
  405090:	ubfx	x4, x2, #0, #48
  405094:	and	w15, w5, #0xff
  405098:	mov	x13, x5
  40509c:	mov	x8, #0x0                   	// #0
  4050a0:	ubfx	x5, x2, #48, #15
  4050a4:	mov	x11, #0xa                   	// #10
  4050a8:	mov	x9, #0x9                   	// #9
  4050ac:	mov	x6, #0xb                   	// #11
  4050b0:	mov	x1, #0x8                   	// #8
  4050b4:	mov	x10, #0x7fff                	// #32767
  4050b8:	mov	x17, #0x2                   	// #2
  4050bc:	mov	w0, #0x0                   	// #0
  4050c0:	cbnz	w5, 404d18 <ferror@plt+0x30b8>
  4050c4:	nop
  4050c8:	orr	x5, x4, x3
  4050cc:	cbz	x5, 405130 <ferror@plt+0x34d0>
  4050d0:	cbz	x4, 4052f0 <ferror@plt+0x3690>
  4050d4:	clz	x6, x4
  4050d8:	sub	x2, x6, #0xf
  4050dc:	add	w5, w2, #0x3
  4050e0:	mov	w9, #0x3d                  	// #61
  4050e4:	sub	w9, w9, w2
  4050e8:	lsl	x2, x4, x5
  4050ec:	lsr	x9, x3, x9
  4050f0:	orr	x4, x9, x2
  4050f4:	lsl	x5, x3, x5
  4050f8:	sub	x10, x10, x6
  4050fc:	mov	x3, #0xffffffffffffc011    	// #-16367
  405100:	mov	x6, #0x0                   	// #0
  405104:	add	x10, x10, x3
  405108:	b	404d44 <ferror@plt+0x30e4>
  40510c:	mov	w1, #0x7fff                	// #32767
  405110:	mov	x4, #0x0                   	// #0
  405114:	mov	x7, #0x0                   	// #0
  405118:	b	404d8c <ferror@plt+0x312c>
  40511c:	mov	x1, x11
  405120:	mov	x10, x2
  405124:	mov	x4, #0x0                   	// #0
  405128:	mov	x6, #0x2                   	// #2
  40512c:	b	404d44 <ferror@plt+0x30e4>
  405130:	mov	x1, x9
  405134:	mov	x4, #0x0                   	// #0
  405138:	mov	x6, #0x1                   	// #1
  40513c:	b	404d44 <ferror@plt+0x30e4>
  405140:	lsr	x0, x8, #47
  405144:	mov	x7, x1
  405148:	eor	x0, x0, #0x1
  40514c:	mov	x11, #0xe                   	// #14
  405150:	and	w0, w0, #0x1
  405154:	mov	x9, #0xd                   	// #13
  405158:	mov	x6, #0xf                   	// #15
  40515c:	mov	x1, #0xc                   	// #12
  405160:	mov	x10, #0x7fff                	// #32767
  405164:	mov	x17, #0x3                   	// #3
  405168:	b	404d00 <ferror@plt+0x30a0>
  40516c:	mov	x8, #0x0                   	// #0
  405170:	mov	x11, #0x6                   	// #6
  405174:	mov	x9, #0x5                   	// #5
  405178:	mov	x6, #0x7                   	// #7
  40517c:	mov	x1, #0x4                   	// #4
  405180:	mov	x10, #0x0                   	// #0
  405184:	mov	x17, #0x1                   	// #1
  405188:	mov	w0, #0x0                   	// #0
  40518c:	b	404d00 <ferror@plt+0x30a0>
  405190:	mov	x1, #0x1                   	// #1
  405194:	sub	x2, x1, x2
  405198:	cmp	x2, #0x74
  40519c:	b.gt	405270 <ferror@plt+0x3610>
  4051a0:	cmp	x2, #0x3f
  4051a4:	b.le	405350 <ferror@plt+0x36f0>
  4051a8:	mov	w1, #0x80                  	// #128
  4051ac:	sub	w1, w1, w2
  4051b0:	cmp	x2, #0x40
  4051b4:	sub	w2, w2, #0x40
  4051b8:	lsl	x1, x4, x1
  4051bc:	orr	x1, x5, x1
  4051c0:	csel	x5, x1, x5, ne  // ne = any
  4051c4:	lsr	x2, x4, x2
  4051c8:	cmp	x5, #0x0
  4051cc:	cset	x7, ne  // ne = any
  4051d0:	orr	x7, x7, x2
  4051d4:	ands	x4, x7, #0x7
  4051d8:	b.eq	405384 <ferror@plt+0x3724>  // b.none
  4051dc:	mov	x4, #0x0                   	// #0
  4051e0:	and	x12, x12, #0xc00000
  4051e4:	orr	w0, w0, #0x10
  4051e8:	cmp	x12, #0x400, lsl #12
  4051ec:	b.eq	405450 <ferror@plt+0x37f0>  // b.none
  4051f0:	cmp	x12, #0x800, lsl #12
  4051f4:	b.eq	40543c <ferror@plt+0x37dc>  // b.none
  4051f8:	cbz	x12, 4053ec <ferror@plt+0x378c>
  4051fc:	tbnz	x4, #51, 405404 <ferror@plt+0x37a4>
  405200:	orr	w0, w0, #0x8
  405204:	extr	x7, x4, x7, #3
  405208:	mov	w1, #0x0                   	// #0
  40520c:	ubfx	x4, x4, #3, #48
  405210:	b	4052a0 <ferror@plt+0x3640>
  405214:	cmp	x6, #0xf
  405218:	b.ne	40524c <ferror@plt+0x35ec>  // b.any
  40521c:	tbz	x8, #47, 405238 <ferror@plt+0x35d8>
  405220:	cbnz	x1, 405238 <ferror@plt+0x35d8>
  405224:	orr	x4, x4, #0x800000000000
  405228:	mov	w11, w15
  40522c:	mov	x7, x3
  405230:	mov	w1, #0x7fff                	// #32767
  405234:	b	404d8c <ferror@plt+0x312c>
  405238:	orr	x4, x8, #0x800000000000
  40523c:	mov	w11, w16
  405240:	and	x4, x4, #0xffffffffffff
  405244:	mov	w1, #0x7fff                	// #32767
  405248:	b	404d8c <ferror@plt+0x312c>
  40524c:	cmp	x6, #0xb
  405250:	b.ne	405038 <ferror@plt+0x33d8>  // b.any
  405254:	mov	w11, w15
  405258:	mov	x5, x3
  40525c:	orr	x4, x4, #0x800000000000
  405260:	mov	x7, x5
  405264:	and	x4, x4, #0xffffffffffff
  405268:	mov	w1, #0x7fff                	// #32767
  40526c:	b	404d8c <ferror@plt+0x312c>
  405270:	orr	x7, x5, x4
  405274:	cbz	x7, 405294 <ferror@plt+0x3634>
  405278:	and	x12, x12, #0xc00000
  40527c:	orr	w0, w0, #0x10
  405280:	cmp	x12, #0x400, lsl #12
  405284:	sub	x7, x1, x9
  405288:	b.eq	405294 <ferror@plt+0x3634>  // b.none
  40528c:	cmp	x12, #0x800, lsl #12
  405290:	csel	x7, x9, xzr, eq  // eq = none
  405294:	orr	w0, w0, #0x8
  405298:	mov	w1, #0x0                   	// #0
  40529c:	mov	x4, #0x0                   	// #0
  4052a0:	mov	x3, #0x0                   	// #0
  4052a4:	fmov	d0, x7
  4052a8:	bfxil	x3, x4, #0, #48
  4052ac:	bfi	x3, x1, #48, #15
  4052b0:	bfi	x3, x11, #63, #1
  4052b4:	fmov	v0.d[1], x3
  4052b8:	str	q0, [sp, #48]
  4052bc:	bl	405818 <ferror@plt+0x3bb8>
  4052c0:	ldr	q0, [sp, #48]
  4052c4:	ldp	x29, x30, [sp], #80
  4052c8:	ret
  4052cc:	clz	x10, x1
  4052d0:	add	x4, x10, #0x31
  4052d4:	add	x0, x10, #0x40
  4052d8:	cmp	x4, #0x3c
  4052dc:	b.le	405058 <ferror@plt+0x33f8>
  4052e0:	sub	w4, w4, #0x3d
  4052e4:	mov	x7, #0x0                   	// #0
  4052e8:	lsl	x8, x1, x4
  4052ec:	b	405074 <ferror@plt+0x3414>
  4052f0:	clz	x6, x3
  4052f4:	add	x2, x6, #0x31
  4052f8:	add	x6, x6, #0x40
  4052fc:	cmp	x2, #0x3c
  405300:	b.le	4050dc <ferror@plt+0x347c>
  405304:	sub	w2, w2, #0x3d
  405308:	mov	x5, #0x0                   	// #0
  40530c:	lsl	x4, x3, x2
  405310:	b	4050f8 <ferror@plt+0x3498>
  405314:	and	x7, x12, #0xc00000
  405318:	cmp	x7, #0x400, lsl #12
  40531c:	b.eq	405420 <ferror@plt+0x37c0>  // b.none
  405320:	cmp	x7, #0x800, lsl #12
  405324:	b.eq	4053b8 <ferror@plt+0x3758>  // b.none
  405328:	cbz	x7, 40539c <ferror@plt+0x373c>
  40532c:	mov	x4, #0xffffffffffff        	// #281474976710655
  405330:	mov	x7, #0xffffffffffffffff    	// #-1
  405334:	mov	w2, #0x14                  	// #20
  405338:	orr	w0, w0, w2
  40533c:	b	4052a0 <ferror@plt+0x3640>
  405340:	mov	x18, x10
  405344:	ldp	x19, x20, [sp, #16]
  405348:	ldp	x21, x22, [sp, #32]
  40534c:	b	404fb0 <ferror@plt+0x3350>
  405350:	mov	w1, #0x40                  	// #64
  405354:	sub	w1, w1, w2
  405358:	lsr	x3, x5, x2
  40535c:	lsl	x5, x5, x1
  405360:	cmp	x5, #0x0
  405364:	lsl	x7, x4, x1
  405368:	cset	x1, ne  // ne = any
  40536c:	orr	x7, x7, x3
  405370:	lsr	x4, x4, x2
  405374:	orr	x7, x7, x1
  405378:	tst	x7, #0x7
  40537c:	b.ne	4051e0 <ferror@plt+0x3580>  // b.any
  405380:	tbnz	x4, #51, 40545c <ferror@plt+0x37fc>
  405384:	mov	w1, #0x0                   	// #0
  405388:	extr	x7, x4, x7, #3
  40538c:	ubfx	x4, x4, #3, #48
  405390:	tbz	w12, #11, 404d8c <ferror@plt+0x312c>
  405394:	orr	w0, w0, #0x8
  405398:	b	4052a0 <ferror@plt+0x3640>
  40539c:	mov	w1, #0x7fff                	// #32767
  4053a0:	mov	x4, #0x0                   	// #0
  4053a4:	b	405334 <ferror@plt+0x36d4>
  4053a8:	cbz	x9, 404fe4 <ferror@plt+0x3384>
  4053ac:	adds	x5, x5, #0x8
  4053b0:	cinc	x4, x4, cs  // cs = hs, nlast
  4053b4:	b	404fe4 <ferror@plt+0x3384>
  4053b8:	cmp	x9, #0x0
  4053bc:	mov	w2, #0x7fff                	// #32767
  4053c0:	mov	x4, #0xffffffffffff        	// #281474976710655
  4053c4:	csel	w1, w1, w2, eq  // eq = none
  4053c8:	csel	x4, x4, xzr, eq  // eq = none
  4053cc:	csetm	x7, eq  // eq = none
  4053d0:	b	405334 <ferror@plt+0x36d4>
  4053d4:	and	x1, x5, #0xf
  4053d8:	cmp	x1, #0x4
  4053dc:	b.eq	404fe4 <ferror@plt+0x3384>  // b.none
  4053e0:	adds	x5, x5, #0x4
  4053e4:	cinc	x4, x4, cs  // cs = hs, nlast
  4053e8:	b	404fe4 <ferror@plt+0x3384>
  4053ec:	and	x1, x7, #0xf
  4053f0:	cmp	x1, #0x4
  4053f4:	b.eq	405400 <ferror@plt+0x37a0>  // b.none
  4053f8:	adds	x7, x7, #0x4
  4053fc:	cinc	x4, x4, cs  // cs = hs, nlast
  405400:	tbz	x4, #51, 405200 <ferror@plt+0x35a0>
  405404:	orr	w0, w0, #0x8
  405408:	mov	w1, #0x1                   	// #1
  40540c:	mov	x4, #0x0                   	// #0
  405410:	mov	x7, #0x0                   	// #0
  405414:	b	4052a0 <ferror@plt+0x3640>
  405418:	cbnz	x9, 404fe4 <ferror@plt+0x3384>
  40541c:	b	4053ac <ferror@plt+0x374c>
  405420:	cmp	x9, #0x0
  405424:	mov	w2, #0x7fff                	// #32767
  405428:	mov	x4, #0xffffffffffff        	// #281474976710655
  40542c:	csel	w1, w1, w2, ne  // ne = any
  405430:	csel	x4, x4, xzr, ne  // ne = any
  405434:	csetm	x7, ne  // ne = any
  405438:	b	405334 <ferror@plt+0x36d4>
  40543c:	cbz	x9, 405400 <ferror@plt+0x37a0>
  405440:	adds	x7, x7, #0x8
  405444:	cinc	x4, x4, cs  // cs = hs, nlast
  405448:	tbnz	x4, #51, 405404 <ferror@plt+0x37a4>
  40544c:	b	405200 <ferror@plt+0x35a0>
  405450:	cbz	x9, 405440 <ferror@plt+0x37e0>
  405454:	tbnz	x4, #51, 405404 <ferror@plt+0x37a4>
  405458:	b	405200 <ferror@plt+0x35a0>
  40545c:	orr	w0, w0, #0x10
  405460:	b	405404 <ferror@plt+0x37a4>
  405464:	mov	w11, w15
  405468:	mov	w1, #0x7fff                	// #32767
  40546c:	mov	x4, #0x0                   	// #0
  405470:	mov	x7, #0x0                   	// #0
  405474:	b	404d8c <ferror@plt+0x312c>
  405478:	cmp	w0, #0x0
  40547c:	cbz	w0, 4054c8 <ferror@plt+0x3868>
  405480:	cneg	w1, w0, lt  // lt = tstop
  405484:	mov	w4, #0x403e                	// #16446
  405488:	clz	x3, x1
  40548c:	mov	w2, #0x402f                	// #16431
  405490:	sub	w4, w4, w3
  405494:	lsr	w0, w0, #31
  405498:	sub	w2, w2, w4
  40549c:	mov	x3, #0x0                   	// #0
  4054a0:	and	w4, w4, #0x7fff
  4054a4:	lsl	x1, x1, x2
  4054a8:	and	x1, x1, #0xffffffffffff
  4054ac:	orr	w0, w4, w0, lsl #15
  4054b0:	mov	x2, #0x0                   	// #0
  4054b4:	bfxil	x3, x1, #0, #48
  4054b8:	fmov	d0, x2
  4054bc:	bfi	x3, x0, #48, #16
  4054c0:	fmov	v0.d[1], x3
  4054c4:	ret
  4054c8:	mov	w4, #0x0                   	// #0
  4054cc:	mov	x1, #0x0                   	// #0
  4054d0:	mov	w0, #0x0                   	// #0
  4054d4:	mov	x3, #0x0                   	// #0
  4054d8:	orr	w0, w4, w0, lsl #15
  4054dc:	bfxil	x3, x1, #0, #48
  4054e0:	mov	x2, #0x0                   	// #0
  4054e4:	fmov	d0, x2
  4054e8:	bfi	x3, x0, #48, #16
  4054ec:	fmov	v0.d[1], x3
  4054f0:	ret
  4054f4:	nop
  4054f8:	stp	x29, x30, [sp, #-48]!
  4054fc:	mov	x29, sp
  405500:	str	x19, [sp, #16]
  405504:	str	q0, [sp, #32]
  405508:	ldp	x3, x0, [sp, #32]
  40550c:	mrs	x6, fpcr
  405510:	ubfx	x2, x0, #48, #15
  405514:	lsr	x4, x0, #63
  405518:	add	x1, x2, #0x1
  40551c:	ubfiz	x0, x0, #3, #48
  405520:	tst	x1, #0x7ffe
  405524:	and	w4, w4, #0xff
  405528:	orr	x0, x0, x3, lsr #61
  40552c:	lsl	x5, x3, #3
  405530:	b.eq	4055b0 <ferror@plt+0x3950>  // b.none
  405534:	mov	x1, #0xffffffffffffc400    	// #-15360
  405538:	add	x2, x2, x1
  40553c:	cmp	x2, #0x7fe
  405540:	b.le	405618 <ferror@plt+0x39b8>
  405544:	ands	x0, x6, #0xc00000
  405548:	b.eq	4056b0 <ferror@plt+0x3a50>  // b.none
  40554c:	cmp	x0, #0x400, lsl #12
  405550:	b.eq	4057d0 <ferror@plt+0x3b70>  // b.none
  405554:	cmp	x0, #0x800, lsl #12
  405558:	csel	w7, w4, wzr, eq  // eq = none
  40555c:	cbnz	w7, 4056b0 <ferror@plt+0x3a50>
  405560:	mov	w0, #0x14                  	// #20
  405564:	mov	x1, #0xffffffffffffffff    	// #-1
  405568:	mov	x2, #0x7fe                 	// #2046
  40556c:	b.ne	40565c <ferror@plt+0x39fc>  // b.any
  405570:	cmp	w4, #0x0
  405574:	add	x3, x1, #0x8
  405578:	csel	x1, x3, x1, ne  // ne = any
  40557c:	and	x3, x1, #0x80000000000000
  405580:	cbnz	w7, 405664 <ferror@plt+0x3a04>
  405584:	cbnz	x3, 40566c <ferror@plt+0x3a0c>
  405588:	lsr	x1, x1, #3
  40558c:	and	w3, w2, #0x7ff
  405590:	and	x4, x4, #0xff
  405594:	bfi	x1, x3, #52, #12
  405598:	orr	x19, x1, x4, lsl #63
  40559c:	bl	405818 <ferror@plt+0x3bb8>
  4055a0:	fmov	d0, x19
  4055a4:	ldr	x19, [sp, #16]
  4055a8:	ldp	x29, x30, [sp], #48
  4055ac:	ret
  4055b0:	orr	x1, x0, x5
  4055b4:	cbnz	x2, 4055cc <ferror@plt+0x396c>
  4055b8:	cbnz	x1, 405688 <ferror@plt+0x3a28>
  4055bc:	mov	w2, #0x0                   	// #0
  4055c0:	mov	w0, #0x0                   	// #0
  4055c4:	mov	x1, #0x0                   	// #0
  4055c8:	b	4055f8 <ferror@plt+0x3998>
  4055cc:	cbz	x1, 4056c0 <ferror@plt+0x3a60>
  4055d0:	mov	x3, #0x7fff                	// #32767
  4055d4:	extr	x1, x0, x5, #60
  4055d8:	lsr	x0, x0, #50
  4055dc:	cmp	x2, x3
  4055e0:	lsr	x1, x1, #3
  4055e4:	eor	w0, w0, #0x1
  4055e8:	orr	x1, x1, #0x8000000000000
  4055ec:	csel	w0, w0, wzr, eq  // eq = none
  4055f0:	mov	w2, #0x7ff                 	// #2047
  4055f4:	nop
  4055f8:	and	x4, x4, #0xff
  4055fc:	bfi	x1, x2, #52, #12
  405600:	orr	x19, x1, x4, lsl #63
  405604:	cbnz	w0, 40559c <ferror@plt+0x393c>
  405608:	fmov	d0, x19
  40560c:	ldr	x19, [sp, #16]
  405610:	ldp	x29, x30, [sp], #48
  405614:	ret
  405618:	cmp	x2, #0x0
  40561c:	b.le	4056d0 <ferror@plt+0x3a70>
  405620:	cmp	xzr, x3, lsl #7
  405624:	mov	w7, #0x0                   	// #0
  405628:	cset	x1, ne  // ne = any
  40562c:	orr	x5, x1, x5, lsr #60
  405630:	orr	x1, x5, x0, lsl #4
  405634:	mov	w0, #0x0                   	// #0
  405638:	tst	x5, #0x7
  40563c:	b.eq	405788 <ferror@plt+0x3b28>  // b.none
  405640:	and	x3, x6, #0xc00000
  405644:	cmp	x3, #0x400, lsl #12
  405648:	b.eq	4056a0 <ferror@plt+0x3a40>  // b.none
  40564c:	cmp	x3, #0x800, lsl #12
  405650:	mov	w0, #0x10                  	// #16
  405654:	b.eq	405570 <ferror@plt+0x3910>  // b.none
  405658:	cbz	x3, 405794 <ferror@plt+0x3b34>
  40565c:	and	x3, x1, #0x80000000000000
  405660:	cbz	w7, 405668 <ferror@plt+0x3a08>
  405664:	orr	w0, w0, #0x8
  405668:	cbz	x3, 405788 <ferror@plt+0x3b28>
  40566c:	cmp	x2, #0x7fe
  405670:	add	x2, x2, #0x1
  405674:	b.eq	405730 <ferror@plt+0x3ad0>  // b.none
  405678:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  40567c:	and	w2, w2, #0x7ff
  405680:	and	x1, x3, x1, lsr #3
  405684:	b	4055f8 <ferror@plt+0x3998>
  405688:	and	x3, x6, #0xc00000
  40568c:	mov	w7, #0x1                   	// #1
  405690:	cmp	x3, #0x400, lsl #12
  405694:	mov	x2, #0x0                   	// #0
  405698:	mov	x1, #0x1                   	// #1
  40569c:	b.ne	40564c <ferror@plt+0x39ec>  // b.any
  4056a0:	cbnz	w4, 4056a8 <ferror@plt+0x3a48>
  4056a4:	add	x1, x1, #0x8
  4056a8:	mov	w0, #0x10                  	// #16
  4056ac:	b	40557c <ferror@plt+0x391c>
  4056b0:	mov	w2, #0x7ff                 	// #2047
  4056b4:	mov	w0, #0x14                  	// #20
  4056b8:	mov	x1, #0x0                   	// #0
  4056bc:	b	4055f8 <ferror@plt+0x3998>
  4056c0:	mov	w2, #0x7ff                 	// #2047
  4056c4:	mov	w0, #0x0                   	// #0
  4056c8:	mov	x1, #0x0                   	// #0
  4056cc:	b	4055f8 <ferror@plt+0x3998>
  4056d0:	cmn	x2, #0x34
  4056d4:	b.lt	405688 <ferror@plt+0x3a28>  // b.tstop
  4056d8:	mov	x3, #0x3d                  	// #61
  4056dc:	sub	x7, x3, x2
  4056e0:	orr	x0, x0, #0x8000000000000
  4056e4:	cmp	x7, #0x3f
  4056e8:	b.le	4057a8 <ferror@plt+0x3b48>
  4056ec:	add	w1, w2, #0x43
  4056f0:	cmp	x7, #0x40
  4056f4:	mov	w3, #0xfffffffd            	// #-3
  4056f8:	sub	w2, w3, w2
  4056fc:	lsl	x1, x0, x1
  405700:	orr	x1, x5, x1
  405704:	csel	x5, x1, x5, ne  // ne = any
  405708:	lsr	x0, x0, x2
  40570c:	cmp	x5, #0x0
  405710:	cset	x1, ne  // ne = any
  405714:	orr	x1, x1, x0
  405718:	cmp	x1, #0x0
  40571c:	cset	w7, ne  // ne = any
  405720:	tst	x1, #0x7
  405724:	b.eq	40576c <ferror@plt+0x3b0c>  // b.none
  405728:	mov	x2, #0x0                   	// #0
  40572c:	b	405640 <ferror@plt+0x39e0>
  405730:	mov	w3, w2
  405734:	ands	x1, x6, #0xc00000
  405738:	b.eq	405760 <ferror@plt+0x3b00>  // b.none
  40573c:	cmp	x1, #0x400, lsl #12
  405740:	b.eq	4057e8 <ferror@plt+0x3b88>  // b.none
  405744:	cmp	x1, #0x800, lsl #12
  405748:	mov	w5, #0x7fe                 	// #2046
  40574c:	csel	w1, w4, wzr, eq  // eq = none
  405750:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405754:	cmp	w1, #0x0
  405758:	csel	w3, w3, w5, ne  // ne = any
  40575c:	csel	x1, xzr, x2, ne  // ne = any
  405760:	mov	w2, #0x14                  	// #20
  405764:	orr	w0, w0, w2
  405768:	b	405590 <ferror@plt+0x3930>
  40576c:	and	x3, x1, #0x80000000000000
  405770:	cbnz	x1, 405800 <ferror@plt+0x3ba0>
  405774:	nop
  405778:	mov	w0, #0x0                   	// #0
  40577c:	mov	x2, #0x1                   	// #1
  405780:	cbnz	x3, 405678 <ferror@plt+0x3a18>
  405784:	mov	x2, #0x0                   	// #0
  405788:	and	w2, w2, #0x7ff
  40578c:	lsr	x1, x1, #3
  405790:	b	4055f8 <ferror@plt+0x3998>
  405794:	and	x3, x1, #0xf
  405798:	cmp	x3, #0x4
  40579c:	add	x3, x1, #0x4
  4057a0:	csel	x1, x3, x1, ne  // ne = any
  4057a4:	b	40557c <ferror@plt+0x391c>
  4057a8:	add	w1, w2, #0x3
  4057ac:	sub	w2, w3, w2
  4057b0:	lsl	x3, x5, x1
  4057b4:	cmp	x3, #0x0
  4057b8:	cset	x3, ne  // ne = any
  4057bc:	lsr	x2, x5, x2
  4057c0:	orr	x2, x2, x3
  4057c4:	lsl	x0, x0, x1
  4057c8:	orr	x1, x0, x2
  4057cc:	b	405718 <ferror@plt+0x3ab8>
  4057d0:	cbz	w4, 4056b0 <ferror@plt+0x3a50>
  4057d4:	mov	w7, #0x0                   	// #0
  4057d8:	mov	w0, #0x14                  	// #20
  4057dc:	mov	x2, #0x7fe                 	// #2046
  4057e0:	mov	x1, #0xffffffffffffffff    	// #-1
  4057e4:	b	40557c <ferror@plt+0x391c>
  4057e8:	cmp	w4, #0x0
  4057ec:	mov	w1, #0x7fe                 	// #2046
  4057f0:	csel	w3, w2, w1, eq  // eq = none
  4057f4:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  4057f8:	csel	x1, xzr, x2, eq  // eq = none
  4057fc:	b	405760 <ferror@plt+0x3b00>
  405800:	tbz	w6, #11, 405778 <ferror@plt+0x3b18>
  405804:	mov	w0, #0x0                   	// #0
  405808:	mov	x2, #0x0                   	// #0
  40580c:	orr	w0, w0, #0x8
  405810:	b	405668 <ferror@plt+0x3a08>
  405814:	nop
  405818:	tbz	w0, #0, 405828 <ferror@plt+0x3bc8>
  40581c:	movi	v1.2s, #0x0
  405820:	fdiv	s0, s1, s1
  405824:	mrs	x1, fpsr
  405828:	tbz	w0, #1, 40583c <ferror@plt+0x3bdc>
  40582c:	fmov	s1, #1.000000000000000000e+00
  405830:	movi	v2.2s, #0x0
  405834:	fdiv	s0, s1, s2
  405838:	mrs	x1, fpsr
  40583c:	tbz	w0, #2, 40585c <ferror@plt+0x3bfc>
  405840:	mov	w2, #0xc5ae                	// #50606
  405844:	mov	w1, #0x7f7fffff            	// #2139095039
  405848:	movk	w2, #0x749d, lsl #16
  40584c:	fmov	s1, w1
  405850:	fmov	s2, w2
  405854:	fadd	s0, s1, s2
  405858:	mrs	x1, fpsr
  40585c:	tbz	w0, #3, 40586c <ferror@plt+0x3c0c>
  405860:	movi	v1.2s, #0x80, lsl #16
  405864:	fmul	s0, s1, s1
  405868:	mrs	x1, fpsr
  40586c:	tbz	w0, #4, 405884 <ferror@plt+0x3c24>
  405870:	mov	w0, #0x7f7fffff            	// #2139095039
  405874:	fmov	s2, #1.000000000000000000e+00
  405878:	fmov	s1, w0
  40587c:	fsub	s0, s1, s2
  405880:	mrs	x0, fpsr
  405884:	ret
  405888:	stp	x29, x30, [sp, #-64]!
  40588c:	mov	x29, sp
  405890:	stp	x19, x20, [sp, #16]
  405894:	adrp	x20, 416000 <ferror@plt+0x143a0>
  405898:	add	x20, x20, #0xdd0
  40589c:	stp	x21, x22, [sp, #32]
  4058a0:	adrp	x21, 416000 <ferror@plt+0x143a0>
  4058a4:	add	x21, x21, #0xdc8
  4058a8:	sub	x20, x20, x21
  4058ac:	mov	w22, w0
  4058b0:	stp	x23, x24, [sp, #48]
  4058b4:	mov	x23, x1
  4058b8:	mov	x24, x2
  4058bc:	bl	4017e0 <memcpy@plt-0x40>
  4058c0:	cmp	xzr, x20, asr #3
  4058c4:	b.eq	4058f0 <ferror@plt+0x3c90>  // b.none
  4058c8:	asr	x20, x20, #3
  4058cc:	mov	x19, #0x0                   	// #0
  4058d0:	ldr	x3, [x21, x19, lsl #3]
  4058d4:	mov	x2, x24
  4058d8:	add	x19, x19, #0x1
  4058dc:	mov	x1, x23
  4058e0:	mov	w0, w22
  4058e4:	blr	x3
  4058e8:	cmp	x20, x19
  4058ec:	b.ne	4058d0 <ferror@plt+0x3c70>  // b.any
  4058f0:	ldp	x19, x20, [sp, #16]
  4058f4:	ldp	x21, x22, [sp, #32]
  4058f8:	ldp	x23, x24, [sp, #48]
  4058fc:	ldp	x29, x30, [sp], #64
  405900:	ret
  405904:	nop
  405908:	ret
  40590c:	nop
  405910:	adrp	x2, 417000 <ferror@plt+0x153a0>
  405914:	mov	x1, #0x0                   	// #0
  405918:	ldr	x2, [x2, #560]
  40591c:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405920 <.fini>:
  405920:	stp	x29, x30, [sp, #-16]!
  405924:	mov	x29, sp
  405928:	ldp	x29, x30, [sp], #16
  40592c:	ret
