============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  04:12:05 am
  Module:                 mux_t_t_t_N
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

   Instance       Module     Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------------------
mux_t_t_t_N                         768    865.935   602.909     1468.844 
  eq_0_.inst   equal                  6      6.765     2.980        9.745 
    sr         sr_latch               3      2.799     0.998        3.797 
  eq_1_.inst   equal_1                6      6.765     2.980        9.745 
    sr         sr_latch_1             3      2.799     0.998        3.797 
  eq_2_.inst   equal_2                6      6.765     2.980        9.745 
    sr         sr_latch_2             3      2.799     0.998        3.797 
  eq_3_.inst   equal_3                6      6.765     2.980        9.745 
    sr         sr_latch_3             3      2.799     0.998        3.797 
  eq_4_.inst   equal_4                6      6.765     2.980        9.745 
    sr         sr_latch_4             3      2.799     0.998        3.797 
  eq_5_.inst   equal_5                6      6.765     2.980        9.745 
    sr         sr_latch_5             3      2.799     0.998        3.797 
  eq_6_.inst   equal_6                6      6.765     2.980        9.745 
    sr         sr_latch_6             3      2.799     0.998        3.797 
  eq_7_.inst   equal_7                6      6.765     2.980        9.745 
    sr         sr_latch_7             3      2.799     0.998        3.797 
  eq_8_.inst   equal_8                6      6.765     2.980        9.745 
    sr         sr_latch_8             3      2.799     0.998        3.797 
  eq_9_.inst   equal_9                6      6.765     2.980        9.745 
    sr         sr_latch_9             3      2.799     0.998        3.797 
  eq_10_.inst  equal_10               6      6.765     2.980        9.745 
    sr         sr_latch_10            3      2.799     0.998        3.797 
  eq_11_.inst  equal_11               6      6.765     2.980        9.745 
    sr         sr_latch_11            3      2.799     0.998        3.797 
  eq_12_.inst  equal_12               6      6.765     2.980        9.745 
    sr         sr_latch_12            3      2.799     0.998        3.797 
  eq_13_.inst  equal_13               6      6.765     2.980        9.745 
    sr         sr_latch_13            3      2.799     0.998        3.797 
  eq_14_.inst  equal_14               6      6.765     2.980        9.745 
    sr         sr_latch_14            3      2.799     0.998        3.797 
  eq_15_.inst  equal_15               6      6.765     2.980        9.745 
    sr         sr_latch_15            3      2.799     0.998        3.797 
  eq_16_.inst  equal_16               6      6.765     2.980        9.745 
    sr         sr_latch_16            3      2.799     0.998        3.797 
  eq_17_.inst  equal_17               6      6.765     2.980        9.745 
    sr         sr_latch_17            3      2.799     0.998        3.797 
  eq_18_.inst  equal_18               6      6.765     2.980        9.745 
    sr         sr_latch_18            3      2.799     0.998        3.797 
  eq_19_.inst  equal_19               6      6.765     2.980        9.745 
    sr         sr_latch_19            3      2.799     0.998        3.797 
  eq_20_.inst  equal_20               6      6.765     2.980        9.745 
    sr         sr_latch_20            3      2.799     0.998        3.797 
  eq_21_.inst  equal_21               6      6.765     2.980        9.745 
    sr         sr_latch_21            3      2.799     0.998        3.797 
  eq_22_.inst  equal_22               6      6.765     2.980        9.745 
    sr         sr_latch_22            3      2.799     0.998        3.797 
  eq_23_.inst  equal_23               6      6.765     2.980        9.745 
    sr         sr_latch_23            3      2.799     0.998        3.797 
  eq_24_.inst  equal_24               6      6.765     2.980        9.745 
    sr         sr_latch_24            3      2.799     0.998        3.797 
  eq_25_.inst  equal_25               6      6.765     2.980        9.745 
    sr         sr_latch_25            3      2.799     0.998        3.797 
  eq_26_.inst  equal_26               6      6.765     2.980        9.745 
    sr         sr_latch_26            3      2.799     0.998        3.797 
  eq_27_.inst  equal_27               6      6.765     2.980        9.745 
    sr         sr_latch_27            3      2.799     0.998        3.797 
  eq_28_.inst  equal_28               6      6.765     2.980        9.745 
    sr         sr_latch_28            3      2.799     0.998        3.797 
  eq_29_.inst  equal_29               6      6.765     2.980        9.745 
    sr         sr_latch_29            3      2.799     0.998        3.797 
  eq_30_.inst  equal_30               6      6.765     2.980        9.745 
    sr         sr_latch_30            3      2.799     0.998        3.797 
  eq_31_.inst  equal_31               6      6.765     2.980        9.745 
    sr         sr_latch_31            3      2.799     0.998        3.797 
  eq_32_.inst  equal_32               6      6.765     2.980        9.745 
    sr         sr_latch_32            3      2.799     0.998        3.797 
  eq_33_.inst  equal_33               6      6.765     2.980        9.745 
    sr         sr_latch_33            3      2.799     0.998        3.797 
  eq_34_.inst  equal_34               6      6.765     2.980        9.745 
    sr         sr_latch_34            3      2.799     0.998        3.797 
  eq_35_.inst  equal_35               6      6.765     2.980        9.745 
    sr         sr_latch_35            3      2.799     0.998        3.797 
  eq_36_.inst  equal_36               6      6.765     2.980        9.745 
    sr         sr_latch_36            3      2.799     0.998        3.797 
  eq_37_.inst  equal_37               6      6.765     2.980        9.745 
    sr         sr_latch_37            3      2.799     0.998        3.797 
  eq_38_.inst  equal_38               6      6.765     2.980        9.745 
    sr         sr_latch_38            3      2.799     0.998        3.797 
  eq_39_.inst  equal_39               6      6.765     2.980        9.745 
    sr         sr_latch_39            3      2.799     0.998        3.797 
  eq_40_.inst  equal_40               6      6.765     2.980        9.745 
    sr         sr_latch_40            3      2.799     0.998        3.797 
  eq_41_.inst  equal_41               6      6.765     2.980        9.745 
    sr         sr_latch_41            3      2.799     0.998        3.797 
  eq_42_.inst  equal_42               6      6.765     2.980        9.745 
    sr         sr_latch_42            3      2.799     0.998        3.797 
  eq_43_.inst  equal_43               6      6.765     2.980        9.745 
    sr         sr_latch_43            3      2.799     0.998        3.797 
  eq_44_.inst  equal_44               6      6.765     2.980        9.745 
    sr         sr_latch_44            3      2.799     0.998        3.797 
  eq_45_.inst  equal_45               6      6.765     2.980        9.745 
    sr         sr_latch_45            3      2.799     0.998        3.797 
  eq_46_.inst  equal_46               6      6.765     2.980        9.745 
    sr         sr_latch_46            3      2.799     0.998        3.797 
  eq_47_.inst  equal_47               6      6.765     2.980        9.745 
    sr         sr_latch_47            3      2.799     0.998        3.797 
  eq_48_.inst  equal_48               6      6.765     2.980        9.745 
    sr         sr_latch_48            3      2.799     0.998        3.797 
  eq_49_.inst  equal_49               6      6.765     2.980        9.745 
    sr         sr_latch_49            3      2.799     0.998        3.797 
  eq_50_.inst  equal_50               6      6.765     2.980        9.745 
    sr         sr_latch_50            3      2.799     0.998        3.797 
  eq_51_.inst  equal_51               6      6.765     2.980        9.745 
    sr         sr_latch_51            3      2.799     0.998        3.797 
  eq_52_.inst  equal_52               6      6.765     2.980        9.745 
    sr         sr_latch_52            3      2.799     0.998        3.797 
  eq_53_.inst  equal_53               6      6.765     2.980        9.745 
    sr         sr_latch_53            3      2.799     0.998        3.797 
  eq_54_.inst  equal_54               6      6.765     2.980        9.745 
    sr         sr_latch_54            3      2.799     0.998        3.797 
  eq_55_.inst  equal_55               6      6.765     2.980        9.745 
    sr         sr_latch_55            3      2.799     0.998        3.797 
  eq_56_.inst  equal_56               6      6.765     2.980        9.745 
    sr         sr_latch_56            3      2.799     0.998        3.797 
  eq_57_.inst  equal_57               6      6.765     2.980        9.745 
    sr         sr_latch_57            3      2.799     0.998        3.797 
  eq_58_.inst  equal_58               6      6.765     2.980        9.745 
    sr         sr_latch_58            3      2.799     0.998        3.797 
  eq_59_.inst  equal_59               6      6.765     2.980        9.745 
    sr         sr_latch_59            3      2.799     0.998        3.797 
  eq_60_.inst  equal_60               6      6.765     2.980        9.745 
    sr         sr_latch_60            3      2.799     0.998        3.797 
  eq_61_.inst  equal_61               6      6.765     2.980        9.745 
    sr         sr_latch_61            3      2.799     0.998        3.797 
  eq_62_.inst  equal_62               6      6.765     2.980        9.745 
    sr         sr_latch_62            3      2.799     0.998        3.797 
  eq_63_.inst  equal_63               6      6.765     2.980        9.745 
    sr         sr_latch_63            3      2.799     0.998        3.797 
  eq_64_.inst  equal_64               6      6.765     2.980        9.745 
    sr         sr_latch_64            3      2.799     0.998        3.797 
  eq_65_.inst  equal_65               6      6.765     2.980        9.745 
    sr         sr_latch_65            3      2.799     0.998        3.797 
  eq_66_.inst  equal_66               6      6.765     2.980        9.745 
    sr         sr_latch_66            3      2.799     0.998        3.797 
  eq_67_.inst  equal_67               6      6.765     2.980        9.745 
    sr         sr_latch_67            3      2.799     0.998        3.797 
  eq_68_.inst  equal_68               6      6.765     2.980        9.745 
    sr         sr_latch_68            3      2.799     0.998        3.797 
  eq_69_.inst  equal_69               6      6.765     2.980        9.745 
    sr         sr_latch_69            3      2.799     0.998        3.797 
  eq_70_.inst  equal_70               6      6.765     2.980        9.745 
    sr         sr_latch_70            3      2.799     0.998        3.797 
  eq_71_.inst  equal_71               6      6.765     2.980        9.745 
    sr         sr_latch_71            3      2.799     0.998        3.797 
  eq_72_.inst  equal_72               6      6.765     2.980        9.745 
    sr         sr_latch_72            3      2.799     0.998        3.797 
  eq_73_.inst  equal_73               6      6.765     2.980        9.745 
    sr         sr_latch_73            3      2.799     0.998        3.797 
  eq_74_.inst  equal_74               6      6.765     2.980        9.745 
    sr         sr_latch_74            3      2.799     0.998        3.797 
  eq_75_.inst  equal_75               6      6.765     2.980        9.745 
    sr         sr_latch_75            3      2.799     0.998        3.797 
  eq_76_.inst  equal_76               6      6.765     2.980        9.745 
    sr         sr_latch_76            3      2.799     0.998        3.797 
  eq_77_.inst  equal_77               6      6.765     2.980        9.745 
    sr         sr_latch_77            3      2.799     0.998        3.797 
  eq_78_.inst  equal_78               6      6.765     2.980        9.745 
    sr         sr_latch_78            3      2.799     0.998        3.797 
  eq_79_.inst  equal_79               6      6.765     2.980        9.745 
    sr         sr_latch_79            3      2.799     0.998        3.797 
  eq_80_.inst  equal_80               6      6.765     2.980        9.745 
    sr         sr_latch_80            3      2.799     0.998        3.797 
  eq_81_.inst  equal_81               6      6.765     2.980        9.745 
    sr         sr_latch_81            3      2.799     0.998        3.797 
  eq_82_.inst  equal_82               6      6.765     2.980        9.745 
    sr         sr_latch_82            3      2.799     0.998        3.797 
  eq_83_.inst  equal_83               6      6.765     2.980        9.745 
    sr         sr_latch_83            3      2.799     0.998        3.797 
  eq_84_.inst  equal_84               6      6.765     2.980        9.745 
    sr         sr_latch_84            3      2.799     0.998        3.797 
  eq_85_.inst  equal_85               6      6.765     2.980        9.745 
    sr         sr_latch_85            3      2.799     0.998        3.797 
  eq_86_.inst  equal_86               6      6.765     2.980        9.745 
    sr         sr_latch_86            3      2.799     0.998        3.797 
  eq_87_.inst  equal_87               6      6.765     2.980        9.745 
    sr         sr_latch_87            3      2.799     0.998        3.797 
  eq_88_.inst  equal_88               6      6.765     2.980        9.745 
    sr         sr_latch_88            3      2.799     0.998        3.797 
  eq_89_.inst  equal_89               6      6.765     2.980        9.745 
    sr         sr_latch_89            3      2.799     0.998        3.797 
  eq_90_.inst  equal_90               6      6.765     2.980        9.745 
    sr         sr_latch_90            3      2.799     0.998        3.797 
  eq_91_.inst  equal_91               6      6.765     2.980        9.745 
    sr         sr_latch_91            3      2.799     0.998        3.797 
  eq_92_.inst  equal_92               6      6.765     2.980        9.745 
    sr         sr_latch_92            3      2.799     0.998        3.797 
  eq_93_.inst  equal_93               6      6.765     2.980        9.745 
    sr         sr_latch_93            3      2.799     0.998        3.797 
  eq_94_.inst  equal_94               6      6.765     2.980        9.745 
    sr         sr_latch_94            3      2.799     0.998        3.797 
  eq_95_.inst  equal_95               6      6.765     2.980        9.745 
    sr         sr_latch_95            3      2.799     0.998        3.797 
  eq_96_.inst  equal_96               6      6.765     2.980        9.745 
    sr         sr_latch_96            3      2.799     0.998        3.797 
  eq_97_.inst  equal_97               6      6.765     2.980        9.745 
    sr         sr_latch_97            3      2.799     0.998        3.797 
  eq_98_.inst  equal_98               6      6.765     2.980        9.745 
    sr         sr_latch_98            3      2.799     0.998        3.797 
  eq_99_.inst  equal_99               6      6.765     2.980        9.745 
    sr         sr_latch_99            3      2.799     0.998        3.797 
  eq_100_.inst equal_100              6      6.765     2.980        9.745 
    sr         sr_latch_100           3      2.799     0.998        3.797 
  eq_101_.inst equal_101              6      6.765     2.980        9.745 
    sr         sr_latch_101           3      2.799     0.998        3.797 
  eq_102_.inst equal_102              6      6.765     2.980        9.745 
    sr         sr_latch_102           3      2.799     0.998        3.797 
  eq_103_.inst equal_103              6      6.765     2.980        9.745 
    sr         sr_latch_103           3      2.799     0.998        3.797 
  eq_104_.inst equal_104              6      6.765     2.980        9.745 
    sr         sr_latch_104           3      2.799     0.998        3.797 
  eq_105_.inst equal_105              6      6.765     2.980        9.745 
    sr         sr_latch_105           3      2.799     0.998        3.797 
  eq_106_.inst equal_106              6      6.765     2.980        9.745 
    sr         sr_latch_106           3      2.799     0.998        3.797 
  eq_107_.inst equal_107              6      6.765     2.980        9.745 
    sr         sr_latch_107           3      2.799     0.998        3.797 
  eq_108_.inst equal_108              6      6.765     2.980        9.745 
    sr         sr_latch_108           3      2.799     0.998        3.797 
  eq_109_.inst equal_109              6      6.765     2.980        9.745 
    sr         sr_latch_109           3      2.799     0.998        3.797 
  eq_110_.inst equal_110              6      6.765     2.980        9.745 
    sr         sr_latch_110           3      2.799     0.998        3.797 
  eq_111_.inst equal_111              6      6.765     2.980        9.745 
    sr         sr_latch_111           3      2.799     0.998        3.797 
  eq_112_.inst equal_112              6      6.765     2.980        9.745 
    sr         sr_latch_112           3      2.799     0.998        3.797 
  eq_113_.inst equal_113              6      6.765     2.980        9.745 
    sr         sr_latch_113           3      2.799     0.998        3.797 
  eq_114_.inst equal_114              6      6.765     2.980        9.745 
    sr         sr_latch_114           3      2.799     0.998        3.797 
  eq_115_.inst equal_115              6      6.765     2.980        9.745 
    sr         sr_latch_115           3      2.799     0.998        3.797 
  eq_116_.inst equal_116              6      6.765     2.980        9.745 
    sr         sr_latch_116           3      2.799     0.998        3.797 
  eq_117_.inst equal_117              6      6.765     2.980        9.745 
    sr         sr_latch_117           3      2.799     0.998        3.797 
  eq_118_.inst equal_118              6      6.765     2.980        9.745 
    sr         sr_latch_118           3      2.799     0.998        3.797 
  eq_119_.inst equal_119              6      6.765     2.980        9.745 
    sr         sr_latch_119           3      2.799     0.998        3.797 
  eq_120_.inst equal_120              6      6.765     2.980        9.745 
    sr         sr_latch_120           3      2.799     0.998        3.797 
  eq_121_.inst equal_121              6      6.765     2.980        9.745 
    sr         sr_latch_121           3      2.799     0.998        3.797 
  eq_122_.inst equal_122              6      6.765     2.980        9.745 
    sr         sr_latch_122           3      2.799     0.998        3.797 
  eq_123_.inst equal_123              6      6.765     2.980        9.745 
    sr         sr_latch_123           3      2.799     0.998        3.797 
  eq_124_.inst equal_124              6      6.765     2.980        9.745 
    sr         sr_latch_124           3      2.799     0.998        3.797 
  eq_125_.inst equal_125              6      6.765     2.980        9.745 
    sr         sr_latch_125           3      2.799     0.998        3.797 
  eq_126_.inst equal_126              6      6.765     2.980        9.745 
    sr         sr_latch_126           3      2.799     0.998        3.797 
  eq_127_.inst equal_127              6      6.765     2.980        9.745 
    sr         sr_latch_127           3      2.799     0.998        3.797 
