# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization

## Output:
![Screenshot 2023-11-21 211315](https://github.com/Narmadhasree48/Experiment--02-Implementation-of-combinational-logic-/assets/144979451/5e08701a-248b-4677-9ba9-45ddf0743e1d)

## RTL:
![Screenshot 2023-11-21 211340](https://github.com/Narmadhasree48/Experiment--02-Implementation-of-combinational-logic-/assets/144979451/392db107-eaca-4da5-9973-a2c10769f8c8)

## TRUTH TABLE:
![Screenshot 2023-11-21 211348](https://github.com/Narmadhasree48/Experiment--02-Implementation-of-combinational-logic-/assets/144979451/d50b2050-53fe-4768-bb67-edf3518fccfd)

## Timing Diagram:
![Screenshot 2023-11-21 211409](https://github.com/Narmadhasree48/Experiment--02-Implementation-of-combinational-logic-/assets/144979451/ce605e8e-4f9c-42c5-ac55-79600b69dbcb)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
