

================================================================
== Vitis HLS Report for 'operator_2'
================================================================
* Date:           Fri Feb 11 17:22:39 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1311|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     227|     227|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      82|    -|
|Register         |        -|     -|     458|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     685|    1620|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U1  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U2     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U3     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U4     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |mux_32_32_1_1_U5                   |mux_32_32_1_1                   |        0|   0|    0|   13|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2|  227|  227|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln290_fu_262_p2       |         +|   0|  0|  39|          32|           3|
    |res_p_1_fu_406_p2         |         +|   0|  0|  39|          32|           2|
    |res_p_2_fu_458_p2         |         +|   0|  0|  39|          32|           3|
    |and_ln27_1_fu_487_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln27_2_fu_500_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln27_fu_347_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln284_fu_246_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln287_1_fu_538_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln287_fu_463_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln290_1_fu_481_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln290_fu_469_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln30_1_fu_506_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln30_fu_394_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln38_1_fu_519_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln38_2_fu_525_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln38_fu_446_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_1_fu_335_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln27_fu_329_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln284_1_fu_234_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln284_fu_228_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln293_1_fu_178_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln293_fu_166_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln302_1_fu_293_p2    |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln302_fu_281_p2      |      icmp|   0|  0|  18|          32|           3|
    |icmp_ln30_1_fu_382_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln30_fu_376_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln38_1_fu_434_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln38_fu_428_p2       |      icmp|   0|  0|  11|           8|           2|
    |or_ln27_fu_341_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln284_fu_240_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln30_fu_388_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln38_1_fu_612_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln38_fu_440_p2         |        or|   0|  0|   2|           1|           1|
    |grp_fu_82_p0              |    select|   0|  0|  32|           1|          32|
    |grp_fu_87_p0              |    select|   0|  0|  32|           1|          32|
    |num_res_2_fu_286_p3       |    select|   0|  0|  32|           1|          32|
    |num_res_3_fu_298_p3       |    select|   0|  0|  32|           1|          32|
    |res_p_3_fu_641_p3         |    select|   0|  0|  31|           1|          31|
    |res_p_4_fu_648_p3         |    select|   0|  0|  31|           1|          31|
    |res_p_5_fu_659_p3         |    select|   0|  0|  32|           1|          32|
    |res_p_6_fu_667_p3         |    select|   0|  0|  32|           1|          32|
    |res_p_7_fu_675_p3         |    select|   0|  0|  32|           1|           1|
    |res_p_8_fu_683_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln27_1_fu_563_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln27_2_fu_605_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln27_fu_493_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln284_1_fu_592_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln284_2_fu_634_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln284_fu_550_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln287_1_fu_584_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln287_2_fu_626_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln287_fu_543_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln290_1_fu_557_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln290_2_fu_599_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln290_fu_475_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln293_1_fu_183_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln293_3_fu_197_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln293_fu_171_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln302_fu_305_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln30_1_fu_570_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln30_fu_512_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln38_1_fu_577_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln38_2_fu_618_p3   |    select|   0|  0|  32|           1|           1|
    |select_ln38_fu_531_p3     |    select|   0|  0|  32|           1|          32|
    |xor_ln27_fu_353_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln284_fu_251_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln287_fu_257_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln290_fu_275_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln30_fu_400_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln38_fu_452_p2        |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1311|         347|         981|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  33|          8|    1|          8|
    |ap_return_0   |   9|          2|   32|         64|
    |ap_return_1   |   9|          2|   32|         64|
    |ap_return_2   |   9|          2|   32|         64|
    |ap_return_3   |   9|          2|   32|         64|
    |grp_fu_77_p0  |  13|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         |  82|         19|  161|        360|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_reg_781              |  32|   0|   32|          0|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_return_0_preg         |  32|   0|   32|          0|
    |ap_return_1_preg         |  32|   0|   32|          0|
    |ap_return_2_preg         |  32|   0|   32|          0|
    |ap_return_3_preg         |  32|   0|   32|          0|
    |bitcast_ln285_2_reg_754  |  32|   0|   32|          0|
    |num_res_1_reg_736        |  32|   0|   32|          0|
    |num_res_reg_745          |  32|   0|   32|          0|
    |res_p_reg_714            |  32|   0|   32|          0|
    |select_ln293_2_reg_801   |  32|   0|   32|          0|
    |select_ln293_4_reg_811   |  32|   0|   32|          0|
    |select_ln293_reg_793     |  32|   0|   32|          0|
    |tmp_1_reg_788            |   1|   0|    1|          0|
    |tmp_2_reg_768            |  32|   0|   32|          0|
    |tmp_reg_730              |   1|   0|    1|          0|
    |trunc_ln287_reg_724      |  31|   0|   31|          0|
    |trunc_ln293_reg_762      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 458|   0|  458|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|   operator+.2|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|   operator+.2|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|   operator+.2|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|   operator+.2|  return value|
|p_read13     |   in|  128|     ap_none|      p_read13|        scalar|
|n            |   in|   32|     ap_none|             n|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13" [../src/ban_s3.cpp:281]   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %p_read" [../src/ban_s3.cpp:285]   --->   Operation 9 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i128 %p_read" [../src/ban_s3.cpp:287]   --->   Operation 10 'trunc' 'trunc_ln287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %p_read, i32 31" [../src/ban_s3.cpp:287]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln285_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:285]   --->   Operation 12 'partselect' 'trunc_ln285_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%num_res_1 = bitcast i32 %trunc_ln285_1" [../src/ban_s3.cpp:285]   --->   Operation 13 'bitcast' 'num_res_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln285_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:285]   --->   Operation 14 'partselect' 'trunc_ln285_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_res = bitcast i32 %trunc_ln285_2" [../src/ban_s3.cpp:285]   --->   Operation 15 'bitcast' 'num_res' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln285_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:285]   --->   Operation 16 'partselect' 'trunc_ln285_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln285_2 = bitcast i32 %trunc_ln285_3" [../src/ban_s3.cpp:285]   --->   Operation 17 'bitcast' 'bitcast_ln285_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i128 %p_read" [../src/ban_s3.cpp:293]   --->   Operation 18 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_res_1, i32 %num_res, i32 %bitcast_ln285_2, i2 %trunc_ln293" [../src/ban_s3.cpp:293]   --->   Operation 19 'mux' 'tmp_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n" [../src/ban_s3.cpp:281]   --->   Operation 20 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [4/4] (6.77ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:293]   --->   Operation 21 'fadd' 'add' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 22 [3/4] (6.77ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:293]   --->   Operation 22 'fadd' 'add' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 23 [2/4] (6.77ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:293]   --->   Operation 23 'fadd' 'add' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 24 [2/2] (2.82ns)   --->   "%tmp_1 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:284]   --->   Operation 24 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/4] (6.77ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:293]   --->   Operation 25 'fadd' 'add' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.17>
ST_6 : Operation 26 [1/2] (2.82ns)   --->   "%tmp_1 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:284]   --->   Operation 26 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 27 [1/1] (0.48ns)   --->   "%icmp_ln293 = icmp_eq  i2 %trunc_ln293, i2 0" [../src/ban_s3.cpp:293]   --->   Operation 27 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 28 [1/1] (0.87ns)   --->   "%select_ln293 = select i1 %icmp_ln293, i32 %add, i32 %num_res_1" [../src/ban_s3.cpp:293]   --->   Operation 28 'select' 'select_ln293' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 29 [1/1] (0.48ns)   --->   "%icmp_ln293_1 = icmp_eq  i2 %trunc_ln293, i2 1" [../src/ban_s3.cpp:293]   --->   Operation 29 'icmp' 'icmp_ln293_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln293_2)   --->   "%select_ln293_1 = select i1 %icmp_ln293_1, i32 %add, i32 %num_res" [../src/ban_s3.cpp:293]   --->   Operation 30 'select' 'select_ln293_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln293_2 = select i1 %icmp_ln293, i32 %num_res, i32 %select_ln293_1" [../src/ban_s3.cpp:293]   --->   Operation 31 'select' 'select_ln293_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln293_4)   --->   "%select_ln293_3 = select i1 %icmp_ln293_1, i32 %bitcast_ln285_2, i32 %add" [../src/ban_s3.cpp:293]   --->   Operation 32 'select' 'select_ln293_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln293_4 = select i1 %icmp_ln293, i32 %bitcast_ln285_2, i32 %select_ln293_3" [../src/ban_s3.cpp:293]   --->   Operation 33 'select' 'select_ln293_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 34 [2/2] (2.82ns)   --->   "%tmp_4 = fcmp_oeq  i32 %select_ln293, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 34 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [2/2] (2.82ns)   --->   "%tmp_6 = fcmp_oeq  i32 %select_ln293_2, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 35 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [2/2] (2.82ns)   --->   "%tmp_8 = fcmp_oeq  i32 %select_ln293_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 36 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.27>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln284 = bitcast i32 %n_read" [../src/ban_s3.cpp:284]   --->   Operation 37 'bitcast' 'bitcast_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln284, i32 23, i32 30" [../src/ban_s3.cpp:284]   --->   Operation 38 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i32 %bitcast_ln284" [../src/ban_s3.cpp:284]   --->   Operation 39 'trunc' 'trunc_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.86ns)   --->   "%icmp_ln284 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:284]   --->   Operation 40 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (1.21ns)   --->   "%icmp_ln284_1 = icmp_eq  i23 %trunc_ln284, i23 0" [../src/ban_s3.cpp:284]   --->   Operation 41 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%or_ln284 = or i1 %icmp_ln284_1, i1 %icmp_ln284" [../src/ban_s3.cpp:284]   --->   Operation 42 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %or_ln284, i1 %tmp_1" [../src/ban_s3.cpp:284]   --->   Operation 43 'and' 'and_ln284' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.48ns)   --->   "%xor_ln284 = xor i1 %and_ln284, i1 1" [../src/ban_s3.cpp:284]   --->   Operation 44 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln287)   --->   "%xor_ln287 = xor i1 %tmp, i1 1" [../src/ban_s3.cpp:287]   --->   Operation 45 'xor' 'xor_ln287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (1.51ns)   --->   "%add_ln290 = add i32 %res_p, i32 4294967293" [../src/ban_s3.cpp:290]   --->   Operation 46 'add' 'add_ln290' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln290, i32 31" [../src/ban_s3.cpp:290]   --->   Operation 47 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln290)   --->   "%xor_ln290 = xor i1 %tmp_9, i1 1" [../src/ban_s3.cpp:290]   --->   Operation 48 'xor' 'xor_ln290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (1.26ns)   --->   "%icmp_ln302 = icmp_eq  i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:302]   --->   Operation 49 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln287_2)   --->   "%num_res_2 = select i1 %icmp_ln302, i32 %num_res_1, i32 0" [../src/ban_s3.cpp:302]   --->   Operation 50 'select' 'num_res_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (1.26ns)   --->   "%icmp_ln302_1 = icmp_eq  i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:302]   --->   Operation 51 'icmp' 'icmp_ln302_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln287_2)   --->   "%num_res_3 = select i1 %icmp_ln302_1, i32 %num_res, i32 %num_res_2" [../src/ban_s3.cpp:302]   --->   Operation 52 'select' 'num_res_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_1)   --->   "%select_ln302 = select i1 %icmp_ln302_1, i32 %num_res_1, i32 0" [../src/ban_s3.cpp:302]   --->   Operation 53 'select' 'select_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %select_ln293" [../src/ban_s3.cpp:27]   --->   Operation 54 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 55 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [../src/ban_s3.cpp:27]   --->   Operation 56 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.86ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_3, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 57 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (1.21ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 58 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 59 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/2] (2.82ns)   --->   "%tmp_4 = fcmp_oeq  i32 %select_ln293, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 60 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_4" [../src/ban_s3.cpp:27]   --->   Operation 61 'and' 'and_ln27' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%xor_ln27 = xor i1 %and_ln27, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 62 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %select_ln293_2" [../src/ban_s3.cpp:30]   --->   Operation 63 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 64 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [../src/ban_s3.cpp:30]   --->   Operation 65 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_5, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 66 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.21ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 67 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [../src/ban_s3.cpp:30]   --->   Operation 68 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/2] (2.82ns)   --->   "%tmp_6 = fcmp_oeq  i32 %select_ln293_2, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 69 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_6" [../src/ban_s3.cpp:30]   --->   Operation 70 'and' 'and_ln30' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%xor_ln30 = xor i1 %and_ln30, i1 1" [../src/ban_s3.cpp:30]   --->   Operation 71 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.51ns)   --->   "%res_p_1 = add i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 72 'add' 'res_p_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %select_ln293_4" [../src/ban_s3.cpp:38]   --->   Operation 73 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 74 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [../src/ban_s3.cpp:38]   --->   Operation 75 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.86ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_7, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 76 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.21ns)   --->   "%icmp_ln38_1 = icmp_eq  i23 %trunc_ln38, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 77 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%or_ln38 = or i1 %icmp_ln38_1, i1 %icmp_ln38" [../src/ban_s3.cpp:38]   --->   Operation 78 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/2] (2.82ns)   --->   "%tmp_8 = fcmp_oeq  i32 %select_ln293_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 79 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_8" [../src/ban_s3.cpp:38]   --->   Operation 80 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%xor_ln38 = xor i1 %and_ln38, i1 1" [../src/ban_s3.cpp:38]   --->   Operation 81 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.51ns)   --->   "%res_p_2 = add i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 82 'add' 'res_p_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln287 = and i1 %xor_ln287, i1 %xor_ln284" [../src/ban_s3.cpp:287]   --->   Operation 83 'and' 'and_ln287' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln290 = and i1 %and_ln287, i1 %xor_ln290" [../src/ban_s3.cpp:290]   --->   Operation 84 'and' 'and_ln290' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%select_ln290 = select i1 %and_ln290, i32 %num_res_1, i32 %select_ln293" [../src/ban_s3.cpp:290]   --->   Operation 85 'select' 'select_ln290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.48ns)   --->   "%and_ln290_1 = and i1 %and_ln287, i1 %tmp_9" [../src/ban_s3.cpp:290]   --->   Operation 86 'and' 'and_ln290_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %and_ln290_1, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 87 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %and_ln27_1, i32 %select_ln293, i32 %select_ln290" [../src/ban_s3.cpp:27]   --->   Operation 88 'select' 'select_ln27' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.48ns)   --->   "%and_ln27_2 = and i1 %and_ln290_1, i1 %and_ln27" [../src/ban_s3.cpp:27]   --->   Operation 89 'and' 'and_ln27_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %and_ln27_2, i1 %xor_ln30" [../src/ban_s3.cpp:30]   --->   Operation 90 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%select_ln30 = select i1 %and_ln30_1, i32 %select_ln293_2, i32 %select_ln27" [../src/ban_s3.cpp:30]   --->   Operation 91 'select' 'select_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%and_ln38_1 = and i1 %and_ln30, i1 %xor_ln38" [../src/ban_s3.cpp:38]   --->   Operation 92 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38_2 = and i1 %and_ln38_1, i1 %and_ln27_2" [../src/ban_s3.cpp:38]   --->   Operation 93 'and' 'and_ln38_2' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %and_ln38_2, i32 %select_ln293_4, i32 %select_ln30" [../src/ban_s3.cpp:38]   --->   Operation 94 'select' 'select_ln38' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.48ns)   --->   "%and_ln287_1 = and i1 %tmp, i1 %xor_ln284" [../src/ban_s3.cpp:287]   --->   Operation 95 'and' 'and_ln287_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%select_ln287 = select i1 %and_ln287_1, i32 %n_read, i32 %select_ln38" [../src/ban_s3.cpp:287]   --->   Operation 96 'select' 'select_ln287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln284 = select i1 %and_ln284, i32 %num_res_1, i32 %select_ln287" [../src/ban_s3.cpp:284]   --->   Operation 97 'select' 'select_ln284' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_1)   --->   "%select_ln290_1 = select i1 %and_ln290, i32 %num_res, i32 %select_ln293_2" [../src/ban_s3.cpp:290]   --->   Operation 98 'select' 'select_ln290_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln27_1 = select i1 %and_ln27_1, i32 %select_ln293_2, i32 %select_ln290_1" [../src/ban_s3.cpp:27]   --->   Operation 99 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_1)   --->   "%select_ln30_1 = select i1 %and_ln30_1, i32 %select_ln293_4, i32 %select_ln27_1" [../src/ban_s3.cpp:30]   --->   Operation 100 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38_1 = select i1 %and_ln38_2, i32 %select_ln293_2, i32 %select_ln30_1" [../src/ban_s3.cpp:38]   --->   Operation 101 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_1)   --->   "%select_ln287_1 = select i1 %and_ln287_1, i32 %select_ln302, i32 %select_ln38_1" [../src/ban_s3.cpp:287]   --->   Operation 102 'select' 'select_ln287_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln284_1 = select i1 %and_ln284, i32 %num_res, i32 %select_ln287_1" [../src/ban_s3.cpp:284]   --->   Operation 103 'select' 'select_ln284_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_2)   --->   "%select_ln290_2 = select i1 %and_ln290, i32 %bitcast_ln285_2, i32 %select_ln293_4" [../src/ban_s3.cpp:290]   --->   Operation 104 'select' 'select_ln290_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln27_2 = select i1 %and_ln27_1, i32 %select_ln293_4, i32 %select_ln290_2" [../src/ban_s3.cpp:27]   --->   Operation 105 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_2)   --->   "%or_ln38_1 = or i1 %and_ln38_2, i1 %and_ln30_1" [../src/ban_s3.cpp:38]   --->   Operation 106 'or' 'or_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38_2 = select i1 %or_ln38_1, i32 0, i32 %select_ln27_2" [../src/ban_s3.cpp:38]   --->   Operation 107 'select' 'select_ln38_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln287_2 = select i1 %and_ln287_1, i32 %num_res_3, i32 %select_ln38_2" [../src/ban_s3.cpp:287]   --->   Operation 108 'select' 'select_ln287_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln284_2 = select i1 %and_ln284, i32 %bitcast_ln285_2, i32 %select_ln287_2" [../src/ban_s3.cpp:284]   --->   Operation 109 'select' 'select_ln284_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%res_p_3 = select i1 %and_ln290, i31 %trunc_ln287, i31 0" [../src/ban_s3.cpp:290]   --->   Operation 110 'select' 'res_p_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%res_p_4 = select i1 %and_ln27_1, i31 %trunc_ln287, i31 %res_p_3" [../src/ban_s3.cpp:27]   --->   Operation 111 'select' 'res_p_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%zext_ln34 = zext i31 %res_p_4" [../src/ban_s3.cpp:34]   --->   Operation 112 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.87ns) (out node of the LUT)   --->   "%res_p_5 = select i1 %and_ln30_1, i32 %res_p_1, i32 %zext_ln34" [../src/ban_s3.cpp:30]   --->   Operation 113 'select' 'res_p_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node res_p_8)   --->   "%res_p_6 = select i1 %and_ln38_2, i32 %res_p_2, i32 %res_p_5" [../src/ban_s3.cpp:38]   --->   Operation 114 'select' 'res_p_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node res_p_8)   --->   "%res_p_7 = select i1 %and_ln287_1, i32 0, i32 %res_p_6" [../src/ban_s3.cpp:287]   --->   Operation 115 'select' 'res_p_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.87ns) (out node of the LUT)   --->   "%res_p_8 = select i1 %and_ln284, i32 %res_p, i32 %res_p_7" [../src/ban_s3.cpp:284]   --->   Operation 116 'select' 'res_p_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %res_p_8" [../src/ban_s3.cpp:320]   --->   Operation 117 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln284" [../src/ban_s3.cpp:320]   --->   Operation 118 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln284_1" [../src/ban_s3.cpp:320]   --->   Operation 119 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln284_2" [../src/ban_s3.cpp:320]   --->   Operation 120 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln320 = ret i128 %mrv_3" [../src/ban_s3.cpp:320]   --->   Operation 121 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read          (read       ) [ 00000000]
res_p           (trunc      ) [ 00111111]
trunc_ln287     (trunc      ) [ 00111111]
tmp             (bitselect  ) [ 00111111]
trunc_ln285_1   (partselect ) [ 00000000]
num_res_1       (bitcast    ) [ 00111111]
trunc_ln285_2   (partselect ) [ 00000000]
num_res         (bitcast    ) [ 00111111]
trunc_ln285_3   (partselect ) [ 00000000]
bitcast_ln285_2 (bitcast    ) [ 00111111]
trunc_ln293     (trunc      ) [ 00111110]
tmp_2           (mux        ) [ 00111100]
n_read          (read       ) [ 00011111]
add             (fadd       ) [ 00000010]
tmp_1           (fcmp       ) [ 00000001]
icmp_ln293      (icmp       ) [ 00000000]
select_ln293    (select     ) [ 00000001]
icmp_ln293_1    (icmp       ) [ 00000000]
select_ln293_1  (select     ) [ 00000000]
select_ln293_2  (select     ) [ 00000001]
select_ln293_3  (select     ) [ 00000000]
select_ln293_4  (select     ) [ 00000001]
bitcast_ln284   (bitcast    ) [ 00000000]
tmp_s           (partselect ) [ 00000000]
trunc_ln284     (trunc      ) [ 00000000]
icmp_ln284      (icmp       ) [ 00000000]
icmp_ln284_1    (icmp       ) [ 00000000]
or_ln284        (or         ) [ 00000000]
and_ln284       (and        ) [ 00000000]
xor_ln284       (xor        ) [ 00000000]
xor_ln287       (xor        ) [ 00000000]
add_ln290       (add        ) [ 00000000]
tmp_9           (bitselect  ) [ 00000000]
xor_ln290       (xor        ) [ 00000000]
icmp_ln302      (icmp       ) [ 00000000]
num_res_2       (select     ) [ 00000000]
icmp_ln302_1    (icmp       ) [ 00000000]
num_res_3       (select     ) [ 00000000]
select_ln302    (select     ) [ 00000000]
bitcast_ln27    (bitcast    ) [ 00000000]
tmp_3           (partselect ) [ 00000000]
trunc_ln27      (trunc      ) [ 00000000]
icmp_ln27       (icmp       ) [ 00000000]
icmp_ln27_1     (icmp       ) [ 00000000]
or_ln27         (or         ) [ 00000000]
tmp_4           (fcmp       ) [ 00000000]
and_ln27        (and        ) [ 00000000]
xor_ln27        (xor        ) [ 00000000]
bitcast_ln30    (bitcast    ) [ 00000000]
tmp_5           (partselect ) [ 00000000]
trunc_ln30      (trunc      ) [ 00000000]
icmp_ln30       (icmp       ) [ 00000000]
icmp_ln30_1     (icmp       ) [ 00000000]
or_ln30         (or         ) [ 00000000]
tmp_6           (fcmp       ) [ 00000000]
and_ln30        (and        ) [ 00000000]
xor_ln30        (xor        ) [ 00000000]
res_p_1         (add        ) [ 00000000]
bitcast_ln38    (bitcast    ) [ 00000000]
tmp_7           (partselect ) [ 00000000]
trunc_ln38      (trunc      ) [ 00000000]
icmp_ln38       (icmp       ) [ 00000000]
icmp_ln38_1     (icmp       ) [ 00000000]
or_ln38         (or         ) [ 00000000]
tmp_8           (fcmp       ) [ 00000000]
and_ln38        (and        ) [ 00000000]
xor_ln38        (xor        ) [ 00000000]
res_p_2         (add        ) [ 00000000]
and_ln287       (and        ) [ 00000000]
and_ln290       (and        ) [ 00000000]
select_ln290    (select     ) [ 00000000]
and_ln290_1     (and        ) [ 00000000]
and_ln27_1      (and        ) [ 00000000]
select_ln27     (select     ) [ 00000000]
and_ln27_2      (and        ) [ 00000000]
and_ln30_1      (and        ) [ 00000000]
select_ln30     (select     ) [ 00000000]
and_ln38_1      (and        ) [ 00000000]
and_ln38_2      (and        ) [ 00000000]
select_ln38     (select     ) [ 00000000]
and_ln287_1     (and        ) [ 00000000]
select_ln287    (select     ) [ 00000000]
select_ln284    (select     ) [ 00000000]
select_ln290_1  (select     ) [ 00000000]
select_ln27_1   (select     ) [ 00000000]
select_ln30_1   (select     ) [ 00000000]
select_ln38_1   (select     ) [ 00000000]
select_ln287_1  (select     ) [ 00000000]
select_ln284_1  (select     ) [ 00000000]
select_ln290_2  (select     ) [ 00000000]
select_ln27_2   (select     ) [ 00000000]
or_ln38_1       (or         ) [ 00000000]
select_ln38_2   (select     ) [ 00000000]
select_ln287_2  (select     ) [ 00000000]
select_ln284_2  (select     ) [ 00000000]
res_p_3         (select     ) [ 00000000]
res_p_4         (select     ) [ 00000000]
zext_ln34       (zext       ) [ 00000000]
res_p_5         (select     ) [ 00000000]
res_p_6         (select     ) [ 00000000]
res_p_7         (select     ) [ 00000000]
res_p_8         (select     ) [ 00000000]
mrv             (insertvalue) [ 00000000]
mrv_1           (insertvalue) [ 00000000]
mrv_2           (insertvalue) [ 00000000]
mrv_3           (insertvalue) [ 00000000]
ret_ln320       (ret        ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="128" slack="0"/>
<pin id="62" dir="0" index="1" bw="128" slack="0"/>
<pin id="63" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="n_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/5 tmp_4/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="res_p_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_p/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln287_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="128" slack="0"/>
<pin id="98" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln287/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln285_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="0" index="3" bw="7" slack="0"/>
<pin id="113" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln285_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="num_res_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="num_res_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln285_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="0" index="3" bw="8" slack="0"/>
<pin id="127" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln285_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="num_res_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="num_res/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln285_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="0" index="3" bw="8" slack="0"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln285_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bitcast_ln285_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln285_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln293_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="128" slack="0"/>
<pin id="152" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln293/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="0" index="3" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="2" slack="0"/>
<pin id="160" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln293_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="5"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln293_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="0" index="2" bw="32" slack="5"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln293_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="5"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293_1/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln293_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="0" index="2" bw="32" slack="5"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293_1/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln293_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="5"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293_2/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln293_3_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="5"/>
<pin id="200" dir="0" index="2" bw="32" slack="1"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293_3/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln293_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="5"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293_4/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="bitcast_ln284_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="5"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln284/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln284_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln284/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln284_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln284_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="23" slack="0"/>
<pin id="236" dir="0" index="1" bw="23" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_1/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln284_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln284_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln284_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln284/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="xor_ln287_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="6"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln287/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln290_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="6"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_9_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln290_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln290/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln302_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="6"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="num_res_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="6"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_2/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln302_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="6"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302_1/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="num_res_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="6"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_3/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln302_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="6"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln27_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln27_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln27_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln27_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="23" slack="0"/>
<pin id="337" dir="0" index="1" bw="23" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln27_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln27_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="xor_ln27_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="bitcast_ln30_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="6" slack="0"/>
<pin id="367" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln30_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln30_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln30_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="23" slack="0"/>
<pin id="384" dir="0" index="1" bw="23" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_1/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln30_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="and_ln30_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="xor_ln30_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="res_p_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="6"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_p_1/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="bitcast_ln38_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_7_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="0" index="3" bw="6" slack="0"/>
<pin id="419" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln38_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln38_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln38_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="23" slack="0"/>
<pin id="436" dir="0" index="1" bw="23" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_1/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln38_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="and_ln38_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="xor_ln38_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="res_p_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="6"/>
<pin id="460" dir="0" index="1" bw="2" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_p_2/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln287_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln287/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln290_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln290/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln290_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="6"/>
<pin id="478" dir="0" index="2" bw="32" slack="1"/>
<pin id="479" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="and_ln290_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln290_1/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="and_ln27_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_1/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln27_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="0" index="2" bw="32" slack="0"/>
<pin id="497" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln27_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_2/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="and_ln30_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30_1/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln30_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="1"/>
<pin id="515" dir="0" index="2" bw="32" slack="0"/>
<pin id="516" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln38_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_1/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="and_ln38_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_2/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln38_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="1"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln287_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="6"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln287_1/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln287_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="5"/>
<pin id="546" dir="0" index="2" bw="32" slack="0"/>
<pin id="547" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln287/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln284_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="6"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln284/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln290_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="6"/>
<pin id="560" dir="0" index="2" bw="32" slack="1"/>
<pin id="561" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290_1/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln27_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="1"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln30_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln38_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="1"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln287_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln287_1/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln284_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="6"/>
<pin id="595" dir="0" index="2" bw="32" slack="0"/>
<pin id="596" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln284_1/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln290_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="6"/>
<pin id="602" dir="0" index="2" bw="32" slack="1"/>
<pin id="603" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290_2/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln27_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="1"/>
<pin id="608" dir="0" index="2" bw="32" slack="0"/>
<pin id="609" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="or_ln38_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38_1/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln38_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="32" slack="0"/>
<pin id="622" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_2/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="select_ln287_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="0" index="2" bw="32" slack="0"/>
<pin id="630" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln287_2/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln284_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="6"/>
<pin id="637" dir="0" index="2" bw="32" slack="0"/>
<pin id="638" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln284_2/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="res_p_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="31" slack="6"/>
<pin id="644" dir="0" index="2" bw="31" slack="0"/>
<pin id="645" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_3/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="res_p_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="31" slack="6"/>
<pin id="651" dir="0" index="2" bw="31" slack="0"/>
<pin id="652" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_4/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln34_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="31" slack="0"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="res_p_5_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_5/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="res_p_6_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="32" slack="0"/>
<pin id="671" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_6/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="res_p_7_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="0" index="2" bw="32" slack="0"/>
<pin id="679" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_7/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="res_p_8_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="6"/>
<pin id="686" dir="0" index="2" bw="32" slack="0"/>
<pin id="687" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_8/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="mrv_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="128" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="mrv_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="128" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="mrv_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="128" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/7 "/>
</bind>
</comp>

<comp id="708" class="1004" name="mrv_3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="128" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/7 "/>
</bind>
</comp>

<comp id="714" class="1005" name="res_p_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="6"/>
<pin id="716" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="res_p "/>
</bind>
</comp>

<comp id="724" class="1005" name="trunc_ln287_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="31" slack="6"/>
<pin id="726" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln287 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="6"/>
<pin id="732" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="736" class="1005" name="num_res_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="5"/>
<pin id="738" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="num_res_1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="num_res_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="5"/>
<pin id="747" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="num_res "/>
</bind>
</comp>

<comp id="754" class="1005" name="bitcast_ln285_2_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="5"/>
<pin id="756" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="bitcast_ln285_2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="trunc_ln293_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="5"/>
<pin id="764" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln293 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_2_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="773" class="1005" name="n_read_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="781" class="1005" name="add_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="select_ln293_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln293 "/>
</bind>
</comp>

<comp id="801" class="1005" name="select_ln293_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln293_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln293_4_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln293_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="66" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="60" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="60" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="60" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="60" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="108" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="60" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="135"><net_src comp="122" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="60" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="60" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="118" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="132" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="146" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="165"><net_src comp="150" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="171" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="166" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="202"><net_src comp="178" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="166" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="211" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="214" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="224" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="228" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="8" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="286" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="293" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="328"><net_src comp="312" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="315" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="325" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="329" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="77" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="44" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="359" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="362" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="372" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="376" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="82" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="44" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="420"><net_src comp="34" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="427"><net_src comp="411" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="414" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="424" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="428" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="87" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="44" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="50" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="257" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="251" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="275" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="463" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="267" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="353" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="475" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="481" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="347" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="400" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="493" pin="3"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="394" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="452" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="500" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="512" pin="3"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="251" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="531" pin="3"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="246" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="543" pin="3"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="469" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="568"><net_src comp="487" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="557" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="506" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="563" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="525" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="570" pin="3"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="538" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="305" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="577" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="246" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="584" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="469" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="610"><net_src comp="487" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="599" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="525" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="506" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="28" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="605" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="631"><net_src comp="538" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="298" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="618" pin="3"/><net_sink comp="626" pin=2"/></net>

<net id="639"><net_src comp="246" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="626" pin="3"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="469" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="54" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="487" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="641" pin="3"/><net_sink comp="648" pin=2"/></net>

<net id="658"><net_src comp="648" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="506" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="406" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="655" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="525" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="458" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="659" pin="3"/><net_sink comp="667" pin=2"/></net>

<net id="680"><net_src comp="538" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="56" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="667" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="688"><net_src comp="246" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="675" pin="3"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="58" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="683" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="550" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="592" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="634" pin="3"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="92" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="727"><net_src comp="96" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="733"><net_src comp="100" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="739"><net_src comp="118" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="748"><net_src comp="132" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="757"><net_src comp="146" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="765"><net_src comp="150" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="771"><net_src comp="154" pin="5"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="776"><net_src comp="66" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="779"><net_src comp="773" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="780"><net_src comp="773" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="784"><net_src comp="72" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="791"><net_src comp="77" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="796"><net_src comp="171" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="799"><net_src comp="793" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="800"><net_src comp="793" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="804"><net_src comp="189" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="809"><net_src comp="801" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="810"><net_src comp="801" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="814"><net_src comp="203" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="818"><net_src comp="811" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="820"><net_src comp="811" pin="1"/><net_sink comp="605" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.2 : p_read13 | {1 }
	Port: operator+.2 : n | {2 }
  - Chain level:
	State 1
		num_res_1 : 1
		num_res : 1
		bitcast_ln285_2 : 1
		tmp_2 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
		select_ln293 : 1
		select_ln293_1 : 1
		select_ln293_2 : 2
		select_ln293_3 : 1
		select_ln293_4 : 2
		tmp_4 : 2
		tmp_6 : 3
		tmp_8 : 3
	State 7
		tmp_s : 1
		trunc_ln284 : 1
		icmp_ln284 : 2
		icmp_ln284_1 : 2
		or_ln284 : 3
		and_ln284 : 3
		xor_ln284 : 3
		tmp_9 : 1
		xor_ln290 : 2
		num_res_2 : 1
		num_res_3 : 2
		select_ln302 : 1
		tmp_3 : 1
		trunc_ln27 : 1
		icmp_ln27 : 2
		icmp_ln27_1 : 2
		or_ln27 : 3
		and_ln27 : 3
		xor_ln27 : 3
		tmp_5 : 1
		trunc_ln30 : 1
		icmp_ln30 : 2
		icmp_ln30_1 : 2
		or_ln30 : 3
		and_ln30 : 3
		xor_ln30 : 3
		tmp_7 : 1
		trunc_ln38 : 1
		icmp_ln38 : 2
		icmp_ln38_1 : 2
		or_ln38 : 3
		and_ln38 : 3
		xor_ln38 : 3
		and_ln287 : 3
		and_ln290 : 3
		select_ln290 : 3
		and_ln290_1 : 3
		and_ln27_1 : 3
		select_ln27 : 3
		and_ln27_2 : 3
		and_ln30_1 : 3
		select_ln30 : 3
		and_ln38_1 : 3
		and_ln38_2 : 3
		select_ln38 : 4
		and_ln287_1 : 3
		select_ln287 : 5
		select_ln284 : 6
		select_ln290_1 : 3
		select_ln27_1 : 3
		select_ln30_1 : 3
		select_ln38_1 : 4
		select_ln287_1 : 5
		select_ln284_1 : 6
		select_ln290_2 : 3
		select_ln27_2 : 3
		or_ln38_1 : 3
		select_ln38_2 : 3
		select_ln287_2 : 4
		select_ln284_2 : 5
		res_p_3 : 3
		res_p_4 : 3
		zext_ln34 : 4
		res_p_5 : 5
		res_p_6 : 6
		res_p_7 : 7
		res_p_8 : 8
		mrv : 9
		mrv_1 : 10
		mrv_2 : 11
		mrv_3 : 12
		ret_ln320 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln293_fu_171  |    0    |    0    |    32   |
|          | select_ln293_1_fu_183 |    0    |    0    |    32   |
|          | select_ln293_2_fu_189 |    0    |    0    |    32   |
|          | select_ln293_3_fu_197 |    0    |    0    |    32   |
|          | select_ln293_4_fu_203 |    0    |    0    |    32   |
|          |    num_res_2_fu_286   |    0    |    0    |    32   |
|          |    num_res_3_fu_298   |    0    |    0    |    32   |
|          |  select_ln302_fu_305  |    0    |    0    |    32   |
|          |  select_ln290_fu_475  |    0    |    0    |    32   |
|          |   select_ln27_fu_493  |    0    |    0    |    32   |
|          |   select_ln30_fu_512  |    0    |    0    |    32   |
|          |   select_ln38_fu_531  |    0    |    0    |    32   |
|          |  select_ln287_fu_543  |    0    |    0    |    32   |
|          |  select_ln284_fu_550  |    0    |    0    |    32   |
|          | select_ln290_1_fu_557 |    0    |    0    |    32   |
|  select  |  select_ln27_1_fu_563 |    0    |    0    |    32   |
|          |  select_ln30_1_fu_570 |    0    |    0    |    32   |
|          |  select_ln38_1_fu_577 |    0    |    0    |    32   |
|          | select_ln287_1_fu_584 |    0    |    0    |    32   |
|          | select_ln284_1_fu_592 |    0    |    0    |    32   |
|          | select_ln290_2_fu_599 |    0    |    0    |    32   |
|          |  select_ln27_2_fu_605 |    0    |    0    |    32   |
|          |  select_ln38_2_fu_618 |    0    |    0    |    32   |
|          | select_ln287_2_fu_626 |    0    |    0    |    32   |
|          | select_ln284_2_fu_634 |    0    |    0    |    32   |
|          |     res_p_3_fu_641    |    0    |    0    |    31   |
|          |     res_p_4_fu_648    |    0    |    0    |    31   |
|          |     res_p_5_fu_659    |    0    |    0    |    32   |
|          |     res_p_6_fu_667    |    0    |    0    |    32   |
|          |     res_p_7_fu_675    |    0    |    0    |    32   |
|          |     res_p_8_fu_683    |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_72       |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln293_fu_166   |    0    |    0    |    8    |
|          |  icmp_ln293_1_fu_178  |    0    |    0    |    8    |
|          |   icmp_ln284_fu_228   |    0    |    0    |    11   |
|          |  icmp_ln284_1_fu_234  |    0    |    0    |    15   |
|          |   icmp_ln302_fu_281   |    0    |    0    |    18   |
|   icmp   |  icmp_ln302_1_fu_293  |    0    |    0    |    18   |
|          |    icmp_ln27_fu_329   |    0    |    0    |    11   |
|          |   icmp_ln27_1_fu_335  |    0    |    0    |    15   |
|          |    icmp_ln30_fu_376   |    0    |    0    |    11   |
|          |   icmp_ln30_1_fu_382  |    0    |    0    |    15   |
|          |    icmp_ln38_fu_428   |    0    |    0    |    11   |
|          |   icmp_ln38_1_fu_434  |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln290_fu_262   |    0    |    0    |    39   |
|    add   |     res_p_1_fu_406    |    0    |    0    |    39   |
|          |     res_p_2_fu_458    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln284_fu_246   |    0    |    0    |    2    |
|          |    and_ln27_fu_347    |    0    |    0    |    2    |
|          |    and_ln30_fu_394    |    0    |    0    |    2    |
|          |    and_ln38_fu_446    |    0    |    0    |    2    |
|          |    and_ln287_fu_463   |    0    |    0    |    2    |
|          |    and_ln290_fu_469   |    0    |    0    |    2    |
|    and   |   and_ln290_1_fu_481  |    0    |    0    |    2    |
|          |   and_ln27_1_fu_487   |    0    |    0    |    2    |
|          |   and_ln27_2_fu_500   |    0    |    0    |    2    |
|          |   and_ln30_1_fu_506   |    0    |    0    |    2    |
|          |   and_ln38_1_fu_519   |    0    |    0    |    2    |
|          |   and_ln38_2_fu_525   |    0    |    0    |    2    |
|          |   and_ln287_1_fu_538  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_2_fu_154     |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln284_fu_251   |    0    |    0    |    2    |
|          |    xor_ln287_fu_257   |    0    |    0    |    2    |
|    xor   |    xor_ln290_fu_275   |    0    |    0    |    2    |
|          |    xor_ln27_fu_353    |    0    |    0    |    2    |
|          |    xor_ln30_fu_400    |    0    |    0    |    2    |
|          |    xor_ln38_fu_452    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln284_fu_240    |    0    |    0    |    2    |
|          |     or_ln27_fu_341    |    0    |    0    |    2    |
|    or    |     or_ln30_fu_388    |    0    |    0    |    2    |
|          |     or_ln38_fu_440    |    0    |    0    |    2    |
|          |    or_ln38_1_fu_612   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   read   |   p_read_read_fu_60   |    0    |    0    |    0    |
|          |   n_read_read_fu_66   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_77       |    0    |    0    |    0    |
|   fcmp   |       grp_fu_82       |    0    |    0    |    0    |
|          |       grp_fu_87       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      res_p_fu_92      |    0    |    0    |    0    |
|          |   trunc_ln287_fu_96   |    0    |    0    |    0    |
|          |   trunc_ln293_fu_150  |    0    |    0    |    0    |
|   trunc  |   trunc_ln284_fu_224  |    0    |    0    |    0    |
|          |   trunc_ln27_fu_325   |    0    |    0    |    0    |
|          |   trunc_ln30_fu_372   |    0    |    0    |    0    |
|          |   trunc_ln38_fu_424   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_100      |    0    |    0    |    0    |
|          |      tmp_9_fu_267     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  trunc_ln285_1_fu_108 |    0    |    0    |    0    |
|          |  trunc_ln285_2_fu_122 |    0    |    0    |    0    |
|          |  trunc_ln285_3_fu_136 |    0    |    0    |    0    |
|partselect|      tmp_s_fu_214     |    0    |    0    |    0    |
|          |      tmp_3_fu_315     |    0    |    0    |    0    |
|          |      tmp_5_fu_362     |    0    |    0    |    0    |
|          |      tmp_7_fu_414     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln34_fu_655   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_690      |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_696     |    0    |    0    |    0    |
|          |      mrv_2_fu_702     |    0    |    0    |    0    |
|          |      mrv_3_fu_708     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   227   |   1538  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      add_reg_781      |   32   |
|bitcast_ln285_2_reg_754|   32   |
|     n_read_reg_773    |   32   |
|   num_res_1_reg_736   |   32   |
|    num_res_reg_745    |   32   |
|     res_p_reg_714     |   32   |
| select_ln293_2_reg_801|   32   |
| select_ln293_4_reg_811|   32   |
|  select_ln293_reg_793 |   32   |
|     tmp_1_reg_788     |    1   |
|     tmp_2_reg_768     |   32   |
|      tmp_reg_730      |    1   |
|  trunc_ln287_reg_724  |   31   |
|  trunc_ln293_reg_762  |    2   |
+-----------------------+--------+
|         Total         |   355  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_72 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_77 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_82 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_87 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   288  || 3.39014 ||    40   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |  1538  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   40   |
|  Register |    -   |    -   |   355  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   582  |  1578  |
+-----------+--------+--------+--------+--------+
