// Seed: 867652012
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout logic [7:0] id_1;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  tri  id_3,
    output tri  id_4
);
  logic id_6, id_7, id_8, id_9;
  parameter id_10 = -1;
  tri1 id_11 = (-1) ? -1 : -1;
  assign id_7[1] = -1;
  module_0 modCall_1 (
      id_9,
      id_11
  );
endmodule
module module_2;
  localparam id_1 = 1, id_2 = id_1, id_3 = id_1, id_4 = 1, id_5 = id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
  tri id_5 = id_5 > -1'h0 & id_1;
endmodule
