name: CI

# Set default shell as interactive (source ~/.bashrc)
defaults:
  run:
    shell: bash -ieo pipefail {0}

on:
  push:
    branches:
      - main
      - versat_integration
  # Don't forget to require approval for all outside collaborators
  pull_request:
    branches: '*'
  # Allow manual workflow runs
  workflow_dispatch:

# Run only one instance of this workflow at a time
# cancel-in-progress: stop running workflow and run latest instead
concurrency:
  group: ${{ github.workflow }}-${{ github.ref }}
  cancel-in-progress: true

jobs:
  pc-emul:
    runs-on: self-hosted
    timeout-minutes: 5

    steps:
      - uses: actions/checkout@v3
        with:
          submodules: 'recursive'
      - name: test-clean
        run: make pc-emul-clean
      - name: test-pc-emul
        run: make test-pc-emul

  generate-versat:
    runs-on: self-hosted
    timeout-minutes: 30

    steps:
      - uses: actions/checkout@v3
        with:
          submodules: 'recursive'
      - name: test-clean
        run: make pc-emul-clean
      - name: generate versat instance
        run: make pc-emul-output-versat

  simulation:
    runs-on: self-hosted
    timeout-minutes: 10

    steps:
      - uses: actions/checkout@v3
        with:
          submodules: 'recursive'
      - name: simulate system with verilog FUs
        run: make sim-test SIMULATOR=verilator
      - name: simulation clean
        run: make sim-clean SIMULATOR=verilator
      - name: simulate system with SpinalHDL FUs
        run: make sim-test SIMULATOR=verilator SPINAL=1
      - name: simulation clean
        run: make sim-clean SIMULATOR=verilator SPINAL=1

  versat-synthesis:
    runs-on: self-hosted
    timeout-minutes: 15

    steps:
      - uses: actions/checkout@v3
        with:
          submodules: 'recursive'
      - name: fpga clean
        run: make fpga-clean
      - name: fpga build
        run: make fpga-build-versat

  system-synthesis:
    runs-on: self-hosted
    timeout-minutes: 30

    steps:
      - uses: actions/checkout@v3
        with:
          submodules: 'recursive'
      - name: fpga clean
        run: make fpga-clean
      - name: fpga build
        run: make fpga-build
