\hypertarget{structLPC__MCPWM__T}{}\section{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T Struct Reference}
\label{structLPC__MCPWM__T}\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}


Motor Control P\+WM register block structure.  




{\ttfamily \#include $<$mcpwm\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a015a4607abaca03f64acaeae4a0ccaf7}{C\+AP} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a88da2eb831f09cf7145f57c45b224e91}{C\+A\+P\+\_\+\+C\+LR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a47afe6c393cc7da61af1d48bfc0f709c}{C\+A\+P\+C\+ON}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_aadd69d706d636d53ff8893d3a0be210a}{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a8511a69d57549e1765080274f4bd5c3c}{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a8b75fa73064dfd26c78d2a4bfe5ff01a}{C\+CP}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a7a400f1cfa5c66f9546a2df92acf0402}{C\+N\+T\+C\+ON}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a1130e338a71c6ee3a1c92084ced3aecd}{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a726084d7661d7fc8bb579fef4ed5727f}{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_ae047b5f0f2ca06bbaa663ce2458ae7ad}{C\+ON}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a22b564b847caa28e9f0c53ff38375cc3}{C\+O\+N\+\_\+\+C\+LR}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a3dc36e144bb33d1756f06c765726f15d}{C\+O\+N\+\_\+\+S\+ET}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a15d8f4f81c3e82a335d4abb02863b850}{DT}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a2f6d65b7d9772a735474d90311e738b6}{I\+N\+T\+EN}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a5694122ceacd913b57424a90be8f7f63}{I\+N\+T\+E\+N\+\_\+\+C\+LR}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_ab678eeb9fa0e190473e58d179778a249}{I\+N\+T\+E\+N\+\_\+\+S\+ET}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a0bfcbbed2fabcf16419d014ff01e8e37}{I\+N\+TF}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_acd49890931c9446a54e8070478cf7185}{I\+N\+T\+F\+\_\+\+C\+LR}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a4c129a22156572b5671ff0e8b9f1977d}{I\+N\+T\+F\+\_\+\+S\+ET}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_a01c2889381949b5b1f8c2bf8edf9148c}{L\+IM} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_ac3b16a52a48e436af60d17ce27c5c879}{M\+AT} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__MCPWM__T_ae6960477ec37aa32fbb20956cf01edb7}{TC} \mbox{[}3\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Motor Control P\+WM register block structure. 

Definition at line 47 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+AP@{C\+AP}}
\index{C\+AP@{C\+AP}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+AP}{CAP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+AP\mbox{[}3\mbox{]}}\hypertarget{structLPC__MCPWM__T_a015a4607abaca03f64acaeae4a0ccaf7}{}\label{structLPC__MCPWM__T_a015a4607abaca03f64acaeae4a0ccaf7}
Capture register 

Definition at line 59 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+A\+P\+\_\+\+C\+LR@{C\+A\+P\+\_\+\+C\+LR}}
\index{C\+A\+P\+\_\+\+C\+LR@{C\+A\+P\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+P\+\_\+\+C\+LR}{CAP_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+A\+P\+\_\+\+C\+LR}\hypertarget{structLPC__MCPWM__T_a88da2eb831f09cf7145f57c45b224e91}{}\label{structLPC__MCPWM__T_a88da2eb831f09cf7145f57c45b224e91}
Capture clear address 

Definition at line 69 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+A\+P\+C\+ON@{C\+A\+P\+C\+ON}}
\index{C\+A\+P\+C\+ON@{C\+A\+P\+C\+ON}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+P\+C\+ON}{CAPCON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+A\+P\+C\+ON}\hypertarget{structLPC__MCPWM__T_a47afe6c393cc7da61af1d48bfc0f709c}{}\label{structLPC__MCPWM__T_a47afe6c393cc7da61af1d48bfc0f709c}
Capture Control read address 

Definition at line 51 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+A\+P\+C\+O\+N\+\_\+\+C\+LR@{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}}
\index{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR@{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}{CAPCON_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}\hypertarget{structLPC__MCPWM__T_aadd69d706d636d53ff8893d3a0be210a}{}\label{structLPC__MCPWM__T_aadd69d706d636d53ff8893d3a0be210a}
Event Control clear address 

Definition at line 53 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+A\+P\+C\+O\+N\+\_\+\+S\+ET@{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}}
\index{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET@{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}{CAPCON_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}\hypertarget{structLPC__MCPWM__T_a8511a69d57549e1765080274f4bd5c3c}{}\label{structLPC__MCPWM__T_a8511a69d57549e1765080274f4bd5c3c}
Capture Control set address 

Definition at line 52 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+CP@{C\+CP}}
\index{C\+CP@{C\+CP}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+CP}{CCP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+CP}\hypertarget{structLPC__MCPWM__T_a8b75fa73064dfd26c78d2a4bfe5ff01a}{}\label{structLPC__MCPWM__T_a8b75fa73064dfd26c78d2a4bfe5ff01a}
Communication Pattern register 

Definition at line 58 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+N\+T\+C\+ON@{C\+N\+T\+C\+ON}}
\index{C\+N\+T\+C\+ON@{C\+N\+T\+C\+ON}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+N\+T\+C\+ON}{CNTCON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+N\+T\+C\+ON}\hypertarget{structLPC__MCPWM__T_a7a400f1cfa5c66f9546a2df92acf0402}{}\label{structLPC__MCPWM__T_a7a400f1cfa5c66f9546a2df92acf0402}
Count Control read address 

Definition at line 63 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+N\+T\+C\+O\+N\+\_\+\+C\+LR@{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}}
\index{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR@{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}{CNTCON_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}\hypertarget{structLPC__MCPWM__T_a1130e338a71c6ee3a1c92084ced3aecd}{}\label{structLPC__MCPWM__T_a1130e338a71c6ee3a1c92084ced3aecd}
Count Control clear address 

Definition at line 65 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+N\+T\+C\+O\+N\+\_\+\+S\+ET@{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}}
\index{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET@{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}{CNTCON_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}\hypertarget{structLPC__MCPWM__T_a726084d7661d7fc8bb579fef4ed5727f}{}\label{structLPC__MCPWM__T_a726084d7661d7fc8bb579fef4ed5727f}
Count Control set address 

Definition at line 64 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+ON@{C\+ON}}
\index{C\+ON@{C\+ON}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+ON}{CON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+ON}\hypertarget{structLPC__MCPWM__T_ae047b5f0f2ca06bbaa663ce2458ae7ad}{}\label{structLPC__MCPWM__T_ae047b5f0f2ca06bbaa663ce2458ae7ad}
$<$ M\+C\+P\+WM Structure P\+WM Control read address 

Definition at line 48 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+O\+N\+\_\+\+C\+LR@{C\+O\+N\+\_\+\+C\+LR}}
\index{C\+O\+N\+\_\+\+C\+LR@{C\+O\+N\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+O\+N\+\_\+\+C\+LR}{CON_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+O\+N\+\_\+\+C\+LR}\hypertarget{structLPC__MCPWM__T_a22b564b847caa28e9f0c53ff38375cc3}{}\label{structLPC__MCPWM__T_a22b564b847caa28e9f0c53ff38375cc3}
P\+WM Control clear address 

Definition at line 50 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+O\+N\+\_\+\+S\+ET@{C\+O\+N\+\_\+\+S\+ET}}
\index{C\+O\+N\+\_\+\+S\+ET@{C\+O\+N\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+O\+N\+\_\+\+S\+ET}{CON_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+C\+O\+N\+\_\+\+S\+ET}\hypertarget{structLPC__MCPWM__T_a3dc36e144bb33d1756f06c765726f15d}{}\label{structLPC__MCPWM__T_a3dc36e144bb33d1756f06c765726f15d}
P\+WM Control set address 

Definition at line 49 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!DT@{DT}}
\index{DT@{DT}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{DT}{DT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+DT}\hypertarget{structLPC__MCPWM__T_a15d8f4f81c3e82a335d4abb02863b850}{}\label{structLPC__MCPWM__T_a15d8f4f81c3e82a335d4abb02863b850}
Dead time register 

Definition at line 57 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+EN@{I\+N\+T\+EN}}
\index{I\+N\+T\+EN@{I\+N\+T\+EN}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+EN}{INTEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+I\+N\+T\+EN}\hypertarget{structLPC__MCPWM__T_a2f6d65b7d9772a735474d90311e738b6}{}\label{structLPC__MCPWM__T_a2f6d65b7d9772a735474d90311e738b6}
Interrupt Enable read address 

Definition at line 60 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+E\+N\+\_\+\+C\+LR@{I\+N\+T\+E\+N\+\_\+\+C\+LR}}
\index{I\+N\+T\+E\+N\+\_\+\+C\+LR@{I\+N\+T\+E\+N\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+E\+N\+\_\+\+C\+LR}{INTEN_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+I\+N\+T\+E\+N\+\_\+\+C\+LR}\hypertarget{structLPC__MCPWM__T_a5694122ceacd913b57424a90be8f7f63}{}\label{structLPC__MCPWM__T_a5694122ceacd913b57424a90be8f7f63}
Interrupt Enable clear address 

Definition at line 62 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+E\+N\+\_\+\+S\+ET@{I\+N\+T\+E\+N\+\_\+\+S\+ET}}
\index{I\+N\+T\+E\+N\+\_\+\+S\+ET@{I\+N\+T\+E\+N\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+E\+N\+\_\+\+S\+ET}{INTEN_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+I\+N\+T\+E\+N\+\_\+\+S\+ET}\hypertarget{structLPC__MCPWM__T_ab678eeb9fa0e190473e58d179778a249}{}\label{structLPC__MCPWM__T_ab678eeb9fa0e190473e58d179778a249}
Interrupt Enable set address 

Definition at line 61 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+TF@{I\+N\+TF}}
\index{I\+N\+TF@{I\+N\+TF}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+TF}{INTF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+I\+N\+TF}\hypertarget{structLPC__MCPWM__T_a0bfcbbed2fabcf16419d014ff01e8e37}{}\label{structLPC__MCPWM__T_a0bfcbbed2fabcf16419d014ff01e8e37}
Interrupt flags read address 

Definition at line 66 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+F\+\_\+\+C\+LR@{I\+N\+T\+F\+\_\+\+C\+LR}}
\index{I\+N\+T\+F\+\_\+\+C\+LR@{I\+N\+T\+F\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+F\+\_\+\+C\+LR}{INTF_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+I\+N\+T\+F\+\_\+\+C\+LR}\hypertarget{structLPC__MCPWM__T_acd49890931c9446a54e8070478cf7185}{}\label{structLPC__MCPWM__T_acd49890931c9446a54e8070478cf7185}
Interrupt flags clear address 

Definition at line 68 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+F\+\_\+\+S\+ET@{I\+N\+T\+F\+\_\+\+S\+ET}}
\index{I\+N\+T\+F\+\_\+\+S\+ET@{I\+N\+T\+F\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+F\+\_\+\+S\+ET}{INTF_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+I\+N\+T\+F\+\_\+\+S\+ET}\hypertarget{structLPC__MCPWM__T_a4c129a22156572b5671ff0e8b9f1977d}{}\label{structLPC__MCPWM__T_a4c129a22156572b5671ff0e8b9f1977d}
Interrupt flags set address 

Definition at line 67 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!L\+IM@{L\+IM}}
\index{L\+IM@{L\+IM}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{L\+IM}{LIM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+L\+IM\mbox{[}3\mbox{]}}\hypertarget{structLPC__MCPWM__T_a01c2889381949b5b1f8c2bf8edf9148c}{}\label{structLPC__MCPWM__T_a01c2889381949b5b1f8c2bf8edf9148c}
Limit register 

Definition at line 55 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!M\+AT@{M\+AT}}
\index{M\+AT@{M\+AT}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+AT}{MAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+M\+AT\mbox{[}3\mbox{]}}\hypertarget{structLPC__MCPWM__T_ac3b16a52a48e436af60d17ce27c5c879}{}\label{structLPC__MCPWM__T_ac3b16a52a48e436af60d17ce27c5c879}
Match register 

Definition at line 56 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!TC@{TC}}
\index{TC@{TC}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{TC}{TC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+T\+::\+TC\mbox{[}3\mbox{]}}\hypertarget{structLPC__MCPWM__T_ae6960477ec37aa32fbb20956cf01edb7}{}\label{structLPC__MCPWM__T_ae6960477ec37aa32fbb20956cf01edb7}
Timer Counter register 

Definition at line 54 of file mcpwm\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{mcpwm__17xx__40xx_8h}{mcpwm\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
