$date
	Sun Jun 08 14:51:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memoria_dados_tb $end
$var wire 32 ! rd [31:0] $end
$var reg 32 " rs [31:0] $end
$var reg 32 # wd [31:0] $end
$var reg 1 $ wr $end
$scope module uut $end
$var wire 32 % rs [31:0] $end
$var wire 32 & wd [31:0] $end
$var wire 1 $ wr $end
$var reg 32 ' rd [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100100 '
bx &
b1 %
0$
bx #
b1 "
b1100100 !
$end
#20
b11111010000 !
b11111010000 '
1$
b11111010000 #
b11111010000 &
b111110100 "
b111110100 %
#40
0$
#65
b101110111000 !
b101110111000 '
1$
b101110111000 #
b101110111000 &
b1100100 "
b1100100 %
#105
