; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s | FileCheck %s -check-prefixes=RV64I
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s | FileCheck %s -check-prefixes=RV32I

define void @lshr_4bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: lshr_4bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lb a0, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    lbu a1, 0(a1)
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a5
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    srlw a0, a0, a1
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: lshr_4bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a0, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, a5
; RV32I-NEXT:    lbu a4, 0(a1)
; RV32I-NEXT:    lbu a5, 1(a1)
; RV32I-NEXT:    or a0, a0, a3
; RV32I-NEXT:    lbu a3, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli a5, a5, 8
; RV32I-NEXT:    or a4, a5, a4
; RV32I-NEXT:    slli a3, a3, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, a3
; RV32I-NEXT:    or a1, a1, a4
; RV32I-NEXT:    slli a1, a1, 3
; RV32I-NEXT:    srl a0, a0, a1
; RV32I-NEXT:    sb a0, 0(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 1(a2)
; RV32I-NEXT:    ret
  %src = load i32, ptr %src.ptr, align 1
  %byteOff = load i32, ptr %byteOff.ptr, align 1
  %bitOff = shl i32 %byteOff, 3
  %res = lshr i32 %src, %bitOff
  store i32 %res, ptr %dst, align 1
  ret void
}
define void @shl_4bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: shl_4bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lb a0, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    lbu a1, 0(a1)
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a5
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    sllw a0, a0, a1
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: shl_4bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a0, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, a5
; RV32I-NEXT:    lbu a4, 0(a1)
; RV32I-NEXT:    lbu a5, 1(a1)
; RV32I-NEXT:    or a0, a0, a3
; RV32I-NEXT:    lbu a3, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli a5, a5, 8
; RV32I-NEXT:    or a4, a5, a4
; RV32I-NEXT:    slli a3, a3, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, a3
; RV32I-NEXT:    or a1, a1, a4
; RV32I-NEXT:    slli a1, a1, 3
; RV32I-NEXT:    sll a0, a0, a1
; RV32I-NEXT:    sb a0, 0(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 1(a2)
; RV32I-NEXT:    ret
  %src = load i32, ptr %src.ptr, align 1
  %byteOff = load i32, ptr %byteOff.ptr, align 1
  %bitOff = shl i32 %byteOff, 3
  %res = shl i32 %src, %bitOff
  store i32 %res, ptr %dst, align 1
  ret void
}
define void @ashr_4bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: ashr_4bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lb a0, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    lbu a1, 0(a1)
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a5
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    sraw a0, a0, a1
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: ashr_4bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a0, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, a5
; RV32I-NEXT:    lbu a4, 0(a1)
; RV32I-NEXT:    lbu a5, 1(a1)
; RV32I-NEXT:    or a0, a0, a3
; RV32I-NEXT:    lbu a3, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli a5, a5, 8
; RV32I-NEXT:    or a4, a5, a4
; RV32I-NEXT:    slli a3, a3, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, a3
; RV32I-NEXT:    or a1, a1, a4
; RV32I-NEXT:    slli a1, a1, 3
; RV32I-NEXT:    sra a0, a0, a1
; RV32I-NEXT:    sb a0, 0(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 1(a2)
; RV32I-NEXT:    ret
  %src = load i32, ptr %src.ptr, align 1
  %byteOff = load i32, ptr %byteOff.ptr, align 1
  %bitOff = shl i32 %byteOff, 3
  %res = ashr i32 %src, %bitOff
  store i32 %res, ptr %dst, align 1
  ret void
}

define void @lshr_8bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: lshr_8bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a0, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a4
; RV64I-NEXT:    or a0, a0, a5
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    lbu a4, 4(a1)
; RV64I-NEXT:    lbu a5, 5(a1)
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:    lbu a3, 6(a1)
; RV64I-NEXT:    lbu a6, 7(a1)
; RV64I-NEXT:    slli a5, a5, 8
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    slli a3, a3, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a3, a6, a3
; RV64I-NEXT:    lbu a5, 0(a1)
; RV64I-NEXT:    lbu a6, 1(a1)
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    lbu a4, 2(a1)
; RV64I-NEXT:    lbu a1, 3(a1)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a4
; RV64I-NEXT:    or a1, a1, a5
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    slli a3, a3, 35
; RV64I-NEXT:    or a1, a3, a1
; RV64I-NEXT:    srl a0, a0, a1
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: lshr_8bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    lbu a3, 5(a0)
; RV32I-NEXT:    lbu a4, 4(a0)
; RV32I-NEXT:    lbu a5, 6(a0)
; RV32I-NEXT:    lbu a6, 7(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 0(a1)
; RV32I-NEXT:    lbu a6, 1(a1)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, a4
; RV32I-NEXT:    or a1, a1, a5
; RV32I-NEXT:    slli a5, a1, 3
; RV32I-NEXT:    addi a4, a5, -32
; RV32I-NEXT:    srl a1, a3, a5
; RV32I-NEXT:    bltz a4, .LBB3_2
; RV32I-NEXT:  # %bb.1:
; RV32I-NEXT:    mv a0, a1
; RV32I-NEXT:    j .LBB3_3
; RV32I-NEXT:  .LBB3_2:
; RV32I-NEXT:    lbu a6, 1(a0)
; RV32I-NEXT:    lbu a7, 0(a0)
; RV32I-NEXT:    lbu t0, 2(a0)
; RV32I-NEXT:    lbu a0, 3(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, t0
; RV32I-NEXT:    or a0, a0, a6
; RV32I-NEXT:    srl a0, a0, a5
; RV32I-NEXT:    slli a3, a3, 1
; RV32I-NEXT:    not a5, a5
; RV32I-NEXT:    sll a3, a3, a5
; RV32I-NEXT:    or a0, a0, a3
; RV32I-NEXT:  .LBB3_3:
; RV32I-NEXT:    srai a4, a4, 31
; RV32I-NEXT:    and a1, a4, a1
; RV32I-NEXT:    sb a1, 4(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 6(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 7(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 5(a2)
; RV32I-NEXT:    sb a0, 0(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 1(a2)
; RV32I-NEXT:    ret
  %src = load i64, ptr %src.ptr, align 1
  %byteOff = load i64, ptr %byteOff.ptr, align 1
  %bitOff = shl i64 %byteOff, 3
  %res = lshr i64 %src, %bitOff
  store i64 %res, ptr %dst, align 1
  ret void
}
define void @shl_8bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: shl_8bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a0, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a4
; RV64I-NEXT:    or a0, a0, a5
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    lbu a4, 4(a1)
; RV64I-NEXT:    lbu a5, 5(a1)
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:    lbu a3, 6(a1)
; RV64I-NEXT:    lbu a6, 7(a1)
; RV64I-NEXT:    slli a5, a5, 8
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    slli a3, a3, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a3, a6, a3
; RV64I-NEXT:    lbu a5, 0(a1)
; RV64I-NEXT:    lbu a6, 1(a1)
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    lbu a4, 2(a1)
; RV64I-NEXT:    lbu a1, 3(a1)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a4
; RV64I-NEXT:    or a1, a1, a5
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    slli a3, a3, 35
; RV64I-NEXT:    or a1, a3, a1
; RV64I-NEXT:    sll a0, a0, a1
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: shl_8bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 0(a1)
; RV32I-NEXT:    lbu a6, 1(a1)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, a4
; RV32I-NEXT:    or a1, a1, a5
; RV32I-NEXT:    slli a5, a1, 3
; RV32I-NEXT:    addi a4, a5, -32
; RV32I-NEXT:    sll a1, a3, a5
; RV32I-NEXT:    bltz a4, .LBB4_2
; RV32I-NEXT:  # %bb.1:
; RV32I-NEXT:    mv a0, a1
; RV32I-NEXT:    j .LBB4_3
; RV32I-NEXT:  .LBB4_2:
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    lbu a7, 4(a0)
; RV32I-NEXT:    lbu t0, 6(a0)
; RV32I-NEXT:    lbu a0, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, t0
; RV32I-NEXT:    or a0, a0, a6
; RV32I-NEXT:    sll a0, a0, a5
; RV32I-NEXT:    srli a3, a3, 1
; RV32I-NEXT:    not a5, a5
; RV32I-NEXT:    srl a3, a3, a5
; RV32I-NEXT:    or a0, a0, a3
; RV32I-NEXT:  .LBB4_3:
; RV32I-NEXT:    srai a4, a4, 31
; RV32I-NEXT:    and a1, a4, a1
; RV32I-NEXT:    sb a1, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 2(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 3(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 1(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    ret
  %src = load i64, ptr %src.ptr, align 1
  %byteOff = load i64, ptr %byteOff.ptr, align 1
  %bitOff = shl i64 %byteOff, 3
  %res = shl i64 %src, %bitOff
  store i64 %res, ptr %dst, align 1
  ret void
}
define void @ashr_8bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: ashr_8bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a0, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a4
; RV64I-NEXT:    or a0, a0, a5
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    lbu a4, 4(a1)
; RV64I-NEXT:    lbu a5, 5(a1)
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:    lbu a3, 6(a1)
; RV64I-NEXT:    lbu a6, 7(a1)
; RV64I-NEXT:    slli a5, a5, 8
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    slli a3, a3, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a3, a6, a3
; RV64I-NEXT:    lbu a5, 0(a1)
; RV64I-NEXT:    lbu a6, 1(a1)
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    lbu a4, 2(a1)
; RV64I-NEXT:    lbu a1, 3(a1)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a4
; RV64I-NEXT:    or a1, a1, a5
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    slli a3, a3, 35
; RV64I-NEXT:    or a1, a3, a1
; RV64I-NEXT:    sra a0, a0, a1
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: ashr_8bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    lbu a3, 5(a0)
; RV32I-NEXT:    lbu a4, 4(a0)
; RV32I-NEXT:    lbu a5, 6(a0)
; RV32I-NEXT:    lbu a6, 7(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a4, a6, 24
; RV32I-NEXT:    or a5, a4, a5
; RV32I-NEXT:    lbu a6, 0(a1)
; RV32I-NEXT:    lbu a7, 1(a1)
; RV32I-NEXT:    or a3, a5, a3
; RV32I-NEXT:    lbu a5, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, a5
; RV32I-NEXT:    or a5, a1, a6
; RV32I-NEXT:    slli a5, a5, 3
; RV32I-NEXT:    addi a6, a5, -32
; RV32I-NEXT:    sra a1, a3, a5
; RV32I-NEXT:    bltz a6, .LBB5_2
; RV32I-NEXT:  # %bb.1:
; RV32I-NEXT:    srai a4, a4, 31
; RV32I-NEXT:    mv a0, a1
; RV32I-NEXT:    mv a1, a4
; RV32I-NEXT:    j .LBB5_3
; RV32I-NEXT:  .LBB5_2:
; RV32I-NEXT:    lbu a4, 1(a0)
; RV32I-NEXT:    lbu a6, 0(a0)
; RV32I-NEXT:    lbu a7, 2(a0)
; RV32I-NEXT:    lbu a0, 3(a0)
; RV32I-NEXT:    slli a4, a4, 8
; RV32I-NEXT:    or a4, a4, a6
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, a7
; RV32I-NEXT:    or a0, a0, a4
; RV32I-NEXT:    srl a0, a0, a5
; RV32I-NEXT:    slli a3, a3, 1
; RV32I-NEXT:    not a4, a5
; RV32I-NEXT:    sll a3, a3, a4
; RV32I-NEXT:    or a0, a0, a3
; RV32I-NEXT:  .LBB5_3:
; RV32I-NEXT:    sb a1, 4(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 6(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 7(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 5(a2)
; RV32I-NEXT:    sb a0, 0(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 1(a2)
; RV32I-NEXT:    ret
  %src = load i64, ptr %src.ptr, align 1
  %byteOff = load i64, ptr %byteOff.ptr, align 1
  %bitOff = shl i64 %byteOff, 3
  %res = ashr i64 %src, %bitOff
  store i64 %res, ptr %dst, align 1
  ret void
}

define void @lshr_16bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: lshr_16bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 9(a0)
; RV64I-NEXT:    lbu a4, 8(a0)
; RV64I-NEXT:    lbu a5, 10(a0)
; RV64I-NEXT:    lbu a6, 11(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 12(a0)
; RV64I-NEXT:    lbu a6, 13(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 14(a0)
; RV64I-NEXT:    lbu a7, 15(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 4(a1)
; RV64I-NEXT:    lbu a6, 5(a1)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a1)
; RV64I-NEXT:    lbu a7, 7(a1)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 0(a1)
; RV64I-NEXT:    lbu a7, 1(a1)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 2(a1)
; RV64I-NEXT:    lbu a1, 3(a1)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a5
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    slli a4, a4, 35
; RV64I-NEXT:    or a5, a4, a1
; RV64I-NEXT:    addi a4, a5, -64
; RV64I-NEXT:    srl a1, a3, a5
; RV64I-NEXT:    bltz a4, .LBB6_2
; RV64I-NEXT:  # %bb.1:
; RV64I-NEXT:    mv a0, a1
; RV64I-NEXT:    j .LBB6_3
; RV64I-NEXT:  .LBB6_2:
; RV64I-NEXT:    lbu a6, 1(a0)
; RV64I-NEXT:    lbu a7, 0(a0)
; RV64I-NEXT:    lbu t0, 2(a0)
; RV64I-NEXT:    lbu t1, 3(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli t0, t0, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a7, t1, t0
; RV64I-NEXT:    lbu t0, 4(a0)
; RV64I-NEXT:    lbu t1, 5(a0)
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    lbu a7, 6(a0)
; RV64I-NEXT:    lbu a0, 7(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    srl a0, a0, a5
; RV64I-NEXT:    not a5, a5
; RV64I-NEXT:    slli a3, a3, 1
; RV64I-NEXT:    sll a3, a3, a5
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:  .LBB6_3:
; RV64I-NEXT:    srai a4, a4, 63
; RV64I-NEXT:    and a1, a4, a1
; RV64I-NEXT:    sb a1, 8(a2)
; RV64I-NEXT:    srli a3, a1, 56
; RV64I-NEXT:    sb a3, 15(a2)
; RV64I-NEXT:    srli a3, a1, 48
; RV64I-NEXT:    sb a3, 14(a2)
; RV64I-NEXT:    srli a3, a1, 40
; RV64I-NEXT:    sb a3, 13(a2)
; RV64I-NEXT:    srli a3, a1, 32
; RV64I-NEXT:    sb a3, 12(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 11(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 10(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 9(a2)
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: lshr_16bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -32
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu a0, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, a6
; RV32I-NEXT:    lbu a6, 0(a1)
; RV32I-NEXT:    lbu t0, 1(a1)
; RV32I-NEXT:    or a0, a0, a7
; RV32I-NEXT:    lbu a7, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a6, t0, a6
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, a7
; RV32I-NEXT:    or a1, a1, a6
; RV32I-NEXT:    sw zero, 28(sp)
; RV32I-NEXT:    sw zero, 24(sp)
; RV32I-NEXT:    sw zero, 20(sp)
; RV32I-NEXT:    sw zero, 16(sp)
; RV32I-NEXT:    sw a0, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    andi a0, a1, 12
; RV32I-NEXT:    mv a3, sp
; RV32I-NEXT:    add a0, a3, a0
; RV32I-NEXT:    lw a3, 0(a0)
; RV32I-NEXT:    lw a4, 4(a0)
; RV32I-NEXT:    slli a1, a1, 3
; RV32I-NEXT:    lw a5, 8(a0)
; RV32I-NEXT:    lw a0, 12(a0)
; RV32I-NEXT:    srl a6, a4, a1
; RV32I-NEXT:    andi a7, a1, 24
; RV32I-NEXT:    xori a7, a7, 31
; RV32I-NEXT:    slli t0, a5, 1
; RV32I-NEXT:    sll t0, t0, a7
; RV32I-NEXT:    or t0, a6, t0
; RV32I-NEXT:    srl a3, a3, a1
; RV32I-NEXT:    slli a4, a4, 1
; RV32I-NEXT:    sll a4, a4, a7
; RV32I-NEXT:    or a4, a3, a4
; RV32I-NEXT:    srl a5, a5, a1
; RV32I-NEXT:    slli t1, a0, 1
; RV32I-NEXT:    sll a7, t1, a7
; RV32I-NEXT:    or a7, a5, a7
; RV32I-NEXT:    srl a0, a0, a1
; RV32I-NEXT:    sb a5, 8(a2)
; RV32I-NEXT:    sb a0, 12(a2)
; RV32I-NEXT:    sb a3, 0(a2)
; RV32I-NEXT:    sb a6, 4(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 14(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 15(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 13(a2)
; RV32I-NEXT:    srli a0, a7, 16
; RV32I-NEXT:    sb a0, 10(a2)
; RV32I-NEXT:    srli a0, a7, 24
; RV32I-NEXT:    sb a0, 11(a2)
; RV32I-NEXT:    srli a0, a7, 8
; RV32I-NEXT:    sb a0, 9(a2)
; RV32I-NEXT:    srli a0, a4, 16
; RV32I-NEXT:    sb a0, 2(a2)
; RV32I-NEXT:    srli a0, a4, 24
; RV32I-NEXT:    sb a0, 3(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 1(a2)
; RV32I-NEXT:    srli a0, t0, 16
; RV32I-NEXT:    sb a0, 6(a2)
; RV32I-NEXT:    srli a0, t0, 24
; RV32I-NEXT:    sb a0, 7(a2)
; RV32I-NEXT:    srli a0, t0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 32
; RV32I-NEXT:    ret
  %src = load i128, ptr %src.ptr, align 1
  %byteOff = load i128, ptr %byteOff.ptr, align 1
  %bitOff = shl i128 %byteOff, 3
  %res = lshr i128 %src, %bitOff
  store i128 %res, ptr %dst, align 1
  ret void
}

define void @lshr_16bytes_wordOff(ptr %src.ptr, ptr %wordOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: lshr_16bytes_wordOff:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 9(a0)
; RV64I-NEXT:    lbu a4, 8(a0)
; RV64I-NEXT:    lbu a5, 10(a0)
; RV64I-NEXT:    lbu a6, 11(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 12(a0)
; RV64I-NEXT:    lbu a6, 13(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 14(a0)
; RV64I-NEXT:    lbu a7, 15(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 4(a1)
; RV64I-NEXT:    lbu a6, 5(a1)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a1)
; RV64I-NEXT:    lbu a7, 7(a1)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 0(a1)
; RV64I-NEXT:    lbu a7, 1(a1)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 2(a1)
; RV64I-NEXT:    lbu a1, 3(a1)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a5
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    slli a1, a1, 5
; RV64I-NEXT:    slli a4, a4, 37
; RV64I-NEXT:    or a5, a4, a1
; RV64I-NEXT:    addi a4, a5, -64
; RV64I-NEXT:    srl a1, a3, a5
; RV64I-NEXT:    bltz a4, .LBB7_2
; RV64I-NEXT:  # %bb.1:
; RV64I-NEXT:    mv a0, a1
; RV64I-NEXT:    j .LBB7_3
; RV64I-NEXT:  .LBB7_2:
; RV64I-NEXT:    lbu a6, 1(a0)
; RV64I-NEXT:    lbu a7, 0(a0)
; RV64I-NEXT:    lbu t0, 2(a0)
; RV64I-NEXT:    lbu t1, 3(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli t0, t0, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a7, t1, t0
; RV64I-NEXT:    lbu t0, 4(a0)
; RV64I-NEXT:    lbu t1, 5(a0)
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    lbu a7, 6(a0)
; RV64I-NEXT:    lbu a0, 7(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    srl a0, a0, a5
; RV64I-NEXT:    not a5, a5
; RV64I-NEXT:    slli a3, a3, 1
; RV64I-NEXT:    sll a3, a3, a5
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:  .LBB7_3:
; RV64I-NEXT:    srai a4, a4, 63
; RV64I-NEXT:    and a1, a4, a1
; RV64I-NEXT:    sb a1, 8(a2)
; RV64I-NEXT:    srli a3, a1, 56
; RV64I-NEXT:    sb a3, 15(a2)
; RV64I-NEXT:    srli a3, a1, 48
; RV64I-NEXT:    sb a3, 14(a2)
; RV64I-NEXT:    srli a3, a1, 40
; RV64I-NEXT:    sb a3, 13(a2)
; RV64I-NEXT:    srli a3, a1, 32
; RV64I-NEXT:    sb a3, 12(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 11(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 10(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 9(a2)
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: lshr_16bytes_wordOff:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -32
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu a0, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, a6
; RV32I-NEXT:    or a0, a0, a7
; RV32I-NEXT:    lbu a1, 0(a1)
; RV32I-NEXT:    sw zero, 28(sp)
; RV32I-NEXT:    sw zero, 24(sp)
; RV32I-NEXT:    sw zero, 20(sp)
; RV32I-NEXT:    sw zero, 16(sp)
; RV32I-NEXT:    sw a0, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    slli a1, a1, 2
; RV32I-NEXT:    andi a1, a1, 12
; RV32I-NEXT:    mv a0, sp
; RV32I-NEXT:    add a0, a0, a1
; RV32I-NEXT:    lw a1, 8(a0)
; RV32I-NEXT:    lw a3, 12(a0)
; RV32I-NEXT:    lw a4, 0(a0)
; RV32I-NEXT:    lw a0, 4(a0)
; RV32I-NEXT:    sb a1, 8(a2)
; RV32I-NEXT:    sb a3, 12(a2)
; RV32I-NEXT:    sb a4, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli a5, a1, 16
; RV32I-NEXT:    sb a5, 10(a2)
; RV32I-NEXT:    srli a5, a1, 24
; RV32I-NEXT:    sb a5, 11(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 9(a2)
; RV32I-NEXT:    srli a1, a3, 16
; RV32I-NEXT:    sb a1, 14(a2)
; RV32I-NEXT:    srli a1, a3, 24
; RV32I-NEXT:    sb a1, 15(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 13(a2)
; RV32I-NEXT:    srli a1, a4, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a4, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 1(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 32
; RV32I-NEXT:    ret
  %src = load i128, ptr %src.ptr, align 1
  %wordOff = load i128, ptr %wordOff.ptr, align 1
  %bitOff = shl i128 %wordOff, 5
  %res = lshr i128 %src, %bitOff
  store i128 %res, ptr %dst, align 1
  ret void
}

define void @shl_16bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: shl_16bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 4(a1)
; RV64I-NEXT:    lbu a6, 5(a1)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a1)
; RV64I-NEXT:    lbu a7, 7(a1)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 0(a1)
; RV64I-NEXT:    lbu a7, 1(a1)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 2(a1)
; RV64I-NEXT:    lbu a1, 3(a1)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a5
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    slli a4, a4, 35
; RV64I-NEXT:    or a5, a4, a1
; RV64I-NEXT:    addi a4, a5, -64
; RV64I-NEXT:    sll a1, a3, a5
; RV64I-NEXT:    bltz a4, .LBB8_2
; RV64I-NEXT:  # %bb.1:
; RV64I-NEXT:    mv a0, a1
; RV64I-NEXT:    j .LBB8_3
; RV64I-NEXT:  .LBB8_2:
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    lbu a7, 8(a0)
; RV64I-NEXT:    lbu t0, 10(a0)
; RV64I-NEXT:    lbu t1, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli t0, t0, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a7, t1, t0
; RV64I-NEXT:    lbu t0, 12(a0)
; RV64I-NEXT:    lbu t1, 13(a0)
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    lbu a7, 14(a0)
; RV64I-NEXT:    lbu a0, 15(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    sll a0, a0, a5
; RV64I-NEXT:    not a5, a5
; RV64I-NEXT:    srli a3, a3, 1
; RV64I-NEXT:    srl a3, a3, a5
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:  .LBB8_3:
; RV64I-NEXT:    srai a4, a4, 63
; RV64I-NEXT:    and a1, a4, a1
; RV64I-NEXT:    sb a1, 0(a2)
; RV64I-NEXT:    sb a0, 8(a2)
; RV64I-NEXT:    srli a3, a1, 56
; RV64I-NEXT:    sb a3, 7(a2)
; RV64I-NEXT:    srli a3, a1, 48
; RV64I-NEXT:    sb a3, 6(a2)
; RV64I-NEXT:    srli a3, a1, 40
; RV64I-NEXT:    sb a3, 5(a2)
; RV64I-NEXT:    srli a3, a1, 32
; RV64I-NEXT:    sb a3, 4(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 3(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 2(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 1(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 12(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 9(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: shl_16bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -32
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu a0, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, a6
; RV32I-NEXT:    lbu a6, 0(a1)
; RV32I-NEXT:    lbu t0, 1(a1)
; RV32I-NEXT:    or a0, a0, a7
; RV32I-NEXT:    lbu a7, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a6, t0, a6
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, a7
; RV32I-NEXT:    or a1, a1, a6
; RV32I-NEXT:    sw zero, 12(sp)
; RV32I-NEXT:    sw zero, 8(sp)
; RV32I-NEXT:    sw zero, 4(sp)
; RV32I-NEXT:    sw zero, 0(sp)
; RV32I-NEXT:    sw a0, 28(sp)
; RV32I-NEXT:    sw a5, 24(sp)
; RV32I-NEXT:    sw a4, 20(sp)
; RV32I-NEXT:    sw a3, 16(sp)
; RV32I-NEXT:    andi a0, a1, 12
; RV32I-NEXT:    addi a3, sp, 16
; RV32I-NEXT:    sub a3, a3, a0
; RV32I-NEXT:    lw a0, 0(a3)
; RV32I-NEXT:    lw a4, 4(a3)
; RV32I-NEXT:    slli a1, a1, 3
; RV32I-NEXT:    lw a5, 8(a3)
; RV32I-NEXT:    lw a3, 12(a3)
; RV32I-NEXT:    sll a6, a4, a1
; RV32I-NEXT:    andi a7, a1, 24
; RV32I-NEXT:    xori a7, a7, 31
; RV32I-NEXT:    srli t0, a0, 1
; RV32I-NEXT:    srl t0, t0, a7
; RV32I-NEXT:    or t0, a6, t0
; RV32I-NEXT:    sll a3, a3, a1
; RV32I-NEXT:    srli t1, a5, 1
; RV32I-NEXT:    srl t1, t1, a7
; RV32I-NEXT:    or t1, a3, t1
; RV32I-NEXT:    sll a5, a5, a1
; RV32I-NEXT:    srli a4, a4, 1
; RV32I-NEXT:    srl a4, a4, a7
; RV32I-NEXT:    or a4, a5, a4
; RV32I-NEXT:    sll a0, a0, a1
; RV32I-NEXT:    sb a0, 0(a2)
; RV32I-NEXT:    srli a5, a5, 24
; RV32I-NEXT:    sb a5, 11(a2)
; RV32I-NEXT:    srli a3, a3, 24
; RV32I-NEXT:    sb a3, 15(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 1(a2)
; RV32I-NEXT:    srli a0, a6, 24
; RV32I-NEXT:    sb a0, 7(a2)
; RV32I-NEXT:    sb a4, 8(a2)
; RV32I-NEXT:    sb t1, 12(a2)
; RV32I-NEXT:    sb t0, 4(a2)
; RV32I-NEXT:    srli a0, a4, 16
; RV32I-NEXT:    sb a0, 10(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 9(a2)
; RV32I-NEXT:    srli a0, t1, 16
; RV32I-NEXT:    sb a0, 14(a2)
; RV32I-NEXT:    srli a0, t1, 8
; RV32I-NEXT:    sb a0, 13(a2)
; RV32I-NEXT:    srli a0, t0, 16
; RV32I-NEXT:    sb a0, 6(a2)
; RV32I-NEXT:    srli a0, t0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 32
; RV32I-NEXT:    ret
  %src = load i128, ptr %src.ptr, align 1
  %byteOff = load i128, ptr %byteOff.ptr, align 1
  %bitOff = shl i128 %byteOff, 3
  %res = shl i128 %src, %bitOff
  store i128 %res, ptr %dst, align 1
  ret void
}

define void @shl_16bytes_wordOff(ptr %src.ptr, ptr %wordOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: shl_16bytes_wordOff:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 4(a1)
; RV64I-NEXT:    lbu a6, 5(a1)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a1)
; RV64I-NEXT:    lbu a7, 7(a1)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 0(a1)
; RV64I-NEXT:    lbu a7, 1(a1)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 2(a1)
; RV64I-NEXT:    lbu a1, 3(a1)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a5
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    slli a1, a1, 5
; RV64I-NEXT:    slli a4, a4, 37
; RV64I-NEXT:    or a5, a4, a1
; RV64I-NEXT:    addi a4, a5, -64
; RV64I-NEXT:    sll a1, a3, a5
; RV64I-NEXT:    bltz a4, .LBB9_2
; RV64I-NEXT:  # %bb.1:
; RV64I-NEXT:    mv a0, a1
; RV64I-NEXT:    j .LBB9_3
; RV64I-NEXT:  .LBB9_2:
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    lbu a7, 8(a0)
; RV64I-NEXT:    lbu t0, 10(a0)
; RV64I-NEXT:    lbu t1, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli t0, t0, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a7, t1, t0
; RV64I-NEXT:    lbu t0, 12(a0)
; RV64I-NEXT:    lbu t1, 13(a0)
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    lbu a7, 14(a0)
; RV64I-NEXT:    lbu a0, 15(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    sll a0, a0, a5
; RV64I-NEXT:    not a5, a5
; RV64I-NEXT:    srli a3, a3, 1
; RV64I-NEXT:    srl a3, a3, a5
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:  .LBB9_3:
; RV64I-NEXT:    srai a4, a4, 63
; RV64I-NEXT:    and a1, a4, a1
; RV64I-NEXT:    sb a1, 0(a2)
; RV64I-NEXT:    sb a0, 8(a2)
; RV64I-NEXT:    srli a3, a1, 56
; RV64I-NEXT:    sb a3, 7(a2)
; RV64I-NEXT:    srli a3, a1, 48
; RV64I-NEXT:    sb a3, 6(a2)
; RV64I-NEXT:    srli a3, a1, 40
; RV64I-NEXT:    sb a3, 5(a2)
; RV64I-NEXT:    srli a3, a1, 32
; RV64I-NEXT:    sb a3, 4(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 3(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 2(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 1(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 12(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 9(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: shl_16bytes_wordOff:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -32
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu a0, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, a6
; RV32I-NEXT:    or a0, a0, a7
; RV32I-NEXT:    lbu a1, 0(a1)
; RV32I-NEXT:    sw zero, 12(sp)
; RV32I-NEXT:    sw zero, 8(sp)
; RV32I-NEXT:    sw zero, 4(sp)
; RV32I-NEXT:    sw zero, 0(sp)
; RV32I-NEXT:    sw a0, 28(sp)
; RV32I-NEXT:    sw a5, 24(sp)
; RV32I-NEXT:    sw a4, 20(sp)
; RV32I-NEXT:    sw a3, 16(sp)
; RV32I-NEXT:    slli a1, a1, 2
; RV32I-NEXT:    andi a1, a1, 12
; RV32I-NEXT:    addi a0, sp, 16
; RV32I-NEXT:    sub a0, a0, a1
; RV32I-NEXT:    lw a1, 8(a0)
; RV32I-NEXT:    lw a3, 12(a0)
; RV32I-NEXT:    lw a4, 0(a0)
; RV32I-NEXT:    lw a0, 4(a0)
; RV32I-NEXT:    sb a1, 8(a2)
; RV32I-NEXT:    sb a3, 12(a2)
; RV32I-NEXT:    sb a4, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli a5, a1, 16
; RV32I-NEXT:    sb a5, 10(a2)
; RV32I-NEXT:    srli a5, a1, 24
; RV32I-NEXT:    sb a5, 11(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 9(a2)
; RV32I-NEXT:    srli a1, a3, 16
; RV32I-NEXT:    sb a1, 14(a2)
; RV32I-NEXT:    srli a1, a3, 24
; RV32I-NEXT:    sb a1, 15(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 13(a2)
; RV32I-NEXT:    srli a1, a4, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a4, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 1(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 32
; RV32I-NEXT:    ret
  %src = load i128, ptr %src.ptr, align 1
  %wordOff = load i128, ptr %wordOff.ptr, align 1
  %bitOff = shl i128 %wordOff, 5
  %res = shl i128 %src, %bitOff
  store i128 %res, ptr %dst, align 1
  ret void
}


define void @ashr_16bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: ashr_16bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 9(a0)
; RV64I-NEXT:    lbu a4, 8(a0)
; RV64I-NEXT:    lbu a5, 10(a0)
; RV64I-NEXT:    lbu a6, 11(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 12(a0)
; RV64I-NEXT:    lbu a6, 13(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 14(a0)
; RV64I-NEXT:    lbu a7, 15(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a5, a4, 32
; RV64I-NEXT:    lbu a6, 4(a1)
; RV64I-NEXT:    lbu a7, 5(a1)
; RV64I-NEXT:    or a3, a5, a3
; RV64I-NEXT:    lbu a5, 6(a1)
; RV64I-NEXT:    lbu t0, 7(a1)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 0(a1)
; RV64I-NEXT:    lbu t0, 1(a1)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 2(a1)
; RV64I-NEXT:    lbu a1, 3(a1)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    or a1, a1, a7
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    slli a5, a5, 35
; RV64I-NEXT:    or a5, a5, a1
; RV64I-NEXT:    addi a6, a5, -64
; RV64I-NEXT:    sra a1, a3, a5
; RV64I-NEXT:    bltz a6, .LBB10_2
; RV64I-NEXT:  # %bb.1:
; RV64I-NEXT:    sraiw a3, a4, 31
; RV64I-NEXT:    mv a0, a1
; RV64I-NEXT:    mv a1, a3
; RV64I-NEXT:    j .LBB10_3
; RV64I-NEXT:  .LBB10_2:
; RV64I-NEXT:    lbu a4, 1(a0)
; RV64I-NEXT:    lbu a6, 0(a0)
; RV64I-NEXT:    lbu a7, 2(a0)
; RV64I-NEXT:    lbu t0, 3(a0)
; RV64I-NEXT:    slli a4, a4, 8
; RV64I-NEXT:    or a4, a4, a6
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a6, t0, a7
; RV64I-NEXT:    lbu a7, 4(a0)
; RV64I-NEXT:    lbu t0, 5(a0)
; RV64I-NEXT:    or a4, a6, a4
; RV64I-NEXT:    lbu a6, 6(a0)
; RV64I-NEXT:    lbu a0, 7(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    or a0, a0, a4
; RV64I-NEXT:    srl a0, a0, a5
; RV64I-NEXT:    not a4, a5
; RV64I-NEXT:    slli a3, a3, 1
; RV64I-NEXT:    sll a3, a3, a4
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:  .LBB10_3:
; RV64I-NEXT:    sb a1, 8(a2)
; RV64I-NEXT:    srli a3, a1, 56
; RV64I-NEXT:    sb a3, 15(a2)
; RV64I-NEXT:    srli a3, a1, 48
; RV64I-NEXT:    sb a3, 14(a2)
; RV64I-NEXT:    srli a3, a1, 40
; RV64I-NEXT:    sb a3, 13(a2)
; RV64I-NEXT:    srli a3, a1, 32
; RV64I-NEXT:    sb a3, 12(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 11(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 10(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 9(a2)
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: ashr_16bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -32
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu a0, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a6, a0, a6
; RV32I-NEXT:    lbu t0, 0(a1)
; RV32I-NEXT:    lbu t1, 1(a1)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, a7
; RV32I-NEXT:    or a1, a1, t0
; RV32I-NEXT:    srai a0, a0, 31
; RV32I-NEXT:    sw a0, 28(sp)
; RV32I-NEXT:    sw a0, 24(sp)
; RV32I-NEXT:    sw a0, 20(sp)
; RV32I-NEXT:    sw a0, 16(sp)
; RV32I-NEXT:    sw a6, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    andi a0, a1, 12
; RV32I-NEXT:    mv a3, sp
; RV32I-NEXT:    add a0, a3, a0
; RV32I-NEXT:    lw a3, 0(a0)
; RV32I-NEXT:    lw a4, 4(a0)
; RV32I-NEXT:    slli a1, a1, 3
; RV32I-NEXT:    lw a5, 8(a0)
; RV32I-NEXT:    lw a0, 12(a0)
; RV32I-NEXT:    srl a6, a4, a1
; RV32I-NEXT:    andi a7, a1, 24
; RV32I-NEXT:    xori a7, a7, 31
; RV32I-NEXT:    slli t0, a5, 1
; RV32I-NEXT:    sll t0, t0, a7
; RV32I-NEXT:    or t0, a6, t0
; RV32I-NEXT:    srl a3, a3, a1
; RV32I-NEXT:    slli a4, a4, 1
; RV32I-NEXT:    sll a4, a4, a7
; RV32I-NEXT:    or a4, a3, a4
; RV32I-NEXT:    srl a5, a5, a1
; RV32I-NEXT:    slli t1, a0, 1
; RV32I-NEXT:    sll a7, t1, a7
; RV32I-NEXT:    or a7, a5, a7
; RV32I-NEXT:    sra a0, a0, a1
; RV32I-NEXT:    sb a5, 8(a2)
; RV32I-NEXT:    sb a0, 12(a2)
; RV32I-NEXT:    sb a3, 0(a2)
; RV32I-NEXT:    sb a6, 4(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 14(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 15(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 13(a2)
; RV32I-NEXT:    srli a0, a7, 16
; RV32I-NEXT:    sb a0, 10(a2)
; RV32I-NEXT:    srli a0, a7, 24
; RV32I-NEXT:    sb a0, 11(a2)
; RV32I-NEXT:    srli a0, a7, 8
; RV32I-NEXT:    sb a0, 9(a2)
; RV32I-NEXT:    srli a0, a4, 16
; RV32I-NEXT:    sb a0, 2(a2)
; RV32I-NEXT:    srli a0, a4, 24
; RV32I-NEXT:    sb a0, 3(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 1(a2)
; RV32I-NEXT:    srli a0, t0, 16
; RV32I-NEXT:    sb a0, 6(a2)
; RV32I-NEXT:    srli a0, t0, 24
; RV32I-NEXT:    sb a0, 7(a2)
; RV32I-NEXT:    srli a0, t0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 32
; RV32I-NEXT:    ret
  %src = load i128, ptr %src.ptr, align 1
  %byteOff = load i128, ptr %byteOff.ptr, align 1
  %bitOff = shl i128 %byteOff, 3
  %res = ashr i128 %src, %bitOff
  store i128 %res, ptr %dst, align 1
  ret void
}

define void @ashr_16bytes_wordOff(ptr %src.ptr, ptr %wordOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: ashr_16bytes_wordOff:
; RV64I:       # %bb.0:
; RV64I-NEXT:    lbu a3, 9(a0)
; RV64I-NEXT:    lbu a4, 8(a0)
; RV64I-NEXT:    lbu a5, 10(a0)
; RV64I-NEXT:    lbu a6, 11(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 12(a0)
; RV64I-NEXT:    lbu a6, 13(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 14(a0)
; RV64I-NEXT:    lbu a7, 15(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a5, a4, 32
; RV64I-NEXT:    lbu a6, 4(a1)
; RV64I-NEXT:    lbu a7, 5(a1)
; RV64I-NEXT:    or a3, a5, a3
; RV64I-NEXT:    lbu a5, 6(a1)
; RV64I-NEXT:    lbu t0, 7(a1)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 0(a1)
; RV64I-NEXT:    lbu t0, 1(a1)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 2(a1)
; RV64I-NEXT:    lbu a1, 3(a1)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    or a1, a1, a7
; RV64I-NEXT:    slli a1, a1, 5
; RV64I-NEXT:    slli a5, a5, 37
; RV64I-NEXT:    or a5, a5, a1
; RV64I-NEXT:    addi a6, a5, -64
; RV64I-NEXT:    sra a1, a3, a5
; RV64I-NEXT:    bltz a6, .LBB11_2
; RV64I-NEXT:  # %bb.1:
; RV64I-NEXT:    sraiw a3, a4, 31
; RV64I-NEXT:    mv a0, a1
; RV64I-NEXT:    mv a1, a3
; RV64I-NEXT:    j .LBB11_3
; RV64I-NEXT:  .LBB11_2:
; RV64I-NEXT:    lbu a4, 1(a0)
; RV64I-NEXT:    lbu a6, 0(a0)
; RV64I-NEXT:    lbu a7, 2(a0)
; RV64I-NEXT:    lbu t0, 3(a0)
; RV64I-NEXT:    slli a4, a4, 8
; RV64I-NEXT:    or a4, a4, a6
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a6, t0, a7
; RV64I-NEXT:    lbu a7, 4(a0)
; RV64I-NEXT:    lbu t0, 5(a0)
; RV64I-NEXT:    or a4, a6, a4
; RV64I-NEXT:    lbu a6, 6(a0)
; RV64I-NEXT:    lbu a0, 7(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    or a0, a0, a4
; RV64I-NEXT:    srl a0, a0, a5
; RV64I-NEXT:    not a4, a5
; RV64I-NEXT:    slli a3, a3, 1
; RV64I-NEXT:    sll a3, a3, a4
; RV64I-NEXT:    or a0, a0, a3
; RV64I-NEXT:  .LBB11_3:
; RV64I-NEXT:    sb a1, 8(a2)
; RV64I-NEXT:    srli a3, a1, 56
; RV64I-NEXT:    sb a3, 15(a2)
; RV64I-NEXT:    srli a3, a1, 48
; RV64I-NEXT:    sb a3, 14(a2)
; RV64I-NEXT:    srli a3, a1, 40
; RV64I-NEXT:    sb a3, 13(a2)
; RV64I-NEXT:    srli a3, a1, 32
; RV64I-NEXT:    sb a3, 12(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 11(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 10(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 9(a2)
; RV64I-NEXT:    sb a0, 0(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 1(a2)
; RV64I-NEXT:    ret
;
; RV32I-LABEL: ashr_16bytes_wordOff:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -32
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu a0, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a6, a0, a6
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a1, 0(a1)
; RV32I-NEXT:    srai a0, a0, 31
; RV32I-NEXT:    sw a0, 28(sp)
; RV32I-NEXT:    sw a0, 24(sp)
; RV32I-NEXT:    sw a0, 20(sp)
; RV32I-NEXT:    sw a0, 16(sp)
; RV32I-NEXT:    sw a6, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    slli a1, a1, 2
; RV32I-NEXT:    andi a1, a1, 12
; RV32I-NEXT:    mv a0, sp
; RV32I-NEXT:    add a0, a0, a1
; RV32I-NEXT:    lw a1, 8(a0)
; RV32I-NEXT:    lw a3, 12(a0)
; RV32I-NEXT:    lw a4, 0(a0)
; RV32I-NEXT:    lw a0, 4(a0)
; RV32I-NEXT:    sb a1, 8(a2)
; RV32I-NEXT:    sb a3, 12(a2)
; RV32I-NEXT:    sb a4, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli a5, a1, 16
; RV32I-NEXT:    sb a5, 10(a2)
; RV32I-NEXT:    srli a5, a1, 24
; RV32I-NEXT:    sb a5, 11(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 9(a2)
; RV32I-NEXT:    srli a1, a3, 16
; RV32I-NEXT:    sb a1, 14(a2)
; RV32I-NEXT:    srli a1, a3, 24
; RV32I-NEXT:    sb a1, 15(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 13(a2)
; RV32I-NEXT:    srli a1, a4, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a4, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 1(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 32
; RV32I-NEXT:    ret
  %src = load i128, ptr %src.ptr, align 1
  %wordOff = load i128, ptr %wordOff.ptr, align 1
  %bitOff = shl i128 %wordOff, 5
  %res = ashr i128 %src, %bitOff
  store i128 %res, ptr %dst, align 1
  ret void
}

define void @lshr_32bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: lshr_32bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    addi sp, sp, -64
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 8(a0)
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 10(a0)
; RV64I-NEXT:    lbu a7, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 12(a0)
; RV64I-NEXT:    lbu a7, 13(a0)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 14(a0)
; RV64I-NEXT:    lbu t0, 15(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    slli a5, a5, 32
; RV64I-NEXT:    lbu a6, 16(a0)
; RV64I-NEXT:    lbu a7, 17(a0)
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    lbu a5, 18(a0)
; RV64I-NEXT:    lbu t0, 19(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 20(a0)
; RV64I-NEXT:    lbu t0, 21(a0)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 22(a0)
; RV64I-NEXT:    lbu t1, 23(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli a6, a6, 32
; RV64I-NEXT:    lbu a7, 24(a0)
; RV64I-NEXT:    lbu t0, 25(a0)
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    lbu a6, 26(a0)
; RV64I-NEXT:    lbu t1, 27(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 28(a0)
; RV64I-NEXT:    lbu t1, 29(a0)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 30(a0)
; RV64I-NEXT:    lbu a0, 31(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    lbu a7, 0(a1)
; RV64I-NEXT:    lbu t0, 1(a1)
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    lbu a6, 2(a1)
; RV64I-NEXT:    lbu t1, 3(a1)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 4(a1)
; RV64I-NEXT:    lbu t1, 5(a1)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 6(a1)
; RV64I-NEXT:    lbu a1, 7(a1)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a7
; RV64I-NEXT:    or a1, a1, t0
; RV64I-NEXT:    slli a1, a1, 32
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    sd zero, 56(sp)
; RV64I-NEXT:    sd zero, 48(sp)
; RV64I-NEXT:    sd zero, 40(sp)
; RV64I-NEXT:    sd zero, 32(sp)
; RV64I-NEXT:    sd a0, 24(sp)
; RV64I-NEXT:    sd a5, 16(sp)
; RV64I-NEXT:    sd a4, 8(sp)
; RV64I-NEXT:    sd a3, 0(sp)
; RV64I-NEXT:    andi a0, a1, 24
; RV64I-NEXT:    mv a3, sp
; RV64I-NEXT:    add a0, a3, a0
; RV64I-NEXT:    ld a3, 0(a0)
; RV64I-NEXT:    ld a4, 8(a0)
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    ld a5, 16(a0)
; RV64I-NEXT:    ld a6, 24(a0)
; RV64I-NEXT:    srl a7, a4, a1
; RV64I-NEXT:    andi a0, a1, 56
; RV64I-NEXT:    xori t0, a0, 63
; RV64I-NEXT:    slli a0, a5, 1
; RV64I-NEXT:    sll a0, a0, t0
; RV64I-NEXT:    or a0, a7, a0
; RV64I-NEXT:    srl a3, a3, a1
; RV64I-NEXT:    slli a4, a4, 1
; RV64I-NEXT:    sll a4, a4, t0
; RV64I-NEXT:    or a4, a3, a4
; RV64I-NEXT:    srl a5, a5, a1
; RV64I-NEXT:    slli t1, a6, 1
; RV64I-NEXT:    sll t0, t1, t0
; RV64I-NEXT:    or t0, a5, t0
; RV64I-NEXT:    srl a1, a6, a1
; RV64I-NEXT:    sb a5, 16(a2)
; RV64I-NEXT:    sb a1, 24(a2)
; RV64I-NEXT:    sb a3, 0(a2)
; RV64I-NEXT:    sb a7, 8(a2)
; RV64I-NEXT:    srli a3, a1, 56
; RV64I-NEXT:    sb a3, 31(a2)
; RV64I-NEXT:    srli a3, a1, 48
; RV64I-NEXT:    sb a3, 30(a2)
; RV64I-NEXT:    srli a3, a1, 40
; RV64I-NEXT:    sb a3, 29(a2)
; RV64I-NEXT:    srli a3, a1, 32
; RV64I-NEXT:    sb a3, 28(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 27(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 26(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 25(a2)
; RV64I-NEXT:    srli a1, t0, 56
; RV64I-NEXT:    sb a1, 23(a2)
; RV64I-NEXT:    srli a1, t0, 48
; RV64I-NEXT:    sb a1, 22(a2)
; RV64I-NEXT:    srli a1, t0, 40
; RV64I-NEXT:    sb a1, 21(a2)
; RV64I-NEXT:    srli a1, t0, 32
; RV64I-NEXT:    sb a1, 20(a2)
; RV64I-NEXT:    srli a1, t0, 24
; RV64I-NEXT:    sb a1, 19(a2)
; RV64I-NEXT:    srli a1, t0, 16
; RV64I-NEXT:    sb a1, 18(a2)
; RV64I-NEXT:    srli a1, t0, 8
; RV64I-NEXT:    sb a1, 17(a2)
; RV64I-NEXT:    srli a1, a4, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a4, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a4, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a4, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a4, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a4, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a4, a4, 8
; RV64I-NEXT:    sb a4, 1(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 12(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 9(a2)
; RV64I-NEXT:    addi sp, sp, 64
; RV64I-NEXT:    ret
;
; RV32I-LABEL: lshr_32bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -80
; RV32I-NEXT:    sw s0, 76(sp) # 4-byte Folded Spill
; RV32I-NEXT:    sw s1, 72(sp) # 4-byte Folded Spill
; RV32I-NEXT:    sw s2, 68(sp) # 4-byte Folded Spill
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu t1, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli t1, t1, 24
; RV32I-NEXT:    or a6, t1, a6
; RV32I-NEXT:    lbu t0, 16(a0)
; RV32I-NEXT:    lbu t1, 17(a0)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 18(a0)
; RV32I-NEXT:    lbu t2, 19(a0)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli t2, t2, 24
; RV32I-NEXT:    or a7, t2, a7
; RV32I-NEXT:    lbu t1, 20(a0)
; RV32I-NEXT:    lbu t2, 21(a0)
; RV32I-NEXT:    or a7, a7, t0
; RV32I-NEXT:    lbu t0, 22(a0)
; RV32I-NEXT:    lbu t3, 23(a0)
; RV32I-NEXT:    slli t2, t2, 8
; RV32I-NEXT:    or t1, t2, t1
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli t3, t3, 24
; RV32I-NEXT:    or t0, t3, t0
; RV32I-NEXT:    lbu t2, 24(a0)
; RV32I-NEXT:    lbu t3, 25(a0)
; RV32I-NEXT:    or t0, t0, t1
; RV32I-NEXT:    lbu t1, 26(a0)
; RV32I-NEXT:    lbu t4, 27(a0)
; RV32I-NEXT:    slli t3, t3, 8
; RV32I-NEXT:    or t2, t3, t2
; RV32I-NEXT:    slli t1, t1, 16
; RV32I-NEXT:    slli t4, t4, 24
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    lbu t3, 28(a0)
; RV32I-NEXT:    lbu t4, 29(a0)
; RV32I-NEXT:    or t1, t1, t2
; RV32I-NEXT:    lbu t2, 30(a0)
; RV32I-NEXT:    lbu a0, 31(a0)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t3, t4, t3
; RV32I-NEXT:    slli t2, t2, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, t2
; RV32I-NEXT:    lbu t2, 0(a1)
; RV32I-NEXT:    lbu t4, 1(a1)
; RV32I-NEXT:    or a0, a0, t3
; RV32I-NEXT:    lbu t3, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t2, t4, t2
; RV32I-NEXT:    slli t3, t3, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, t3
; RV32I-NEXT:    or a1, a1, t2
; RV32I-NEXT:    sw zero, 60(sp)
; RV32I-NEXT:    sw zero, 56(sp)
; RV32I-NEXT:    sw zero, 52(sp)
; RV32I-NEXT:    sw zero, 48(sp)
; RV32I-NEXT:    sw zero, 44(sp)
; RV32I-NEXT:    sw zero, 40(sp)
; RV32I-NEXT:    sw zero, 36(sp)
; RV32I-NEXT:    sw zero, 32(sp)
; RV32I-NEXT:    sw a0, 28(sp)
; RV32I-NEXT:    sw t1, 24(sp)
; RV32I-NEXT:    sw t0, 20(sp)
; RV32I-NEXT:    sw a7, 16(sp)
; RV32I-NEXT:    sw a6, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    andi a0, a1, 28
; RV32I-NEXT:    mv a3, sp
; RV32I-NEXT:    add a3, a3, a0
; RV32I-NEXT:    lw a6, 0(a3)
; RV32I-NEXT:    lw a7, 4(a3)
; RV32I-NEXT:    slli a5, a1, 3
; RV32I-NEXT:    lw t0, 8(a3)
; RV32I-NEXT:    lw t1, 12(a3)
; RV32I-NEXT:    srl a4, a7, a5
; RV32I-NEXT:    andi a0, a5, 24
; RV32I-NEXT:    xori t2, a0, 31
; RV32I-NEXT:    slli a0, t0, 1
; RV32I-NEXT:    sll a0, a0, t2
; RV32I-NEXT:    or a0, a4, a0
; RV32I-NEXT:    srl a6, a6, a5
; RV32I-NEXT:    slli a7, a7, 1
; RV32I-NEXT:    sll a1, a7, t2
; RV32I-NEXT:    or a1, a6, a1
; RV32I-NEXT:    srl a7, t1, a5
; RV32I-NEXT:    lw t3, 16(a3)
; RV32I-NEXT:    lw t4, 20(a3)
; RV32I-NEXT:    lw t5, 24(a3)
; RV32I-NEXT:    lw t6, 28(a3)
; RV32I-NEXT:    slli a3, t3, 1
; RV32I-NEXT:    sll a3, a3, t2
; RV32I-NEXT:    or a3, a7, a3
; RV32I-NEXT:    srl t0, t0, a5
; RV32I-NEXT:    slli t1, t1, 1
; RV32I-NEXT:    sll t1, t1, t2
; RV32I-NEXT:    or t1, t0, t1
; RV32I-NEXT:    srl s0, t4, a5
; RV32I-NEXT:    slli s1, t5, 1
; RV32I-NEXT:    sll s1, s1, t2
; RV32I-NEXT:    or s1, s0, s1
; RV32I-NEXT:    srl t3, t3, a5
; RV32I-NEXT:    slli t4, t4, 1
; RV32I-NEXT:    sll t4, t4, t2
; RV32I-NEXT:    or t4, t3, t4
; RV32I-NEXT:    srl t5, t5, a5
; RV32I-NEXT:    slli s2, t6, 1
; RV32I-NEXT:    sll t2, s2, t2
; RV32I-NEXT:    or t2, t5, t2
; RV32I-NEXT:    srl a5, t6, a5
; RV32I-NEXT:    sb t5, 24(a2)
; RV32I-NEXT:    sb a5, 28(a2)
; RV32I-NEXT:    sb t3, 16(a2)
; RV32I-NEXT:    sb s0, 20(a2)
; RV32I-NEXT:    sb t0, 8(a2)
; RV32I-NEXT:    sb a7, 12(a2)
; RV32I-NEXT:    sb a6, 0(a2)
; RV32I-NEXT:    sb a4, 4(a2)
; RV32I-NEXT:    srli a4, a5, 24
; RV32I-NEXT:    sb a4, 31(a2)
; RV32I-NEXT:    srli a4, a5, 16
; RV32I-NEXT:    sb a4, 30(a2)
; RV32I-NEXT:    srli a5, a5, 8
; RV32I-NEXT:    sb a5, 29(a2)
; RV32I-NEXT:    srli a4, t2, 24
; RV32I-NEXT:    sb a4, 27(a2)
; RV32I-NEXT:    srli a4, t2, 16
; RV32I-NEXT:    sb a4, 26(a2)
; RV32I-NEXT:    srli a4, t2, 8
; RV32I-NEXT:    sb a4, 25(a2)
; RV32I-NEXT:    srli a4, t4, 24
; RV32I-NEXT:    sb a4, 19(a2)
; RV32I-NEXT:    srli a4, t4, 16
; RV32I-NEXT:    sb a4, 18(a2)
; RV32I-NEXT:    srli a4, t4, 8
; RV32I-NEXT:    sb a4, 17(a2)
; RV32I-NEXT:    srli a4, s1, 24
; RV32I-NEXT:    sb a4, 23(a2)
; RV32I-NEXT:    srli a4, s1, 16
; RV32I-NEXT:    sb a4, 22(a2)
; RV32I-NEXT:    srli s1, s1, 8
; RV32I-NEXT:    sb s1, 21(a2)
; RV32I-NEXT:    srli a4, t1, 24
; RV32I-NEXT:    sb a4, 11(a2)
; RV32I-NEXT:    srli a4, t1, 16
; RV32I-NEXT:    sb a4, 10(a2)
; RV32I-NEXT:    srli a4, t1, 8
; RV32I-NEXT:    sb a4, 9(a2)
; RV32I-NEXT:    srli a4, a3, 24
; RV32I-NEXT:    sb a4, 15(a2)
; RV32I-NEXT:    srli a4, a3, 16
; RV32I-NEXT:    sb a4, 14(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 13(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 3(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 2(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 1(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    lw s0, 76(sp) # 4-byte Folded Reload
; RV32I-NEXT:    lw s1, 72(sp) # 4-byte Folded Reload
; RV32I-NEXT:    lw s2, 68(sp) # 4-byte Folded Reload
; RV32I-NEXT:    addi sp, sp, 80
; RV32I-NEXT:    ret
  %src = load i256, ptr %src.ptr, align 1
  %byteOff = load i256, ptr %byteOff.ptr, align 1
  %bitOff = shl i256 %byteOff, 3
  %res = lshr i256 %src, %bitOff
  store i256 %res, ptr %dst, align 1
  ret void
}

define void @lshr_32bytes_wordOff(ptr %src.ptr, ptr %wordOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: lshr_32bytes_wordOff:
; RV64I:       # %bb.0:
; RV64I-NEXT:    addi sp, sp, -64
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 8(a0)
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 10(a0)
; RV64I-NEXT:    lbu a7, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 12(a0)
; RV64I-NEXT:    lbu a7, 13(a0)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 14(a0)
; RV64I-NEXT:    lbu t0, 15(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    slli a5, a5, 32
; RV64I-NEXT:    lbu a6, 16(a0)
; RV64I-NEXT:    lbu a7, 17(a0)
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    lbu a5, 18(a0)
; RV64I-NEXT:    lbu t0, 19(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 20(a0)
; RV64I-NEXT:    lbu t0, 21(a0)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 22(a0)
; RV64I-NEXT:    lbu t1, 23(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli a6, a6, 32
; RV64I-NEXT:    lbu a7, 24(a0)
; RV64I-NEXT:    lbu t0, 25(a0)
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    lbu a6, 26(a0)
; RV64I-NEXT:    lbu t1, 27(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 28(a0)
; RV64I-NEXT:    lbu t1, 29(a0)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 30(a0)
; RV64I-NEXT:    lbu a0, 31(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    lbu a7, 0(a1)
; RV64I-NEXT:    lbu t0, 1(a1)
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    lbu a6, 2(a1)
; RV64I-NEXT:    lbu t1, 3(a1)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 4(a1)
; RV64I-NEXT:    lbu t1, 5(a1)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 6(a1)
; RV64I-NEXT:    lbu a1, 7(a1)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a7
; RV64I-NEXT:    or a1, a1, t0
; RV64I-NEXT:    slli a1, a1, 32
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    sd zero, 56(sp)
; RV64I-NEXT:    sd zero, 48(sp)
; RV64I-NEXT:    sd zero, 40(sp)
; RV64I-NEXT:    sd zero, 32(sp)
; RV64I-NEXT:    sd a0, 24(sp)
; RV64I-NEXT:    sd a5, 16(sp)
; RV64I-NEXT:    sd a4, 8(sp)
; RV64I-NEXT:    sd a3, 0(sp)
; RV64I-NEXT:    slli a0, a1, 2
; RV64I-NEXT:    andi a0, a0, 24
; RV64I-NEXT:    mv a3, sp
; RV64I-NEXT:    add a0, a3, a0
; RV64I-NEXT:    ld a3, 0(a0)
; RV64I-NEXT:    ld a4, 8(a0)
; RV64I-NEXT:    slli a1, a1, 5
; RV64I-NEXT:    ld a5, 16(a0)
; RV64I-NEXT:    ld a6, 24(a0)
; RV64I-NEXT:    srl a7, a4, a1
; RV64I-NEXT:    andi a0, a1, 32
; RV64I-NEXT:    xori t0, a0, 63
; RV64I-NEXT:    slli a0, a5, 1
; RV64I-NEXT:    sll a0, a0, t0
; RV64I-NEXT:    or a0, a7, a0
; RV64I-NEXT:    srl a3, a3, a1
; RV64I-NEXT:    slli a4, a4, 1
; RV64I-NEXT:    sll a4, a4, t0
; RV64I-NEXT:    or a4, a3, a4
; RV64I-NEXT:    srl a5, a5, a1
; RV64I-NEXT:    slli t1, a6, 1
; RV64I-NEXT:    sll t0, t1, t0
; RV64I-NEXT:    or t0, a5, t0
; RV64I-NEXT:    srl a1, a6, a1
; RV64I-NEXT:    sb a5, 16(a2)
; RV64I-NEXT:    sb a1, 24(a2)
; RV64I-NEXT:    sb a3, 0(a2)
; RV64I-NEXT:    sb a7, 8(a2)
; RV64I-NEXT:    srli a6, a5, 24
; RV64I-NEXT:    sb a6, 19(a2)
; RV64I-NEXT:    srli a6, a5, 16
; RV64I-NEXT:    sb a6, 18(a2)
; RV64I-NEXT:    srli a5, a5, 8
; RV64I-NEXT:    sb a5, 17(a2)
; RV64I-NEXT:    srli a5, a1, 56
; RV64I-NEXT:    sb a5, 31(a2)
; RV64I-NEXT:    srli a5, a1, 48
; RV64I-NEXT:    sb a5, 30(a2)
; RV64I-NEXT:    srli a5, a1, 40
; RV64I-NEXT:    sb a5, 29(a2)
; RV64I-NEXT:    srli a5, a1, 32
; RV64I-NEXT:    sb a5, 28(a2)
; RV64I-NEXT:    srli a5, a1, 24
; RV64I-NEXT:    sb a5, 27(a2)
; RV64I-NEXT:    srli a5, a1, 16
; RV64I-NEXT:    sb a5, 26(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 25(a2)
; RV64I-NEXT:    srli a1, a3, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a3, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a3, a3, 8
; RV64I-NEXT:    sb a3, 1(a2)
; RV64I-NEXT:    srli a1, a7, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a7, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a1, a7, 8
; RV64I-NEXT:    sb a1, 9(a2)
; RV64I-NEXT:    srli a1, t0, 56
; RV64I-NEXT:    sb a1, 23(a2)
; RV64I-NEXT:    srli a1, t0, 48
; RV64I-NEXT:    sb a1, 22(a2)
; RV64I-NEXT:    srli a1, t0, 40
; RV64I-NEXT:    sb a1, 21(a2)
; RV64I-NEXT:    srli a1, t0, 32
; RV64I-NEXT:    sb a1, 20(a2)
; RV64I-NEXT:    srli a1, a4, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a4, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a4, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a4, a4, 32
; RV64I-NEXT:    sb a4, 4(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a0, a0, 32
; RV64I-NEXT:    sb a0, 12(a2)
; RV64I-NEXT:    addi sp, sp, 64
; RV64I-NEXT:    ret
;
; RV32I-LABEL: lshr_32bytes_wordOff:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -64
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu t1, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli t1, t1, 24
; RV32I-NEXT:    or a6, t1, a6
; RV32I-NEXT:    lbu t0, 16(a0)
; RV32I-NEXT:    lbu t1, 17(a0)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 18(a0)
; RV32I-NEXT:    lbu t2, 19(a0)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli t2, t2, 24
; RV32I-NEXT:    or a7, t2, a7
; RV32I-NEXT:    lbu t1, 20(a0)
; RV32I-NEXT:    lbu t2, 21(a0)
; RV32I-NEXT:    or a7, a7, t0
; RV32I-NEXT:    lbu t0, 22(a0)
; RV32I-NEXT:    lbu t3, 23(a0)
; RV32I-NEXT:    slli t2, t2, 8
; RV32I-NEXT:    or t1, t2, t1
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli t3, t3, 24
; RV32I-NEXT:    or t0, t3, t0
; RV32I-NEXT:    lbu t2, 24(a0)
; RV32I-NEXT:    lbu t3, 25(a0)
; RV32I-NEXT:    or t0, t0, t1
; RV32I-NEXT:    lbu t1, 26(a0)
; RV32I-NEXT:    lbu t4, 27(a0)
; RV32I-NEXT:    slli t3, t3, 8
; RV32I-NEXT:    or t2, t3, t2
; RV32I-NEXT:    slli t1, t1, 16
; RV32I-NEXT:    slli t4, t4, 24
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    lbu t3, 28(a0)
; RV32I-NEXT:    lbu t4, 29(a0)
; RV32I-NEXT:    or t1, t1, t2
; RV32I-NEXT:    lbu t2, 30(a0)
; RV32I-NEXT:    lbu a0, 31(a0)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t3, t4, t3
; RV32I-NEXT:    slli t2, t2, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, t2
; RV32I-NEXT:    or a0, a0, t3
; RV32I-NEXT:    lbu a1, 0(a1)
; RV32I-NEXT:    sw zero, 60(sp)
; RV32I-NEXT:    sw zero, 56(sp)
; RV32I-NEXT:    sw zero, 52(sp)
; RV32I-NEXT:    sw zero, 48(sp)
; RV32I-NEXT:    sw zero, 44(sp)
; RV32I-NEXT:    sw zero, 40(sp)
; RV32I-NEXT:    sw zero, 36(sp)
; RV32I-NEXT:    sw zero, 32(sp)
; RV32I-NEXT:    sw a0, 28(sp)
; RV32I-NEXT:    sw t1, 24(sp)
; RV32I-NEXT:    sw t0, 20(sp)
; RV32I-NEXT:    sw a7, 16(sp)
; RV32I-NEXT:    sw a6, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    slli a1, a1, 2
; RV32I-NEXT:    andi a1, a1, 28
; RV32I-NEXT:    mv a0, sp
; RV32I-NEXT:    add a1, a0, a1
; RV32I-NEXT:    lw a3, 16(a1)
; RV32I-NEXT:    lw a4, 20(a1)
; RV32I-NEXT:    lw a5, 24(a1)
; RV32I-NEXT:    lw a6, 28(a1)
; RV32I-NEXT:    lw a7, 0(a1)
; RV32I-NEXT:    lw a0, 4(a1)
; RV32I-NEXT:    lw t0, 8(a1)
; RV32I-NEXT:    lw a1, 12(a1)
; RV32I-NEXT:    sb a5, 24(a2)
; RV32I-NEXT:    sb a6, 28(a2)
; RV32I-NEXT:    sb a3, 16(a2)
; RV32I-NEXT:    sb a4, 20(a2)
; RV32I-NEXT:    sb t0, 8(a2)
; RV32I-NEXT:    sb a1, 12(a2)
; RV32I-NEXT:    sb a7, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli t1, a5, 24
; RV32I-NEXT:    sb t1, 27(a2)
; RV32I-NEXT:    srli t1, a5, 16
; RV32I-NEXT:    sb t1, 26(a2)
; RV32I-NEXT:    srli a5, a5, 8
; RV32I-NEXT:    sb a5, 25(a2)
; RV32I-NEXT:    srli a5, a6, 24
; RV32I-NEXT:    sb a5, 31(a2)
; RV32I-NEXT:    srli a5, a6, 16
; RV32I-NEXT:    sb a5, 30(a2)
; RV32I-NEXT:    srli a5, a6, 8
; RV32I-NEXT:    sb a5, 29(a2)
; RV32I-NEXT:    srli a5, a3, 24
; RV32I-NEXT:    sb a5, 19(a2)
; RV32I-NEXT:    srli a5, a3, 16
; RV32I-NEXT:    sb a5, 18(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 17(a2)
; RV32I-NEXT:    srli a3, a4, 24
; RV32I-NEXT:    sb a3, 23(a2)
; RV32I-NEXT:    srli a3, a4, 16
; RV32I-NEXT:    sb a3, 22(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 21(a2)
; RV32I-NEXT:    srli a3, t0, 24
; RV32I-NEXT:    sb a3, 11(a2)
; RV32I-NEXT:    srli a3, t0, 16
; RV32I-NEXT:    sb a3, 10(a2)
; RV32I-NEXT:    srli a3, t0, 8
; RV32I-NEXT:    sb a3, 9(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 15(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 14(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 13(a2)
; RV32I-NEXT:    srli a1, a7, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a1, a7, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a7, 8
; RV32I-NEXT:    sb a1, 1(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 64
; RV32I-NEXT:    ret
  %src = load i256, ptr %src.ptr, align 1
  %wordOff = load i256, ptr %wordOff.ptr, align 1
  %bitOff = shl i256 %wordOff, 5
  %res = lshr i256 %src, %bitOff
  store i256 %res, ptr %dst, align 1
  ret void
}

define void @lshr_32bytes_dwordOff(ptr %src.ptr, ptr %dwordOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: lshr_32bytes_dwordOff:
; RV64I:       # %bb.0:
; RV64I-NEXT:    addi sp, sp, -64
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 8(a0)
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 10(a0)
; RV64I-NEXT:    lbu a7, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 12(a0)
; RV64I-NEXT:    lbu a7, 13(a0)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 14(a0)
; RV64I-NEXT:    lbu t0, 15(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    slli a5, a5, 32
; RV64I-NEXT:    lbu a6, 16(a0)
; RV64I-NEXT:    lbu a7, 17(a0)
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    lbu a5, 18(a0)
; RV64I-NEXT:    lbu t0, 19(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 20(a0)
; RV64I-NEXT:    lbu t0, 21(a0)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 22(a0)
; RV64I-NEXT:    lbu t1, 23(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli a6, a6, 32
; RV64I-NEXT:    lbu a7, 24(a0)
; RV64I-NEXT:    lbu t0, 25(a0)
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    lbu a6, 26(a0)
; RV64I-NEXT:    lbu t1, 27(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 28(a0)
; RV64I-NEXT:    lbu t1, 29(a0)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 30(a0)
; RV64I-NEXT:    lbu a0, 31(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    lbu a1, 0(a1)
; RV64I-NEXT:    sd zero, 56(sp)
; RV64I-NEXT:    sd zero, 48(sp)
; RV64I-NEXT:    sd zero, 40(sp)
; RV64I-NEXT:    sd zero, 32(sp)
; RV64I-NEXT:    sd a0, 24(sp)
; RV64I-NEXT:    sd a5, 16(sp)
; RV64I-NEXT:    sd a4, 8(sp)
; RV64I-NEXT:    sd a3, 0(sp)
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    andi a1, a1, 24
; RV64I-NEXT:    mv a0, sp
; RV64I-NEXT:    add a0, a0, a1
; RV64I-NEXT:    ld a1, 16(a0)
; RV64I-NEXT:    ld a3, 24(a0)
; RV64I-NEXT:    ld a4, 0(a0)
; RV64I-NEXT:    ld a0, 8(a0)
; RV64I-NEXT:    sb a1, 16(a2)
; RV64I-NEXT:    sb a3, 24(a2)
; RV64I-NEXT:    sb a4, 0(a2)
; RV64I-NEXT:    sb a0, 8(a2)
; RV64I-NEXT:    srli a5, a1, 56
; RV64I-NEXT:    sb a5, 23(a2)
; RV64I-NEXT:    srli a5, a1, 48
; RV64I-NEXT:    sb a5, 22(a2)
; RV64I-NEXT:    srli a5, a1, 40
; RV64I-NEXT:    sb a5, 21(a2)
; RV64I-NEXT:    srli a5, a1, 32
; RV64I-NEXT:    sb a5, 20(a2)
; RV64I-NEXT:    srli a5, a1, 24
; RV64I-NEXT:    sb a5, 19(a2)
; RV64I-NEXT:    srli a5, a1, 16
; RV64I-NEXT:    sb a5, 18(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 17(a2)
; RV64I-NEXT:    srli a1, a3, 56
; RV64I-NEXT:    sb a1, 31(a2)
; RV64I-NEXT:    srli a1, a3, 48
; RV64I-NEXT:    sb a1, 30(a2)
; RV64I-NEXT:    srli a1, a3, 40
; RV64I-NEXT:    sb a1, 29(a2)
; RV64I-NEXT:    srli a1, a3, 32
; RV64I-NEXT:    sb a1, 28(a2)
; RV64I-NEXT:    srli a1, a3, 24
; RV64I-NEXT:    sb a1, 27(a2)
; RV64I-NEXT:    srli a1, a3, 16
; RV64I-NEXT:    sb a1, 26(a2)
; RV64I-NEXT:    srli a3, a3, 8
; RV64I-NEXT:    sb a3, 25(a2)
; RV64I-NEXT:    srli a1, a4, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a4, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a4, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a4, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a4, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a4, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a4, a4, 8
; RV64I-NEXT:    sb a4, 1(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 12(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 9(a2)
; RV64I-NEXT:    addi sp, sp, 64
; RV64I-NEXT:    ret
;
; RV32I-LABEL: lshr_32bytes_dwordOff:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -64
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu t1, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli t1, t1, 24
; RV32I-NEXT:    or a6, t1, a6
; RV32I-NEXT:    lbu t0, 16(a0)
; RV32I-NEXT:    lbu t1, 17(a0)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 18(a0)
; RV32I-NEXT:    lbu t2, 19(a0)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli t2, t2, 24
; RV32I-NEXT:    or a7, t2, a7
; RV32I-NEXT:    lbu t1, 20(a0)
; RV32I-NEXT:    lbu t2, 21(a0)
; RV32I-NEXT:    or a7, a7, t0
; RV32I-NEXT:    lbu t0, 22(a0)
; RV32I-NEXT:    lbu t3, 23(a0)
; RV32I-NEXT:    slli t2, t2, 8
; RV32I-NEXT:    or t1, t2, t1
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli t3, t3, 24
; RV32I-NEXT:    or t0, t3, t0
; RV32I-NEXT:    lbu t2, 24(a0)
; RV32I-NEXT:    lbu t3, 25(a0)
; RV32I-NEXT:    or t0, t0, t1
; RV32I-NEXT:    lbu t1, 26(a0)
; RV32I-NEXT:    lbu t4, 27(a0)
; RV32I-NEXT:    slli t3, t3, 8
; RV32I-NEXT:    or t2, t3, t2
; RV32I-NEXT:    slli t1, t1, 16
; RV32I-NEXT:    slli t4, t4, 24
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    lbu t3, 28(a0)
; RV32I-NEXT:    lbu t4, 29(a0)
; RV32I-NEXT:    or t1, t1, t2
; RV32I-NEXT:    lbu t2, 30(a0)
; RV32I-NEXT:    lbu a0, 31(a0)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t3, t4, t3
; RV32I-NEXT:    slli t2, t2, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, t2
; RV32I-NEXT:    or a0, a0, t3
; RV32I-NEXT:    lbu a1, 0(a1)
; RV32I-NEXT:    sw zero, 60(sp)
; RV32I-NEXT:    sw zero, 56(sp)
; RV32I-NEXT:    sw zero, 52(sp)
; RV32I-NEXT:    sw zero, 48(sp)
; RV32I-NEXT:    sw zero, 44(sp)
; RV32I-NEXT:    sw zero, 40(sp)
; RV32I-NEXT:    sw zero, 36(sp)
; RV32I-NEXT:    sw zero, 32(sp)
; RV32I-NEXT:    sw a0, 28(sp)
; RV32I-NEXT:    sw t1, 24(sp)
; RV32I-NEXT:    sw t0, 20(sp)
; RV32I-NEXT:    sw a7, 16(sp)
; RV32I-NEXT:    sw a6, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    slli a1, a1, 3
; RV32I-NEXT:    andi a1, a1, 24
; RV32I-NEXT:    mv a0, sp
; RV32I-NEXT:    add a1, a0, a1
; RV32I-NEXT:    lw a3, 16(a1)
; RV32I-NEXT:    lw a4, 20(a1)
; RV32I-NEXT:    lw a5, 24(a1)
; RV32I-NEXT:    lw a6, 28(a1)
; RV32I-NEXT:    lw a7, 0(a1)
; RV32I-NEXT:    lw a0, 4(a1)
; RV32I-NEXT:    lw t0, 8(a1)
; RV32I-NEXT:    lw a1, 12(a1)
; RV32I-NEXT:    sb a5, 24(a2)
; RV32I-NEXT:    sb a6, 28(a2)
; RV32I-NEXT:    sb a3, 16(a2)
; RV32I-NEXT:    sb a4, 20(a2)
; RV32I-NEXT:    sb t0, 8(a2)
; RV32I-NEXT:    sb a1, 12(a2)
; RV32I-NEXT:    sb a7, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli t1, a5, 24
; RV32I-NEXT:    sb t1, 27(a2)
; RV32I-NEXT:    srli t1, a5, 16
; RV32I-NEXT:    sb t1, 26(a2)
; RV32I-NEXT:    srli a5, a5, 8
; RV32I-NEXT:    sb a5, 25(a2)
; RV32I-NEXT:    srli a5, a6, 24
; RV32I-NEXT:    sb a5, 31(a2)
; RV32I-NEXT:    srli a5, a6, 16
; RV32I-NEXT:    sb a5, 30(a2)
; RV32I-NEXT:    srli a5, a6, 8
; RV32I-NEXT:    sb a5, 29(a2)
; RV32I-NEXT:    srli a5, a3, 24
; RV32I-NEXT:    sb a5, 19(a2)
; RV32I-NEXT:    srli a5, a3, 16
; RV32I-NEXT:    sb a5, 18(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 17(a2)
; RV32I-NEXT:    srli a3, a4, 24
; RV32I-NEXT:    sb a3, 23(a2)
; RV32I-NEXT:    srli a3, a4, 16
; RV32I-NEXT:    sb a3, 22(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 21(a2)
; RV32I-NEXT:    srli a3, t0, 24
; RV32I-NEXT:    sb a3, 11(a2)
; RV32I-NEXT:    srli a3, t0, 16
; RV32I-NEXT:    sb a3, 10(a2)
; RV32I-NEXT:    srli a3, t0, 8
; RV32I-NEXT:    sb a3, 9(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 15(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 14(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 13(a2)
; RV32I-NEXT:    srli a1, a7, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a1, a7, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a7, 8
; RV32I-NEXT:    sb a1, 1(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 64
; RV32I-NEXT:    ret
  %src = load i256, ptr %src.ptr, align 1
  %dwordOff = load i256, ptr %dwordOff.ptr, align 1
  %bitOff = shl i256 %dwordOff, 6
  %res = lshr i256 %src, %bitOff
  store i256 %res, ptr %dst, align 1
  ret void
}

define void @shl_32bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: shl_32bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    addi sp, sp, -64
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 8(a0)
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 10(a0)
; RV64I-NEXT:    lbu a7, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 12(a0)
; RV64I-NEXT:    lbu a7, 13(a0)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 14(a0)
; RV64I-NEXT:    lbu t0, 15(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    slli a5, a5, 32
; RV64I-NEXT:    lbu a6, 16(a0)
; RV64I-NEXT:    lbu a7, 17(a0)
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    lbu a5, 18(a0)
; RV64I-NEXT:    lbu t0, 19(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 20(a0)
; RV64I-NEXT:    lbu t0, 21(a0)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 22(a0)
; RV64I-NEXT:    lbu t1, 23(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli a6, a6, 32
; RV64I-NEXT:    lbu a7, 24(a0)
; RV64I-NEXT:    lbu t0, 25(a0)
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    lbu a6, 26(a0)
; RV64I-NEXT:    lbu t1, 27(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 28(a0)
; RV64I-NEXT:    lbu t1, 29(a0)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 30(a0)
; RV64I-NEXT:    lbu a0, 31(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    lbu a7, 0(a1)
; RV64I-NEXT:    lbu t0, 1(a1)
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    lbu a6, 2(a1)
; RV64I-NEXT:    lbu t1, 3(a1)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 4(a1)
; RV64I-NEXT:    lbu t1, 5(a1)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 6(a1)
; RV64I-NEXT:    lbu a1, 7(a1)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a7
; RV64I-NEXT:    or a1, a1, t0
; RV64I-NEXT:    slli a1, a1, 32
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    sd zero, 24(sp)
; RV64I-NEXT:    sd zero, 16(sp)
; RV64I-NEXT:    sd zero, 8(sp)
; RV64I-NEXT:    sd zero, 0(sp)
; RV64I-NEXT:    sd a0, 56(sp)
; RV64I-NEXT:    sd a5, 48(sp)
; RV64I-NEXT:    sd a4, 40(sp)
; RV64I-NEXT:    sd a3, 32(sp)
; RV64I-NEXT:    andi a0, a1, 24
; RV64I-NEXT:    addi a3, sp, 32
; RV64I-NEXT:    sub a3, a3, a0
; RV64I-NEXT:    ld a4, 0(a3)
; RV64I-NEXT:    ld a5, 8(a3)
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    ld a6, 16(a3)
; RV64I-NEXT:    ld a3, 24(a3)
; RV64I-NEXT:    sll a7, a5, a1
; RV64I-NEXT:    andi a0, a1, 56
; RV64I-NEXT:    xori t0, a0, 63
; RV64I-NEXT:    srli a0, a4, 1
; RV64I-NEXT:    srl a0, a0, t0
; RV64I-NEXT:    or a0, a7, a0
; RV64I-NEXT:    sll a3, a3, a1
; RV64I-NEXT:    srli t1, a6, 1
; RV64I-NEXT:    srl t1, t1, t0
; RV64I-NEXT:    or t1, a3, t1
; RV64I-NEXT:    sll a6, a6, a1
; RV64I-NEXT:    srli a5, a5, 1
; RV64I-NEXT:    srl a5, a5, t0
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    sll a1, a4, a1
; RV64I-NEXT:    sb a1, 0(a2)
; RV64I-NEXT:    srli a4, a6, 56
; RV64I-NEXT:    sb a4, 23(a2)
; RV64I-NEXT:    srli a3, a3, 56
; RV64I-NEXT:    sb a3, 31(a2)
; RV64I-NEXT:    srli a3, a1, 56
; RV64I-NEXT:    sb a3, 7(a2)
; RV64I-NEXT:    srli a3, a1, 48
; RV64I-NEXT:    sb a3, 6(a2)
; RV64I-NEXT:    srli a3, a1, 40
; RV64I-NEXT:    sb a3, 5(a2)
; RV64I-NEXT:    srli a3, a1, 32
; RV64I-NEXT:    sb a3, 4(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 3(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 2(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 1(a2)
; RV64I-NEXT:    srli a1, a7, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    sb a5, 16(a2)
; RV64I-NEXT:    sb t1, 24(a2)
; RV64I-NEXT:    sb a0, 8(a2)
; RV64I-NEXT:    srli a1, a5, 48
; RV64I-NEXT:    sb a1, 22(a2)
; RV64I-NEXT:    srli a1, a5, 40
; RV64I-NEXT:    sb a1, 21(a2)
; RV64I-NEXT:    srli a1, a5, 32
; RV64I-NEXT:    sb a1, 20(a2)
; RV64I-NEXT:    srli a1, a5, 24
; RV64I-NEXT:    sb a1, 19(a2)
; RV64I-NEXT:    srli a1, a5, 16
; RV64I-NEXT:    sb a1, 18(a2)
; RV64I-NEXT:    srli a5, a5, 8
; RV64I-NEXT:    sb a5, 17(a2)
; RV64I-NEXT:    srli a1, t1, 48
; RV64I-NEXT:    sb a1, 30(a2)
; RV64I-NEXT:    srli a1, t1, 40
; RV64I-NEXT:    sb a1, 29(a2)
; RV64I-NEXT:    srli a1, t1, 32
; RV64I-NEXT:    sb a1, 28(a2)
; RV64I-NEXT:    srli a1, t1, 24
; RV64I-NEXT:    sb a1, 27(a2)
; RV64I-NEXT:    srli a1, t1, 16
; RV64I-NEXT:    sb a1, 26(a2)
; RV64I-NEXT:    srli a1, t1, 8
; RV64I-NEXT:    sb a1, 25(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 12(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 9(a2)
; RV64I-NEXT:    addi sp, sp, 64
; RV64I-NEXT:    ret
;
; RV32I-LABEL: shl_32bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -80
; RV32I-NEXT:    sw s0, 76(sp) # 4-byte Folded Spill
; RV32I-NEXT:    sw s1, 72(sp) # 4-byte Folded Spill
; RV32I-NEXT:    sw s2, 68(sp) # 4-byte Folded Spill
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu t1, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli t1, t1, 24
; RV32I-NEXT:    or a6, t1, a6
; RV32I-NEXT:    lbu t0, 16(a0)
; RV32I-NEXT:    lbu t1, 17(a0)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 18(a0)
; RV32I-NEXT:    lbu t2, 19(a0)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli t2, t2, 24
; RV32I-NEXT:    or a7, t2, a7
; RV32I-NEXT:    lbu t1, 20(a0)
; RV32I-NEXT:    lbu t2, 21(a0)
; RV32I-NEXT:    or a7, a7, t0
; RV32I-NEXT:    lbu t0, 22(a0)
; RV32I-NEXT:    lbu t3, 23(a0)
; RV32I-NEXT:    slli t2, t2, 8
; RV32I-NEXT:    or t1, t2, t1
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli t3, t3, 24
; RV32I-NEXT:    or t0, t3, t0
; RV32I-NEXT:    lbu t2, 24(a0)
; RV32I-NEXT:    lbu t3, 25(a0)
; RV32I-NEXT:    or t0, t0, t1
; RV32I-NEXT:    lbu t1, 26(a0)
; RV32I-NEXT:    lbu t4, 27(a0)
; RV32I-NEXT:    slli t3, t3, 8
; RV32I-NEXT:    or t2, t3, t2
; RV32I-NEXT:    slli t1, t1, 16
; RV32I-NEXT:    slli t4, t4, 24
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    lbu t3, 28(a0)
; RV32I-NEXT:    lbu t4, 29(a0)
; RV32I-NEXT:    or t1, t1, t2
; RV32I-NEXT:    lbu t2, 30(a0)
; RV32I-NEXT:    lbu a0, 31(a0)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t3, t4, t3
; RV32I-NEXT:    slli t2, t2, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, t2
; RV32I-NEXT:    lbu t2, 0(a1)
; RV32I-NEXT:    lbu t4, 1(a1)
; RV32I-NEXT:    or a0, a0, t3
; RV32I-NEXT:    lbu t3, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t2, t4, t2
; RV32I-NEXT:    slli t3, t3, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, t3
; RV32I-NEXT:    or a1, a1, t2
; RV32I-NEXT:    sw zero, 28(sp)
; RV32I-NEXT:    sw zero, 24(sp)
; RV32I-NEXT:    sw zero, 20(sp)
; RV32I-NEXT:    sw zero, 16(sp)
; RV32I-NEXT:    sw zero, 12(sp)
; RV32I-NEXT:    sw zero, 8(sp)
; RV32I-NEXT:    sw zero, 4(sp)
; RV32I-NEXT:    sw zero, 0(sp)
; RV32I-NEXT:    sw a0, 60(sp)
; RV32I-NEXT:    sw t1, 56(sp)
; RV32I-NEXT:    sw t0, 52(sp)
; RV32I-NEXT:    sw a7, 48(sp)
; RV32I-NEXT:    sw a6, 44(sp)
; RV32I-NEXT:    sw a5, 40(sp)
; RV32I-NEXT:    sw a4, 36(sp)
; RV32I-NEXT:    sw a3, 32(sp)
; RV32I-NEXT:    andi a0, a1, 28
; RV32I-NEXT:    addi a3, sp, 32
; RV32I-NEXT:    sub a5, a3, a0
; RV32I-NEXT:    lw a6, 0(a5)
; RV32I-NEXT:    lw a3, 4(a5)
; RV32I-NEXT:    slli a7, a1, 3
; RV32I-NEXT:    lw t0, 8(a5)
; RV32I-NEXT:    lw t1, 12(a5)
; RV32I-NEXT:    sll a4, a3, a7
; RV32I-NEXT:    andi a0, a7, 24
; RV32I-NEXT:    xori t2, a0, 31
; RV32I-NEXT:    srli a0, a6, 1
; RV32I-NEXT:    srl a0, a0, t2
; RV32I-NEXT:    or a0, a4, a0
; RV32I-NEXT:    sll t3, t1, a7
; RV32I-NEXT:    srli a1, t0, 1
; RV32I-NEXT:    srl a1, a1, t2
; RV32I-NEXT:    or a1, t3, a1
; RV32I-NEXT:    sll t0, t0, a7
; RV32I-NEXT:    srli a3, a3, 1
; RV32I-NEXT:    srl a3, a3, t2
; RV32I-NEXT:    lw t4, 16(a5)
; RV32I-NEXT:    lw t5, 20(a5)
; RV32I-NEXT:    or a3, t0, a3
; RV32I-NEXT:    lw t6, 24(a5)
; RV32I-NEXT:    lw a5, 28(a5)
; RV32I-NEXT:    sll s0, t5, a7
; RV32I-NEXT:    srli s1, t4, 1
; RV32I-NEXT:    srl s1, s1, t2
; RV32I-NEXT:    or s1, s0, s1
; RV32I-NEXT:    sll t4, t4, a7
; RV32I-NEXT:    srli t1, t1, 1
; RV32I-NEXT:    srl t1, t1, t2
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    sll a5, a5, a7
; RV32I-NEXT:    srli s2, t6, 1
; RV32I-NEXT:    srl s2, s2, t2
; RV32I-NEXT:    or s2, a5, s2
; RV32I-NEXT:    sll t6, t6, a7
; RV32I-NEXT:    srli t5, t5, 1
; RV32I-NEXT:    srl t2, t5, t2
; RV32I-NEXT:    or t2, t6, t2
; RV32I-NEXT:    sll a6, a6, a7
; RV32I-NEXT:    sb a6, 0(a2)
; RV32I-NEXT:    srli a7, t6, 24
; RV32I-NEXT:    sb a7, 27(a2)
; RV32I-NEXT:    srli a5, a5, 24
; RV32I-NEXT:    sb a5, 31(a2)
; RV32I-NEXT:    srli a5, t4, 24
; RV32I-NEXT:    sb a5, 19(a2)
; RV32I-NEXT:    srli s0, s0, 24
; RV32I-NEXT:    sb s0, 23(a2)
; RV32I-NEXT:    srli a5, t0, 24
; RV32I-NEXT:    sb a5, 11(a2)
; RV32I-NEXT:    srli a5, t3, 24
; RV32I-NEXT:    sb a5, 15(a2)
; RV32I-NEXT:    srli a5, a6, 24
; RV32I-NEXT:    sb a5, 3(a2)
; RV32I-NEXT:    srli a5, a6, 16
; RV32I-NEXT:    sb a5, 2(a2)
; RV32I-NEXT:    srli a5, a6, 8
; RV32I-NEXT:    sb a5, 1(a2)
; RV32I-NEXT:    srli a4, a4, 24
; RV32I-NEXT:    sb a4, 7(a2)
; RV32I-NEXT:    sb t2, 24(a2)
; RV32I-NEXT:    sb s2, 28(a2)
; RV32I-NEXT:    sb t1, 16(a2)
; RV32I-NEXT:    sb s1, 20(a2)
; RV32I-NEXT:    sb a3, 8(a2)
; RV32I-NEXT:    sb a1, 12(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli a4, t2, 16
; RV32I-NEXT:    sb a4, 26(a2)
; RV32I-NEXT:    srli a4, t2, 8
; RV32I-NEXT:    sb a4, 25(a2)
; RV32I-NEXT:    srli a4, s2, 16
; RV32I-NEXT:    sb a4, 30(a2)
; RV32I-NEXT:    srli a4, s2, 8
; RV32I-NEXT:    sb a4, 29(a2)
; RV32I-NEXT:    srli a4, t1, 16
; RV32I-NEXT:    sb a4, 18(a2)
; RV32I-NEXT:    srli a4, t1, 8
; RV32I-NEXT:    sb a4, 17(a2)
; RV32I-NEXT:    srli a4, s1, 16
; RV32I-NEXT:    sb a4, 22(a2)
; RV32I-NEXT:    srli s1, s1, 8
; RV32I-NEXT:    sb s1, 21(a2)
; RV32I-NEXT:    srli a4, a3, 16
; RV32I-NEXT:    sb a4, 10(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 9(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 14(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 13(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    lw s0, 76(sp) # 4-byte Folded Reload
; RV32I-NEXT:    lw s1, 72(sp) # 4-byte Folded Reload
; RV32I-NEXT:    lw s2, 68(sp) # 4-byte Folded Reload
; RV32I-NEXT:    addi sp, sp, 80
; RV32I-NEXT:    ret
  %src = load i256, ptr %src.ptr, align 1
  %byteOff = load i256, ptr %byteOff.ptr, align 1
  %bitOff = shl i256 %byteOff, 3
  %res = shl i256 %src, %bitOff
  store i256 %res, ptr %dst, align 1
  ret void
}

define void @shl_32bytes_wordOff(ptr %src.ptr, ptr %wordOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: shl_32bytes_wordOff:
; RV64I:       # %bb.0:
; RV64I-NEXT:    addi sp, sp, -64
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 8(a0)
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 10(a0)
; RV64I-NEXT:    lbu a7, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 12(a0)
; RV64I-NEXT:    lbu a7, 13(a0)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 14(a0)
; RV64I-NEXT:    lbu t0, 15(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    slli a5, a5, 32
; RV64I-NEXT:    lbu a6, 16(a0)
; RV64I-NEXT:    lbu a7, 17(a0)
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    lbu a5, 18(a0)
; RV64I-NEXT:    lbu t0, 19(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 20(a0)
; RV64I-NEXT:    lbu t0, 21(a0)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 22(a0)
; RV64I-NEXT:    lbu t1, 23(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli a6, a6, 32
; RV64I-NEXT:    lbu a7, 24(a0)
; RV64I-NEXT:    lbu t0, 25(a0)
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    lbu a6, 26(a0)
; RV64I-NEXT:    lbu t1, 27(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 28(a0)
; RV64I-NEXT:    lbu t1, 29(a0)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 30(a0)
; RV64I-NEXT:    lbu a0, 31(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    lbu a7, 0(a1)
; RV64I-NEXT:    lbu t0, 1(a1)
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    lbu a6, 2(a1)
; RV64I-NEXT:    lbu t1, 3(a1)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 4(a1)
; RV64I-NEXT:    lbu t1, 5(a1)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 6(a1)
; RV64I-NEXT:    lbu a1, 7(a1)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, a7
; RV64I-NEXT:    or a1, a1, t0
; RV64I-NEXT:    slli a1, a1, 32
; RV64I-NEXT:    or a1, a1, a6
; RV64I-NEXT:    sd zero, 24(sp)
; RV64I-NEXT:    sd zero, 16(sp)
; RV64I-NEXT:    sd zero, 8(sp)
; RV64I-NEXT:    sd zero, 0(sp)
; RV64I-NEXT:    sd a0, 56(sp)
; RV64I-NEXT:    sd a5, 48(sp)
; RV64I-NEXT:    sd a4, 40(sp)
; RV64I-NEXT:    sd a3, 32(sp)
; RV64I-NEXT:    slli a0, a1, 2
; RV64I-NEXT:    andi a0, a0, 24
; RV64I-NEXT:    addi a3, sp, 32
; RV64I-NEXT:    sub a3, a3, a0
; RV64I-NEXT:    ld a4, 0(a3)
; RV64I-NEXT:    ld a5, 8(a3)
; RV64I-NEXT:    slli a6, a1, 5
; RV64I-NEXT:    ld a7, 16(a3)
; RV64I-NEXT:    ld a1, 24(a3)
; RV64I-NEXT:    sll a3, a5, a6
; RV64I-NEXT:    andi a0, a6, 32
; RV64I-NEXT:    xori t0, a0, 63
; RV64I-NEXT:    srli a0, a4, 1
; RV64I-NEXT:    srl a0, a0, t0
; RV64I-NEXT:    or a0, a3, a0
; RV64I-NEXT:    sll t1, a1, a6
; RV64I-NEXT:    srli a1, a7, 1
; RV64I-NEXT:    srl a1, a1, t0
; RV64I-NEXT:    or a1, t1, a1
; RV64I-NEXT:    sll a7, a7, a6
; RV64I-NEXT:    srli a5, a5, 1
; RV64I-NEXT:    srl a5, a5, t0
; RV64I-NEXT:    or a5, a7, a5
; RV64I-NEXT:    sll a4, a4, a6
; RV64I-NEXT:    sb a4, 0(a2)
; RV64I-NEXT:    srli a6, a7, 56
; RV64I-NEXT:    sb a6, 23(a2)
; RV64I-NEXT:    srli a6, a7, 48
; RV64I-NEXT:    sb a6, 22(a2)
; RV64I-NEXT:    srli a6, a7, 40
; RV64I-NEXT:    sb a6, 21(a2)
; RV64I-NEXT:    srli a6, a7, 32
; RV64I-NEXT:    sb a6, 20(a2)
; RV64I-NEXT:    srli a6, t1, 56
; RV64I-NEXT:    sb a6, 31(a2)
; RV64I-NEXT:    srli a6, t1, 48
; RV64I-NEXT:    sb a6, 30(a2)
; RV64I-NEXT:    srli a6, t1, 40
; RV64I-NEXT:    sb a6, 29(a2)
; RV64I-NEXT:    srli a6, t1, 32
; RV64I-NEXT:    sb a6, 28(a2)
; RV64I-NEXT:    srli a6, a4, 56
; RV64I-NEXT:    sb a6, 7(a2)
; RV64I-NEXT:    srli a6, a4, 48
; RV64I-NEXT:    sb a6, 6(a2)
; RV64I-NEXT:    srli a6, a4, 40
; RV64I-NEXT:    sb a6, 5(a2)
; RV64I-NEXT:    srli a6, a4, 32
; RV64I-NEXT:    sb a6, 4(a2)
; RV64I-NEXT:    srli a6, a4, 24
; RV64I-NEXT:    sb a6, 3(a2)
; RV64I-NEXT:    srli a6, a4, 16
; RV64I-NEXT:    sb a6, 2(a2)
; RV64I-NEXT:    srli a4, a4, 8
; RV64I-NEXT:    sb a4, 1(a2)
; RV64I-NEXT:    srli a4, a3, 56
; RV64I-NEXT:    sb a4, 15(a2)
; RV64I-NEXT:    srli a4, a3, 48
; RV64I-NEXT:    sb a4, 14(a2)
; RV64I-NEXT:    srli a4, a3, 40
; RV64I-NEXT:    sb a4, 13(a2)
; RV64I-NEXT:    srli a3, a3, 32
; RV64I-NEXT:    sb a3, 12(a2)
; RV64I-NEXT:    sb a5, 16(a2)
; RV64I-NEXT:    sb a1, 24(a2)
; RV64I-NEXT:    sb a0, 8(a2)
; RV64I-NEXT:    srli a3, a5, 24
; RV64I-NEXT:    sb a3, 19(a2)
; RV64I-NEXT:    srli a3, a5, 16
; RV64I-NEXT:    sb a3, 18(a2)
; RV64I-NEXT:    srli a5, a5, 8
; RV64I-NEXT:    sb a5, 17(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 27(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 26(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 25(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 9(a2)
; RV64I-NEXT:    addi sp, sp, 64
; RV64I-NEXT:    ret
;
; RV32I-LABEL: shl_32bytes_wordOff:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -64
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu t1, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli t1, t1, 24
; RV32I-NEXT:    or a6, t1, a6
; RV32I-NEXT:    lbu t0, 16(a0)
; RV32I-NEXT:    lbu t1, 17(a0)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 18(a0)
; RV32I-NEXT:    lbu t2, 19(a0)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli t2, t2, 24
; RV32I-NEXT:    or a7, t2, a7
; RV32I-NEXT:    lbu t1, 20(a0)
; RV32I-NEXT:    lbu t2, 21(a0)
; RV32I-NEXT:    or a7, a7, t0
; RV32I-NEXT:    lbu t0, 22(a0)
; RV32I-NEXT:    lbu t3, 23(a0)
; RV32I-NEXT:    slli t2, t2, 8
; RV32I-NEXT:    or t1, t2, t1
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli t3, t3, 24
; RV32I-NEXT:    or t0, t3, t0
; RV32I-NEXT:    lbu t2, 24(a0)
; RV32I-NEXT:    lbu t3, 25(a0)
; RV32I-NEXT:    or t0, t0, t1
; RV32I-NEXT:    lbu t1, 26(a0)
; RV32I-NEXT:    lbu t4, 27(a0)
; RV32I-NEXT:    slli t3, t3, 8
; RV32I-NEXT:    or t2, t3, t2
; RV32I-NEXT:    slli t1, t1, 16
; RV32I-NEXT:    slli t4, t4, 24
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    lbu t3, 28(a0)
; RV32I-NEXT:    lbu t4, 29(a0)
; RV32I-NEXT:    or t1, t1, t2
; RV32I-NEXT:    lbu t2, 30(a0)
; RV32I-NEXT:    lbu a0, 31(a0)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t3, t4, t3
; RV32I-NEXT:    slli t2, t2, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, t2
; RV32I-NEXT:    or a0, a0, t3
; RV32I-NEXT:    lbu a1, 0(a1)
; RV32I-NEXT:    sw zero, 28(sp)
; RV32I-NEXT:    sw zero, 24(sp)
; RV32I-NEXT:    sw zero, 20(sp)
; RV32I-NEXT:    sw zero, 16(sp)
; RV32I-NEXT:    sw zero, 12(sp)
; RV32I-NEXT:    sw zero, 8(sp)
; RV32I-NEXT:    sw zero, 4(sp)
; RV32I-NEXT:    sw zero, 0(sp)
; RV32I-NEXT:    sw a0, 60(sp)
; RV32I-NEXT:    sw t1, 56(sp)
; RV32I-NEXT:    sw t0, 52(sp)
; RV32I-NEXT:    sw a7, 48(sp)
; RV32I-NEXT:    sw a6, 44(sp)
; RV32I-NEXT:    sw a5, 40(sp)
; RV32I-NEXT:    sw a4, 36(sp)
; RV32I-NEXT:    sw a3, 32(sp)
; RV32I-NEXT:    slli a1, a1, 2
; RV32I-NEXT:    andi a1, a1, 28
; RV32I-NEXT:    addi a0, sp, 32
; RV32I-NEXT:    sub a1, a0, a1
; RV32I-NEXT:    lw a3, 16(a1)
; RV32I-NEXT:    lw a4, 20(a1)
; RV32I-NEXT:    lw a5, 24(a1)
; RV32I-NEXT:    lw a6, 28(a1)
; RV32I-NEXT:    lw a7, 0(a1)
; RV32I-NEXT:    lw a0, 4(a1)
; RV32I-NEXT:    lw t0, 8(a1)
; RV32I-NEXT:    lw a1, 12(a1)
; RV32I-NEXT:    sb a5, 24(a2)
; RV32I-NEXT:    sb a6, 28(a2)
; RV32I-NEXT:    sb a3, 16(a2)
; RV32I-NEXT:    sb a4, 20(a2)
; RV32I-NEXT:    sb t0, 8(a2)
; RV32I-NEXT:    sb a1, 12(a2)
; RV32I-NEXT:    sb a7, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli t1, a5, 24
; RV32I-NEXT:    sb t1, 27(a2)
; RV32I-NEXT:    srli t1, a5, 16
; RV32I-NEXT:    sb t1, 26(a2)
; RV32I-NEXT:    srli a5, a5, 8
; RV32I-NEXT:    sb a5, 25(a2)
; RV32I-NEXT:    srli a5, a6, 24
; RV32I-NEXT:    sb a5, 31(a2)
; RV32I-NEXT:    srli a5, a6, 16
; RV32I-NEXT:    sb a5, 30(a2)
; RV32I-NEXT:    srli a5, a6, 8
; RV32I-NEXT:    sb a5, 29(a2)
; RV32I-NEXT:    srli a5, a3, 24
; RV32I-NEXT:    sb a5, 19(a2)
; RV32I-NEXT:    srli a5, a3, 16
; RV32I-NEXT:    sb a5, 18(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 17(a2)
; RV32I-NEXT:    srli a3, a4, 24
; RV32I-NEXT:    sb a3, 23(a2)
; RV32I-NEXT:    srli a3, a4, 16
; RV32I-NEXT:    sb a3, 22(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 21(a2)
; RV32I-NEXT:    srli a3, t0, 24
; RV32I-NEXT:    sb a3, 11(a2)
; RV32I-NEXT:    srli a3, t0, 16
; RV32I-NEXT:    sb a3, 10(a2)
; RV32I-NEXT:    srli a3, t0, 8
; RV32I-NEXT:    sb a3, 9(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 15(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 14(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 13(a2)
; RV32I-NEXT:    srli a1, a7, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a1, a7, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a7, 8
; RV32I-NEXT:    sb a1, 1(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 64
; RV32I-NEXT:    ret
  %src = load i256, ptr %src.ptr, align 1
  %wordOff = load i256, ptr %wordOff.ptr, align 1
  %bitOff = shl i256 %wordOff, 5
  %res = shl i256 %src, %bitOff
  store i256 %res, ptr %dst, align 1
  ret void
}

define void @shl_32bytes_dwordOff(ptr %src.ptr, ptr %dwordOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: shl_32bytes_dwordOff:
; RV64I:       # %bb.0:
; RV64I-NEXT:    addi sp, sp, -64
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 8(a0)
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 10(a0)
; RV64I-NEXT:    lbu a7, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 12(a0)
; RV64I-NEXT:    lbu a7, 13(a0)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 14(a0)
; RV64I-NEXT:    lbu t0, 15(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    slli a5, a5, 32
; RV64I-NEXT:    lbu a6, 16(a0)
; RV64I-NEXT:    lbu a7, 17(a0)
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    lbu a5, 18(a0)
; RV64I-NEXT:    lbu t0, 19(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 20(a0)
; RV64I-NEXT:    lbu t0, 21(a0)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 22(a0)
; RV64I-NEXT:    lbu t1, 23(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli a6, a6, 32
; RV64I-NEXT:    lbu a7, 24(a0)
; RV64I-NEXT:    lbu t0, 25(a0)
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    lbu a6, 26(a0)
; RV64I-NEXT:    lbu t1, 27(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 28(a0)
; RV64I-NEXT:    lbu t1, 29(a0)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 30(a0)
; RV64I-NEXT:    lbu a0, 31(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a0, a0, 32
; RV64I-NEXT:    or a0, a0, a6
; RV64I-NEXT:    lbu a1, 0(a1)
; RV64I-NEXT:    sd zero, 24(sp)
; RV64I-NEXT:    sd zero, 16(sp)
; RV64I-NEXT:    sd zero, 8(sp)
; RV64I-NEXT:    sd zero, 0(sp)
; RV64I-NEXT:    sd a0, 56(sp)
; RV64I-NEXT:    sd a5, 48(sp)
; RV64I-NEXT:    sd a4, 40(sp)
; RV64I-NEXT:    sd a3, 32(sp)
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    andi a1, a1, 24
; RV64I-NEXT:    addi a0, sp, 32
; RV64I-NEXT:    sub a0, a0, a1
; RV64I-NEXT:    ld a1, 16(a0)
; RV64I-NEXT:    ld a3, 24(a0)
; RV64I-NEXT:    ld a4, 0(a0)
; RV64I-NEXT:    ld a0, 8(a0)
; RV64I-NEXT:    sb a1, 16(a2)
; RV64I-NEXT:    sb a3, 24(a2)
; RV64I-NEXT:    sb a4, 0(a2)
; RV64I-NEXT:    sb a0, 8(a2)
; RV64I-NEXT:    srli a5, a1, 56
; RV64I-NEXT:    sb a5, 23(a2)
; RV64I-NEXT:    srli a5, a1, 48
; RV64I-NEXT:    sb a5, 22(a2)
; RV64I-NEXT:    srli a5, a1, 40
; RV64I-NEXT:    sb a5, 21(a2)
; RV64I-NEXT:    srli a5, a1, 32
; RV64I-NEXT:    sb a5, 20(a2)
; RV64I-NEXT:    srli a5, a1, 24
; RV64I-NEXT:    sb a5, 19(a2)
; RV64I-NEXT:    srli a5, a1, 16
; RV64I-NEXT:    sb a5, 18(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 17(a2)
; RV64I-NEXT:    srli a1, a3, 56
; RV64I-NEXT:    sb a1, 31(a2)
; RV64I-NEXT:    srli a1, a3, 48
; RV64I-NEXT:    sb a1, 30(a2)
; RV64I-NEXT:    srli a1, a3, 40
; RV64I-NEXT:    sb a1, 29(a2)
; RV64I-NEXT:    srli a1, a3, 32
; RV64I-NEXT:    sb a1, 28(a2)
; RV64I-NEXT:    srli a1, a3, 24
; RV64I-NEXT:    sb a1, 27(a2)
; RV64I-NEXT:    srli a1, a3, 16
; RV64I-NEXT:    sb a1, 26(a2)
; RV64I-NEXT:    srli a3, a3, 8
; RV64I-NEXT:    sb a3, 25(a2)
; RV64I-NEXT:    srli a1, a4, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a4, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a4, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a4, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a4, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a4, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a4, a4, 8
; RV64I-NEXT:    sb a4, 1(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 12(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 9(a2)
; RV64I-NEXT:    addi sp, sp, 64
; RV64I-NEXT:    ret
;
; RV32I-LABEL: shl_32bytes_dwordOff:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -64
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu t1, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli t1, t1, 24
; RV32I-NEXT:    or a6, t1, a6
; RV32I-NEXT:    lbu t0, 16(a0)
; RV32I-NEXT:    lbu t1, 17(a0)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 18(a0)
; RV32I-NEXT:    lbu t2, 19(a0)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli t2, t2, 24
; RV32I-NEXT:    or a7, t2, a7
; RV32I-NEXT:    lbu t1, 20(a0)
; RV32I-NEXT:    lbu t2, 21(a0)
; RV32I-NEXT:    or a7, a7, t0
; RV32I-NEXT:    lbu t0, 22(a0)
; RV32I-NEXT:    lbu t3, 23(a0)
; RV32I-NEXT:    slli t2, t2, 8
; RV32I-NEXT:    or t1, t2, t1
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli t3, t3, 24
; RV32I-NEXT:    or t0, t3, t0
; RV32I-NEXT:    lbu t2, 24(a0)
; RV32I-NEXT:    lbu t3, 25(a0)
; RV32I-NEXT:    or t0, t0, t1
; RV32I-NEXT:    lbu t1, 26(a0)
; RV32I-NEXT:    lbu t4, 27(a0)
; RV32I-NEXT:    slli t3, t3, 8
; RV32I-NEXT:    or t2, t3, t2
; RV32I-NEXT:    slli t1, t1, 16
; RV32I-NEXT:    slli t4, t4, 24
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    lbu t3, 28(a0)
; RV32I-NEXT:    lbu t4, 29(a0)
; RV32I-NEXT:    or t1, t1, t2
; RV32I-NEXT:    lbu t2, 30(a0)
; RV32I-NEXT:    lbu a0, 31(a0)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t3, t4, t3
; RV32I-NEXT:    slli t2, t2, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or a0, a0, t2
; RV32I-NEXT:    or a0, a0, t3
; RV32I-NEXT:    lbu a1, 0(a1)
; RV32I-NEXT:    sw zero, 28(sp)
; RV32I-NEXT:    sw zero, 24(sp)
; RV32I-NEXT:    sw zero, 20(sp)
; RV32I-NEXT:    sw zero, 16(sp)
; RV32I-NEXT:    sw zero, 12(sp)
; RV32I-NEXT:    sw zero, 8(sp)
; RV32I-NEXT:    sw zero, 4(sp)
; RV32I-NEXT:    sw zero, 0(sp)
; RV32I-NEXT:    sw a0, 60(sp)
; RV32I-NEXT:    sw t1, 56(sp)
; RV32I-NEXT:    sw t0, 52(sp)
; RV32I-NEXT:    sw a7, 48(sp)
; RV32I-NEXT:    sw a6, 44(sp)
; RV32I-NEXT:    sw a5, 40(sp)
; RV32I-NEXT:    sw a4, 36(sp)
; RV32I-NEXT:    sw a3, 32(sp)
; RV32I-NEXT:    slli a1, a1, 3
; RV32I-NEXT:    andi a1, a1, 24
; RV32I-NEXT:    addi a0, sp, 32
; RV32I-NEXT:    sub a1, a0, a1
; RV32I-NEXT:    lw a3, 16(a1)
; RV32I-NEXT:    lw a4, 20(a1)
; RV32I-NEXT:    lw a5, 24(a1)
; RV32I-NEXT:    lw a6, 28(a1)
; RV32I-NEXT:    lw a7, 0(a1)
; RV32I-NEXT:    lw a0, 4(a1)
; RV32I-NEXT:    lw t0, 8(a1)
; RV32I-NEXT:    lw a1, 12(a1)
; RV32I-NEXT:    sb a5, 24(a2)
; RV32I-NEXT:    sb a6, 28(a2)
; RV32I-NEXT:    sb a3, 16(a2)
; RV32I-NEXT:    sb a4, 20(a2)
; RV32I-NEXT:    sb t0, 8(a2)
; RV32I-NEXT:    sb a1, 12(a2)
; RV32I-NEXT:    sb a7, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli t1, a5, 24
; RV32I-NEXT:    sb t1, 27(a2)
; RV32I-NEXT:    srli t1, a5, 16
; RV32I-NEXT:    sb t1, 26(a2)
; RV32I-NEXT:    srli a5, a5, 8
; RV32I-NEXT:    sb a5, 25(a2)
; RV32I-NEXT:    srli a5, a6, 24
; RV32I-NEXT:    sb a5, 31(a2)
; RV32I-NEXT:    srli a5, a6, 16
; RV32I-NEXT:    sb a5, 30(a2)
; RV32I-NEXT:    srli a5, a6, 8
; RV32I-NEXT:    sb a5, 29(a2)
; RV32I-NEXT:    srli a5, a3, 24
; RV32I-NEXT:    sb a5, 19(a2)
; RV32I-NEXT:    srli a5, a3, 16
; RV32I-NEXT:    sb a5, 18(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 17(a2)
; RV32I-NEXT:    srli a3, a4, 24
; RV32I-NEXT:    sb a3, 23(a2)
; RV32I-NEXT:    srli a3, a4, 16
; RV32I-NEXT:    sb a3, 22(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 21(a2)
; RV32I-NEXT:    srli a3, t0, 24
; RV32I-NEXT:    sb a3, 11(a2)
; RV32I-NEXT:    srli a3, t0, 16
; RV32I-NEXT:    sb a3, 10(a2)
; RV32I-NEXT:    srli a3, t0, 8
; RV32I-NEXT:    sb a3, 9(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 15(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 14(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 13(a2)
; RV32I-NEXT:    srli a1, a7, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a1, a7, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a7, 8
; RV32I-NEXT:    sb a1, 1(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 64
; RV32I-NEXT:    ret
  %src = load i256, ptr %src.ptr, align 1
  %dwordOff = load i256, ptr %dwordOff.ptr, align 1
  %bitOff = shl i256 %dwordOff, 6
  %res = shl i256 %src, %bitOff
  store i256 %res, ptr %dst, align 1
  ret void
}

define void @ashr_32bytes(ptr %src.ptr, ptr %byteOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: ashr_32bytes:
; RV64I:       # %bb.0:
; RV64I-NEXT:    addi sp, sp, -64
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 8(a0)
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 10(a0)
; RV64I-NEXT:    lbu a7, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 12(a0)
; RV64I-NEXT:    lbu a7, 13(a0)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 14(a0)
; RV64I-NEXT:    lbu t0, 15(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    slli a5, a5, 32
; RV64I-NEXT:    lbu a6, 16(a0)
; RV64I-NEXT:    lbu a7, 17(a0)
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    lbu a5, 18(a0)
; RV64I-NEXT:    lbu t0, 19(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 20(a0)
; RV64I-NEXT:    lbu t0, 21(a0)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 22(a0)
; RV64I-NEXT:    lbu t1, 23(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli a6, a6, 32
; RV64I-NEXT:    lbu a7, 24(a0)
; RV64I-NEXT:    lbu t0, 25(a0)
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    lbu a6, 26(a0)
; RV64I-NEXT:    lbu t1, 27(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 28(a0)
; RV64I-NEXT:    lbu t1, 29(a0)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 30(a0)
; RV64I-NEXT:    lbu a0, 31(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a7, a0, 32
; RV64I-NEXT:    lbu t0, 0(a1)
; RV64I-NEXT:    lbu t1, 1(a1)
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    lbu a7, 2(a1)
; RV64I-NEXT:    lbu t2, 3(a1)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli t2, t2, 24
; RV64I-NEXT:    or a7, t2, a7
; RV64I-NEXT:    lbu t1, 4(a1)
; RV64I-NEXT:    lbu t2, 5(a1)
; RV64I-NEXT:    or a7, a7, t0
; RV64I-NEXT:    lbu t0, 6(a1)
; RV64I-NEXT:    lbu a1, 7(a1)
; RV64I-NEXT:    slli t2, t2, 8
; RV64I-NEXT:    or t1, t2, t1
; RV64I-NEXT:    slli t0, t0, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, t0
; RV64I-NEXT:    or a1, a1, t1
; RV64I-NEXT:    slli a1, a1, 32
; RV64I-NEXT:    or a1, a1, a7
; RV64I-NEXT:    sraiw a0, a0, 31
; RV64I-NEXT:    sd a0, 56(sp)
; RV64I-NEXT:    sd a0, 48(sp)
; RV64I-NEXT:    sd a0, 40(sp)
; RV64I-NEXT:    sd a0, 32(sp)
; RV64I-NEXT:    sd a6, 24(sp)
; RV64I-NEXT:    sd a5, 16(sp)
; RV64I-NEXT:    sd a4, 8(sp)
; RV64I-NEXT:    sd a3, 0(sp)
; RV64I-NEXT:    andi a0, a1, 24
; RV64I-NEXT:    mv a3, sp
; RV64I-NEXT:    add a0, a3, a0
; RV64I-NEXT:    ld a3, 0(a0)
; RV64I-NEXT:    ld a4, 8(a0)
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    ld a5, 16(a0)
; RV64I-NEXT:    ld a6, 24(a0)
; RV64I-NEXT:    srl a7, a4, a1
; RV64I-NEXT:    andi a0, a1, 56
; RV64I-NEXT:    xori t0, a0, 63
; RV64I-NEXT:    slli a0, a5, 1
; RV64I-NEXT:    sll a0, a0, t0
; RV64I-NEXT:    or a0, a7, a0
; RV64I-NEXT:    srl a3, a3, a1
; RV64I-NEXT:    slli a4, a4, 1
; RV64I-NEXT:    sll a4, a4, t0
; RV64I-NEXT:    or a4, a3, a4
; RV64I-NEXT:    srl a5, a5, a1
; RV64I-NEXT:    slli t1, a6, 1
; RV64I-NEXT:    sll t0, t1, t0
; RV64I-NEXT:    or t0, a5, t0
; RV64I-NEXT:    sra a1, a6, a1
; RV64I-NEXT:    sb a5, 16(a2)
; RV64I-NEXT:    sb a1, 24(a2)
; RV64I-NEXT:    sb a3, 0(a2)
; RV64I-NEXT:    sb a7, 8(a2)
; RV64I-NEXT:    srli a3, a1, 56
; RV64I-NEXT:    sb a3, 31(a2)
; RV64I-NEXT:    srli a3, a1, 48
; RV64I-NEXT:    sb a3, 30(a2)
; RV64I-NEXT:    srli a3, a1, 40
; RV64I-NEXT:    sb a3, 29(a2)
; RV64I-NEXT:    srli a3, a1, 32
; RV64I-NEXT:    sb a3, 28(a2)
; RV64I-NEXT:    srli a3, a1, 24
; RV64I-NEXT:    sb a3, 27(a2)
; RV64I-NEXT:    srli a3, a1, 16
; RV64I-NEXT:    sb a3, 26(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 25(a2)
; RV64I-NEXT:    srli a1, t0, 56
; RV64I-NEXT:    sb a1, 23(a2)
; RV64I-NEXT:    srli a1, t0, 48
; RV64I-NEXT:    sb a1, 22(a2)
; RV64I-NEXT:    srli a1, t0, 40
; RV64I-NEXT:    sb a1, 21(a2)
; RV64I-NEXT:    srli a1, t0, 32
; RV64I-NEXT:    sb a1, 20(a2)
; RV64I-NEXT:    srli a1, t0, 24
; RV64I-NEXT:    sb a1, 19(a2)
; RV64I-NEXT:    srli a1, t0, 16
; RV64I-NEXT:    sb a1, 18(a2)
; RV64I-NEXT:    srli a1, t0, 8
; RV64I-NEXT:    sb a1, 17(a2)
; RV64I-NEXT:    srli a1, a4, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a4, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a4, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a4, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a4, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a4, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a4, a4, 8
; RV64I-NEXT:    sb a4, 1(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 12(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 9(a2)
; RV64I-NEXT:    addi sp, sp, 64
; RV64I-NEXT:    ret
;
; RV32I-LABEL: ashr_32bytes:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -80
; RV32I-NEXT:    sw s0, 76(sp) # 4-byte Folded Spill
; RV32I-NEXT:    sw s1, 72(sp) # 4-byte Folded Spill
; RV32I-NEXT:    sw s2, 68(sp) # 4-byte Folded Spill
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu t1, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli t1, t1, 24
; RV32I-NEXT:    or a6, t1, a6
; RV32I-NEXT:    lbu t0, 16(a0)
; RV32I-NEXT:    lbu t1, 17(a0)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 18(a0)
; RV32I-NEXT:    lbu t2, 19(a0)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli t2, t2, 24
; RV32I-NEXT:    or a7, t2, a7
; RV32I-NEXT:    lbu t1, 20(a0)
; RV32I-NEXT:    lbu t2, 21(a0)
; RV32I-NEXT:    or a7, a7, t0
; RV32I-NEXT:    lbu t0, 22(a0)
; RV32I-NEXT:    lbu t3, 23(a0)
; RV32I-NEXT:    slli t2, t2, 8
; RV32I-NEXT:    or t1, t2, t1
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli t3, t3, 24
; RV32I-NEXT:    or t0, t3, t0
; RV32I-NEXT:    lbu t2, 24(a0)
; RV32I-NEXT:    lbu t3, 25(a0)
; RV32I-NEXT:    or t0, t0, t1
; RV32I-NEXT:    lbu t1, 26(a0)
; RV32I-NEXT:    lbu t4, 27(a0)
; RV32I-NEXT:    slli t3, t3, 8
; RV32I-NEXT:    or t2, t3, t2
; RV32I-NEXT:    slli t1, t1, 16
; RV32I-NEXT:    slli t4, t4, 24
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    lbu t3, 28(a0)
; RV32I-NEXT:    lbu t4, 29(a0)
; RV32I-NEXT:    or t1, t1, t2
; RV32I-NEXT:    lbu t2, 30(a0)
; RV32I-NEXT:    lbu a0, 31(a0)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t3, t4, t3
; RV32I-NEXT:    slli t2, t2, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or t2, a0, t2
; RV32I-NEXT:    lbu t4, 0(a1)
; RV32I-NEXT:    lbu t5, 1(a1)
; RV32I-NEXT:    or t2, t2, t3
; RV32I-NEXT:    lbu t3, 2(a1)
; RV32I-NEXT:    lbu a1, 3(a1)
; RV32I-NEXT:    slli t5, t5, 8
; RV32I-NEXT:    or t4, t5, t4
; RV32I-NEXT:    slli t3, t3, 16
; RV32I-NEXT:    slli a1, a1, 24
; RV32I-NEXT:    or a1, a1, t3
; RV32I-NEXT:    or a1, a1, t4
; RV32I-NEXT:    srai a0, a0, 31
; RV32I-NEXT:    sw a0, 60(sp)
; RV32I-NEXT:    sw a0, 56(sp)
; RV32I-NEXT:    sw a0, 52(sp)
; RV32I-NEXT:    sw a0, 48(sp)
; RV32I-NEXT:    sw a0, 44(sp)
; RV32I-NEXT:    sw a0, 40(sp)
; RV32I-NEXT:    sw a0, 36(sp)
; RV32I-NEXT:    sw a0, 32(sp)
; RV32I-NEXT:    sw t2, 28(sp)
; RV32I-NEXT:    sw t1, 24(sp)
; RV32I-NEXT:    sw t0, 20(sp)
; RV32I-NEXT:    sw a7, 16(sp)
; RV32I-NEXT:    sw a6, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    andi a0, a1, 28
; RV32I-NEXT:    mv a3, sp
; RV32I-NEXT:    add a3, a3, a0
; RV32I-NEXT:    lw a6, 0(a3)
; RV32I-NEXT:    lw a7, 4(a3)
; RV32I-NEXT:    slli a5, a1, 3
; RV32I-NEXT:    lw t0, 8(a3)
; RV32I-NEXT:    lw t1, 12(a3)
; RV32I-NEXT:    srl a4, a7, a5
; RV32I-NEXT:    andi a0, a5, 24
; RV32I-NEXT:    xori t2, a0, 31
; RV32I-NEXT:    slli a0, t0, 1
; RV32I-NEXT:    sll a0, a0, t2
; RV32I-NEXT:    or a0, a4, a0
; RV32I-NEXT:    srl a6, a6, a5
; RV32I-NEXT:    slli a7, a7, 1
; RV32I-NEXT:    sll a1, a7, t2
; RV32I-NEXT:    or a1, a6, a1
; RV32I-NEXT:    srl a7, t1, a5
; RV32I-NEXT:    lw t3, 16(a3)
; RV32I-NEXT:    lw t4, 20(a3)
; RV32I-NEXT:    lw t5, 24(a3)
; RV32I-NEXT:    lw t6, 28(a3)
; RV32I-NEXT:    slli a3, t3, 1
; RV32I-NEXT:    sll a3, a3, t2
; RV32I-NEXT:    or a3, a7, a3
; RV32I-NEXT:    srl t0, t0, a5
; RV32I-NEXT:    slli t1, t1, 1
; RV32I-NEXT:    sll t1, t1, t2
; RV32I-NEXT:    or t1, t0, t1
; RV32I-NEXT:    srl s0, t4, a5
; RV32I-NEXT:    slli s1, t5, 1
; RV32I-NEXT:    sll s1, s1, t2
; RV32I-NEXT:    or s1, s0, s1
; RV32I-NEXT:    srl t3, t3, a5
; RV32I-NEXT:    slli t4, t4, 1
; RV32I-NEXT:    sll t4, t4, t2
; RV32I-NEXT:    or t4, t3, t4
; RV32I-NEXT:    srl t5, t5, a5
; RV32I-NEXT:    slli s2, t6, 1
; RV32I-NEXT:    sll t2, s2, t2
; RV32I-NEXT:    or t2, t5, t2
; RV32I-NEXT:    sra a5, t6, a5
; RV32I-NEXT:    sb t5, 24(a2)
; RV32I-NEXT:    sb a5, 28(a2)
; RV32I-NEXT:    sb t3, 16(a2)
; RV32I-NEXT:    sb s0, 20(a2)
; RV32I-NEXT:    sb t0, 8(a2)
; RV32I-NEXT:    sb a7, 12(a2)
; RV32I-NEXT:    sb a6, 0(a2)
; RV32I-NEXT:    sb a4, 4(a2)
; RV32I-NEXT:    srli a4, a5, 24
; RV32I-NEXT:    sb a4, 31(a2)
; RV32I-NEXT:    srli a4, a5, 16
; RV32I-NEXT:    sb a4, 30(a2)
; RV32I-NEXT:    srli a5, a5, 8
; RV32I-NEXT:    sb a5, 29(a2)
; RV32I-NEXT:    srli a4, t2, 24
; RV32I-NEXT:    sb a4, 27(a2)
; RV32I-NEXT:    srli a4, t2, 16
; RV32I-NEXT:    sb a4, 26(a2)
; RV32I-NEXT:    srli a4, t2, 8
; RV32I-NEXT:    sb a4, 25(a2)
; RV32I-NEXT:    srli a4, t4, 24
; RV32I-NEXT:    sb a4, 19(a2)
; RV32I-NEXT:    srli a4, t4, 16
; RV32I-NEXT:    sb a4, 18(a2)
; RV32I-NEXT:    srli a4, t4, 8
; RV32I-NEXT:    sb a4, 17(a2)
; RV32I-NEXT:    srli a4, s1, 24
; RV32I-NEXT:    sb a4, 23(a2)
; RV32I-NEXT:    srli a4, s1, 16
; RV32I-NEXT:    sb a4, 22(a2)
; RV32I-NEXT:    srli s1, s1, 8
; RV32I-NEXT:    sb s1, 21(a2)
; RV32I-NEXT:    srli a4, t1, 24
; RV32I-NEXT:    sb a4, 11(a2)
; RV32I-NEXT:    srli a4, t1, 16
; RV32I-NEXT:    sb a4, 10(a2)
; RV32I-NEXT:    srli a4, t1, 8
; RV32I-NEXT:    sb a4, 9(a2)
; RV32I-NEXT:    srli a4, a3, 24
; RV32I-NEXT:    sb a4, 15(a2)
; RV32I-NEXT:    srli a4, a3, 16
; RV32I-NEXT:    sb a4, 14(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 13(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 3(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 2(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 1(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    lw s0, 76(sp) # 4-byte Folded Reload
; RV32I-NEXT:    lw s1, 72(sp) # 4-byte Folded Reload
; RV32I-NEXT:    lw s2, 68(sp) # 4-byte Folded Reload
; RV32I-NEXT:    addi sp, sp, 80
; RV32I-NEXT:    ret
  %src = load i256, ptr %src.ptr, align 1
  %byteOff = load i256, ptr %byteOff.ptr, align 1
  %bitOff = shl i256 %byteOff, 3
  %res = ashr i256 %src, %bitOff
  store i256 %res, ptr %dst, align 1
  ret void
}

define void @ashr_32bytes_wordOff(ptr %src.ptr, ptr %wordOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: ashr_32bytes_wordOff:
; RV64I:       # %bb.0:
; RV64I-NEXT:    addi sp, sp, -64
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 8(a0)
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 10(a0)
; RV64I-NEXT:    lbu a7, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 12(a0)
; RV64I-NEXT:    lbu a7, 13(a0)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 14(a0)
; RV64I-NEXT:    lbu t0, 15(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    slli a5, a5, 32
; RV64I-NEXT:    lbu a6, 16(a0)
; RV64I-NEXT:    lbu a7, 17(a0)
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    lbu a5, 18(a0)
; RV64I-NEXT:    lbu t0, 19(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 20(a0)
; RV64I-NEXT:    lbu t0, 21(a0)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 22(a0)
; RV64I-NEXT:    lbu t1, 23(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli a6, a6, 32
; RV64I-NEXT:    lbu a7, 24(a0)
; RV64I-NEXT:    lbu t0, 25(a0)
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    lbu a6, 26(a0)
; RV64I-NEXT:    lbu t1, 27(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 28(a0)
; RV64I-NEXT:    lbu t1, 29(a0)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 30(a0)
; RV64I-NEXT:    lbu a0, 31(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a7, a0, 32
; RV64I-NEXT:    lbu t0, 0(a1)
; RV64I-NEXT:    lbu t1, 1(a1)
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    lbu a7, 2(a1)
; RV64I-NEXT:    lbu t2, 3(a1)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli t2, t2, 24
; RV64I-NEXT:    or a7, t2, a7
; RV64I-NEXT:    lbu t1, 4(a1)
; RV64I-NEXT:    lbu t2, 5(a1)
; RV64I-NEXT:    or a7, a7, t0
; RV64I-NEXT:    lbu t0, 6(a1)
; RV64I-NEXT:    lbu a1, 7(a1)
; RV64I-NEXT:    slli t2, t2, 8
; RV64I-NEXT:    or t1, t2, t1
; RV64I-NEXT:    slli t0, t0, 16
; RV64I-NEXT:    slli a1, a1, 24
; RV64I-NEXT:    or a1, a1, t0
; RV64I-NEXT:    or a1, a1, t1
; RV64I-NEXT:    slli a1, a1, 32
; RV64I-NEXT:    or a1, a1, a7
; RV64I-NEXT:    sraiw a0, a0, 31
; RV64I-NEXT:    sd a0, 56(sp)
; RV64I-NEXT:    sd a0, 48(sp)
; RV64I-NEXT:    sd a0, 40(sp)
; RV64I-NEXT:    sd a0, 32(sp)
; RV64I-NEXT:    sd a6, 24(sp)
; RV64I-NEXT:    sd a5, 16(sp)
; RV64I-NEXT:    sd a4, 8(sp)
; RV64I-NEXT:    sd a3, 0(sp)
; RV64I-NEXT:    slli a0, a1, 2
; RV64I-NEXT:    andi a0, a0, 24
; RV64I-NEXT:    mv a3, sp
; RV64I-NEXT:    add a0, a3, a0
; RV64I-NEXT:    ld a3, 0(a0)
; RV64I-NEXT:    ld a4, 8(a0)
; RV64I-NEXT:    slli a1, a1, 5
; RV64I-NEXT:    ld a5, 16(a0)
; RV64I-NEXT:    ld a6, 24(a0)
; RV64I-NEXT:    srl a7, a4, a1
; RV64I-NEXT:    andi a0, a1, 32
; RV64I-NEXT:    xori t0, a0, 63
; RV64I-NEXT:    slli a0, a5, 1
; RV64I-NEXT:    sll a0, a0, t0
; RV64I-NEXT:    or a0, a7, a0
; RV64I-NEXT:    srl a3, a3, a1
; RV64I-NEXT:    slli a4, a4, 1
; RV64I-NEXT:    sll a4, a4, t0
; RV64I-NEXT:    or a4, a3, a4
; RV64I-NEXT:    srl a5, a5, a1
; RV64I-NEXT:    slli t1, a6, 1
; RV64I-NEXT:    sll t0, t1, t0
; RV64I-NEXT:    or t0, a5, t0
; RV64I-NEXT:    sra a1, a6, a1
; RV64I-NEXT:    sb a5, 16(a2)
; RV64I-NEXT:    sb a1, 24(a2)
; RV64I-NEXT:    sb a3, 0(a2)
; RV64I-NEXT:    sb a7, 8(a2)
; RV64I-NEXT:    srli a6, a5, 24
; RV64I-NEXT:    sb a6, 19(a2)
; RV64I-NEXT:    srli a6, a5, 16
; RV64I-NEXT:    sb a6, 18(a2)
; RV64I-NEXT:    srli a5, a5, 8
; RV64I-NEXT:    sb a5, 17(a2)
; RV64I-NEXT:    srli a5, a1, 56
; RV64I-NEXT:    sb a5, 31(a2)
; RV64I-NEXT:    srli a5, a1, 48
; RV64I-NEXT:    sb a5, 30(a2)
; RV64I-NEXT:    srli a5, a1, 40
; RV64I-NEXT:    sb a5, 29(a2)
; RV64I-NEXT:    srli a5, a1, 32
; RV64I-NEXT:    sb a5, 28(a2)
; RV64I-NEXT:    srli a5, a1, 24
; RV64I-NEXT:    sb a5, 27(a2)
; RV64I-NEXT:    srli a5, a1, 16
; RV64I-NEXT:    sb a5, 26(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 25(a2)
; RV64I-NEXT:    srli a1, a3, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a3, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a3, a3, 8
; RV64I-NEXT:    sb a3, 1(a2)
; RV64I-NEXT:    srli a1, a7, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a7, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a1, a7, 8
; RV64I-NEXT:    sb a1, 9(a2)
; RV64I-NEXT:    srli a1, t0, 56
; RV64I-NEXT:    sb a1, 23(a2)
; RV64I-NEXT:    srli a1, t0, 48
; RV64I-NEXT:    sb a1, 22(a2)
; RV64I-NEXT:    srli a1, t0, 40
; RV64I-NEXT:    sb a1, 21(a2)
; RV64I-NEXT:    srli a1, t0, 32
; RV64I-NEXT:    sb a1, 20(a2)
; RV64I-NEXT:    srli a1, a4, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a4, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a4, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a4, a4, 32
; RV64I-NEXT:    sb a4, 4(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a0, a0, 32
; RV64I-NEXT:    sb a0, 12(a2)
; RV64I-NEXT:    addi sp, sp, 64
; RV64I-NEXT:    ret
;
; RV32I-LABEL: ashr_32bytes_wordOff:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -64
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu t1, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli t1, t1, 24
; RV32I-NEXT:    or a6, t1, a6
; RV32I-NEXT:    lbu t0, 16(a0)
; RV32I-NEXT:    lbu t1, 17(a0)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 18(a0)
; RV32I-NEXT:    lbu t2, 19(a0)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli t2, t2, 24
; RV32I-NEXT:    or a7, t2, a7
; RV32I-NEXT:    lbu t1, 20(a0)
; RV32I-NEXT:    lbu t2, 21(a0)
; RV32I-NEXT:    or a7, a7, t0
; RV32I-NEXT:    lbu t0, 22(a0)
; RV32I-NEXT:    lbu t3, 23(a0)
; RV32I-NEXT:    slli t2, t2, 8
; RV32I-NEXT:    or t1, t2, t1
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli t3, t3, 24
; RV32I-NEXT:    or t0, t3, t0
; RV32I-NEXT:    lbu t2, 24(a0)
; RV32I-NEXT:    lbu t3, 25(a0)
; RV32I-NEXT:    or t0, t0, t1
; RV32I-NEXT:    lbu t1, 26(a0)
; RV32I-NEXT:    lbu t4, 27(a0)
; RV32I-NEXT:    slli t3, t3, 8
; RV32I-NEXT:    or t2, t3, t2
; RV32I-NEXT:    slli t1, t1, 16
; RV32I-NEXT:    slli t4, t4, 24
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    lbu t3, 28(a0)
; RV32I-NEXT:    lbu t4, 29(a0)
; RV32I-NEXT:    or t1, t1, t2
; RV32I-NEXT:    lbu t2, 30(a0)
; RV32I-NEXT:    lbu a0, 31(a0)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t3, t4, t3
; RV32I-NEXT:    slli t2, t2, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or t2, a0, t2
; RV32I-NEXT:    or t2, t2, t3
; RV32I-NEXT:    lbu a1, 0(a1)
; RV32I-NEXT:    srai a0, a0, 31
; RV32I-NEXT:    sw a0, 60(sp)
; RV32I-NEXT:    sw a0, 56(sp)
; RV32I-NEXT:    sw a0, 52(sp)
; RV32I-NEXT:    sw a0, 48(sp)
; RV32I-NEXT:    sw a0, 44(sp)
; RV32I-NEXT:    sw a0, 40(sp)
; RV32I-NEXT:    sw a0, 36(sp)
; RV32I-NEXT:    sw a0, 32(sp)
; RV32I-NEXT:    sw t2, 28(sp)
; RV32I-NEXT:    sw t1, 24(sp)
; RV32I-NEXT:    sw t0, 20(sp)
; RV32I-NEXT:    sw a7, 16(sp)
; RV32I-NEXT:    sw a6, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    slli a1, a1, 2
; RV32I-NEXT:    andi a1, a1, 28
; RV32I-NEXT:    mv a0, sp
; RV32I-NEXT:    add a1, a0, a1
; RV32I-NEXT:    lw a3, 16(a1)
; RV32I-NEXT:    lw a4, 20(a1)
; RV32I-NEXT:    lw a5, 24(a1)
; RV32I-NEXT:    lw a6, 28(a1)
; RV32I-NEXT:    lw a7, 0(a1)
; RV32I-NEXT:    lw a0, 4(a1)
; RV32I-NEXT:    lw t0, 8(a1)
; RV32I-NEXT:    lw a1, 12(a1)
; RV32I-NEXT:    sb a5, 24(a2)
; RV32I-NEXT:    sb a6, 28(a2)
; RV32I-NEXT:    sb a3, 16(a2)
; RV32I-NEXT:    sb a4, 20(a2)
; RV32I-NEXT:    sb t0, 8(a2)
; RV32I-NEXT:    sb a1, 12(a2)
; RV32I-NEXT:    sb a7, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli t1, a5, 24
; RV32I-NEXT:    sb t1, 27(a2)
; RV32I-NEXT:    srli t1, a5, 16
; RV32I-NEXT:    sb t1, 26(a2)
; RV32I-NEXT:    srli a5, a5, 8
; RV32I-NEXT:    sb a5, 25(a2)
; RV32I-NEXT:    srli a5, a6, 24
; RV32I-NEXT:    sb a5, 31(a2)
; RV32I-NEXT:    srli a5, a6, 16
; RV32I-NEXT:    sb a5, 30(a2)
; RV32I-NEXT:    srli a5, a6, 8
; RV32I-NEXT:    sb a5, 29(a2)
; RV32I-NEXT:    srli a5, a3, 24
; RV32I-NEXT:    sb a5, 19(a2)
; RV32I-NEXT:    srli a5, a3, 16
; RV32I-NEXT:    sb a5, 18(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 17(a2)
; RV32I-NEXT:    srli a3, a4, 24
; RV32I-NEXT:    sb a3, 23(a2)
; RV32I-NEXT:    srli a3, a4, 16
; RV32I-NEXT:    sb a3, 22(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 21(a2)
; RV32I-NEXT:    srli a3, t0, 24
; RV32I-NEXT:    sb a3, 11(a2)
; RV32I-NEXT:    srli a3, t0, 16
; RV32I-NEXT:    sb a3, 10(a2)
; RV32I-NEXT:    srli a3, t0, 8
; RV32I-NEXT:    sb a3, 9(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 15(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 14(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 13(a2)
; RV32I-NEXT:    srli a1, a7, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a1, a7, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a7, 8
; RV32I-NEXT:    sb a1, 1(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 64
; RV32I-NEXT:    ret
  %src = load i256, ptr %src.ptr, align 1
  %wordOff = load i256, ptr %wordOff.ptr, align 1
  %bitOff = shl i256 %wordOff, 5
  %res = ashr i256 %src, %bitOff
  store i256 %res, ptr %dst, align 1
  ret void
}

define void @ashr_32bytes_dwordOff(ptr %src.ptr, ptr %dwordOff.ptr, ptr %dst) nounwind {
; RV64I-LABEL: ashr_32bytes_dwordOff:
; RV64I:       # %bb.0:
; RV64I-NEXT:    addi sp, sp, -64
; RV64I-NEXT:    lbu a3, 1(a0)
; RV64I-NEXT:    lbu a4, 0(a0)
; RV64I-NEXT:    lbu a5, 2(a0)
; RV64I-NEXT:    lbu a6, 3(a0)
; RV64I-NEXT:    slli a3, a3, 8
; RV64I-NEXT:    or a3, a3, a4
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli a6, a6, 24
; RV64I-NEXT:    or a4, a6, a5
; RV64I-NEXT:    lbu a5, 4(a0)
; RV64I-NEXT:    lbu a6, 5(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 6(a0)
; RV64I-NEXT:    lbu a7, 7(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    slli a4, a4, 32
; RV64I-NEXT:    lbu a5, 8(a0)
; RV64I-NEXT:    lbu a6, 9(a0)
; RV64I-NEXT:    or a3, a4, a3
; RV64I-NEXT:    lbu a4, 10(a0)
; RV64I-NEXT:    lbu a7, 11(a0)
; RV64I-NEXT:    slli a6, a6, 8
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    slli a4, a4, 16
; RV64I-NEXT:    slli a7, a7, 24
; RV64I-NEXT:    or a4, a7, a4
; RV64I-NEXT:    lbu a6, 12(a0)
; RV64I-NEXT:    lbu a7, 13(a0)
; RV64I-NEXT:    or a4, a4, a5
; RV64I-NEXT:    lbu a5, 14(a0)
; RV64I-NEXT:    lbu t0, 15(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    slli a5, a5, 32
; RV64I-NEXT:    lbu a6, 16(a0)
; RV64I-NEXT:    lbu a7, 17(a0)
; RV64I-NEXT:    or a4, a5, a4
; RV64I-NEXT:    lbu a5, 18(a0)
; RV64I-NEXT:    lbu t0, 19(a0)
; RV64I-NEXT:    slli a7, a7, 8
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    slli a5, a5, 16
; RV64I-NEXT:    slli t0, t0, 24
; RV64I-NEXT:    or a5, t0, a5
; RV64I-NEXT:    lbu a7, 20(a0)
; RV64I-NEXT:    lbu t0, 21(a0)
; RV64I-NEXT:    or a5, a5, a6
; RV64I-NEXT:    lbu a6, 22(a0)
; RV64I-NEXT:    lbu t1, 23(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    slli a6, a6, 32
; RV64I-NEXT:    lbu a7, 24(a0)
; RV64I-NEXT:    lbu t0, 25(a0)
; RV64I-NEXT:    or a5, a6, a5
; RV64I-NEXT:    lbu a6, 26(a0)
; RV64I-NEXT:    lbu t1, 27(a0)
; RV64I-NEXT:    slli t0, t0, 8
; RV64I-NEXT:    or a7, t0, a7
; RV64I-NEXT:    slli a6, a6, 16
; RV64I-NEXT:    slli t1, t1, 24
; RV64I-NEXT:    or a6, t1, a6
; RV64I-NEXT:    lbu t0, 28(a0)
; RV64I-NEXT:    lbu t1, 29(a0)
; RV64I-NEXT:    or a6, a6, a7
; RV64I-NEXT:    lbu a7, 30(a0)
; RV64I-NEXT:    lbu a0, 31(a0)
; RV64I-NEXT:    slli t1, t1, 8
; RV64I-NEXT:    or t0, t1, t0
; RV64I-NEXT:    slli a7, a7, 16
; RV64I-NEXT:    slli a0, a0, 24
; RV64I-NEXT:    or a0, a0, a7
; RV64I-NEXT:    or a0, a0, t0
; RV64I-NEXT:    slli a7, a0, 32
; RV64I-NEXT:    or a6, a7, a6
; RV64I-NEXT:    lbu a1, 0(a1)
; RV64I-NEXT:    sraiw a0, a0, 31
; RV64I-NEXT:    sd a0, 56(sp)
; RV64I-NEXT:    sd a0, 48(sp)
; RV64I-NEXT:    sd a0, 40(sp)
; RV64I-NEXT:    sd a0, 32(sp)
; RV64I-NEXT:    sd a6, 24(sp)
; RV64I-NEXT:    sd a5, 16(sp)
; RV64I-NEXT:    sd a4, 8(sp)
; RV64I-NEXT:    sd a3, 0(sp)
; RV64I-NEXT:    slli a1, a1, 3
; RV64I-NEXT:    andi a1, a1, 24
; RV64I-NEXT:    mv a0, sp
; RV64I-NEXT:    add a0, a0, a1
; RV64I-NEXT:    ld a1, 16(a0)
; RV64I-NEXT:    ld a3, 24(a0)
; RV64I-NEXT:    ld a4, 0(a0)
; RV64I-NEXT:    ld a0, 8(a0)
; RV64I-NEXT:    sb a1, 16(a2)
; RV64I-NEXT:    sb a3, 24(a2)
; RV64I-NEXT:    sb a4, 0(a2)
; RV64I-NEXT:    sb a0, 8(a2)
; RV64I-NEXT:    srli a5, a1, 56
; RV64I-NEXT:    sb a5, 23(a2)
; RV64I-NEXT:    srli a5, a1, 48
; RV64I-NEXT:    sb a5, 22(a2)
; RV64I-NEXT:    srli a5, a1, 40
; RV64I-NEXT:    sb a5, 21(a2)
; RV64I-NEXT:    srli a5, a1, 32
; RV64I-NEXT:    sb a5, 20(a2)
; RV64I-NEXT:    srli a5, a1, 24
; RV64I-NEXT:    sb a5, 19(a2)
; RV64I-NEXT:    srli a5, a1, 16
; RV64I-NEXT:    sb a5, 18(a2)
; RV64I-NEXT:    srli a1, a1, 8
; RV64I-NEXT:    sb a1, 17(a2)
; RV64I-NEXT:    srli a1, a3, 56
; RV64I-NEXT:    sb a1, 31(a2)
; RV64I-NEXT:    srli a1, a3, 48
; RV64I-NEXT:    sb a1, 30(a2)
; RV64I-NEXT:    srli a1, a3, 40
; RV64I-NEXT:    sb a1, 29(a2)
; RV64I-NEXT:    srli a1, a3, 32
; RV64I-NEXT:    sb a1, 28(a2)
; RV64I-NEXT:    srli a1, a3, 24
; RV64I-NEXT:    sb a1, 27(a2)
; RV64I-NEXT:    srli a1, a3, 16
; RV64I-NEXT:    sb a1, 26(a2)
; RV64I-NEXT:    srli a3, a3, 8
; RV64I-NEXT:    sb a3, 25(a2)
; RV64I-NEXT:    srli a1, a4, 56
; RV64I-NEXT:    sb a1, 7(a2)
; RV64I-NEXT:    srli a1, a4, 48
; RV64I-NEXT:    sb a1, 6(a2)
; RV64I-NEXT:    srli a1, a4, 40
; RV64I-NEXT:    sb a1, 5(a2)
; RV64I-NEXT:    srli a1, a4, 32
; RV64I-NEXT:    sb a1, 4(a2)
; RV64I-NEXT:    srli a1, a4, 24
; RV64I-NEXT:    sb a1, 3(a2)
; RV64I-NEXT:    srli a1, a4, 16
; RV64I-NEXT:    sb a1, 2(a2)
; RV64I-NEXT:    srli a4, a4, 8
; RV64I-NEXT:    sb a4, 1(a2)
; RV64I-NEXT:    srli a1, a0, 56
; RV64I-NEXT:    sb a1, 15(a2)
; RV64I-NEXT:    srli a1, a0, 48
; RV64I-NEXT:    sb a1, 14(a2)
; RV64I-NEXT:    srli a1, a0, 40
; RV64I-NEXT:    sb a1, 13(a2)
; RV64I-NEXT:    srli a1, a0, 32
; RV64I-NEXT:    sb a1, 12(a2)
; RV64I-NEXT:    srli a1, a0, 24
; RV64I-NEXT:    sb a1, 11(a2)
; RV64I-NEXT:    srli a1, a0, 16
; RV64I-NEXT:    sb a1, 10(a2)
; RV64I-NEXT:    srli a0, a0, 8
; RV64I-NEXT:    sb a0, 9(a2)
; RV64I-NEXT:    addi sp, sp, 64
; RV64I-NEXT:    ret
;
; RV32I-LABEL: ashr_32bytes_dwordOff:
; RV32I:       # %bb.0:
; RV32I-NEXT:    addi sp, sp, -64
; RV32I-NEXT:    lbu a3, 1(a0)
; RV32I-NEXT:    lbu a4, 0(a0)
; RV32I-NEXT:    lbu a5, 2(a0)
; RV32I-NEXT:    lbu a6, 3(a0)
; RV32I-NEXT:    slli a3, a3, 8
; RV32I-NEXT:    or a3, a3, a4
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli a6, a6, 24
; RV32I-NEXT:    or a4, a6, a5
; RV32I-NEXT:    lbu a5, 4(a0)
; RV32I-NEXT:    lbu a6, 5(a0)
; RV32I-NEXT:    or a3, a4, a3
; RV32I-NEXT:    lbu a4, 6(a0)
; RV32I-NEXT:    lbu a7, 7(a0)
; RV32I-NEXT:    slli a6, a6, 8
; RV32I-NEXT:    or a5, a6, a5
; RV32I-NEXT:    slli a4, a4, 16
; RV32I-NEXT:    slli a7, a7, 24
; RV32I-NEXT:    or a4, a7, a4
; RV32I-NEXT:    lbu a6, 8(a0)
; RV32I-NEXT:    lbu a7, 9(a0)
; RV32I-NEXT:    or a4, a4, a5
; RV32I-NEXT:    lbu a5, 10(a0)
; RV32I-NEXT:    lbu t0, 11(a0)
; RV32I-NEXT:    slli a7, a7, 8
; RV32I-NEXT:    or a6, a7, a6
; RV32I-NEXT:    slli a5, a5, 16
; RV32I-NEXT:    slli t0, t0, 24
; RV32I-NEXT:    or a5, t0, a5
; RV32I-NEXT:    lbu a7, 12(a0)
; RV32I-NEXT:    lbu t0, 13(a0)
; RV32I-NEXT:    or a5, a5, a6
; RV32I-NEXT:    lbu a6, 14(a0)
; RV32I-NEXT:    lbu t1, 15(a0)
; RV32I-NEXT:    slli t0, t0, 8
; RV32I-NEXT:    or a7, t0, a7
; RV32I-NEXT:    slli a6, a6, 16
; RV32I-NEXT:    slli t1, t1, 24
; RV32I-NEXT:    or a6, t1, a6
; RV32I-NEXT:    lbu t0, 16(a0)
; RV32I-NEXT:    lbu t1, 17(a0)
; RV32I-NEXT:    or a6, a6, a7
; RV32I-NEXT:    lbu a7, 18(a0)
; RV32I-NEXT:    lbu t2, 19(a0)
; RV32I-NEXT:    slli t1, t1, 8
; RV32I-NEXT:    or t0, t1, t0
; RV32I-NEXT:    slli a7, a7, 16
; RV32I-NEXT:    slli t2, t2, 24
; RV32I-NEXT:    or a7, t2, a7
; RV32I-NEXT:    lbu t1, 20(a0)
; RV32I-NEXT:    lbu t2, 21(a0)
; RV32I-NEXT:    or a7, a7, t0
; RV32I-NEXT:    lbu t0, 22(a0)
; RV32I-NEXT:    lbu t3, 23(a0)
; RV32I-NEXT:    slli t2, t2, 8
; RV32I-NEXT:    or t1, t2, t1
; RV32I-NEXT:    slli t0, t0, 16
; RV32I-NEXT:    slli t3, t3, 24
; RV32I-NEXT:    or t0, t3, t0
; RV32I-NEXT:    lbu t2, 24(a0)
; RV32I-NEXT:    lbu t3, 25(a0)
; RV32I-NEXT:    or t0, t0, t1
; RV32I-NEXT:    lbu t1, 26(a0)
; RV32I-NEXT:    lbu t4, 27(a0)
; RV32I-NEXT:    slli t3, t3, 8
; RV32I-NEXT:    or t2, t3, t2
; RV32I-NEXT:    slli t1, t1, 16
; RV32I-NEXT:    slli t4, t4, 24
; RV32I-NEXT:    or t1, t4, t1
; RV32I-NEXT:    lbu t3, 28(a0)
; RV32I-NEXT:    lbu t4, 29(a0)
; RV32I-NEXT:    or t1, t1, t2
; RV32I-NEXT:    lbu t2, 30(a0)
; RV32I-NEXT:    lbu a0, 31(a0)
; RV32I-NEXT:    slli t4, t4, 8
; RV32I-NEXT:    or t3, t4, t3
; RV32I-NEXT:    slli t2, t2, 16
; RV32I-NEXT:    slli a0, a0, 24
; RV32I-NEXT:    or t2, a0, t2
; RV32I-NEXT:    or t2, t2, t3
; RV32I-NEXT:    lbu a1, 0(a1)
; RV32I-NEXT:    srai a0, a0, 31
; RV32I-NEXT:    sw a0, 60(sp)
; RV32I-NEXT:    sw a0, 56(sp)
; RV32I-NEXT:    sw a0, 52(sp)
; RV32I-NEXT:    sw a0, 48(sp)
; RV32I-NEXT:    sw a0, 44(sp)
; RV32I-NEXT:    sw a0, 40(sp)
; RV32I-NEXT:    sw a0, 36(sp)
; RV32I-NEXT:    sw a0, 32(sp)
; RV32I-NEXT:    sw t2, 28(sp)
; RV32I-NEXT:    sw t1, 24(sp)
; RV32I-NEXT:    sw t0, 20(sp)
; RV32I-NEXT:    sw a7, 16(sp)
; RV32I-NEXT:    sw a6, 12(sp)
; RV32I-NEXT:    sw a5, 8(sp)
; RV32I-NEXT:    sw a4, 4(sp)
; RV32I-NEXT:    sw a3, 0(sp)
; RV32I-NEXT:    slli a1, a1, 3
; RV32I-NEXT:    andi a1, a1, 24
; RV32I-NEXT:    mv a0, sp
; RV32I-NEXT:    add a1, a0, a1
; RV32I-NEXT:    lw a3, 16(a1)
; RV32I-NEXT:    lw a4, 20(a1)
; RV32I-NEXT:    lw a5, 24(a1)
; RV32I-NEXT:    lw a6, 28(a1)
; RV32I-NEXT:    lw a7, 0(a1)
; RV32I-NEXT:    lw a0, 4(a1)
; RV32I-NEXT:    lw t0, 8(a1)
; RV32I-NEXT:    lw a1, 12(a1)
; RV32I-NEXT:    sb a5, 24(a2)
; RV32I-NEXT:    sb a6, 28(a2)
; RV32I-NEXT:    sb a3, 16(a2)
; RV32I-NEXT:    sb a4, 20(a2)
; RV32I-NEXT:    sb t0, 8(a2)
; RV32I-NEXT:    sb a1, 12(a2)
; RV32I-NEXT:    sb a7, 0(a2)
; RV32I-NEXT:    sb a0, 4(a2)
; RV32I-NEXT:    srli t1, a5, 24
; RV32I-NEXT:    sb t1, 27(a2)
; RV32I-NEXT:    srli t1, a5, 16
; RV32I-NEXT:    sb t1, 26(a2)
; RV32I-NEXT:    srli a5, a5, 8
; RV32I-NEXT:    sb a5, 25(a2)
; RV32I-NEXT:    srli a5, a6, 24
; RV32I-NEXT:    sb a5, 31(a2)
; RV32I-NEXT:    srli a5, a6, 16
; RV32I-NEXT:    sb a5, 30(a2)
; RV32I-NEXT:    srli a5, a6, 8
; RV32I-NEXT:    sb a5, 29(a2)
; RV32I-NEXT:    srli a5, a3, 24
; RV32I-NEXT:    sb a5, 19(a2)
; RV32I-NEXT:    srli a5, a3, 16
; RV32I-NEXT:    sb a5, 18(a2)
; RV32I-NEXT:    srli a3, a3, 8
; RV32I-NEXT:    sb a3, 17(a2)
; RV32I-NEXT:    srli a3, a4, 24
; RV32I-NEXT:    sb a3, 23(a2)
; RV32I-NEXT:    srli a3, a4, 16
; RV32I-NEXT:    sb a3, 22(a2)
; RV32I-NEXT:    srli a4, a4, 8
; RV32I-NEXT:    sb a4, 21(a2)
; RV32I-NEXT:    srli a3, t0, 24
; RV32I-NEXT:    sb a3, 11(a2)
; RV32I-NEXT:    srli a3, t0, 16
; RV32I-NEXT:    sb a3, 10(a2)
; RV32I-NEXT:    srli a3, t0, 8
; RV32I-NEXT:    sb a3, 9(a2)
; RV32I-NEXT:    srli a3, a1, 24
; RV32I-NEXT:    sb a3, 15(a2)
; RV32I-NEXT:    srli a3, a1, 16
; RV32I-NEXT:    sb a3, 14(a2)
; RV32I-NEXT:    srli a1, a1, 8
; RV32I-NEXT:    sb a1, 13(a2)
; RV32I-NEXT:    srli a1, a7, 24
; RV32I-NEXT:    sb a1, 3(a2)
; RV32I-NEXT:    srli a1, a7, 16
; RV32I-NEXT:    sb a1, 2(a2)
; RV32I-NEXT:    srli a1, a7, 8
; RV32I-NEXT:    sb a1, 1(a2)
; RV32I-NEXT:    srli a1, a0, 24
; RV32I-NEXT:    sb a1, 7(a2)
; RV32I-NEXT:    srli a1, a0, 16
; RV32I-NEXT:    sb a1, 6(a2)
; RV32I-NEXT:    srli a0, a0, 8
; RV32I-NEXT:    sb a0, 5(a2)
; RV32I-NEXT:    addi sp, sp, 64
; RV32I-NEXT:    ret
  %src = load i256, ptr %src.ptr, align 1
  %dwordOff = load i256, ptr %dwordOff.ptr, align 1
  %bitOff = shl i256 %dwordOff, 6
  %res = ashr i256 %src, %bitOff
  store i256 %res, ptr %dst, align 1
  ret void
}
