# Verilog 專案範本<br />Verilog project template

## 智慧財產授權條款<br />Intellectual property license
(limited to the template itself but not contained derivations)
CC BY 4.0 or later