# crc
Name: Ishwaki Thakkar
Graduate student at San Jose State University.

The System Verilog Files modules name are written in the Script Files for Synopsis VCS tool.
CRC Module: crc.sv,
CRC Interface with Testbench : crcif.sv,
Testbench : tbcrc.sv

Simulate using ./sv_uvm tbcrc.sv
Synthesis : ./sss


Updates:

The NOC interface with CRC will be uploaded soon
