
Homework6a_LDR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085d0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  08008770  08008770  00009770  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b44  08008b44  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008b44  08008b44  00009b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b4c  08008b4c  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b4c  08008b4c  00009b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b50  08008b50  00009b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008b54  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b30  200001d4  08008d28  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d04  08008d28  0000ad04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f4bb  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002342  00000000  00000000  000196bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  0001ba08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b66  00000000  00000000  0001c8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018891  00000000  00000000  0001d406  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ac9  00000000  00000000  00035c97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bd87  00000000  00000000  00046760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e24e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050e0  00000000  00000000  000e252c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000e760c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008758 	.word	0x08008758

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08008758 	.word	0x08008758

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <HAL_ADC_ConvHalfCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*Every half way to the completion of conversion (500 sample) I compute the
 * first sum*/
void HAL_ADC_ConvHalfCpltCallback (ADC_HandleTypeDef * hadc){
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	if (hadc=&hadc1){
 8000f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fcc <HAL_ADC_ConvHalfCpltCallback+0x48>)
 8000f8e:	607b      	str	r3, [r7, #4]
		dig_sum1 = 0;
 8000f90:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd0 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < NUM_SAMPLE/2 ; i++){
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	e00c      	b.n	8000fb6 <HAL_ADC_ConvHalfCpltCallback+0x32>
			dig_sum1 = dig_sum1 + dig_data[i];
 8000f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fd4 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd0 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4413      	add	r3, r2
 8000fac:	4a08      	ldr	r2, [pc, #32]	@ (8000fd0 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 8000fae:	6013      	str	r3, [r2, #0]
		for(int i = 0; i < NUM_SAMPLE/2 ; i++){
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000fbc:	dbee      	blt.n	8000f9c <HAL_ADC_ConvHalfCpltCallback+0x18>
		}
	}
}
 8000fbe:	bf00      	nop
 8000fc0:	bf00      	nop
 8000fc2:	3714      	adds	r7, #20
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr
 8000fcc:	200001f0 	.word	0x200001f0
 8000fd0:	20000b58 	.word	0x20000b58
 8000fd4:	20000388 	.word	0x20000388

08000fd8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000fd8:	b5b0      	push	{r4, r5, r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af04      	add	r7, sp, #16
 8000fde:	6078      	str	r0, [r7, #4]
	if(hadc=&hadc1){
 8000fe0:	4b53      	ldr	r3, [pc, #332]	@ (8001130 <HAL_ADC_ConvCpltCallback+0x158>)
 8000fe2:	607b      	str	r3, [r7, #4]
		dig_sum2 = 0;
 8000fe4:	4b53      	ldr	r3, [pc, #332]	@ (8001134 <HAL_ADC_ConvCpltCallback+0x15c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
		/*second sum calculation*/
		for(int i = 0; i < NUM_SAMPLE/2 ; i++){
 8000fea:	2300      	movs	r3, #0
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	e00e      	b.n	800100e <HAL_ADC_ConvCpltCallback+0x36>
			dig_sum2 = dig_sum2 + dig_data[NUM_SAMPLE/2 + i];
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000ff6:	4a50      	ldr	r2, [pc, #320]	@ (8001138 <HAL_ADC_ConvCpltCallback+0x160>)
 8000ff8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b4d      	ldr	r3, [pc, #308]	@ (8001134 <HAL_ADC_ConvCpltCallback+0x15c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a4b      	ldr	r2, [pc, #300]	@ (8001134 <HAL_ADC_ConvCpltCallback+0x15c>)
 8001006:	6013      	str	r3, [r2, #0]
		for(int i = 0; i < NUM_SAMPLE/2 ; i++){
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	3301      	adds	r3, #1
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001014:	dbec      	blt.n	8000ff0 <HAL_ADC_ConvCpltCallback+0x18>
		}
		/*Avg computation*/
		dig_avg = (dig_sum2 + dig_sum1)/(NUM_SAMPLE);
 8001016:	4b47      	ldr	r3, [pc, #284]	@ (8001134 <HAL_ADC_ConvCpltCallback+0x15c>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	4b48      	ldr	r3, [pc, #288]	@ (800113c <HAL_ADC_ConvCpltCallback+0x164>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4413      	add	r3, r2
 8001020:	4a47      	ldr	r2, [pc, #284]	@ (8001140 <HAL_ADC_ConvCpltCallback+0x168>)
 8001022:	fba2 2303 	umull	r2, r3, r2, r3
 8001026:	099b      	lsrs	r3, r3, #6
 8001028:	4a46      	ldr	r2, [pc, #280]	@ (8001144 <HAL_ADC_ConvCpltCallback+0x16c>)
 800102a:	6013      	str	r3, [r2, #0]

		/*conversion to analog Voltage value*/
		an_avg = dig_avg*LSB;
 800102c:	4b45      	ldr	r3, [pc, #276]	@ (8001144 <HAL_ADC_ConvCpltCallback+0x16c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fa6f 	bl	8000514 <__aeabi_ui2d>
 8001036:	a33c      	add	r3, pc, #240	@ (adr r3, 8001128 <HAL_ADC_ConvCpltCallback+0x150>)
 8001038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103c:	f7ff fae4 	bl	8000608 <__aeabi_dmul>
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	4610      	mov	r0, r2
 8001046:	4619      	mov	r1, r3
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	4b3e      	ldr	r3, [pc, #248]	@ (8001148 <HAL_ADC_ConvCpltCallback+0x170>)
 800104e:	f7ff fc05 	bl	800085c <__aeabi_ddiv>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4610      	mov	r0, r2
 8001058:	4619      	mov	r1, r3
 800105a:	f7ff fdad 	bl	8000bb8 <__aeabi_d2f>
 800105e:	4603      	mov	r3, r0
 8001060:	4a3a      	ldr	r2, [pc, #232]	@ (800114c <HAL_ADC_ConvCpltCallback+0x174>)
 8001062:	6013      	str	r3, [r2, #0]

		/*Conversion to LDR resistance value*/
		ldr = (an_avg * REF_R)/(V_DD - an_avg);
 8001064:	4b39      	ldr	r3, [pc, #228]	@ (800114c <HAL_ADC_ConvCpltCallback+0x174>)
 8001066:	edd3 7a00 	vldr	s15, [r3]
 800106a:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001150 <HAL_ADC_ConvCpltCallback+0x178>
 800106e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001072:	ee17 0a90 	vmov	r0, s15
 8001076:	f7ff fa6f 	bl	8000558 <__aeabi_f2d>
 800107a:	4604      	mov	r4, r0
 800107c:	460d      	mov	r5, r1
 800107e:	4b33      	ldr	r3, [pc, #204]	@ (800114c <HAL_ADC_ConvCpltCallback+0x174>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fa68 	bl	8000558 <__aeabi_f2d>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	a126      	add	r1, pc, #152	@ (adr r1, 8001128 <HAL_ADC_ConvCpltCallback+0x150>)
 800108e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001092:	f7ff f901 	bl	8000298 <__aeabi_dsub>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	4620      	mov	r0, r4
 800109c:	4629      	mov	r1, r5
 800109e:	f7ff fbdd 	bl	800085c <__aeabi_ddiv>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	4610      	mov	r0, r2
 80010a8:	4619      	mov	r1, r3
 80010aa:	f7ff fd85 	bl	8000bb8 <__aeabi_d2f>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4a28      	ldr	r2, [pc, #160]	@ (8001154 <HAL_ADC_ConvCpltCallback+0x17c>)
 80010b2:	6013      	str	r3, [r2, #0]

		/*Conversion in lumen*/
		lux = 10*(powf(REF_R/ldr, 1.25));
 80010b4:	4b27      	ldr	r3, [pc, #156]	@ (8001154 <HAL_ADC_ConvCpltCallback+0x17c>)
 80010b6:	edd3 7a00 	vldr	s15, [r3]
 80010ba:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8001150 <HAL_ADC_ConvCpltCallback+0x178>
 80010be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80010c2:	eef7 0a04 	vmov.f32	s1, #116	@ 0x3fa00000  1.250
 80010c6:	eeb0 0a47 	vmov.f32	s0, s14
 80010ca:	f006 ff7d 	bl	8007fc8 <powf>
 80010ce:	eef0 7a40 	vmov.f32	s15, s0
 80010d2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80010d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010da:	4b1f      	ldr	r3, [pc, #124]	@ (8001158 <HAL_ADC_ConvCpltCallback+0x180>)
 80010dc:	edc3 7a00 	vstr	s15, [r3]

		/*Creation of the string to send via UART*/
		int length = snprintf(string, sizeof(string), "Resistance: %.3f kOhm; Lux: %.3f lumen\n",ldr, lux);
 80010e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <HAL_ADC_ConvCpltCallback+0x17c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff fa37 	bl	8000558 <__aeabi_f2d>
 80010ea:	4604      	mov	r4, r0
 80010ec:	460d      	mov	r5, r1
 80010ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001158 <HAL_ADC_ConvCpltCallback+0x180>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff fa30 	bl	8000558 <__aeabi_f2d>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001100:	e9cd 4500 	strd	r4, r5, [sp]
 8001104:	4a15      	ldr	r2, [pc, #84]	@ (800115c <HAL_ADC_ConvCpltCallback+0x184>)
 8001106:	2140      	movs	r1, #64	@ 0x40
 8001108:	4815      	ldr	r0, [pc, #84]	@ (8001160 <HAL_ADC_ConvCpltCallback+0x188>)
 800110a:	f004 fe15 	bl	8005d38 <sniprintf>
 800110e:	60b8      	str	r0, [r7, #8]

		/*Transmission to the PC*/
		HAL_UART_Transmit_DMA(&huart2, string, length);
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	b29b      	uxth	r3, r3
 8001114:	461a      	mov	r2, r3
 8001116:	4912      	ldr	r1, [pc, #72]	@ (8001160 <HAL_ADC_ConvCpltCallback+0x188>)
 8001118:	4812      	ldr	r0, [pc, #72]	@ (8001164 <HAL_ADC_ConvCpltCallback+0x18c>)
 800111a:	f003 f8e1 	bl	80042e0 <HAL_UART_Transmit_DMA>
	}
}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bdb0      	pop	{r4, r5, r7, pc}
 8001126:	bf00      	nop
 8001128:	66666666 	.word	0x66666666
 800112c:	400a6666 	.word	0x400a6666
 8001130:	200001f0 	.word	0x200001f0
 8001134:	20000b5c 	.word	0x20000b5c
 8001138:	20000388 	.word	0x20000388
 800113c:	20000b58 	.word	0x20000b58
 8001140:	10624dd3 	.word	0x10624dd3
 8001144:	20000b60 	.word	0x20000b60
 8001148:	40b00000 	.word	0x40b00000
 800114c:	20000b64 	.word	0x20000b64
 8001150:	42c80000 	.word	0x42c80000
 8001154:	20000b68 	.word	0x20000b68
 8001158:	20000b6c 	.word	0x20000b6c
 800115c:	08008770 	.word	0x08008770
 8001160:	20000b70 	.word	0x20000b70
 8001164:	200002e0 	.word	0x200002e0

08001168 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800116c:	f000 fca4 	bl	8001ab8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001170:	f000 f820 	bl	80011b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001174:	f000 f988 	bl	8001488 <MX_GPIO_Init>
  MX_DMA_Init();
 8001178:	f000 f950 	bl	800141c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800117c:	f000 f924 	bl	80013c8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001180:	f000 f884 	bl	800128c <MX_ADC1_Init>
  MX_TIM2_Init();
 8001184:	f000 f8d4 	bl	8001330 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  //Configuration of the DMA mode of the ADC (which ADC, Where, How many samples)
  HAL_ADC_Start_DMA(&hadc1, dig_data, NUM_SAMPLE );
 8001188:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800118c:	4906      	ldr	r1, [pc, #24]	@ (80011a8 <main+0x40>)
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <main+0x44>)
 8001190:	f000 fe58 	bl	8001e44 <HAL_ADC_Start_DMA>

  __HAL_TIM_SET_COUNTER(&htim2,0); // reset the counter of tim2
 8001194:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <main+0x48>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2200      	movs	r2, #0
 800119a:	625a      	str	r2, [r3, #36]	@ 0x24

  // start timer (timer triggers every 1 ms (Prescaler = 8400-1 and ARR = 10-1)
  HAL_TIM_Base_Start(&htim2);
 800119c:	4804      	ldr	r0, [pc, #16]	@ (80011b0 <main+0x48>)
 800119e:	f002 fd99 	bl	8003cd4 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011a2:	bf00      	nop
 80011a4:	e7fd      	b.n	80011a2 <main+0x3a>
 80011a6:	bf00      	nop
 80011a8:	20000388 	.word	0x20000388
 80011ac:	200001f0 	.word	0x200001f0
 80011b0:	20000298 	.word	0x20000298

080011b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b094      	sub	sp, #80	@ 0x50
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 0320 	add.w	r3, r7, #32
 80011be:	2230      	movs	r2, #48	@ 0x30
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f004 fe31 	bl	8005e2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	4b29      	ldr	r3, [pc, #164]	@ (8001284 <SystemClock_Config+0xd0>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e0:	4a28      	ldr	r2, [pc, #160]	@ (8001284 <SystemClock_Config+0xd0>)
 80011e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e8:	4b26      	ldr	r3, [pc, #152]	@ (8001284 <SystemClock_Config+0xd0>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80011f4:	2300      	movs	r3, #0
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <SystemClock_Config+0xd4>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001200:	4a21      	ldr	r2, [pc, #132]	@ (8001288 <SystemClock_Config+0xd4>)
 8001202:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b1f      	ldr	r3, [pc, #124]	@ (8001288 <SystemClock_Config+0xd4>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001214:	2302      	movs	r3, #2
 8001216:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001218:	2301      	movs	r3, #1
 800121a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800121c:	2310      	movs	r3, #16
 800121e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001220:	2302      	movs	r3, #2
 8001222:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001224:	2300      	movs	r3, #0
 8001226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001228:	2310      	movs	r3, #16
 800122a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800122c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001230:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001232:	2304      	movs	r3, #4
 8001234:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001236:	2307      	movs	r3, #7
 8001238:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123a:	f107 0320 	add.w	r3, r7, #32
 800123e:	4618      	mov	r0, r3
 8001240:	f002 f860 	bl	8003304 <HAL_RCC_OscConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800124a:	f000 f98b 	bl	8001564 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124e:	230f      	movs	r3, #15
 8001250:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001252:	2302      	movs	r3, #2
 8001254:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800125a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800125e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001260:	2300      	movs	r3, #0
 8001262:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	2102      	movs	r1, #2
 800126a:	4618      	mov	r0, r3
 800126c:	f002 fac2 	bl	80037f4 <HAL_RCC_ClockConfig>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001276:	f000 f975 	bl	8001564 <Error_Handler>
  }
}
 800127a:	bf00      	nop
 800127c:	3750      	adds	r7, #80	@ 0x50
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000

0800128c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001292:	463b      	mov	r3, r7
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800129e:	4b22      	ldr	r3, [pc, #136]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012a0:	4a22      	ldr	r2, [pc, #136]	@ (800132c <MX_ADC1_Init+0xa0>)
 80012a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012a4:	4b20      	ldr	r3, [pc, #128]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012be:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80012c6:	4b18      	ldr	r3, [pc, #96]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80012cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80012ce:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012d0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80012d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012d8:	2200      	movs	r2, #0
 80012da:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012de:	2201      	movs	r2, #1
 80012e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012ec:	2201      	movs	r2, #1
 80012ee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f0:	480d      	ldr	r0, [pc, #52]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012f2:	f000 fc53 	bl	8001b9c <HAL_ADC_Init>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80012fc:	f000 f932 	bl	8001564 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001300:	2300      	movs	r3, #0
 8001302:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001304:	2301      	movs	r3, #1
 8001306:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001308:	2307      	movs	r3, #7
 800130a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130c:	463b      	mov	r3, r7
 800130e:	4619      	mov	r1, r3
 8001310:	4805      	ldr	r0, [pc, #20]	@ (8001328 <MX_ADC1_Init+0x9c>)
 8001312:	f000 fe9b 	bl	800204c <HAL_ADC_ConfigChannel>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800131c:	f000 f922 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200001f0 	.word	0x200001f0
 800132c:	40012000 	.word	0x40012000

08001330 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b086      	sub	sp, #24
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001336:	f107 0308 	add.w	r3, r7, #8
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]
 8001342:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001344:	463b      	mov	r3, r7
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800134c:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <MX_TIM2_Init+0x94>)
 800134e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001352:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8001354:	4b1b      	ldr	r3, [pc, #108]	@ (80013c4 <MX_TIM2_Init+0x94>)
 8001356:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800135a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800135c:	4b19      	ldr	r3, [pc, #100]	@ (80013c4 <MX_TIM2_Init+0x94>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 8001362:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <MX_TIM2_Init+0x94>)
 8001364:	2209      	movs	r2, #9
 8001366:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001368:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <MX_TIM2_Init+0x94>)
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136e:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <MX_TIM2_Init+0x94>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001374:	4813      	ldr	r0, [pc, #76]	@ (80013c4 <MX_TIM2_Init+0x94>)
 8001376:	f002 fc5d 	bl	8003c34 <HAL_TIM_Base_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001380:	f000 f8f0 	bl	8001564 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001384:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001388:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800138a:	f107 0308 	add.w	r3, r7, #8
 800138e:	4619      	mov	r1, r3
 8001390:	480c      	ldr	r0, [pc, #48]	@ (80013c4 <MX_TIM2_Init+0x94>)
 8001392:	f002 fcf9 	bl	8003d88 <HAL_TIM_ConfigClockSource>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800139c:	f000 f8e2 	bl	8001564 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013a0:	2320      	movs	r3, #32
 80013a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013a8:	463b      	mov	r3, r7
 80013aa:	4619      	mov	r1, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <MX_TIM2_Init+0x94>)
 80013ae:	f002 fed9 	bl	8004164 <HAL_TIMEx_MasterConfigSynchronization>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013b8:	f000 f8d4 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013bc:	bf00      	nop
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000298 	.word	0x20000298

080013c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013cc:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013ce:	4a12      	ldr	r2, [pc, #72]	@ (8001418 <MX_USART2_UART_Init+0x50>)
 80013d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013d2:	4b10      	ldr	r3, [pc, #64]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013ec:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013ee:	220c      	movs	r2, #12
 80013f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013f2:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013fe:	4805      	ldr	r0, [pc, #20]	@ (8001414 <MX_USART2_UART_Init+0x4c>)
 8001400:	f002 ff1e 	bl	8004240 <HAL_UART_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800140a:	f000 f8ab 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	200002e0 	.word	0x200002e0
 8001418:	40004400 	.word	0x40004400

0800141c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	4b17      	ldr	r3, [pc, #92]	@ (8001484 <MX_DMA_Init+0x68>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	4a16      	ldr	r2, [pc, #88]	@ (8001484 <MX_DMA_Init+0x68>)
 800142c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001430:	6313      	str	r3, [r2, #48]	@ 0x30
 8001432:	4b14      	ldr	r3, [pc, #80]	@ (8001484 <MX_DMA_Init+0x68>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	603b      	str	r3, [r7, #0]
 8001442:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <MX_DMA_Init+0x68>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	4a0f      	ldr	r2, [pc, #60]	@ (8001484 <MX_DMA_Init+0x68>)
 8001448:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800144c:	6313      	str	r3, [r2, #48]	@ 0x30
 800144e:	4b0d      	ldr	r3, [pc, #52]	@ (8001484 <MX_DMA_Init+0x68>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001456:	603b      	str	r3, [r7, #0]
 8001458:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800145a:	2200      	movs	r2, #0
 800145c:	2100      	movs	r1, #0
 800145e:	2011      	movs	r0, #17
 8001460:	f001 f979 	bl	8002756 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001464:	2011      	movs	r0, #17
 8001466:	f001 f992 	bl	800278e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	2100      	movs	r1, #0
 800146e:	2038      	movs	r0, #56	@ 0x38
 8001470:	f001 f971 	bl	8002756 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001474:	2038      	movs	r0, #56	@ 0x38
 8001476:	f001 f98a 	bl	800278e <HAL_NVIC_EnableIRQ>

}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	40023800 	.word	0x40023800

08001488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	@ 0x28
 800148c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a6:	4a2c      	ldr	r2, [pc, #176]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014a8:	f043 0304 	orr.w	r3, r3, #4
 80014ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	f003 0304 	and.w	r3, r3, #4
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b26      	ldr	r3, [pc, #152]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a25      	ldr	r2, [pc, #148]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b23      	ldr	r3, [pc, #140]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	4b1f      	ldr	r3, [pc, #124]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	4a1e      	ldr	r2, [pc, #120]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	4a17      	ldr	r2, [pc, #92]	@ (8001558 <MX_GPIO_Init+0xd0>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	6313      	str	r3, [r2, #48]	@ 0x30
 8001502:	4b15      	ldr	r3, [pc, #84]	@ (8001558 <MX_GPIO_Init+0xd0>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	2120      	movs	r1, #32
 8001512:	4812      	ldr	r0, [pc, #72]	@ (800155c <MX_GPIO_Init+0xd4>)
 8001514:	f001 fedc 	bl	80032d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001518:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800151c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800151e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001522:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	480c      	ldr	r0, [pc, #48]	@ (8001560 <MX_GPIO_Init+0xd8>)
 8001530:	f001 fd4a 	bl	8002fc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001534:	2320      	movs	r3, #32
 8001536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001538:	2301      	movs	r3, #1
 800153a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001540:	2300      	movs	r3, #0
 8001542:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	4804      	ldr	r0, [pc, #16]	@ (800155c <MX_GPIO_Init+0xd4>)
 800154c:	f001 fd3c 	bl	8002fc8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001550:	bf00      	nop
 8001552:	3728      	adds	r7, #40	@ 0x28
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	40020000 	.word	0x40020000
 8001560:	40020800 	.word	0x40020800

08001564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001568:	b672      	cpsid	i
}
 800156a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <Error_Handler+0x8>

08001570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <HAL_MspInit+0x4c>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157e:	4a0f      	ldr	r2, [pc, #60]	@ (80015bc <HAL_MspInit+0x4c>)
 8001580:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001584:	6453      	str	r3, [r2, #68]	@ 0x44
 8001586:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <HAL_MspInit+0x4c>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	603b      	str	r3, [r7, #0]
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <HAL_MspInit+0x4c>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159a:	4a08      	ldr	r2, [pc, #32]	@ (80015bc <HAL_MspInit+0x4c>)
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <HAL_MspInit+0x4c>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015ae:	2007      	movs	r0, #7
 80015b0:	f001 f8c6 	bl	8002740 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40023800 	.word	0x40023800

080015c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	@ 0x28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a33      	ldr	r2, [pc, #204]	@ (80016ac <HAL_ADC_MspInit+0xec>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d15f      	bne.n	80016a2 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	4b32      	ldr	r3, [pc, #200]	@ (80016b0 <HAL_ADC_MspInit+0xf0>)
 80015e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ea:	4a31      	ldr	r2, [pc, #196]	@ (80016b0 <HAL_ADC_MspInit+0xf0>)
 80015ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015f2:	4b2f      	ldr	r3, [pc, #188]	@ (80016b0 <HAL_ADC_MspInit+0xf0>)
 80015f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	4b2b      	ldr	r3, [pc, #172]	@ (80016b0 <HAL_ADC_MspInit+0xf0>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	4a2a      	ldr	r2, [pc, #168]	@ (80016b0 <HAL_ADC_MspInit+0xf0>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6313      	str	r3, [r2, #48]	@ 0x30
 800160e:	4b28      	ldr	r3, [pc, #160]	@ (80016b0 <HAL_ADC_MspInit+0xf0>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800161a:	2301      	movs	r3, #1
 800161c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800161e:	2303      	movs	r3, #3
 8001620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	4619      	mov	r1, r3
 800162c:	4821      	ldr	r0, [pc, #132]	@ (80016b4 <HAL_ADC_MspInit+0xf4>)
 800162e:	f001 fccb 	bl	8002fc8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001632:	4b21      	ldr	r3, [pc, #132]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 8001634:	4a21      	ldr	r2, [pc, #132]	@ (80016bc <HAL_ADC_MspInit+0xfc>)
 8001636:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001638:	4b1f      	ldr	r3, [pc, #124]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 800163a:	2200      	movs	r2, #0
 800163c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800163e:	4b1e      	ldr	r3, [pc, #120]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001644:	4b1c      	ldr	r3, [pc, #112]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 8001646:	2200      	movs	r2, #0
 8001648:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800164a:	4b1b      	ldr	r3, [pc, #108]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 800164c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001650:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001652:	4b19      	ldr	r3, [pc, #100]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 8001654:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001658:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800165a:	4b17      	ldr	r3, [pc, #92]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 800165c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001660:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001662:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 8001664:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001668:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800166a:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 800166c:	2200      	movs	r2, #0
 800166e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001670:	4b11      	ldr	r3, [pc, #68]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 8001672:	2200      	movs	r2, #0
 8001674:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001676:	4810      	ldr	r0, [pc, #64]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 8001678:	f001 f8a4 	bl	80027c4 <HAL_DMA_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001682:	f7ff ff6f 	bl	8001564 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a0b      	ldr	r2, [pc, #44]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 800168a:	639a      	str	r2, [r3, #56]	@ 0x38
 800168c:	4a0a      	ldr	r2, [pc, #40]	@ (80016b8 <HAL_ADC_MspInit+0xf8>)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2100      	movs	r1, #0
 8001696:	2012      	movs	r0, #18
 8001698:	f001 f85d 	bl	8002756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800169c:	2012      	movs	r0, #18
 800169e:	f001 f876 	bl	800278e <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80016a2:	bf00      	nop
 80016a4:	3728      	adds	r7, #40	@ 0x28
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40012000 	.word	0x40012000
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40020000 	.word	0x40020000
 80016b8:	20000238 	.word	0x20000238
 80016bc:	40026410 	.word	0x40026410

080016c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016d0:	d10d      	bne.n	80016ee <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	4b09      	ldr	r3, [pc, #36]	@ (80016fc <HAL_TIM_Base_MspInit+0x3c>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016da:	4a08      	ldr	r2, [pc, #32]	@ (80016fc <HAL_TIM_Base_MspInit+0x3c>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e2:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <HAL_TIM_Base_MspInit+0x3c>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80016ee:	bf00      	nop
 80016f0:	3714      	adds	r7, #20
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	40023800 	.word	0x40023800

08001700 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08a      	sub	sp, #40	@ 0x28
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a34      	ldr	r2, [pc, #208]	@ (80017f0 <HAL_UART_MspInit+0xf0>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d161      	bne.n	80017e6 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	4b33      	ldr	r3, [pc, #204]	@ (80017f4 <HAL_UART_MspInit+0xf4>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172a:	4a32      	ldr	r2, [pc, #200]	@ (80017f4 <HAL_UART_MspInit+0xf4>)
 800172c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001730:	6413      	str	r3, [r2, #64]	@ 0x40
 8001732:	4b30      	ldr	r3, [pc, #192]	@ (80017f4 <HAL_UART_MspInit+0xf4>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	4b2c      	ldr	r3, [pc, #176]	@ (80017f4 <HAL_UART_MspInit+0xf4>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a2b      	ldr	r2, [pc, #172]	@ (80017f4 <HAL_UART_MspInit+0xf4>)
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b29      	ldr	r3, [pc, #164]	@ (80017f4 <HAL_UART_MspInit+0xf4>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800175a:	230c      	movs	r3, #12
 800175c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800176a:	2307      	movs	r3, #7
 800176c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176e:	f107 0314 	add.w	r3, r7, #20
 8001772:	4619      	mov	r1, r3
 8001774:	4820      	ldr	r0, [pc, #128]	@ (80017f8 <HAL_UART_MspInit+0xf8>)
 8001776:	f001 fc27 	bl	8002fc8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800177a:	4b20      	ldr	r3, [pc, #128]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 800177c:	4a20      	ldr	r2, [pc, #128]	@ (8001800 <HAL_UART_MspInit+0x100>)
 800177e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001780:	4b1e      	ldr	r3, [pc, #120]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 8001782:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001786:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001788:	4b1c      	ldr	r3, [pc, #112]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 800178a:	2240      	movs	r2, #64	@ 0x40
 800178c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800178e:	4b1b      	ldr	r3, [pc, #108]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 8001790:	2200      	movs	r2, #0
 8001792:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001794:	4b19      	ldr	r3, [pc, #100]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 8001796:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800179a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800179c:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 800179e:	2200      	movs	r2, #0
 80017a0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017a2:	4b16      	ldr	r3, [pc, #88]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80017a8:	4b14      	ldr	r3, [pc, #80]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017ae:	4b13      	ldr	r3, [pc, #76]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017b4:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80017ba:	4810      	ldr	r0, [pc, #64]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 80017bc:	f001 f802 	bl	80027c4 <HAL_DMA_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80017c6:	f7ff fecd 	bl	8001564 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 80017ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80017d0:	4a0a      	ldr	r2, [pc, #40]	@ (80017fc <HAL_UART_MspInit+0xfc>)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017d6:	2200      	movs	r2, #0
 80017d8:	2100      	movs	r1, #0
 80017da:	2026      	movs	r0, #38	@ 0x26
 80017dc:	f000 ffbb 	bl	8002756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017e0:	2026      	movs	r0, #38	@ 0x26
 80017e2:	f000 ffd4 	bl	800278e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80017e6:	bf00      	nop
 80017e8:	3728      	adds	r7, #40	@ 0x28
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40004400 	.word	0x40004400
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020000 	.word	0x40020000
 80017fc:	20000328 	.word	0x20000328
 8001800:	400260a0 	.word	0x400260a0

08001804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <NMI_Handler+0x4>

0800180c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <HardFault_Handler+0x4>

08001814 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <MemManage_Handler+0x4>

0800181c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <BusFault_Handler+0x4>

08001824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <UsageFault_Handler+0x4>

0800182c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800185a:	f000 f97f 	bl	8001b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001868:	4802      	ldr	r0, [pc, #8]	@ (8001874 <DMA1_Stream6_IRQHandler+0x10>)
 800186a:	f001 f943 	bl	8002af4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000328 	.word	0x20000328

08001878 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800187c:	4802      	ldr	r0, [pc, #8]	@ (8001888 <ADC_IRQHandler+0x10>)
 800187e:	f000 f9d0 	bl	8001c22 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200001f0 	.word	0x200001f0

0800188c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001890:	4802      	ldr	r0, [pc, #8]	@ (800189c <USART2_IRQHandler+0x10>)
 8001892:	f002 fd95 	bl	80043c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	200002e0 	.word	0x200002e0

080018a0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018a4:	4802      	ldr	r0, [pc, #8]	@ (80018b0 <DMA2_Stream0_IRQHandler+0x10>)
 80018a6:	f001 f925 	bl	8002af4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000238 	.word	0x20000238

080018b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  return 1;
 80018b8:	2301      	movs	r3, #1
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <_kill>:

int _kill(int pid, int sig)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018ce:	f004 faff 	bl	8005ed0 <__errno>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2216      	movs	r2, #22
 80018d6:	601a      	str	r2, [r3, #0]
  return -1;
 80018d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <_exit>:

void _exit (int status)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018ec:	f04f 31ff 	mov.w	r1, #4294967295
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff ffe7 	bl	80018c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018f6:	bf00      	nop
 80018f8:	e7fd      	b.n	80018f6 <_exit+0x12>

080018fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	e00a      	b.n	8001922 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800190c:	f3af 8000 	nop.w
 8001910:	4601      	mov	r1, r0
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	1c5a      	adds	r2, r3, #1
 8001916:	60ba      	str	r2, [r7, #8]
 8001918:	b2ca      	uxtb	r2, r1
 800191a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	3301      	adds	r3, #1
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	429a      	cmp	r2, r3
 8001928:	dbf0      	blt.n	800190c <_read+0x12>
  }

  return len;
 800192a:	687b      	ldr	r3, [r7, #4]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
 8001944:	e009      	b.n	800195a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	1c5a      	adds	r2, r3, #1
 800194a:	60ba      	str	r2, [r7, #8]
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	3301      	adds	r3, #1
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	697a      	ldr	r2, [r7, #20]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	429a      	cmp	r2, r3
 8001960:	dbf1      	blt.n	8001946 <_write+0x12>
  }
  return len;
 8001962:	687b      	ldr	r3, [r7, #4]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <_close>:

int _close(int file)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001974:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001978:	4618      	mov	r0, r3
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001994:	605a      	str	r2, [r3, #4]
  return 0;
 8001996:	2300      	movs	r3, #0
}
 8001998:	4618      	mov	r0, r3
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <_isatty>:

int _isatty(int file)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019ac:	2301      	movs	r3, #1
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b085      	sub	sp, #20
 80019be:	af00      	add	r7, sp, #0
 80019c0:	60f8      	str	r0, [r7, #12]
 80019c2:	60b9      	str	r1, [r7, #8]
 80019c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019dc:	4a14      	ldr	r2, [pc, #80]	@ (8001a30 <_sbrk+0x5c>)
 80019de:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <_sbrk+0x60>)
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e8:	4b13      	ldr	r3, [pc, #76]	@ (8001a38 <_sbrk+0x64>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d102      	bne.n	80019f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f0:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <_sbrk+0x64>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	@ (8001a3c <_sbrk+0x68>)
 80019f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019f6:	4b10      	ldr	r3, [pc, #64]	@ (8001a38 <_sbrk+0x64>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d207      	bcs.n	8001a14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a04:	f004 fa64 	bl	8005ed0 <__errno>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	220c      	movs	r2, #12
 8001a0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a12:	e009      	b.n	8001a28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a14:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a1a:	4b07      	ldr	r3, [pc, #28]	@ (8001a38 <_sbrk+0x64>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	4a05      	ldr	r2, [pc, #20]	@ (8001a38 <_sbrk+0x64>)
 8001a24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a26:	68fb      	ldr	r3, [r7, #12]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20018000 	.word	0x20018000
 8001a34:	00000400 	.word	0x00000400
 8001a38:	20000bb0 	.word	0x20000bb0
 8001a3c:	20000d08 	.word	0x20000d08

08001a40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <SystemInit+0x20>)
 8001a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a4a:	4a05      	ldr	r2, [pc, #20]	@ (8001a60 <SystemInit+0x20>)
 8001a4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a9c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a68:	f7ff ffea 	bl	8001a40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a6c:	480c      	ldr	r0, [pc, #48]	@ (8001aa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a6e:	490d      	ldr	r1, [pc, #52]	@ (8001aa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a70:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a74:	e002      	b.n	8001a7c <LoopCopyDataInit>

08001a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7a:	3304      	adds	r3, #4

08001a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a80:	d3f9      	bcc.n	8001a76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a82:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a84:	4c0a      	ldr	r4, [pc, #40]	@ (8001ab0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a88:	e001      	b.n	8001a8e <LoopFillZerobss>

08001a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a8c:	3204      	adds	r2, #4

08001a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a90:	d3fb      	bcc.n	8001a8a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001a92:	f004 fa23 	bl	8005edc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a96:	f7ff fb67 	bl	8001168 <main>
  bx  lr    
 8001a9a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a9c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001aa8:	08008b54 	.word	0x08008b54
  ldr r2, =_sbss
 8001aac:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ab0:	20000d04 	.word	0x20000d04

08001ab4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ab4:	e7fe      	b.n	8001ab4 <DMA1_Stream0_IRQHandler>
	...

08001ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001abc:	4b0e      	ldr	r3, [pc, #56]	@ (8001af8 <HAL_Init+0x40>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8001af8 <HAL_Init+0x40>)
 8001ac2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ac6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8001af8 <HAL_Init+0x40>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a0a      	ldr	r2, [pc, #40]	@ (8001af8 <HAL_Init+0x40>)
 8001ace:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ad2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad4:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <HAL_Init+0x40>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a07      	ldr	r2, [pc, #28]	@ (8001af8 <HAL_Init+0x40>)
 8001ada:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ade:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae0:	2003      	movs	r0, #3
 8001ae2:	f000 fe2d 	bl	8002740 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	f000 f808 	bl	8001afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aec:	f7ff fd40 	bl	8001570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40023c00 	.word	0x40023c00

08001afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <HAL_InitTick+0x54>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <HAL_InitTick+0x58>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 fe45 	bl	80027aa <HAL_SYSTICK_Config>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e00e      	b.n	8001b48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b0f      	cmp	r3, #15
 8001b2e:	d80a      	bhi.n	8001b46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b30:	2200      	movs	r2, #0
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	f04f 30ff 	mov.w	r0, #4294967295
 8001b38:	f000 fe0d 	bl	8002756 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b3c:	4a06      	ldr	r2, [pc, #24]	@ (8001b58 <HAL_InitTick+0x5c>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	e000      	b.n	8001b48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000000 	.word	0x20000000
 8001b54:	20000008 	.word	0x20000008
 8001b58:	20000004 	.word	0x20000004

08001b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b60:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <HAL_IncTick+0x20>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <HAL_IncTick+0x24>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a04      	ldr	r2, [pc, #16]	@ (8001b80 <HAL_IncTick+0x24>)
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000008 	.word	0x20000008
 8001b80:	20000bb4 	.word	0x20000bb4

08001b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return uwTick;
 8001b88:	4b03      	ldr	r3, [pc, #12]	@ (8001b98 <HAL_GetTick+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000bb4 	.word	0x20000bb4

08001b9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e033      	b.n	8001c1a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d109      	bne.n	8001bce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7ff fd00 	bl	80015c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd2:	f003 0310 	and.w	r3, r3, #16
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d118      	bne.n	8001c0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bde:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001be2:	f023 0302 	bic.w	r3, r3, #2
 8001be6:	f043 0202 	orr.w	r2, r3, #2
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 fb4e 	bl	8002290 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	f023 0303 	bic.w	r3, r3, #3
 8001c02:	f043 0201 	orr.w	r2, r3, #1
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c0a:	e001      	b.n	8001c10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b086      	sub	sp, #24
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	617b      	str	r3, [r7, #20]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f003 0302 	and.w	r3, r3, #2
 8001c48:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	f003 0320 	and.w	r3, r3, #32
 8001c50:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d049      	beq.n	8001cec <HAL_ADC_IRQHandler+0xca>
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d046      	beq.n	8001cec <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c62:	f003 0310 	and.w	r3, r3, #16
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d105      	bne.n	8001c76 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d12b      	bne.n	8001cdc <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d127      	bne.n	8001cdc <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c92:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d006      	beq.n	8001ca8 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d119      	bne.n	8001cdc <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 0220 	bic.w	r2, r2, #32
 8001cb6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d105      	bne.n	8001cdc <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd4:	f043 0201 	orr.w	r2, r3, #1
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f7ff f97b 	bl	8000fd8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f06f 0212 	mvn.w	r2, #18
 8001cea:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cfa:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d057      	beq.n	8001db2 <HAL_ADC_IRQHandler+0x190>
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d054      	beq.n	8001db2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0c:	f003 0310 	and.w	r3, r3, #16
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d105      	bne.n	8001d20 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d18:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d139      	bne.n	8001da2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d34:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d006      	beq.n	8001d4a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d12b      	bne.n	8001da2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d124      	bne.n	8001da2 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d11d      	bne.n	8001da2 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d119      	bne.n	8001da2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	685a      	ldr	r2, [r3, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d7c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d105      	bne.n	8001da2 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9a:	f043 0201 	orr.w	r2, r3, #1
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 fbf2 	bl	800258c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f06f 020c 	mvn.w	r2, #12
 8001db0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dc0:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d017      	beq.n	8001df8 <HAL_ADC_IRQHandler+0x1d6>
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d014      	beq.n	8001df8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d10d      	bne.n	8001df8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f91b 	bl	8002024 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f06f 0201 	mvn.w	r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f003 0320 	and.w	r3, r3, #32
 8001dfe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e06:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d015      	beq.n	8001e3a <HAL_ADC_IRQHandler+0x218>
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d012      	beq.n	8001e3a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e18:	f043 0202 	orr.w	r2, r3, #2
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f06f 0220 	mvn.w	r2, #32
 8001e28:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f000 f904 	bl	8002038 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f06f 0220 	mvn.w	r2, #32
 8001e38:	601a      	str	r2, [r3, #0]
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	3718      	adds	r7, #24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d101      	bne.n	8001e62 <HAL_ADC_Start_DMA+0x1e>
 8001e5e:	2302      	movs	r3, #2
 8001e60:	e0ce      	b.n	8002000 <HAL_ADC_Start_DMA+0x1bc>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2201      	movs	r2, #1
 8001e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d018      	beq.n	8001eaa <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f042 0201 	orr.w	r2, r2, #1
 8001e86:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e88:	4b5f      	ldr	r3, [pc, #380]	@ (8002008 <HAL_ADC_Start_DMA+0x1c4>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a5f      	ldr	r2, [pc, #380]	@ (800200c <HAL_ADC_Start_DMA+0x1c8>)
 8001e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e92:	0c9a      	lsrs	r2, r3, #18
 8001e94:	4613      	mov	r3, r2
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	4413      	add	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001e9c:	e002      	b.n	8001ea4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f9      	bne.n	8001e9e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001eb8:	d107      	bne.n	8001eca <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ec8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	f040 8086 	bne.w	8001fe6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001ee2:	f023 0301 	bic.w	r3, r3, #1
 8001ee6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d007      	beq.n	8001f0c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f00:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f04:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f18:	d106      	bne.n	8001f28 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1e:	f023 0206 	bic.w	r2, r3, #6
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f26:	e002      	b.n	8001f2e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f36:	4b36      	ldr	r3, [pc, #216]	@ (8002010 <HAL_ADC_Start_DMA+0x1cc>)
 8001f38:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f3e:	4a35      	ldr	r2, [pc, #212]	@ (8002014 <HAL_ADC_Start_DMA+0x1d0>)
 8001f40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f46:	4a34      	ldr	r2, [pc, #208]	@ (8002018 <HAL_ADC_Start_DMA+0x1d4>)
 8001f48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f4e:	4a33      	ldr	r2, [pc, #204]	@ (800201c <HAL_ADC_Start_DMA+0x1d8>)
 8001f50:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f5a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001f6a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f7a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	334c      	adds	r3, #76	@ 0x4c
 8001f86:	4619      	mov	r1, r3
 8001f88:	68ba      	ldr	r2, [r7, #8]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f000 fcc8 	bl	8002920 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f003 031f 	and.w	r3, r3, #31
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10f      	bne.n	8001fbc <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d129      	bne.n	8001ffe <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001fb8:	609a      	str	r2, [r3, #8]
 8001fba:	e020      	b.n	8001ffe <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a17      	ldr	r2, [pc, #92]	@ (8002020 <HAL_ADC_Start_DMA+0x1dc>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d11b      	bne.n	8001ffe <HAL_ADC_Start_DMA+0x1ba>
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d114      	bne.n	8001ffe <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	e00b      	b.n	8001ffe <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	f043 0210 	orr.w	r2, r3, #16
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff6:	f043 0201 	orr.w	r2, r3, #1
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20000000 	.word	0x20000000
 800200c:	431bde83 	.word	0x431bde83
 8002010:	40012300 	.word	0x40012300
 8002014:	08002489 	.word	0x08002489
 8002018:	08002543 	.word	0x08002543
 800201c:	0800255f 	.word	0x0800255f
 8002020:	40012000 	.word	0x40012000

08002024 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002060:	2b01      	cmp	r3, #1
 8002062:	d101      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x1c>
 8002064:	2302      	movs	r3, #2
 8002066:	e105      	b.n	8002274 <HAL_ADC_ConfigChannel+0x228>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b09      	cmp	r3, #9
 8002076:	d925      	bls.n	80020c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68d9      	ldr	r1, [r3, #12]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	b29b      	uxth	r3, r3
 8002084:	461a      	mov	r2, r3
 8002086:	4613      	mov	r3, r2
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	4413      	add	r3, r2
 800208c:	3b1e      	subs	r3, #30
 800208e:	2207      	movs	r2, #7
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43da      	mvns	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	400a      	ands	r2, r1
 800209c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68d9      	ldr	r1, [r3, #12]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	4618      	mov	r0, r3
 80020b0:	4603      	mov	r3, r0
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	4403      	add	r3, r0
 80020b6:	3b1e      	subs	r3, #30
 80020b8:	409a      	lsls	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	430a      	orrs	r2, r1
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	e022      	b.n	800210a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6919      	ldr	r1, [r3, #16]
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	461a      	mov	r2, r3
 80020d2:	4613      	mov	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4413      	add	r3, r2
 80020d8:	2207      	movs	r2, #7
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43da      	mvns	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	400a      	ands	r2, r1
 80020e6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6919      	ldr	r1, [r3, #16]
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	4618      	mov	r0, r3
 80020fa:	4603      	mov	r3, r0
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	4403      	add	r3, r0
 8002100:	409a      	lsls	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b06      	cmp	r3, #6
 8002110:	d824      	bhi.n	800215c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	3b05      	subs	r3, #5
 8002124:	221f      	movs	r2, #31
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43da      	mvns	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	400a      	ands	r2, r1
 8002132:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	b29b      	uxth	r3, r3
 8002140:	4618      	mov	r0, r3
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	4613      	mov	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4413      	add	r3, r2
 800214c:	3b05      	subs	r3, #5
 800214e:	fa00 f203 	lsl.w	r2, r0, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	430a      	orrs	r2, r1
 8002158:	635a      	str	r2, [r3, #52]	@ 0x34
 800215a:	e04c      	b.n	80021f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b0c      	cmp	r3, #12
 8002162:	d824      	bhi.n	80021ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	3b23      	subs	r3, #35	@ 0x23
 8002176:	221f      	movs	r2, #31
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43da      	mvns	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	400a      	ands	r2, r1
 8002184:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	b29b      	uxth	r3, r3
 8002192:	4618      	mov	r0, r3
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4413      	add	r3, r2
 800219e:	3b23      	subs	r3, #35	@ 0x23
 80021a0:	fa00 f203 	lsl.w	r2, r0, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	430a      	orrs	r2, r1
 80021aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80021ac:	e023      	b.n	80021f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	4613      	mov	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	3b41      	subs	r3, #65	@ 0x41
 80021c0:	221f      	movs	r2, #31
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43da      	mvns	r2, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	400a      	ands	r2, r1
 80021ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	4618      	mov	r0, r3
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	3b41      	subs	r3, #65	@ 0x41
 80021ea:	fa00 f203 	lsl.w	r2, r0, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021f6:	4b22      	ldr	r3, [pc, #136]	@ (8002280 <HAL_ADC_ConfigChannel+0x234>)
 80021f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a21      	ldr	r2, [pc, #132]	@ (8002284 <HAL_ADC_ConfigChannel+0x238>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d109      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x1cc>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b12      	cmp	r3, #18
 800220a:	d105      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a19      	ldr	r2, [pc, #100]	@ (8002284 <HAL_ADC_ConfigChannel+0x238>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d123      	bne.n	800226a <HAL_ADC_ConfigChannel+0x21e>
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2b10      	cmp	r3, #16
 8002228:	d003      	beq.n	8002232 <HAL_ADC_ConfigChannel+0x1e6>
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2b11      	cmp	r3, #17
 8002230:	d11b      	bne.n	800226a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2b10      	cmp	r3, #16
 8002244:	d111      	bne.n	800226a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002246:	4b10      	ldr	r3, [pc, #64]	@ (8002288 <HAL_ADC_ConfigChannel+0x23c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a10      	ldr	r2, [pc, #64]	@ (800228c <HAL_ADC_ConfigChannel+0x240>)
 800224c:	fba2 2303 	umull	r2, r3, r2, r3
 8002250:	0c9a      	lsrs	r2, r3, #18
 8002252:	4613      	mov	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800225c:	e002      	b.n	8002264 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	3b01      	subs	r3, #1
 8002262:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1f9      	bne.n	800225e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	40012300 	.word	0x40012300
 8002284:	40012000 	.word	0x40012000
 8002288:	20000000 	.word	0x20000000
 800228c:	431bde83 	.word	0x431bde83

08002290 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002298:	4b79      	ldr	r3, [pc, #484]	@ (8002480 <ADC_Init+0x1f0>)
 800229a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	431a      	orrs	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6859      	ldr	r1, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	021a      	lsls	r2, r3, #8
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80022e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6859      	ldr	r1, [r3, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800230a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6899      	ldr	r1, [r3, #8]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002322:	4a58      	ldr	r2, [pc, #352]	@ (8002484 <ADC_Init+0x1f4>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d022      	beq.n	800236e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689a      	ldr	r2, [r3, #8]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002336:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6899      	ldr	r1, [r3, #8]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	430a      	orrs	r2, r1
 8002348:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002358:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	6899      	ldr	r1, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	e00f      	b.n	800238e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800237c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689a      	ldr	r2, [r3, #8]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800238c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 0202 	bic.w	r2, r2, #2
 800239c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6899      	ldr	r1, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	7e1b      	ldrb	r3, [r3, #24]
 80023a8:	005a      	lsls	r2, r3, #1
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d01b      	beq.n	80023f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023ca:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80023da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6859      	ldr	r1, [r3, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e6:	3b01      	subs	r3, #1
 80023e8:	035a      	lsls	r2, r3, #13
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	605a      	str	r2, [r3, #4]
 80023f2:	e007      	b.n	8002404 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	685a      	ldr	r2, [r3, #4]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002402:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002412:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	3b01      	subs	r3, #1
 8002420:	051a      	lsls	r2, r3, #20
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	430a      	orrs	r2, r1
 8002428:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002438:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	6899      	ldr	r1, [r3, #8]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002446:	025a      	lsls	r2, r3, #9
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689a      	ldr	r2, [r3, #8]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800245e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6899      	ldr	r1, [r3, #8]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	029a      	lsls	r2, r3, #10
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	430a      	orrs	r2, r1
 8002472:	609a      	str	r2, [r3, #8]
}
 8002474:	bf00      	nop
 8002476:	3714      	adds	r7, #20
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	40012300 	.word	0x40012300
 8002484:	0f000001 	.word	0x0f000001

08002488 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002494:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d13c      	bne.n	800251c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d12b      	bne.n	8002514 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d127      	bne.n	8002514 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ca:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d006      	beq.n	80024e0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d119      	bne.n	8002514 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0220 	bic.w	r2, r2, #32
 80024ee:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002500:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d105      	bne.n	8002514 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250c:	f043 0201 	orr.w	r2, r3, #1
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f7fe fd5f 	bl	8000fd8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800251a:	e00e      	b.n	800253a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002520:	f003 0310 	and.w	r3, r3, #16
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002528:	68f8      	ldr	r0, [r7, #12]
 800252a:	f7ff fd85 	bl	8002038 <HAL_ADC_ErrorCallback>
}
 800252e:	e004      	b.n	800253a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	4798      	blx	r3
}
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b084      	sub	sp, #16
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800254e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f7fe fd17 	bl	8000f84 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002556:	bf00      	nop
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b084      	sub	sp, #16
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800256a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2240      	movs	r2, #64	@ 0x40
 8002570:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002576:	f043 0204 	orr.w	r2, r3, #4
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f7ff fd5a 	bl	8002038 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002584:	bf00      	nop
 8002586:	3710      	adds	r7, #16
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002594:	bf00      	nop
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b0:	4b0c      	ldr	r3, [pc, #48]	@ (80025e4 <__NVIC_SetPriorityGrouping+0x44>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025bc:	4013      	ands	r3, r2
 80025be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025d2:	4a04      	ldr	r2, [pc, #16]	@ (80025e4 <__NVIC_SetPriorityGrouping+0x44>)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	60d3      	str	r3, [r2, #12]
}
 80025d8:	bf00      	nop
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025ec:	4b04      	ldr	r3, [pc, #16]	@ (8002600 <__NVIC_GetPriorityGrouping+0x18>)
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	0a1b      	lsrs	r3, r3, #8
 80025f2:	f003 0307 	and.w	r3, r3, #7
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	2b00      	cmp	r3, #0
 8002614:	db0b      	blt.n	800262e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	f003 021f 	and.w	r2, r3, #31
 800261c:	4907      	ldr	r1, [pc, #28]	@ (800263c <__NVIC_EnableIRQ+0x38>)
 800261e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002622:	095b      	lsrs	r3, r3, #5
 8002624:	2001      	movs	r0, #1
 8002626:	fa00 f202 	lsl.w	r2, r0, r2
 800262a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	e000e100 	.word	0xe000e100

08002640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	6039      	str	r1, [r7, #0]
 800264a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800264c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002650:	2b00      	cmp	r3, #0
 8002652:	db0a      	blt.n	800266a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	b2da      	uxtb	r2, r3
 8002658:	490c      	ldr	r1, [pc, #48]	@ (800268c <__NVIC_SetPriority+0x4c>)
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	0112      	lsls	r2, r2, #4
 8002660:	b2d2      	uxtb	r2, r2
 8002662:	440b      	add	r3, r1
 8002664:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002668:	e00a      	b.n	8002680 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	b2da      	uxtb	r2, r3
 800266e:	4908      	ldr	r1, [pc, #32]	@ (8002690 <__NVIC_SetPriority+0x50>)
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	f003 030f 	and.w	r3, r3, #15
 8002676:	3b04      	subs	r3, #4
 8002678:	0112      	lsls	r2, r2, #4
 800267a:	b2d2      	uxtb	r2, r2
 800267c:	440b      	add	r3, r1
 800267e:	761a      	strb	r2, [r3, #24]
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000e100 	.word	0xe000e100
 8002690:	e000ed00 	.word	0xe000ed00

08002694 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002694:	b480      	push	{r7}
 8002696:	b089      	sub	sp, #36	@ 0x24
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f003 0307 	and.w	r3, r3, #7
 80026a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	f1c3 0307 	rsb	r3, r3, #7
 80026ae:	2b04      	cmp	r3, #4
 80026b0:	bf28      	it	cs
 80026b2:	2304      	movcs	r3, #4
 80026b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	3304      	adds	r3, #4
 80026ba:	2b06      	cmp	r3, #6
 80026bc:	d902      	bls.n	80026c4 <NVIC_EncodePriority+0x30>
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	3b03      	subs	r3, #3
 80026c2:	e000      	b.n	80026c6 <NVIC_EncodePriority+0x32>
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026c8:	f04f 32ff 	mov.w	r2, #4294967295
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	43da      	mvns	r2, r3
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	401a      	ands	r2, r3
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026dc:	f04f 31ff 	mov.w	r1, #4294967295
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	fa01 f303 	lsl.w	r3, r1, r3
 80026e6:	43d9      	mvns	r1, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ec:	4313      	orrs	r3, r2
         );
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3724      	adds	r7, #36	@ 0x24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
	...

080026fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3b01      	subs	r3, #1
 8002708:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800270c:	d301      	bcc.n	8002712 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800270e:	2301      	movs	r3, #1
 8002710:	e00f      	b.n	8002732 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002712:	4a0a      	ldr	r2, [pc, #40]	@ (800273c <SysTick_Config+0x40>)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	3b01      	subs	r3, #1
 8002718:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800271a:	210f      	movs	r1, #15
 800271c:	f04f 30ff 	mov.w	r0, #4294967295
 8002720:	f7ff ff8e 	bl	8002640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002724:	4b05      	ldr	r3, [pc, #20]	@ (800273c <SysTick_Config+0x40>)
 8002726:	2200      	movs	r2, #0
 8002728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800272a:	4b04      	ldr	r3, [pc, #16]	@ (800273c <SysTick_Config+0x40>)
 800272c:	2207      	movs	r2, #7
 800272e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	e000e010 	.word	0xe000e010

08002740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f7ff ff29 	bl	80025a0 <__NVIC_SetPriorityGrouping>
}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002756:	b580      	push	{r7, lr}
 8002758:	b086      	sub	sp, #24
 800275a:	af00      	add	r7, sp, #0
 800275c:	4603      	mov	r3, r0
 800275e:	60b9      	str	r1, [r7, #8]
 8002760:	607a      	str	r2, [r7, #4]
 8002762:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002764:	2300      	movs	r3, #0
 8002766:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002768:	f7ff ff3e 	bl	80025e8 <__NVIC_GetPriorityGrouping>
 800276c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	68b9      	ldr	r1, [r7, #8]
 8002772:	6978      	ldr	r0, [r7, #20]
 8002774:	f7ff ff8e 	bl	8002694 <NVIC_EncodePriority>
 8002778:	4602      	mov	r2, r0
 800277a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800277e:	4611      	mov	r1, r2
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff ff5d 	bl	8002640 <__NVIC_SetPriority>
}
 8002786:	bf00      	nop
 8002788:	3718      	adds	r7, #24
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b082      	sub	sp, #8
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff ff31 	bl	8002604 <__NVIC_EnableIRQ>
}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}

080027aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027aa:	b580      	push	{r7, lr}
 80027ac:	b082      	sub	sp, #8
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff ffa2 	bl	80026fc <SysTick_Config>
 80027b8:	4603      	mov	r3, r0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027d0:	f7ff f9d8 	bl	8001b84 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e099      	b.n	8002914 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2202      	movs	r2, #2
 80027e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f022 0201 	bic.w	r2, r2, #1
 80027fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002800:	e00f      	b.n	8002822 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002802:	f7ff f9bf 	bl	8001b84 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b05      	cmp	r3, #5
 800280e:	d908      	bls.n	8002822 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2220      	movs	r2, #32
 8002814:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2203      	movs	r2, #3
 800281a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e078      	b.n	8002914 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1e8      	bne.n	8002802 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	4b38      	ldr	r3, [pc, #224]	@ (800291c <HAL_DMA_Init+0x158>)
 800283c:	4013      	ands	r3, r2
 800283e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800284e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	691b      	ldr	r3, [r3, #16]
 8002854:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800285a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002866:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	4313      	orrs	r3, r2
 8002872:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002878:	2b04      	cmp	r3, #4
 800287a:	d107      	bne.n	800288c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002884:	4313      	orrs	r3, r2
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	4313      	orrs	r3, r2
 800288a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	697a      	ldr	r2, [r7, #20]
 8002892:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	f023 0307 	bic.w	r3, r3, #7
 80028a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b2:	2b04      	cmp	r3, #4
 80028b4:	d117      	bne.n	80028e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	4313      	orrs	r3, r2
 80028be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00e      	beq.n	80028e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f000 fb01 	bl	8002ed0 <DMA_CheckFifoParam>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d008      	beq.n	80028e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2240      	movs	r2, #64	@ 0x40
 80028d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80028e2:	2301      	movs	r3, #1
 80028e4:	e016      	b.n	8002914 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 fab8 	bl	8002e64 <DMA_CalcBaseAndBitshift>
 80028f4:	4603      	mov	r3, r0
 80028f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028fc:	223f      	movs	r2, #63	@ 0x3f
 80028fe:	409a      	lsls	r2, r3
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	f010803f 	.word	0xf010803f

08002920 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
 800292c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800292e:	2300      	movs	r3, #0
 8002930:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002936:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800293e:	2b01      	cmp	r3, #1
 8002940:	d101      	bne.n	8002946 <HAL_DMA_Start_IT+0x26>
 8002942:	2302      	movs	r3, #2
 8002944:	e040      	b.n	80029c8 <HAL_DMA_Start_IT+0xa8>
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2201      	movs	r2, #1
 800294a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2b01      	cmp	r3, #1
 8002958:	d12f      	bne.n	80029ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2202      	movs	r2, #2
 800295e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	68b9      	ldr	r1, [r7, #8]
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 fa4a 	bl	8002e08 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002978:	223f      	movs	r2, #63	@ 0x3f
 800297a:	409a      	lsls	r2, r3
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0216 	orr.w	r2, r2, #22
 800298e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002994:	2b00      	cmp	r3, #0
 8002996:	d007      	beq.n	80029a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 0208 	orr.w	r2, r2, #8
 80029a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0201 	orr.w	r2, r2, #1
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	e005      	b.n	80029c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029c2:	2302      	movs	r3, #2
 80029c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3718      	adds	r7, #24
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029de:	f7ff f8d1 	bl	8001b84 <HAL_GetTick>
 80029e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d008      	beq.n	8002a02 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2280      	movs	r2, #128	@ 0x80
 80029f4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e052      	b.n	8002aa8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0216 	bic.w	r2, r2, #22
 8002a10:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695a      	ldr	r2, [r3, #20]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a20:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d103      	bne.n	8002a32 <HAL_DMA_Abort+0x62>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d007      	beq.n	8002a42 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f022 0208 	bic.w	r2, r2, #8
 8002a40:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 0201 	bic.w	r2, r2, #1
 8002a50:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a52:	e013      	b.n	8002a7c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a54:	f7ff f896 	bl	8001b84 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b05      	cmp	r3, #5
 8002a60:	d90c      	bls.n	8002a7c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2220      	movs	r2, #32
 8002a66:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e015      	b.n	8002aa8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1e4      	bne.n	8002a54 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a8e:	223f      	movs	r2, #63	@ 0x3f
 8002a90:	409a      	lsls	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d004      	beq.n	8002ace <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2280      	movs	r2, #128	@ 0x80
 8002ac8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e00c      	b.n	8002ae8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2205      	movs	r2, #5
 8002ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0201 	bic.w	r2, r2, #1
 8002ae4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b00:	4b8e      	ldr	r3, [pc, #568]	@ (8002d3c <HAL_DMA_IRQHandler+0x248>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a8e      	ldr	r2, [pc, #568]	@ (8002d40 <HAL_DMA_IRQHandler+0x24c>)
 8002b06:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0a:	0a9b      	lsrs	r3, r3, #10
 8002b0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b1e:	2208      	movs	r2, #8
 8002b20:	409a      	lsls	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	4013      	ands	r3, r2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d01a      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d013      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 0204 	bic.w	r2, r2, #4
 8002b46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b4c:	2208      	movs	r2, #8
 8002b4e:	409a      	lsls	r2, r3
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b58:	f043 0201 	orr.w	r2, r3, #1
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b64:	2201      	movs	r2, #1
 8002b66:	409a      	lsls	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d012      	beq.n	8002b96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	695b      	ldr	r3, [r3, #20]
 8002b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00b      	beq.n	8002b96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b82:	2201      	movs	r2, #1
 8002b84:	409a      	lsls	r2, r3
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b8e:	f043 0202 	orr.w	r2, r3, #2
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b9a:	2204      	movs	r2, #4
 8002b9c:	409a      	lsls	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d012      	beq.n	8002bcc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00b      	beq.n	8002bcc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb8:	2204      	movs	r2, #4
 8002bba:	409a      	lsls	r2, r3
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc4:	f043 0204 	orr.w	r2, r3, #4
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd0:	2210      	movs	r2, #16
 8002bd2:	409a      	lsls	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d043      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d03c      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bee:	2210      	movs	r2, #16
 8002bf0:	409a      	lsls	r2, r3
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d018      	beq.n	8002c36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d108      	bne.n	8002c24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d024      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	4798      	blx	r3
 8002c22:	e01f      	b.n	8002c64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d01b      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	4798      	blx	r3
 8002c34:	e016      	b.n	8002c64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d107      	bne.n	8002c54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 0208 	bic.w	r2, r2, #8
 8002c52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d003      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c68:	2220      	movs	r2, #32
 8002c6a:	409a      	lsls	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 808f 	beq.w	8002d94 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0310 	and.w	r3, r3, #16
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 8087 	beq.w	8002d94 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	409a      	lsls	r2, r3
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b05      	cmp	r3, #5
 8002c9c:	d136      	bne.n	8002d0c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f022 0216 	bic.w	r2, r2, #22
 8002cac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	695a      	ldr	r2, [r3, #20]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d103      	bne.n	8002cce <HAL_DMA_IRQHandler+0x1da>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d007      	beq.n	8002cde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 0208 	bic.w	r2, r2, #8
 8002cdc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce2:	223f      	movs	r2, #63	@ 0x3f
 8002ce4:	409a      	lsls	r2, r3
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d07e      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	4798      	blx	r3
        }
        return;
 8002d0a:	e079      	b.n	8002e00 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d01d      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10d      	bne.n	8002d44 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d031      	beq.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	4798      	blx	r3
 8002d38:	e02c      	b.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
 8002d3a:	bf00      	nop
 8002d3c:	20000000 	.word	0x20000000
 8002d40:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d023      	beq.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	4798      	blx	r3
 8002d54:	e01e      	b.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d10f      	bne.n	8002d84 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0210 	bic.w	r2, r2, #16
 8002d72:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d003      	beq.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d032      	beq.n	8002e02 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d022      	beq.n	8002dee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2205      	movs	r2, #5
 8002dac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0201 	bic.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d307      	bcc.n	8002ddc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1f2      	bne.n	8002dc0 <HAL_DMA_IRQHandler+0x2cc>
 8002dda:	e000      	b.n	8002dde <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ddc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d005      	beq.n	8002e02 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	4798      	blx	r3
 8002dfe:	e000      	b.n	8002e02 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e00:	bf00      	nop
    }
  }
}
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
 8002e14:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002e24:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2b40      	cmp	r3, #64	@ 0x40
 8002e34:	d108      	bne.n	8002e48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e46:	e007      	b.n	8002e58 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	60da      	str	r2, [r3, #12]
}
 8002e58:	bf00      	nop
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	3b10      	subs	r3, #16
 8002e74:	4a14      	ldr	r2, [pc, #80]	@ (8002ec8 <DMA_CalcBaseAndBitshift+0x64>)
 8002e76:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7a:	091b      	lsrs	r3, r3, #4
 8002e7c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e7e:	4a13      	ldr	r2, [pc, #76]	@ (8002ecc <DMA_CalcBaseAndBitshift+0x68>)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	4413      	add	r3, r2
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	461a      	mov	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d909      	bls.n	8002ea6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e9a:	f023 0303 	bic.w	r3, r3, #3
 8002e9e:	1d1a      	adds	r2, r3, #4
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ea4:	e007      	b.n	8002eb6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002eae:	f023 0303 	bic.w	r3, r3, #3
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3714      	adds	r7, #20
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	aaaaaaab 	.word	0xaaaaaaab
 8002ecc:	080087b0 	.word	0x080087b0

08002ed0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d11f      	bne.n	8002f2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	2b03      	cmp	r3, #3
 8002eee:	d856      	bhi.n	8002f9e <DMA_CheckFifoParam+0xce>
 8002ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ef8 <DMA_CheckFifoParam+0x28>)
 8002ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef6:	bf00      	nop
 8002ef8:	08002f09 	.word	0x08002f09
 8002efc:	08002f1b 	.word	0x08002f1b
 8002f00:	08002f09 	.word	0x08002f09
 8002f04:	08002f9f 	.word	0x08002f9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d046      	beq.n	8002fa2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f18:	e043      	b.n	8002fa2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f22:	d140      	bne.n	8002fa6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f28:	e03d      	b.n	8002fa6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f32:	d121      	bne.n	8002f78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2b03      	cmp	r3, #3
 8002f38:	d837      	bhi.n	8002faa <DMA_CheckFifoParam+0xda>
 8002f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f40 <DMA_CheckFifoParam+0x70>)
 8002f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f40:	08002f51 	.word	0x08002f51
 8002f44:	08002f57 	.word	0x08002f57
 8002f48:	08002f51 	.word	0x08002f51
 8002f4c:	08002f69 	.word	0x08002f69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	73fb      	strb	r3, [r7, #15]
      break;
 8002f54:	e030      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d025      	beq.n	8002fae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f66:	e022      	b.n	8002fae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f6c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f70:	d11f      	bne.n	8002fb2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f76:	e01c      	b.n	8002fb2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d903      	bls.n	8002f86 <DMA_CheckFifoParam+0xb6>
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	2b03      	cmp	r3, #3
 8002f82:	d003      	beq.n	8002f8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f84:	e018      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	73fb      	strb	r3, [r7, #15]
      break;
 8002f8a:	e015      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00e      	beq.n	8002fb6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f9c:	e00b      	b.n	8002fb6 <DMA_CheckFifoParam+0xe6>
      break;
 8002f9e:	bf00      	nop
 8002fa0:	e00a      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fa2:	bf00      	nop
 8002fa4:	e008      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fa6:	bf00      	nop
 8002fa8:	e006      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002faa:	bf00      	nop
 8002fac:	e004      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fae:	bf00      	nop
 8002fb0:	e002      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002fb2:	bf00      	nop
 8002fb4:	e000      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fb6:	bf00      	nop
    }
  } 
  
  return status; 
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3714      	adds	r7, #20
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop

08002fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b089      	sub	sp, #36	@ 0x24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fde:	2300      	movs	r3, #0
 8002fe0:	61fb      	str	r3, [r7, #28]
 8002fe2:	e159      	b.n	8003298 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	f040 8148 	bne.w	8003292 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	2b01      	cmp	r3, #1
 800300c:	d005      	beq.n	800301a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003016:	2b02      	cmp	r3, #2
 8003018:	d130      	bne.n	800307c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	2203      	movs	r2, #3
 8003026:	fa02 f303 	lsl.w	r3, r2, r3
 800302a:	43db      	mvns	r3, r3
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	4013      	ands	r3, r2
 8003030:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4313      	orrs	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003050:	2201      	movs	r2, #1
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	43db      	mvns	r3, r3
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4013      	ands	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	091b      	lsrs	r3, r3, #4
 8003066:	f003 0201 	and.w	r2, r3, #1
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4313      	orrs	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f003 0303 	and.w	r3, r3, #3
 8003084:	2b03      	cmp	r3, #3
 8003086:	d017      	beq.n	80030b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	2203      	movs	r2, #3
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	43db      	mvns	r3, r3
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	4013      	ands	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 0303 	and.w	r3, r3, #3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d123      	bne.n	800310c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	08da      	lsrs	r2, r3, #3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	3208      	adds	r2, #8
 80030cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	f003 0307 	and.w	r3, r3, #7
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	220f      	movs	r2, #15
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	4013      	ands	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	691a      	ldr	r2, [r3, #16]
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	08da      	lsrs	r2, r3, #3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	3208      	adds	r2, #8
 8003106:	69b9      	ldr	r1, [r7, #24]
 8003108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	2203      	movs	r2, #3
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	43db      	mvns	r3, r3
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	4013      	ands	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f003 0203 	and.w	r2, r3, #3
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 80a2 	beq.w	8003292 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800314e:	2300      	movs	r3, #0
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	4b57      	ldr	r3, [pc, #348]	@ (80032b0 <HAL_GPIO_Init+0x2e8>)
 8003154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003156:	4a56      	ldr	r2, [pc, #344]	@ (80032b0 <HAL_GPIO_Init+0x2e8>)
 8003158:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800315c:	6453      	str	r3, [r2, #68]	@ 0x44
 800315e:	4b54      	ldr	r3, [pc, #336]	@ (80032b0 <HAL_GPIO_Init+0x2e8>)
 8003160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003162:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800316a:	4a52      	ldr	r2, [pc, #328]	@ (80032b4 <HAL_GPIO_Init+0x2ec>)
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	089b      	lsrs	r3, r3, #2
 8003170:	3302      	adds	r3, #2
 8003172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003176:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	220f      	movs	r2, #15
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43db      	mvns	r3, r3
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	4013      	ands	r3, r2
 800318c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a49      	ldr	r2, [pc, #292]	@ (80032b8 <HAL_GPIO_Init+0x2f0>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d019      	beq.n	80031ca <HAL_GPIO_Init+0x202>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a48      	ldr	r2, [pc, #288]	@ (80032bc <HAL_GPIO_Init+0x2f4>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d013      	beq.n	80031c6 <HAL_GPIO_Init+0x1fe>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a47      	ldr	r2, [pc, #284]	@ (80032c0 <HAL_GPIO_Init+0x2f8>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d00d      	beq.n	80031c2 <HAL_GPIO_Init+0x1fa>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a46      	ldr	r2, [pc, #280]	@ (80032c4 <HAL_GPIO_Init+0x2fc>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d007      	beq.n	80031be <HAL_GPIO_Init+0x1f6>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a45      	ldr	r2, [pc, #276]	@ (80032c8 <HAL_GPIO_Init+0x300>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d101      	bne.n	80031ba <HAL_GPIO_Init+0x1f2>
 80031b6:	2304      	movs	r3, #4
 80031b8:	e008      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031ba:	2307      	movs	r3, #7
 80031bc:	e006      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031be:	2303      	movs	r3, #3
 80031c0:	e004      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031c2:	2302      	movs	r3, #2
 80031c4:	e002      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031ca:	2300      	movs	r3, #0
 80031cc:	69fa      	ldr	r2, [r7, #28]
 80031ce:	f002 0203 	and.w	r2, r2, #3
 80031d2:	0092      	lsls	r2, r2, #2
 80031d4:	4093      	lsls	r3, r2
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	4313      	orrs	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031dc:	4935      	ldr	r1, [pc, #212]	@ (80032b4 <HAL_GPIO_Init+0x2ec>)
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	089b      	lsrs	r3, r3, #2
 80031e2:	3302      	adds	r3, #2
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031ea:	4b38      	ldr	r3, [pc, #224]	@ (80032cc <HAL_GPIO_Init+0x304>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	43db      	mvns	r3, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4013      	ands	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	4313      	orrs	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800320e:	4a2f      	ldr	r2, [pc, #188]	@ (80032cc <HAL_GPIO_Init+0x304>)
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003214:	4b2d      	ldr	r3, [pc, #180]	@ (80032cc <HAL_GPIO_Init+0x304>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	43db      	mvns	r3, r3
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4013      	ands	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d003      	beq.n	8003238 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	4313      	orrs	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003238:	4a24      	ldr	r2, [pc, #144]	@ (80032cc <HAL_GPIO_Init+0x304>)
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800323e:	4b23      	ldr	r3, [pc, #140]	@ (80032cc <HAL_GPIO_Init+0x304>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	43db      	mvns	r3, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4013      	ands	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4313      	orrs	r3, r2
 8003260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003262:	4a1a      	ldr	r2, [pc, #104]	@ (80032cc <HAL_GPIO_Init+0x304>)
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003268:	4b18      	ldr	r3, [pc, #96]	@ (80032cc <HAL_GPIO_Init+0x304>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	43db      	mvns	r3, r3
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4013      	ands	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	4313      	orrs	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800328c:	4a0f      	ldr	r2, [pc, #60]	@ (80032cc <HAL_GPIO_Init+0x304>)
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	3301      	adds	r3, #1
 8003296:	61fb      	str	r3, [r7, #28]
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	2b0f      	cmp	r3, #15
 800329c:	f67f aea2 	bls.w	8002fe4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032a0:	bf00      	nop
 80032a2:	bf00      	nop
 80032a4:	3724      	adds	r7, #36	@ 0x24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	40023800 	.word	0x40023800
 80032b4:	40013800 	.word	0x40013800
 80032b8:	40020000 	.word	0x40020000
 80032bc:	40020400 	.word	0x40020400
 80032c0:	40020800 	.word	0x40020800
 80032c4:	40020c00 	.word	0x40020c00
 80032c8:	40021000 	.word	0x40021000
 80032cc:	40013c00 	.word	0x40013c00

080032d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	807b      	strh	r3, [r7, #2]
 80032dc:	4613      	mov	r3, r2
 80032de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032e0:	787b      	ldrb	r3, [r7, #1]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d003      	beq.n	80032ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032e6:	887a      	ldrh	r2, [r7, #2]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032ec:	e003      	b.n	80032f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032ee:	887b      	ldrh	r3, [r7, #2]
 80032f0:	041a      	lsls	r2, r3, #16
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	619a      	str	r2, [r3, #24]
}
 80032f6:	bf00      	nop
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
	...

08003304 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b086      	sub	sp, #24
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e267      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d075      	beq.n	800340e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003322:	4b88      	ldr	r3, [pc, #544]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f003 030c 	and.w	r3, r3, #12
 800332a:	2b04      	cmp	r3, #4
 800332c:	d00c      	beq.n	8003348 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800332e:	4b85      	ldr	r3, [pc, #532]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003336:	2b08      	cmp	r3, #8
 8003338:	d112      	bne.n	8003360 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800333a:	4b82      	ldr	r3, [pc, #520]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003342:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003346:	d10b      	bne.n	8003360 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003348:	4b7e      	ldr	r3, [pc, #504]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d05b      	beq.n	800340c <HAL_RCC_OscConfig+0x108>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d157      	bne.n	800340c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e242      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003368:	d106      	bne.n	8003378 <HAL_RCC_OscConfig+0x74>
 800336a:	4b76      	ldr	r3, [pc, #472]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a75      	ldr	r2, [pc, #468]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003370:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003374:	6013      	str	r3, [r2, #0]
 8003376:	e01d      	b.n	80033b4 <HAL_RCC_OscConfig+0xb0>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003380:	d10c      	bne.n	800339c <HAL_RCC_OscConfig+0x98>
 8003382:	4b70      	ldr	r3, [pc, #448]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a6f      	ldr	r2, [pc, #444]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003388:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800338c:	6013      	str	r3, [r2, #0]
 800338e:	4b6d      	ldr	r3, [pc, #436]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a6c      	ldr	r2, [pc, #432]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003398:	6013      	str	r3, [r2, #0]
 800339a:	e00b      	b.n	80033b4 <HAL_RCC_OscConfig+0xb0>
 800339c:	4b69      	ldr	r3, [pc, #420]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a68      	ldr	r2, [pc, #416]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 80033a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033a6:	6013      	str	r3, [r2, #0]
 80033a8:	4b66      	ldr	r3, [pc, #408]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a65      	ldr	r2, [pc, #404]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 80033ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d013      	beq.n	80033e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033bc:	f7fe fbe2 	bl	8001b84 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033c4:	f7fe fbde 	bl	8001b84 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b64      	cmp	r3, #100	@ 0x64
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e207      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033d6:	4b5b      	ldr	r3, [pc, #364]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d0f0      	beq.n	80033c4 <HAL_RCC_OscConfig+0xc0>
 80033e2:	e014      	b.n	800340e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e4:	f7fe fbce 	bl	8001b84 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033ec:	f7fe fbca 	bl	8001b84 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b64      	cmp	r3, #100	@ 0x64
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e1f3      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033fe:	4b51      	ldr	r3, [pc, #324]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1f0      	bne.n	80033ec <HAL_RCC_OscConfig+0xe8>
 800340a:	e000      	b.n	800340e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d063      	beq.n	80034e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800341a:	4b4a      	ldr	r3, [pc, #296]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f003 030c 	and.w	r3, r3, #12
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00b      	beq.n	800343e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003426:	4b47      	ldr	r3, [pc, #284]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800342e:	2b08      	cmp	r3, #8
 8003430:	d11c      	bne.n	800346c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003432:	4b44      	ldr	r3, [pc, #272]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d116      	bne.n	800346c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800343e:	4b41      	ldr	r3, [pc, #260]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d005      	beq.n	8003456 <HAL_RCC_OscConfig+0x152>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d001      	beq.n	8003456 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e1c7      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003456:	4b3b      	ldr	r3, [pc, #236]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	4937      	ldr	r1, [pc, #220]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003466:	4313      	orrs	r3, r2
 8003468:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800346a:	e03a      	b.n	80034e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d020      	beq.n	80034b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003474:	4b34      	ldr	r3, [pc, #208]	@ (8003548 <HAL_RCC_OscConfig+0x244>)
 8003476:	2201      	movs	r2, #1
 8003478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800347a:	f7fe fb83 	bl	8001b84 <HAL_GetTick>
 800347e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003480:	e008      	b.n	8003494 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003482:	f7fe fb7f 	bl	8001b84 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e1a8      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003494:	4b2b      	ldr	r3, [pc, #172]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d0f0      	beq.n	8003482 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a0:	4b28      	ldr	r3, [pc, #160]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	4925      	ldr	r1, [pc, #148]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	600b      	str	r3, [r1, #0]
 80034b4:	e015      	b.n	80034e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034b6:	4b24      	ldr	r3, [pc, #144]	@ (8003548 <HAL_RCC_OscConfig+0x244>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034bc:	f7fe fb62 	bl	8001b84 <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034c4:	f7fe fb5e 	bl	8001b84 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e187      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f0      	bne.n	80034c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d036      	beq.n	800355c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d016      	beq.n	8003524 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034f6:	4b15      	ldr	r3, [pc, #84]	@ (800354c <HAL_RCC_OscConfig+0x248>)
 80034f8:	2201      	movs	r2, #1
 80034fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fc:	f7fe fb42 	bl	8001b84 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003504:	f7fe fb3e 	bl	8001b84 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e167      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003516:	4b0b      	ldr	r3, [pc, #44]	@ (8003544 <HAL_RCC_OscConfig+0x240>)
 8003518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0x200>
 8003522:	e01b      	b.n	800355c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003524:	4b09      	ldr	r3, [pc, #36]	@ (800354c <HAL_RCC_OscConfig+0x248>)
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800352a:	f7fe fb2b 	bl	8001b84 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003530:	e00e      	b.n	8003550 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003532:	f7fe fb27 	bl	8001b84 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d907      	bls.n	8003550 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e150      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
 8003544:	40023800 	.word	0x40023800
 8003548:	42470000 	.word	0x42470000
 800354c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003550:	4b88      	ldr	r3, [pc, #544]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003552:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d1ea      	bne.n	8003532 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 8097 	beq.w	8003698 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800356a:	2300      	movs	r3, #0
 800356c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800356e:	4b81      	ldr	r3, [pc, #516]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10f      	bne.n	800359a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	60bb      	str	r3, [r7, #8]
 800357e:	4b7d      	ldr	r3, [pc, #500]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003582:	4a7c      	ldr	r2, [pc, #496]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003588:	6413      	str	r3, [r2, #64]	@ 0x40
 800358a:	4b7a      	ldr	r3, [pc, #488]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003592:	60bb      	str	r3, [r7, #8]
 8003594:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003596:	2301      	movs	r3, #1
 8003598:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800359a:	4b77      	ldr	r3, [pc, #476]	@ (8003778 <HAL_RCC_OscConfig+0x474>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d118      	bne.n	80035d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035a6:	4b74      	ldr	r3, [pc, #464]	@ (8003778 <HAL_RCC_OscConfig+0x474>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a73      	ldr	r2, [pc, #460]	@ (8003778 <HAL_RCC_OscConfig+0x474>)
 80035ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035b2:	f7fe fae7 	bl	8001b84 <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035b8:	e008      	b.n	80035cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ba:	f7fe fae3 	bl	8001b84 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e10c      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035cc:	4b6a      	ldr	r3, [pc, #424]	@ (8003778 <HAL_RCC_OscConfig+0x474>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0f0      	beq.n	80035ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d106      	bne.n	80035ee <HAL_RCC_OscConfig+0x2ea>
 80035e0:	4b64      	ldr	r3, [pc, #400]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 80035e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035e4:	4a63      	ldr	r2, [pc, #396]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 80035e6:	f043 0301 	orr.w	r3, r3, #1
 80035ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80035ec:	e01c      	b.n	8003628 <HAL_RCC_OscConfig+0x324>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	2b05      	cmp	r3, #5
 80035f4:	d10c      	bne.n	8003610 <HAL_RCC_OscConfig+0x30c>
 80035f6:	4b5f      	ldr	r3, [pc, #380]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 80035f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035fa:	4a5e      	ldr	r2, [pc, #376]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 80035fc:	f043 0304 	orr.w	r3, r3, #4
 8003600:	6713      	str	r3, [r2, #112]	@ 0x70
 8003602:	4b5c      	ldr	r3, [pc, #368]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003606:	4a5b      	ldr	r2, [pc, #364]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003608:	f043 0301 	orr.w	r3, r3, #1
 800360c:	6713      	str	r3, [r2, #112]	@ 0x70
 800360e:	e00b      	b.n	8003628 <HAL_RCC_OscConfig+0x324>
 8003610:	4b58      	ldr	r3, [pc, #352]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003614:	4a57      	ldr	r2, [pc, #348]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003616:	f023 0301 	bic.w	r3, r3, #1
 800361a:	6713      	str	r3, [r2, #112]	@ 0x70
 800361c:	4b55      	ldr	r3, [pc, #340]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 800361e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003620:	4a54      	ldr	r2, [pc, #336]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003622:	f023 0304 	bic.w	r3, r3, #4
 8003626:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d015      	beq.n	800365c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003630:	f7fe faa8 	bl	8001b84 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003636:	e00a      	b.n	800364e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003638:	f7fe faa4 	bl	8001b84 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003646:	4293      	cmp	r3, r2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e0cb      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800364e:	4b49      	ldr	r3, [pc, #292]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d0ee      	beq.n	8003638 <HAL_RCC_OscConfig+0x334>
 800365a:	e014      	b.n	8003686 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800365c:	f7fe fa92 	bl	8001b84 <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003662:	e00a      	b.n	800367a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003664:	f7fe fa8e 	bl	8001b84 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003672:	4293      	cmp	r3, r2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e0b5      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800367a:	4b3e      	ldr	r3, [pc, #248]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 800367c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1ee      	bne.n	8003664 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003686:	7dfb      	ldrb	r3, [r7, #23]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d105      	bne.n	8003698 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800368c:	4b39      	ldr	r3, [pc, #228]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 800368e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003690:	4a38      	ldr	r2, [pc, #224]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003696:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	2b00      	cmp	r3, #0
 800369e:	f000 80a1 	beq.w	80037e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036a2:	4b34      	ldr	r3, [pc, #208]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f003 030c 	and.w	r3, r3, #12
 80036aa:	2b08      	cmp	r3, #8
 80036ac:	d05c      	beq.n	8003768 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	699b      	ldr	r3, [r3, #24]
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d141      	bne.n	800373a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b6:	4b31      	ldr	r3, [pc, #196]	@ (800377c <HAL_RCC_OscConfig+0x478>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036bc:	f7fe fa62 	bl	8001b84 <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c4:	f7fe fa5e 	bl	8001b84 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e087      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036d6:	4b27      	ldr	r3, [pc, #156]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1f0      	bne.n	80036c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	69da      	ldr	r2, [r3, #28]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	431a      	orrs	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f0:	019b      	lsls	r3, r3, #6
 80036f2:	431a      	orrs	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f8:	085b      	lsrs	r3, r3, #1
 80036fa:	3b01      	subs	r3, #1
 80036fc:	041b      	lsls	r3, r3, #16
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003704:	061b      	lsls	r3, r3, #24
 8003706:	491b      	ldr	r1, [pc, #108]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 8003708:	4313      	orrs	r3, r2
 800370a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800370c:	4b1b      	ldr	r3, [pc, #108]	@ (800377c <HAL_RCC_OscConfig+0x478>)
 800370e:	2201      	movs	r2, #1
 8003710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003712:	f7fe fa37 	bl	8001b84 <HAL_GetTick>
 8003716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003718:	e008      	b.n	800372c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800371a:	f7fe fa33 	bl	8001b84 <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e05c      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800372c:	4b11      	ldr	r3, [pc, #68]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0f0      	beq.n	800371a <HAL_RCC_OscConfig+0x416>
 8003738:	e054      	b.n	80037e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373a:	4b10      	ldr	r3, [pc, #64]	@ (800377c <HAL_RCC_OscConfig+0x478>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003740:	f7fe fa20 	bl	8001b84 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003748:	f7fe fa1c 	bl	8001b84 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e045      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800375a:	4b06      	ldr	r3, [pc, #24]	@ (8003774 <HAL_RCC_OscConfig+0x470>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f0      	bne.n	8003748 <HAL_RCC_OscConfig+0x444>
 8003766:	e03d      	b.n	80037e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d107      	bne.n	8003780 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e038      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
 8003774:	40023800 	.word	0x40023800
 8003778:	40007000 	.word	0x40007000
 800377c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003780:	4b1b      	ldr	r3, [pc, #108]	@ (80037f0 <HAL_RCC_OscConfig+0x4ec>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d028      	beq.n	80037e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003798:	429a      	cmp	r2, r3
 800379a:	d121      	bne.n	80037e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d11a      	bne.n	80037e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80037b0:	4013      	ands	r3, r2
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80037b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d111      	bne.n	80037e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c6:	085b      	lsrs	r3, r3, #1
 80037c8:	3b01      	subs	r3, #1
 80037ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d107      	bne.n	80037e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037dc:	429a      	cmp	r2, r3
 80037de:	d001      	beq.n	80037e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e000      	b.n	80037e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3718      	adds	r7, #24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	40023800 	.word	0x40023800

080037f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d101      	bne.n	8003808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e0cc      	b.n	80039a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003808:	4b68      	ldr	r3, [pc, #416]	@ (80039ac <HAL_RCC_ClockConfig+0x1b8>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0307 	and.w	r3, r3, #7
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	429a      	cmp	r2, r3
 8003814:	d90c      	bls.n	8003830 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003816:	4b65      	ldr	r3, [pc, #404]	@ (80039ac <HAL_RCC_ClockConfig+0x1b8>)
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	b2d2      	uxtb	r2, r2
 800381c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800381e:	4b63      	ldr	r3, [pc, #396]	@ (80039ac <HAL_RCC_ClockConfig+0x1b8>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	683a      	ldr	r2, [r7, #0]
 8003828:	429a      	cmp	r2, r3
 800382a:	d001      	beq.n	8003830 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e0b8      	b.n	80039a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d020      	beq.n	800387e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0304 	and.w	r3, r3, #4
 8003844:	2b00      	cmp	r3, #0
 8003846:	d005      	beq.n	8003854 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003848:	4b59      	ldr	r3, [pc, #356]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	4a58      	ldr	r2, [pc, #352]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 800384e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003852:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0308 	and.w	r3, r3, #8
 800385c:	2b00      	cmp	r3, #0
 800385e:	d005      	beq.n	800386c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003860:	4b53      	ldr	r3, [pc, #332]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	4a52      	ldr	r2, [pc, #328]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003866:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800386a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800386c:	4b50      	ldr	r3, [pc, #320]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	494d      	ldr	r1, [pc, #308]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 800387a:	4313      	orrs	r3, r2
 800387c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	d044      	beq.n	8003914 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d107      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003892:	4b47      	ldr	r3, [pc, #284]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d119      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e07f      	b.n	80039a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d003      	beq.n	80038b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038ae:	2b03      	cmp	r3, #3
 80038b0:	d107      	bne.n	80038c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038b2:	4b3f      	ldr	r3, [pc, #252]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d109      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e06f      	b.n	80039a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038c2:	4b3b      	ldr	r3, [pc, #236]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e067      	b.n	80039a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038d2:	4b37      	ldr	r3, [pc, #220]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f023 0203 	bic.w	r2, r3, #3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	4934      	ldr	r1, [pc, #208]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038e4:	f7fe f94e 	bl	8001b84 <HAL_GetTick>
 80038e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ea:	e00a      	b.n	8003902 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038ec:	f7fe f94a 	bl	8001b84 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e04f      	b.n	80039a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003902:	4b2b      	ldr	r3, [pc, #172]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f003 020c 	and.w	r2, r3, #12
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	429a      	cmp	r2, r3
 8003912:	d1eb      	bne.n	80038ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003914:	4b25      	ldr	r3, [pc, #148]	@ (80039ac <HAL_RCC_ClockConfig+0x1b8>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0307 	and.w	r3, r3, #7
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	429a      	cmp	r2, r3
 8003920:	d20c      	bcs.n	800393c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003922:	4b22      	ldr	r3, [pc, #136]	@ (80039ac <HAL_RCC_ClockConfig+0x1b8>)
 8003924:	683a      	ldr	r2, [r7, #0]
 8003926:	b2d2      	uxtb	r2, r2
 8003928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800392a:	4b20      	ldr	r3, [pc, #128]	@ (80039ac <HAL_RCC_ClockConfig+0x1b8>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	429a      	cmp	r2, r3
 8003936:	d001      	beq.n	800393c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e032      	b.n	80039a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0304 	and.w	r3, r3, #4
 8003944:	2b00      	cmp	r3, #0
 8003946:	d008      	beq.n	800395a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003948:	4b19      	ldr	r3, [pc, #100]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	4916      	ldr	r1, [pc, #88]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003956:	4313      	orrs	r3, r2
 8003958:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0308 	and.w	r3, r3, #8
 8003962:	2b00      	cmp	r3, #0
 8003964:	d009      	beq.n	800397a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003966:	4b12      	ldr	r3, [pc, #72]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	490e      	ldr	r1, [pc, #56]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003976:	4313      	orrs	r3, r2
 8003978:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800397a:	f000 f821 	bl	80039c0 <HAL_RCC_GetSysClockFreq>
 800397e:	4602      	mov	r2, r0
 8003980:	4b0b      	ldr	r3, [pc, #44]	@ (80039b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	091b      	lsrs	r3, r3, #4
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	490a      	ldr	r1, [pc, #40]	@ (80039b4 <HAL_RCC_ClockConfig+0x1c0>)
 800398c:	5ccb      	ldrb	r3, [r1, r3]
 800398e:	fa22 f303 	lsr.w	r3, r2, r3
 8003992:	4a09      	ldr	r2, [pc, #36]	@ (80039b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003996:	4b09      	ldr	r3, [pc, #36]	@ (80039bc <HAL_RCC_ClockConfig+0x1c8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4618      	mov	r0, r3
 800399c:	f7fe f8ae 	bl	8001afc <HAL_InitTick>

  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	40023c00 	.word	0x40023c00
 80039b0:	40023800 	.word	0x40023800
 80039b4:	08008798 	.word	0x08008798
 80039b8:	20000000 	.word	0x20000000
 80039bc:	20000004 	.word	0x20000004

080039c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039c4:	b094      	sub	sp, #80	@ 0x50
 80039c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80039d4:	2300      	movs	r3, #0
 80039d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039d8:	4b79      	ldr	r3, [pc, #484]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f003 030c 	and.w	r3, r3, #12
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	d00d      	beq.n	8003a00 <HAL_RCC_GetSysClockFreq+0x40>
 80039e4:	2b08      	cmp	r3, #8
 80039e6:	f200 80e1 	bhi.w	8003bac <HAL_RCC_GetSysClockFreq+0x1ec>
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <HAL_RCC_GetSysClockFreq+0x34>
 80039ee:	2b04      	cmp	r3, #4
 80039f0:	d003      	beq.n	80039fa <HAL_RCC_GetSysClockFreq+0x3a>
 80039f2:	e0db      	b.n	8003bac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039f4:	4b73      	ldr	r3, [pc, #460]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x204>)
 80039f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039f8:	e0db      	b.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039fa:	4b73      	ldr	r3, [pc, #460]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0x208>)
 80039fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039fe:	e0d8      	b.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a00:	4b6f      	ldr	r3, [pc, #444]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a08:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a0a:	4b6d      	ldr	r3, [pc, #436]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d063      	beq.n	8003ade <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a16:	4b6a      	ldr	r3, [pc, #424]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	099b      	lsrs	r3, r3, #6
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a28:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a32:	4622      	mov	r2, r4
 8003a34:	462b      	mov	r3, r5
 8003a36:	f04f 0000 	mov.w	r0, #0
 8003a3a:	f04f 0100 	mov.w	r1, #0
 8003a3e:	0159      	lsls	r1, r3, #5
 8003a40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a44:	0150      	lsls	r0, r2, #5
 8003a46:	4602      	mov	r2, r0
 8003a48:	460b      	mov	r3, r1
 8003a4a:	4621      	mov	r1, r4
 8003a4c:	1a51      	subs	r1, r2, r1
 8003a4e:	6139      	str	r1, [r7, #16]
 8003a50:	4629      	mov	r1, r5
 8003a52:	eb63 0301 	sbc.w	r3, r3, r1
 8003a56:	617b      	str	r3, [r7, #20]
 8003a58:	f04f 0200 	mov.w	r2, #0
 8003a5c:	f04f 0300 	mov.w	r3, #0
 8003a60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a64:	4659      	mov	r1, fp
 8003a66:	018b      	lsls	r3, r1, #6
 8003a68:	4651      	mov	r1, sl
 8003a6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a6e:	4651      	mov	r1, sl
 8003a70:	018a      	lsls	r2, r1, #6
 8003a72:	4651      	mov	r1, sl
 8003a74:	ebb2 0801 	subs.w	r8, r2, r1
 8003a78:	4659      	mov	r1, fp
 8003a7a:	eb63 0901 	sbc.w	r9, r3, r1
 8003a7e:	f04f 0200 	mov.w	r2, #0
 8003a82:	f04f 0300 	mov.w	r3, #0
 8003a86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a92:	4690      	mov	r8, r2
 8003a94:	4699      	mov	r9, r3
 8003a96:	4623      	mov	r3, r4
 8003a98:	eb18 0303 	adds.w	r3, r8, r3
 8003a9c:	60bb      	str	r3, [r7, #8]
 8003a9e:	462b      	mov	r3, r5
 8003aa0:	eb49 0303 	adc.w	r3, r9, r3
 8003aa4:	60fb      	str	r3, [r7, #12]
 8003aa6:	f04f 0200 	mov.w	r2, #0
 8003aaa:	f04f 0300 	mov.w	r3, #0
 8003aae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ab2:	4629      	mov	r1, r5
 8003ab4:	024b      	lsls	r3, r1, #9
 8003ab6:	4621      	mov	r1, r4
 8003ab8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003abc:	4621      	mov	r1, r4
 8003abe:	024a      	lsls	r2, r1, #9
 8003ac0:	4610      	mov	r0, r2
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003aca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003acc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ad0:	f7fd f8c2 	bl	8000c58 <__aeabi_uldivmod>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	4613      	mov	r3, r2
 8003ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003adc:	e058      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ade:	4b38      	ldr	r3, [pc, #224]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	099b      	lsrs	r3, r3, #6
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	4611      	mov	r1, r2
 8003aea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003aee:	623b      	str	r3, [r7, #32]
 8003af0:	2300      	movs	r3, #0
 8003af2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003af4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003af8:	4642      	mov	r2, r8
 8003afa:	464b      	mov	r3, r9
 8003afc:	f04f 0000 	mov.w	r0, #0
 8003b00:	f04f 0100 	mov.w	r1, #0
 8003b04:	0159      	lsls	r1, r3, #5
 8003b06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b0a:	0150      	lsls	r0, r2, #5
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4641      	mov	r1, r8
 8003b12:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b16:	4649      	mov	r1, r9
 8003b18:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b1c:	f04f 0200 	mov.w	r2, #0
 8003b20:	f04f 0300 	mov.w	r3, #0
 8003b24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b30:	ebb2 040a 	subs.w	r4, r2, sl
 8003b34:	eb63 050b 	sbc.w	r5, r3, fp
 8003b38:	f04f 0200 	mov.w	r2, #0
 8003b3c:	f04f 0300 	mov.w	r3, #0
 8003b40:	00eb      	lsls	r3, r5, #3
 8003b42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b46:	00e2      	lsls	r2, r4, #3
 8003b48:	4614      	mov	r4, r2
 8003b4a:	461d      	mov	r5, r3
 8003b4c:	4643      	mov	r3, r8
 8003b4e:	18e3      	adds	r3, r4, r3
 8003b50:	603b      	str	r3, [r7, #0]
 8003b52:	464b      	mov	r3, r9
 8003b54:	eb45 0303 	adc.w	r3, r5, r3
 8003b58:	607b      	str	r3, [r7, #4]
 8003b5a:	f04f 0200 	mov.w	r2, #0
 8003b5e:	f04f 0300 	mov.w	r3, #0
 8003b62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b66:	4629      	mov	r1, r5
 8003b68:	028b      	lsls	r3, r1, #10
 8003b6a:	4621      	mov	r1, r4
 8003b6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b70:	4621      	mov	r1, r4
 8003b72:	028a      	lsls	r2, r1, #10
 8003b74:	4610      	mov	r0, r2
 8003b76:	4619      	mov	r1, r3
 8003b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	61bb      	str	r3, [r7, #24]
 8003b7e:	61fa      	str	r2, [r7, #28]
 8003b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b84:	f7fd f868 	bl	8000c58 <__aeabi_uldivmod>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b90:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	0c1b      	lsrs	r3, r3, #16
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003ba0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003baa:	e002      	b.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bac:	4b05      	ldr	r3, [pc, #20]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003bae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3750      	adds	r7, #80	@ 0x50
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bbe:	bf00      	nop
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	00f42400 	.word	0x00f42400
 8003bc8:	007a1200 	.word	0x007a1200

08003bcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bd0:	4b03      	ldr	r3, [pc, #12]	@ (8003be0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	20000000 	.word	0x20000000

08003be4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003be8:	f7ff fff0 	bl	8003bcc <HAL_RCC_GetHCLKFreq>
 8003bec:	4602      	mov	r2, r0
 8003bee:	4b05      	ldr	r3, [pc, #20]	@ (8003c04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	0a9b      	lsrs	r3, r3, #10
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	4903      	ldr	r1, [pc, #12]	@ (8003c08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bfa:	5ccb      	ldrb	r3, [r1, r3]
 8003bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40023800 	.word	0x40023800
 8003c08:	080087a8 	.word	0x080087a8

08003c0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c10:	f7ff ffdc 	bl	8003bcc <HAL_RCC_GetHCLKFreq>
 8003c14:	4602      	mov	r2, r0
 8003c16:	4b05      	ldr	r3, [pc, #20]	@ (8003c2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	0b5b      	lsrs	r3, r3, #13
 8003c1c:	f003 0307 	and.w	r3, r3, #7
 8003c20:	4903      	ldr	r1, [pc, #12]	@ (8003c30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c22:	5ccb      	ldrb	r3, [r1, r3]
 8003c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	40023800 	.word	0x40023800
 8003c30:	080087a8 	.word	0x080087a8

08003c34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e041      	b.n	8003cca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d106      	bne.n	8003c60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f7fd fd30 	bl	80016c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2202      	movs	r2, #2
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3304      	adds	r3, #4
 8003c70:	4619      	mov	r1, r3
 8003c72:	4610      	mov	r0, r2
 8003c74:	f000 f950 	bl	8003f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
	...

08003cd4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d001      	beq.n	8003cec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e03c      	b.n	8003d66 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a1e      	ldr	r2, [pc, #120]	@ (8003d74 <HAL_TIM_Base_Start+0xa0>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d018      	beq.n	8003d30 <HAL_TIM_Base_Start+0x5c>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d06:	d013      	beq.n	8003d30 <HAL_TIM_Base_Start+0x5c>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a1a      	ldr	r2, [pc, #104]	@ (8003d78 <HAL_TIM_Base_Start+0xa4>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d00e      	beq.n	8003d30 <HAL_TIM_Base_Start+0x5c>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a19      	ldr	r2, [pc, #100]	@ (8003d7c <HAL_TIM_Base_Start+0xa8>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d009      	beq.n	8003d30 <HAL_TIM_Base_Start+0x5c>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a17      	ldr	r2, [pc, #92]	@ (8003d80 <HAL_TIM_Base_Start+0xac>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d004      	beq.n	8003d30 <HAL_TIM_Base_Start+0x5c>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a16      	ldr	r2, [pc, #88]	@ (8003d84 <HAL_TIM_Base_Start+0xb0>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d111      	bne.n	8003d54 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f003 0307 	and.w	r3, r3, #7
 8003d3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2b06      	cmp	r3, #6
 8003d40:	d010      	beq.n	8003d64 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f042 0201 	orr.w	r2, r2, #1
 8003d50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d52:	e007      	b.n	8003d64 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f042 0201 	orr.w	r2, r2, #1
 8003d62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3714      	adds	r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40010000 	.word	0x40010000
 8003d78:	40000400 	.word	0x40000400
 8003d7c:	40000800 	.word	0x40000800
 8003d80:	40000c00 	.word	0x40000c00
 8003d84:	40014000 	.word	0x40014000

08003d88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d92:	2300      	movs	r3, #0
 8003d94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d101      	bne.n	8003da4 <HAL_TIM_ConfigClockSource+0x1c>
 8003da0:	2302      	movs	r3, #2
 8003da2:	e0b4      	b.n	8003f0e <HAL_TIM_ConfigClockSource+0x186>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2202      	movs	r2, #2
 8003db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003dc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003dca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68ba      	ldr	r2, [r7, #8]
 8003dd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ddc:	d03e      	beq.n	8003e5c <HAL_TIM_ConfigClockSource+0xd4>
 8003dde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003de2:	f200 8087 	bhi.w	8003ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8003de6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dea:	f000 8086 	beq.w	8003efa <HAL_TIM_ConfigClockSource+0x172>
 8003dee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003df2:	d87f      	bhi.n	8003ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8003df4:	2b70      	cmp	r3, #112	@ 0x70
 8003df6:	d01a      	beq.n	8003e2e <HAL_TIM_ConfigClockSource+0xa6>
 8003df8:	2b70      	cmp	r3, #112	@ 0x70
 8003dfa:	d87b      	bhi.n	8003ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dfc:	2b60      	cmp	r3, #96	@ 0x60
 8003dfe:	d050      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x11a>
 8003e00:	2b60      	cmp	r3, #96	@ 0x60
 8003e02:	d877      	bhi.n	8003ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e04:	2b50      	cmp	r3, #80	@ 0x50
 8003e06:	d03c      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0xfa>
 8003e08:	2b50      	cmp	r3, #80	@ 0x50
 8003e0a:	d873      	bhi.n	8003ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e0c:	2b40      	cmp	r3, #64	@ 0x40
 8003e0e:	d058      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x13a>
 8003e10:	2b40      	cmp	r3, #64	@ 0x40
 8003e12:	d86f      	bhi.n	8003ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e14:	2b30      	cmp	r3, #48	@ 0x30
 8003e16:	d064      	beq.n	8003ee2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e18:	2b30      	cmp	r3, #48	@ 0x30
 8003e1a:	d86b      	bhi.n	8003ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e1c:	2b20      	cmp	r3, #32
 8003e1e:	d060      	beq.n	8003ee2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e20:	2b20      	cmp	r3, #32
 8003e22:	d867      	bhi.n	8003ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d05c      	beq.n	8003ee2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e28:	2b10      	cmp	r3, #16
 8003e2a:	d05a      	beq.n	8003ee2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e2c:	e062      	b.n	8003ef4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e3e:	f000 f971 	bl	8004124 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003e50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68ba      	ldr	r2, [r7, #8]
 8003e58:	609a      	str	r2, [r3, #8]
      break;
 8003e5a:	e04f      	b.n	8003efc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e6c:	f000 f95a 	bl	8004124 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e7e:	609a      	str	r2, [r3, #8]
      break;
 8003e80:	e03c      	b.n	8003efc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e8e:	461a      	mov	r2, r3
 8003e90:	f000 f8ce 	bl	8004030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2150      	movs	r1, #80	@ 0x50
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 f927 	bl	80040ee <TIM_ITRx_SetConfig>
      break;
 8003ea0:	e02c      	b.n	8003efc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f000 f8ed 	bl	800408e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2160      	movs	r1, #96	@ 0x60
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 f917 	bl	80040ee <TIM_ITRx_SetConfig>
      break;
 8003ec0:	e01c      	b.n	8003efc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ece:	461a      	mov	r2, r3
 8003ed0:	f000 f8ae 	bl	8004030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2140      	movs	r1, #64	@ 0x40
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 f907 	bl	80040ee <TIM_ITRx_SetConfig>
      break;
 8003ee0:	e00c      	b.n	8003efc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4619      	mov	r1, r3
 8003eec:	4610      	mov	r0, r2
 8003eee:	f000 f8fe 	bl	80040ee <TIM_ITRx_SetConfig>
      break;
 8003ef2:	e003      	b.n	8003efc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ef8:	e000      	b.n	8003efc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003efa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
	...

08003f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a3a      	ldr	r2, [pc, #232]	@ (8004014 <TIM_Base_SetConfig+0xfc>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d00f      	beq.n	8003f50 <TIM_Base_SetConfig+0x38>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f36:	d00b      	beq.n	8003f50 <TIM_Base_SetConfig+0x38>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a37      	ldr	r2, [pc, #220]	@ (8004018 <TIM_Base_SetConfig+0x100>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d007      	beq.n	8003f50 <TIM_Base_SetConfig+0x38>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a36      	ldr	r2, [pc, #216]	@ (800401c <TIM_Base_SetConfig+0x104>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d003      	beq.n	8003f50 <TIM_Base_SetConfig+0x38>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a35      	ldr	r2, [pc, #212]	@ (8004020 <TIM_Base_SetConfig+0x108>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d108      	bne.n	8003f62 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a2b      	ldr	r2, [pc, #172]	@ (8004014 <TIM_Base_SetConfig+0xfc>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d01b      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f70:	d017      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a28      	ldr	r2, [pc, #160]	@ (8004018 <TIM_Base_SetConfig+0x100>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d013      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a27      	ldr	r2, [pc, #156]	@ (800401c <TIM_Base_SetConfig+0x104>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d00f      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a26      	ldr	r2, [pc, #152]	@ (8004020 <TIM_Base_SetConfig+0x108>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d00b      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a25      	ldr	r2, [pc, #148]	@ (8004024 <TIM_Base_SetConfig+0x10c>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d007      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a24      	ldr	r2, [pc, #144]	@ (8004028 <TIM_Base_SetConfig+0x110>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d003      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a23      	ldr	r2, [pc, #140]	@ (800402c <TIM_Base_SetConfig+0x114>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d108      	bne.n	8003fb4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	689a      	ldr	r2, [r3, #8]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a0e      	ldr	r2, [pc, #56]	@ (8004014 <TIM_Base_SetConfig+0xfc>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d103      	bne.n	8003fe8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	691a      	ldr	r2, [r3, #16]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d105      	bne.n	8004006 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	f023 0201 	bic.w	r2, r3, #1
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	611a      	str	r2, [r3, #16]
  }
}
 8004006:	bf00      	nop
 8004008:	3714      	adds	r7, #20
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	40010000 	.word	0x40010000
 8004018:	40000400 	.word	0x40000400
 800401c:	40000800 	.word	0x40000800
 8004020:	40000c00 	.word	0x40000c00
 8004024:	40014000 	.word	0x40014000
 8004028:	40014400 	.word	0x40014400
 800402c:	40014800 	.word	0x40014800

08004030 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004030:	b480      	push	{r7}
 8004032:	b087      	sub	sp, #28
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	f023 0201 	bic.w	r2, r3, #1
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800405a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	4313      	orrs	r3, r2
 8004064:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	f023 030a 	bic.w	r3, r3, #10
 800406c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	4313      	orrs	r3, r2
 8004074:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	621a      	str	r2, [r3, #32]
}
 8004082:	bf00      	nop
 8004084:	371c      	adds	r7, #28
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr

0800408e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800408e:	b480      	push	{r7}
 8004090:	b087      	sub	sp, #28
 8004092:	af00      	add	r7, sp, #0
 8004094:	60f8      	str	r0, [r7, #12]
 8004096:	60b9      	str	r1, [r7, #8]
 8004098:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6a1b      	ldr	r3, [r3, #32]
 800409e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	f023 0210 	bic.w	r2, r3, #16
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80040b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	031b      	lsls	r3, r3, #12
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80040ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	011b      	lsls	r3, r3, #4
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	621a      	str	r2, [r3, #32]
}
 80040e2:	bf00      	nop
 80040e4:	371c      	adds	r7, #28
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr

080040ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040ee:	b480      	push	{r7}
 80040f0:	b085      	sub	sp, #20
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]
 80040f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004104:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004106:	683a      	ldr	r2, [r7, #0]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4313      	orrs	r3, r2
 800410c:	f043 0307 	orr.w	r3, r3, #7
 8004110:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	609a      	str	r2, [r3, #8]
}
 8004118:	bf00      	nop
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004124:	b480      	push	{r7}
 8004126:	b087      	sub	sp, #28
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	607a      	str	r2, [r7, #4]
 8004130:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800413e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	021a      	lsls	r2, r3, #8
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	431a      	orrs	r2, r3
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	4313      	orrs	r3, r2
 800414c:	697a      	ldr	r2, [r7, #20]
 800414e:	4313      	orrs	r3, r2
 8004150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	609a      	str	r2, [r3, #8]
}
 8004158:	bf00      	nop
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004174:	2b01      	cmp	r3, #1
 8004176:	d101      	bne.n	800417c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004178:	2302      	movs	r3, #2
 800417a:	e050      	b.n	800421e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2202      	movs	r2, #2
 8004188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a1c      	ldr	r2, [pc, #112]	@ (800422c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d018      	beq.n	80041f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041c8:	d013      	beq.n	80041f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a18      	ldr	r2, [pc, #96]	@ (8004230 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d00e      	beq.n	80041f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a16      	ldr	r2, [pc, #88]	@ (8004234 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d009      	beq.n	80041f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a15      	ldr	r2, [pc, #84]	@ (8004238 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d004      	beq.n	80041f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a13      	ldr	r2, [pc, #76]	@ (800423c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d10c      	bne.n	800420c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	68ba      	ldr	r2, [r7, #8]
 8004200:	4313      	orrs	r3, r2
 8004202:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3714      	adds	r7, #20
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	40010000 	.word	0x40010000
 8004230:	40000400 	.word	0x40000400
 8004234:	40000800 	.word	0x40000800
 8004238:	40000c00 	.word	0x40000c00
 800423c:	40014000 	.word	0x40014000

08004240 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d101      	bne.n	8004252 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e042      	b.n	80042d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004258:	b2db      	uxtb	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d106      	bne.n	800426c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7fd fa4a 	bl	8001700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2224      	movs	r2, #36	@ 0x24
 8004270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68da      	ldr	r2, [r3, #12]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004282:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 fdcb 	bl	8004e20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	691a      	ldr	r2, [r3, #16]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004298:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	695a      	ldr	r2, [r3, #20]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68da      	ldr	r2, [r3, #12]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2220      	movs	r2, #32
 80042cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08c      	sub	sp, #48	@ 0x30
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	4613      	mov	r3, r2
 80042ec:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b20      	cmp	r3, #32
 80042f8:	d156      	bne.n	80043a8 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <HAL_UART_Transmit_DMA+0x26>
 8004300:	88fb      	ldrh	r3, [r7, #6]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e04f      	b.n	80043aa <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	88fa      	ldrh	r2, [r7, #6]
 8004314:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	88fa      	ldrh	r2, [r7, #6]
 800431a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2221      	movs	r2, #33	@ 0x21
 8004326:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800432e:	4a21      	ldr	r2, [pc, #132]	@ (80043b4 <HAL_UART_Transmit_DMA+0xd4>)
 8004330:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004336:	4a20      	ldr	r2, [pc, #128]	@ (80043b8 <HAL_UART_Transmit_DMA+0xd8>)
 8004338:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800433e:	4a1f      	ldr	r2, [pc, #124]	@ (80043bc <HAL_UART_Transmit_DMA+0xdc>)
 8004340:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004346:	2200      	movs	r2, #0
 8004348:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800434a:	f107 0308 	add.w	r3, r7, #8
 800434e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004356:	6819      	ldr	r1, [r3, #0]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	3304      	adds	r3, #4
 800435e:	461a      	mov	r2, r3
 8004360:	88fb      	ldrh	r3, [r7, #6]
 8004362:	f7fe fadd 	bl	8002920 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800436e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	3314      	adds	r3, #20
 8004376:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	e853 3f00 	ldrex	r3, [r3]
 800437e:	617b      	str	r3, [r7, #20]
   return(result);
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004386:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	3314      	adds	r3, #20
 800438e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004390:	627a      	str	r2, [r7, #36]	@ 0x24
 8004392:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004394:	6a39      	ldr	r1, [r7, #32]
 8004396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004398:	e841 2300 	strex	r3, r2, [r1]
 800439c:	61fb      	str	r3, [r7, #28]
   return(result);
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1e5      	bne.n	8004370 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80043a4:	2300      	movs	r3, #0
 80043a6:	e000      	b.n	80043aa <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80043a8:	2302      	movs	r3, #2
  }
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3730      	adds	r7, #48	@ 0x30
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	0800494d 	.word	0x0800494d
 80043b8:	080049e7 	.word	0x080049e7
 80043bc:	08004a03 	.word	0x08004a03

080043c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b0ba      	sub	sp, #232	@ 0xe8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043f6:	f003 030f 	and.w	r3, r3, #15
 80043fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80043fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10f      	bne.n	8004426 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800440a:	f003 0320 	and.w	r3, r3, #32
 800440e:	2b00      	cmp	r3, #0
 8004410:	d009      	beq.n	8004426 <HAL_UART_IRQHandler+0x66>
 8004412:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004416:	f003 0320 	and.w	r3, r3, #32
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 fc40 	bl	8004ca4 <UART_Receive_IT>
      return;
 8004424:	e25b      	b.n	80048de <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004426:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 80de 	beq.w	80045ec <HAL_UART_IRQHandler+0x22c>
 8004430:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	2b00      	cmp	r3, #0
 800443a:	d106      	bne.n	800444a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800443c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004440:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004444:	2b00      	cmp	r3, #0
 8004446:	f000 80d1 	beq.w	80045ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800444a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00b      	beq.n	800446e <HAL_UART_IRQHandler+0xae>
 8004456:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800445a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445e:	2b00      	cmp	r3, #0
 8004460:	d005      	beq.n	800446e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004466:	f043 0201 	orr.w	r2, r3, #1
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800446e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004472:	f003 0304 	and.w	r3, r3, #4
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00b      	beq.n	8004492 <HAL_UART_IRQHandler+0xd2>
 800447a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d005      	beq.n	8004492 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800448a:	f043 0202 	orr.w	r2, r3, #2
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00b      	beq.n	80044b6 <HAL_UART_IRQHandler+0xf6>
 800449e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044a2:	f003 0301 	and.w	r3, r3, #1
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d005      	beq.n	80044b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ae:	f043 0204 	orr.w	r2, r3, #4
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80044b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ba:	f003 0308 	and.w	r3, r3, #8
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d011      	beq.n	80044e6 <HAL_UART_IRQHandler+0x126>
 80044c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044c6:	f003 0320 	and.w	r3, r3, #32
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d105      	bne.n	80044da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80044ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d005      	beq.n	80044e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044de:	f043 0208 	orr.w	r2, r3, #8
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	f000 81f2 	beq.w	80048d4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044f4:	f003 0320 	and.w	r3, r3, #32
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d008      	beq.n	800450e <HAL_UART_IRQHandler+0x14e>
 80044fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004500:	f003 0320 	and.w	r3, r3, #32
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 fbcb 	bl	8004ca4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004518:	2b40      	cmp	r3, #64	@ 0x40
 800451a:	bf0c      	ite	eq
 800451c:	2301      	moveq	r3, #1
 800451e:	2300      	movne	r3, #0
 8004520:	b2db      	uxtb	r3, r3
 8004522:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800452a:	f003 0308 	and.w	r3, r3, #8
 800452e:	2b00      	cmp	r3, #0
 8004530:	d103      	bne.n	800453a <HAL_UART_IRQHandler+0x17a>
 8004532:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004536:	2b00      	cmp	r3, #0
 8004538:	d04f      	beq.n	80045da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 fad3 	bl	8004ae6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800454a:	2b40      	cmp	r3, #64	@ 0x40
 800454c:	d141      	bne.n	80045d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	3314      	adds	r3, #20
 8004554:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004558:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800455c:	e853 3f00 	ldrex	r3, [r3]
 8004560:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004564:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800456c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	3314      	adds	r3, #20
 8004576:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800457a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800457e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004582:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004586:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800458a:	e841 2300 	strex	r3, r2, [r1]
 800458e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004592:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1d9      	bne.n	800454e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d013      	beq.n	80045ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a6:	4a7e      	ldr	r2, [pc, #504]	@ (80047a0 <HAL_UART_IRQHandler+0x3e0>)
 80045a8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7fe fa7e 	bl	8002ab0 <HAL_DMA_Abort_IT>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d016      	beq.n	80045e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80045c4:	4610      	mov	r0, r2
 80045c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045c8:	e00e      	b.n	80045e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 f9a8 	bl	8004920 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d0:	e00a      	b.n	80045e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 f9a4 	bl	8004920 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d8:	e006      	b.n	80045e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f9a0 	bl	8004920 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80045e6:	e175      	b.n	80048d4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045e8:	bf00      	nop
    return;
 80045ea:	e173      	b.n	80048d4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	f040 814f 	bne.w	8004894 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80045f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045fa:	f003 0310 	and.w	r3, r3, #16
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f000 8148 	beq.w	8004894 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004604:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004608:	f003 0310 	and.w	r3, r3, #16
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 8141 	beq.w	8004894 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004612:	2300      	movs	r3, #0
 8004614:	60bb      	str	r3, [r7, #8]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	60bb      	str	r3, [r7, #8]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	60bb      	str	r3, [r7, #8]
 8004626:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004632:	2b40      	cmp	r3, #64	@ 0x40
 8004634:	f040 80b6 	bne.w	80047a4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004644:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 8145 	beq.w	80048d8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004652:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004656:	429a      	cmp	r2, r3
 8004658:	f080 813e 	bcs.w	80048d8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004662:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800466e:	f000 8088 	beq.w	8004782 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	330c      	adds	r3, #12
 8004678:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800467c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004680:	e853 3f00 	ldrex	r3, [r3]
 8004684:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004688:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800468c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004690:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	330c      	adds	r3, #12
 800469a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800469e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80046a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80046aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80046ae:	e841 2300 	strex	r3, r2, [r1]
 80046b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80046b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1d9      	bne.n	8004672 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	3314      	adds	r3, #20
 80046c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046c8:	e853 3f00 	ldrex	r3, [r3]
 80046cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80046ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046d0:	f023 0301 	bic.w	r3, r3, #1
 80046d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	3314      	adds	r3, #20
 80046de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80046e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80046e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80046ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80046ee:	e841 2300 	strex	r3, r2, [r1]
 80046f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80046f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1e1      	bne.n	80046be <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3314      	adds	r3, #20
 8004700:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004702:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004704:	e853 3f00 	ldrex	r3, [r3]
 8004708:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800470a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800470c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004710:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	3314      	adds	r3, #20
 800471a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800471e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004720:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004722:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004724:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004726:	e841 2300 	strex	r3, r2, [r1]
 800472a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800472c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1e3      	bne.n	80046fa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2220      	movs	r2, #32
 8004736:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	330c      	adds	r3, #12
 8004746:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004748:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800474a:	e853 3f00 	ldrex	r3, [r3]
 800474e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004750:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004752:	f023 0310 	bic.w	r3, r3, #16
 8004756:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	330c      	adds	r3, #12
 8004760:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004764:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004766:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004768:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800476a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800476c:	e841 2300 	strex	r3, r2, [r1]
 8004770:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004772:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004774:	2b00      	cmp	r3, #0
 8004776:	d1e3      	bne.n	8004740 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477c:	4618      	mov	r0, r3
 800477e:	f7fe f927 	bl	80029d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2202      	movs	r2, #2
 8004786:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004790:	b29b      	uxth	r3, r3
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	b29b      	uxth	r3, r3
 8004796:	4619      	mov	r1, r3
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f000 f8cb 	bl	8004934 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800479e:	e09b      	b.n	80048d8 <HAL_UART_IRQHandler+0x518>
 80047a0:	08004bad 	.word	0x08004bad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f000 808e 	beq.w	80048dc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80047c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 8089 	beq.w	80048dc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	330c      	adds	r3, #12
 80047d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d4:	e853 3f00 	ldrex	r3, [r3]
 80047d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	330c      	adds	r3, #12
 80047ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80047ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80047f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047f6:	e841 2300 	strex	r3, r2, [r1]
 80047fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1e3      	bne.n	80047ca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	3314      	adds	r3, #20
 8004808:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480c:	e853 3f00 	ldrex	r3, [r3]
 8004810:	623b      	str	r3, [r7, #32]
   return(result);
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	f023 0301 	bic.w	r3, r3, #1
 8004818:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	3314      	adds	r3, #20
 8004822:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004826:	633a      	str	r2, [r7, #48]	@ 0x30
 8004828:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800482c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800482e:	e841 2300 	strex	r3, r2, [r1]
 8004832:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1e3      	bne.n	8004802 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2220      	movs	r2, #32
 800483e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	330c      	adds	r3, #12
 800484e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	e853 3f00 	ldrex	r3, [r3]
 8004856:	60fb      	str	r3, [r7, #12]
   return(result);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f023 0310 	bic.w	r3, r3, #16
 800485e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	330c      	adds	r3, #12
 8004868:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800486c:	61fa      	str	r2, [r7, #28]
 800486e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004870:	69b9      	ldr	r1, [r7, #24]
 8004872:	69fa      	ldr	r2, [r7, #28]
 8004874:	e841 2300 	strex	r3, r2, [r1]
 8004878:	617b      	str	r3, [r7, #20]
   return(result);
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1e3      	bne.n	8004848 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004886:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800488a:	4619      	mov	r1, r3
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 f851 	bl	8004934 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004892:	e023      	b.n	80048dc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800489c:	2b00      	cmp	r3, #0
 800489e:	d009      	beq.n	80048b4 <HAL_UART_IRQHandler+0x4f4>
 80048a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f991 	bl	8004bd4 <UART_Transmit_IT>
    return;
 80048b2:	e014      	b.n	80048de <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00e      	beq.n	80048de <HAL_UART_IRQHandler+0x51e>
 80048c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d008      	beq.n	80048de <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 f9d1 	bl	8004c74 <UART_EndTransmit_IT>
    return;
 80048d2:	e004      	b.n	80048de <HAL_UART_IRQHandler+0x51e>
    return;
 80048d4:	bf00      	nop
 80048d6:	e002      	b.n	80048de <HAL_UART_IRQHandler+0x51e>
      return;
 80048d8:	bf00      	nop
 80048da:	e000      	b.n	80048de <HAL_UART_IRQHandler+0x51e>
      return;
 80048dc:	bf00      	nop
  }
}
 80048de:	37e8      	adds	r7, #232	@ 0xe8
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80048ec:	bf00      	nop
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004914:	bf00      	nop
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	460b      	mov	r3, r1
 800493e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b090      	sub	sp, #64	@ 0x40
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004958:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004964:	2b00      	cmp	r3, #0
 8004966:	d137      	bne.n	80049d8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800496a:	2200      	movs	r2, #0
 800496c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800496e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	3314      	adds	r3, #20
 8004974:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004978:	e853 3f00 	ldrex	r3, [r3]
 800497c:	623b      	str	r3, [r7, #32]
   return(result);
 800497e:	6a3b      	ldr	r3, [r7, #32]
 8004980:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004984:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	3314      	adds	r3, #20
 800498c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800498e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004990:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004992:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004994:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004996:	e841 2300 	strex	r3, r2, [r1]
 800499a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800499c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1e5      	bne.n	800496e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80049a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	330c      	adds	r3, #12
 80049a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	e853 3f00 	ldrex	r3, [r3]
 80049b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80049ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	330c      	adds	r3, #12
 80049c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80049c2:	61fa      	str	r2, [r7, #28]
 80049c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c6:	69b9      	ldr	r1, [r7, #24]
 80049c8:	69fa      	ldr	r2, [r7, #28]
 80049ca:	e841 2300 	strex	r3, r2, [r1]
 80049ce:	617b      	str	r3, [r7, #20]
   return(result);
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1e5      	bne.n	80049a2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049d6:	e002      	b.n	80049de <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80049d8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80049da:	f7ff ff83 	bl	80048e4 <HAL_UART_TxCpltCallback>
}
 80049de:	bf00      	nop
 80049e0:	3740      	adds	r7, #64	@ 0x40
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b084      	sub	sp, #16
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80049f4:	68f8      	ldr	r0, [r7, #12]
 80049f6:	f7ff ff7f 	bl	80048f8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049fa:	bf00      	nop
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b084      	sub	sp, #16
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a12:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a1e:	2b80      	cmp	r3, #128	@ 0x80
 8004a20:	bf0c      	ite	eq
 8004a22:	2301      	moveq	r3, #1
 8004a24:	2300      	movne	r3, #0
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b21      	cmp	r3, #33	@ 0x21
 8004a34:	d108      	bne.n	8004a48 <UART_DMAError+0x46>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d005      	beq.n	8004a48 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004a42:	68b8      	ldr	r0, [r7, #8]
 8004a44:	f000 f827 	bl	8004a96 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a52:	2b40      	cmp	r3, #64	@ 0x40
 8004a54:	bf0c      	ite	eq
 8004a56:	2301      	moveq	r3, #1
 8004a58:	2300      	movne	r3, #0
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b22      	cmp	r3, #34	@ 0x22
 8004a68:	d108      	bne.n	8004a7c <UART_DMAError+0x7a>
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2200      	movs	r2, #0
 8004a74:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004a76:	68b8      	ldr	r0, [r7, #8]
 8004a78:	f000 f835 	bl	8004ae6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a80:	f043 0210 	orr.w	r2, r3, #16
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a88:	68b8      	ldr	r0, [r7, #8]
 8004a8a:	f7ff ff49 	bl	8004920 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a8e:	bf00      	nop
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004a96:	b480      	push	{r7}
 8004a98:	b089      	sub	sp, #36	@ 0x24
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	330c      	adds	r3, #12
 8004aa4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	e853 3f00 	ldrex	r3, [r3]
 8004aac:	60bb      	str	r3, [r7, #8]
   return(result);
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004ab4:	61fb      	str	r3, [r7, #28]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	330c      	adds	r3, #12
 8004abc:	69fa      	ldr	r2, [r7, #28]
 8004abe:	61ba      	str	r2, [r7, #24]
 8004ac0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac2:	6979      	ldr	r1, [r7, #20]
 8004ac4:	69ba      	ldr	r2, [r7, #24]
 8004ac6:	e841 2300 	strex	r3, r2, [r1]
 8004aca:	613b      	str	r3, [r7, #16]
   return(result);
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d1e5      	bne.n	8004a9e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004ada:	bf00      	nop
 8004adc:	3724      	adds	r7, #36	@ 0x24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b095      	sub	sp, #84	@ 0x54
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	330c      	adds	r3, #12
 8004af4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004af8:	e853 3f00 	ldrex	r3, [r3]
 8004afc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	330c      	adds	r3, #12
 8004b0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b0e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1e5      	bne.n	8004aee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	3314      	adds	r3, #20
 8004b28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	e853 3f00 	ldrex	r3, [r3]
 8004b30:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	f023 0301 	bic.w	r3, r3, #1
 8004b38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	3314      	adds	r3, #20
 8004b40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b4a:	e841 2300 	strex	r3, r2, [r1]
 8004b4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1e5      	bne.n	8004b22 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d119      	bne.n	8004b92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	330c      	adds	r3, #12
 8004b64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	e853 3f00 	ldrex	r3, [r3]
 8004b6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	f023 0310 	bic.w	r3, r3, #16
 8004b74:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	330c      	adds	r3, #12
 8004b7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b7e:	61ba      	str	r2, [r7, #24]
 8004b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b82:	6979      	ldr	r1, [r7, #20]
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	e841 2300 	strex	r3, r2, [r1]
 8004b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1e5      	bne.n	8004b5e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2220      	movs	r2, #32
 8004b96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ba0:	bf00      	nop
 8004ba2:	3754      	adds	r7, #84	@ 0x54
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f7ff feaa 	bl	8004920 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bcc:	bf00      	nop
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	2b21      	cmp	r3, #33	@ 0x21
 8004be6:	d13e      	bne.n	8004c66 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf0:	d114      	bne.n	8004c1c <UART_Transmit_IT+0x48>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d110      	bne.n	8004c1c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	881b      	ldrh	r3, [r3, #0]
 8004c04:	461a      	mov	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c0e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a1b      	ldr	r3, [r3, #32]
 8004c14:	1c9a      	adds	r2, r3, #2
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	621a      	str	r2, [r3, #32]
 8004c1a:	e008      	b.n	8004c2e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a1b      	ldr	r3, [r3, #32]
 8004c20:	1c59      	adds	r1, r3, #1
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	6211      	str	r1, [r2, #32]
 8004c26:	781a      	ldrb	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	3b01      	subs	r3, #1
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10f      	bne.n	8004c62 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68da      	ldr	r2, [r3, #12]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c50:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68da      	ldr	r2, [r3, #12]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c60:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	e000      	b.n	8004c68 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004c66:	2302      	movs	r3, #2
  }
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68da      	ldr	r2, [r3, #12]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c8a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2220      	movs	r2, #32
 8004c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f7ff fe25 	bl	80048e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3708      	adds	r7, #8
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b08c      	sub	sp, #48	@ 0x30
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	2b22      	cmp	r3, #34	@ 0x22
 8004cb6:	f040 80ae 	bne.w	8004e16 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cc2:	d117      	bne.n	8004cf4 <UART_Receive_IT+0x50>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d113      	bne.n	8004cf4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cec:	1c9a      	adds	r2, r3, #2
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	629a      	str	r2, [r3, #40]	@ 0x28
 8004cf2:	e026      	b.n	8004d42 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d06:	d007      	beq.n	8004d18 <UART_Receive_IT+0x74>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d10a      	bne.n	8004d26 <UART_Receive_IT+0x82>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d106      	bne.n	8004d26 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d22:	701a      	strb	r2, [r3, #0]
 8004d24:	e008      	b.n	8004d38 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d32:	b2da      	uxtb	r2, r3
 8004d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d36:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d3c:	1c5a      	adds	r2, r3, #1
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	4619      	mov	r1, r3
 8004d50:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d15d      	bne.n	8004e12 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68da      	ldr	r2, [r3, #12]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f022 0220 	bic.w	r2, r2, #32
 8004d64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68da      	ldr	r2, [r3, #12]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695a      	ldr	r2, [r3, #20]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0201 	bic.w	r2, r2, #1
 8004d84:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d135      	bne.n	8004e08 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	330c      	adds	r3, #12
 8004da8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	e853 3f00 	ldrex	r3, [r3]
 8004db0:	613b      	str	r3, [r7, #16]
   return(result);
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	f023 0310 	bic.w	r3, r3, #16
 8004db8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	330c      	adds	r3, #12
 8004dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dc2:	623a      	str	r2, [r7, #32]
 8004dc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc6:	69f9      	ldr	r1, [r7, #28]
 8004dc8:	6a3a      	ldr	r2, [r7, #32]
 8004dca:	e841 2300 	strex	r3, r2, [r1]
 8004dce:	61bb      	str	r3, [r7, #24]
   return(result);
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1e5      	bne.n	8004da2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0310 	and.w	r3, r3, #16
 8004de0:	2b10      	cmp	r3, #16
 8004de2:	d10a      	bne.n	8004dfa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004de4:	2300      	movs	r3, #0
 8004de6:	60fb      	str	r3, [r7, #12]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	60fb      	str	r3, [r7, #12]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	60fb      	str	r3, [r7, #12]
 8004df8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004dfe:	4619      	mov	r1, r3
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f7ff fd97 	bl	8004934 <HAL_UARTEx_RxEventCallback>
 8004e06:	e002      	b.n	8004e0e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f7ff fd7f 	bl	800490c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	e002      	b.n	8004e18 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004e12:	2300      	movs	r3, #0
 8004e14:	e000      	b.n	8004e18 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004e16:	2302      	movs	r3, #2
  }
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3730      	adds	r7, #48	@ 0x30
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e24:	b0c0      	sub	sp, #256	@ 0x100
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e3c:	68d9      	ldr	r1, [r3, #12]
 8004e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	ea40 0301 	orr.w	r3, r0, r1
 8004e48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e4e:	689a      	ldr	r2, [r3, #8]
 8004e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	431a      	orrs	r2, r3
 8004e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004e78:	f021 010c 	bic.w	r1, r1, #12
 8004e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e86:	430b      	orrs	r3, r1
 8004e88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e9a:	6999      	ldr	r1, [r3, #24]
 8004e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	ea40 0301 	orr.w	r3, r0, r1
 8004ea6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	4b8f      	ldr	r3, [pc, #572]	@ (80050ec <UART_SetConfig+0x2cc>)
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d005      	beq.n	8004ec0 <UART_SetConfig+0xa0>
 8004eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	4b8d      	ldr	r3, [pc, #564]	@ (80050f0 <UART_SetConfig+0x2d0>)
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d104      	bne.n	8004eca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ec0:	f7fe fea4 	bl	8003c0c <HAL_RCC_GetPCLK2Freq>
 8004ec4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004ec8:	e003      	b.n	8004ed2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004eca:	f7fe fe8b 	bl	8003be4 <HAL_RCC_GetPCLK1Freq>
 8004ece:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed6:	69db      	ldr	r3, [r3, #28]
 8004ed8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004edc:	f040 810c 	bne.w	80050f8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ee0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004eea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004eee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004ef2:	4622      	mov	r2, r4
 8004ef4:	462b      	mov	r3, r5
 8004ef6:	1891      	adds	r1, r2, r2
 8004ef8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004efa:	415b      	adcs	r3, r3
 8004efc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004efe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f02:	4621      	mov	r1, r4
 8004f04:	eb12 0801 	adds.w	r8, r2, r1
 8004f08:	4629      	mov	r1, r5
 8004f0a:	eb43 0901 	adc.w	r9, r3, r1
 8004f0e:	f04f 0200 	mov.w	r2, #0
 8004f12:	f04f 0300 	mov.w	r3, #0
 8004f16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f22:	4690      	mov	r8, r2
 8004f24:	4699      	mov	r9, r3
 8004f26:	4623      	mov	r3, r4
 8004f28:	eb18 0303 	adds.w	r3, r8, r3
 8004f2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004f30:	462b      	mov	r3, r5
 8004f32:	eb49 0303 	adc.w	r3, r9, r3
 8004f36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f46:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004f4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f4e:	460b      	mov	r3, r1
 8004f50:	18db      	adds	r3, r3, r3
 8004f52:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f54:	4613      	mov	r3, r2
 8004f56:	eb42 0303 	adc.w	r3, r2, r3
 8004f5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004f60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004f64:	f7fb fe78 	bl	8000c58 <__aeabi_uldivmod>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	4b61      	ldr	r3, [pc, #388]	@ (80050f4 <UART_SetConfig+0x2d4>)
 8004f6e:	fba3 2302 	umull	r2, r3, r3, r2
 8004f72:	095b      	lsrs	r3, r3, #5
 8004f74:	011c      	lsls	r4, r3, #4
 8004f76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f80:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004f84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004f88:	4642      	mov	r2, r8
 8004f8a:	464b      	mov	r3, r9
 8004f8c:	1891      	adds	r1, r2, r2
 8004f8e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004f90:	415b      	adcs	r3, r3
 8004f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f98:	4641      	mov	r1, r8
 8004f9a:	eb12 0a01 	adds.w	sl, r2, r1
 8004f9e:	4649      	mov	r1, r9
 8004fa0:	eb43 0b01 	adc.w	fp, r3, r1
 8004fa4:	f04f 0200 	mov.w	r2, #0
 8004fa8:	f04f 0300 	mov.w	r3, #0
 8004fac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004fb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004fb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fb8:	4692      	mov	sl, r2
 8004fba:	469b      	mov	fp, r3
 8004fbc:	4643      	mov	r3, r8
 8004fbe:	eb1a 0303 	adds.w	r3, sl, r3
 8004fc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004fc6:	464b      	mov	r3, r9
 8004fc8:	eb4b 0303 	adc.w	r3, fp, r3
 8004fcc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004fdc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004fe0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	18db      	adds	r3, r3, r3
 8004fe8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004fea:	4613      	mov	r3, r2
 8004fec:	eb42 0303 	adc.w	r3, r2, r3
 8004ff0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ff2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004ff6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004ffa:	f7fb fe2d 	bl	8000c58 <__aeabi_uldivmod>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	4611      	mov	r1, r2
 8005004:	4b3b      	ldr	r3, [pc, #236]	@ (80050f4 <UART_SetConfig+0x2d4>)
 8005006:	fba3 2301 	umull	r2, r3, r3, r1
 800500a:	095b      	lsrs	r3, r3, #5
 800500c:	2264      	movs	r2, #100	@ 0x64
 800500e:	fb02 f303 	mul.w	r3, r2, r3
 8005012:	1acb      	subs	r3, r1, r3
 8005014:	00db      	lsls	r3, r3, #3
 8005016:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800501a:	4b36      	ldr	r3, [pc, #216]	@ (80050f4 <UART_SetConfig+0x2d4>)
 800501c:	fba3 2302 	umull	r2, r3, r3, r2
 8005020:	095b      	lsrs	r3, r3, #5
 8005022:	005b      	lsls	r3, r3, #1
 8005024:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005028:	441c      	add	r4, r3
 800502a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800502e:	2200      	movs	r2, #0
 8005030:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005034:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005038:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800503c:	4642      	mov	r2, r8
 800503e:	464b      	mov	r3, r9
 8005040:	1891      	adds	r1, r2, r2
 8005042:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005044:	415b      	adcs	r3, r3
 8005046:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005048:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800504c:	4641      	mov	r1, r8
 800504e:	1851      	adds	r1, r2, r1
 8005050:	6339      	str	r1, [r7, #48]	@ 0x30
 8005052:	4649      	mov	r1, r9
 8005054:	414b      	adcs	r3, r1
 8005056:	637b      	str	r3, [r7, #52]	@ 0x34
 8005058:	f04f 0200 	mov.w	r2, #0
 800505c:	f04f 0300 	mov.w	r3, #0
 8005060:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005064:	4659      	mov	r1, fp
 8005066:	00cb      	lsls	r3, r1, #3
 8005068:	4651      	mov	r1, sl
 800506a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800506e:	4651      	mov	r1, sl
 8005070:	00ca      	lsls	r2, r1, #3
 8005072:	4610      	mov	r0, r2
 8005074:	4619      	mov	r1, r3
 8005076:	4603      	mov	r3, r0
 8005078:	4642      	mov	r2, r8
 800507a:	189b      	adds	r3, r3, r2
 800507c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005080:	464b      	mov	r3, r9
 8005082:	460a      	mov	r2, r1
 8005084:	eb42 0303 	adc.w	r3, r2, r3
 8005088:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800508c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005098:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800509c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80050a0:	460b      	mov	r3, r1
 80050a2:	18db      	adds	r3, r3, r3
 80050a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050a6:	4613      	mov	r3, r2
 80050a8:	eb42 0303 	adc.w	r3, r2, r3
 80050ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80050b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80050b6:	f7fb fdcf 	bl	8000c58 <__aeabi_uldivmod>
 80050ba:	4602      	mov	r2, r0
 80050bc:	460b      	mov	r3, r1
 80050be:	4b0d      	ldr	r3, [pc, #52]	@ (80050f4 <UART_SetConfig+0x2d4>)
 80050c0:	fba3 1302 	umull	r1, r3, r3, r2
 80050c4:	095b      	lsrs	r3, r3, #5
 80050c6:	2164      	movs	r1, #100	@ 0x64
 80050c8:	fb01 f303 	mul.w	r3, r1, r3
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	00db      	lsls	r3, r3, #3
 80050d0:	3332      	adds	r3, #50	@ 0x32
 80050d2:	4a08      	ldr	r2, [pc, #32]	@ (80050f4 <UART_SetConfig+0x2d4>)
 80050d4:	fba2 2303 	umull	r2, r3, r2, r3
 80050d8:	095b      	lsrs	r3, r3, #5
 80050da:	f003 0207 	and.w	r2, r3, #7
 80050de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4422      	add	r2, r4
 80050e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80050e8:	e106      	b.n	80052f8 <UART_SetConfig+0x4d8>
 80050ea:	bf00      	nop
 80050ec:	40011000 	.word	0x40011000
 80050f0:	40011400 	.word	0x40011400
 80050f4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050fc:	2200      	movs	r2, #0
 80050fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005102:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005106:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800510a:	4642      	mov	r2, r8
 800510c:	464b      	mov	r3, r9
 800510e:	1891      	adds	r1, r2, r2
 8005110:	6239      	str	r1, [r7, #32]
 8005112:	415b      	adcs	r3, r3
 8005114:	627b      	str	r3, [r7, #36]	@ 0x24
 8005116:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800511a:	4641      	mov	r1, r8
 800511c:	1854      	adds	r4, r2, r1
 800511e:	4649      	mov	r1, r9
 8005120:	eb43 0501 	adc.w	r5, r3, r1
 8005124:	f04f 0200 	mov.w	r2, #0
 8005128:	f04f 0300 	mov.w	r3, #0
 800512c:	00eb      	lsls	r3, r5, #3
 800512e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005132:	00e2      	lsls	r2, r4, #3
 8005134:	4614      	mov	r4, r2
 8005136:	461d      	mov	r5, r3
 8005138:	4643      	mov	r3, r8
 800513a:	18e3      	adds	r3, r4, r3
 800513c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005140:	464b      	mov	r3, r9
 8005142:	eb45 0303 	adc.w	r3, r5, r3
 8005146:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800514a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005156:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800515a:	f04f 0200 	mov.w	r2, #0
 800515e:	f04f 0300 	mov.w	r3, #0
 8005162:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005166:	4629      	mov	r1, r5
 8005168:	008b      	lsls	r3, r1, #2
 800516a:	4621      	mov	r1, r4
 800516c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005170:	4621      	mov	r1, r4
 8005172:	008a      	lsls	r2, r1, #2
 8005174:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005178:	f7fb fd6e 	bl	8000c58 <__aeabi_uldivmod>
 800517c:	4602      	mov	r2, r0
 800517e:	460b      	mov	r3, r1
 8005180:	4b60      	ldr	r3, [pc, #384]	@ (8005304 <UART_SetConfig+0x4e4>)
 8005182:	fba3 2302 	umull	r2, r3, r3, r2
 8005186:	095b      	lsrs	r3, r3, #5
 8005188:	011c      	lsls	r4, r3, #4
 800518a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800518e:	2200      	movs	r2, #0
 8005190:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005194:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005198:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800519c:	4642      	mov	r2, r8
 800519e:	464b      	mov	r3, r9
 80051a0:	1891      	adds	r1, r2, r2
 80051a2:	61b9      	str	r1, [r7, #24]
 80051a4:	415b      	adcs	r3, r3
 80051a6:	61fb      	str	r3, [r7, #28]
 80051a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051ac:	4641      	mov	r1, r8
 80051ae:	1851      	adds	r1, r2, r1
 80051b0:	6139      	str	r1, [r7, #16]
 80051b2:	4649      	mov	r1, r9
 80051b4:	414b      	adcs	r3, r1
 80051b6:	617b      	str	r3, [r7, #20]
 80051b8:	f04f 0200 	mov.w	r2, #0
 80051bc:	f04f 0300 	mov.w	r3, #0
 80051c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051c4:	4659      	mov	r1, fp
 80051c6:	00cb      	lsls	r3, r1, #3
 80051c8:	4651      	mov	r1, sl
 80051ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051ce:	4651      	mov	r1, sl
 80051d0:	00ca      	lsls	r2, r1, #3
 80051d2:	4610      	mov	r0, r2
 80051d4:	4619      	mov	r1, r3
 80051d6:	4603      	mov	r3, r0
 80051d8:	4642      	mov	r2, r8
 80051da:	189b      	adds	r3, r3, r2
 80051dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051e0:	464b      	mov	r3, r9
 80051e2:	460a      	mov	r2, r1
 80051e4:	eb42 0303 	adc.w	r3, r2, r3
 80051e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80051ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051f6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005204:	4649      	mov	r1, r9
 8005206:	008b      	lsls	r3, r1, #2
 8005208:	4641      	mov	r1, r8
 800520a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800520e:	4641      	mov	r1, r8
 8005210:	008a      	lsls	r2, r1, #2
 8005212:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005216:	f7fb fd1f 	bl	8000c58 <__aeabi_uldivmod>
 800521a:	4602      	mov	r2, r0
 800521c:	460b      	mov	r3, r1
 800521e:	4611      	mov	r1, r2
 8005220:	4b38      	ldr	r3, [pc, #224]	@ (8005304 <UART_SetConfig+0x4e4>)
 8005222:	fba3 2301 	umull	r2, r3, r3, r1
 8005226:	095b      	lsrs	r3, r3, #5
 8005228:	2264      	movs	r2, #100	@ 0x64
 800522a:	fb02 f303 	mul.w	r3, r2, r3
 800522e:	1acb      	subs	r3, r1, r3
 8005230:	011b      	lsls	r3, r3, #4
 8005232:	3332      	adds	r3, #50	@ 0x32
 8005234:	4a33      	ldr	r2, [pc, #204]	@ (8005304 <UART_SetConfig+0x4e4>)
 8005236:	fba2 2303 	umull	r2, r3, r2, r3
 800523a:	095b      	lsrs	r3, r3, #5
 800523c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005240:	441c      	add	r4, r3
 8005242:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005246:	2200      	movs	r2, #0
 8005248:	673b      	str	r3, [r7, #112]	@ 0x70
 800524a:	677a      	str	r2, [r7, #116]	@ 0x74
 800524c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005250:	4642      	mov	r2, r8
 8005252:	464b      	mov	r3, r9
 8005254:	1891      	adds	r1, r2, r2
 8005256:	60b9      	str	r1, [r7, #8]
 8005258:	415b      	adcs	r3, r3
 800525a:	60fb      	str	r3, [r7, #12]
 800525c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005260:	4641      	mov	r1, r8
 8005262:	1851      	adds	r1, r2, r1
 8005264:	6039      	str	r1, [r7, #0]
 8005266:	4649      	mov	r1, r9
 8005268:	414b      	adcs	r3, r1
 800526a:	607b      	str	r3, [r7, #4]
 800526c:	f04f 0200 	mov.w	r2, #0
 8005270:	f04f 0300 	mov.w	r3, #0
 8005274:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005278:	4659      	mov	r1, fp
 800527a:	00cb      	lsls	r3, r1, #3
 800527c:	4651      	mov	r1, sl
 800527e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005282:	4651      	mov	r1, sl
 8005284:	00ca      	lsls	r2, r1, #3
 8005286:	4610      	mov	r0, r2
 8005288:	4619      	mov	r1, r3
 800528a:	4603      	mov	r3, r0
 800528c:	4642      	mov	r2, r8
 800528e:	189b      	adds	r3, r3, r2
 8005290:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005292:	464b      	mov	r3, r9
 8005294:	460a      	mov	r2, r1
 8005296:	eb42 0303 	adc.w	r3, r2, r3
 800529a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800529c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80052a6:	667a      	str	r2, [r7, #100]	@ 0x64
 80052a8:	f04f 0200 	mov.w	r2, #0
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80052b4:	4649      	mov	r1, r9
 80052b6:	008b      	lsls	r3, r1, #2
 80052b8:	4641      	mov	r1, r8
 80052ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052be:	4641      	mov	r1, r8
 80052c0:	008a      	lsls	r2, r1, #2
 80052c2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80052c6:	f7fb fcc7 	bl	8000c58 <__aeabi_uldivmod>
 80052ca:	4602      	mov	r2, r0
 80052cc:	460b      	mov	r3, r1
 80052ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005304 <UART_SetConfig+0x4e4>)
 80052d0:	fba3 1302 	umull	r1, r3, r3, r2
 80052d4:	095b      	lsrs	r3, r3, #5
 80052d6:	2164      	movs	r1, #100	@ 0x64
 80052d8:	fb01 f303 	mul.w	r3, r1, r3
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	3332      	adds	r3, #50	@ 0x32
 80052e2:	4a08      	ldr	r2, [pc, #32]	@ (8005304 <UART_SetConfig+0x4e4>)
 80052e4:	fba2 2303 	umull	r2, r3, r2, r3
 80052e8:	095b      	lsrs	r3, r3, #5
 80052ea:	f003 020f 	and.w	r2, r3, #15
 80052ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4422      	add	r2, r4
 80052f6:	609a      	str	r2, [r3, #8]
}
 80052f8:	bf00      	nop
 80052fa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80052fe:	46bd      	mov	sp, r7
 8005300:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005304:	51eb851f 	.word	0x51eb851f

08005308 <__cvt>:
 8005308:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800530c:	ec57 6b10 	vmov	r6, r7, d0
 8005310:	2f00      	cmp	r7, #0
 8005312:	460c      	mov	r4, r1
 8005314:	4619      	mov	r1, r3
 8005316:	463b      	mov	r3, r7
 8005318:	bfbb      	ittet	lt
 800531a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800531e:	461f      	movlt	r7, r3
 8005320:	2300      	movge	r3, #0
 8005322:	232d      	movlt	r3, #45	@ 0x2d
 8005324:	700b      	strb	r3, [r1, #0]
 8005326:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005328:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800532c:	4691      	mov	r9, r2
 800532e:	f023 0820 	bic.w	r8, r3, #32
 8005332:	bfbc      	itt	lt
 8005334:	4632      	movlt	r2, r6
 8005336:	4616      	movlt	r6, r2
 8005338:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800533c:	d005      	beq.n	800534a <__cvt+0x42>
 800533e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005342:	d100      	bne.n	8005346 <__cvt+0x3e>
 8005344:	3401      	adds	r4, #1
 8005346:	2102      	movs	r1, #2
 8005348:	e000      	b.n	800534c <__cvt+0x44>
 800534a:	2103      	movs	r1, #3
 800534c:	ab03      	add	r3, sp, #12
 800534e:	9301      	str	r3, [sp, #4]
 8005350:	ab02      	add	r3, sp, #8
 8005352:	9300      	str	r3, [sp, #0]
 8005354:	ec47 6b10 	vmov	d0, r6, r7
 8005358:	4653      	mov	r3, sl
 800535a:	4622      	mov	r2, r4
 800535c:	f000 fe70 	bl	8006040 <_dtoa_r>
 8005360:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005364:	4605      	mov	r5, r0
 8005366:	d119      	bne.n	800539c <__cvt+0x94>
 8005368:	f019 0f01 	tst.w	r9, #1
 800536c:	d00e      	beq.n	800538c <__cvt+0x84>
 800536e:	eb00 0904 	add.w	r9, r0, r4
 8005372:	2200      	movs	r2, #0
 8005374:	2300      	movs	r3, #0
 8005376:	4630      	mov	r0, r6
 8005378:	4639      	mov	r1, r7
 800537a:	f7fb fbad 	bl	8000ad8 <__aeabi_dcmpeq>
 800537e:	b108      	cbz	r0, 8005384 <__cvt+0x7c>
 8005380:	f8cd 900c 	str.w	r9, [sp, #12]
 8005384:	2230      	movs	r2, #48	@ 0x30
 8005386:	9b03      	ldr	r3, [sp, #12]
 8005388:	454b      	cmp	r3, r9
 800538a:	d31e      	bcc.n	80053ca <__cvt+0xc2>
 800538c:	9b03      	ldr	r3, [sp, #12]
 800538e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005390:	1b5b      	subs	r3, r3, r5
 8005392:	4628      	mov	r0, r5
 8005394:	6013      	str	r3, [r2, #0]
 8005396:	b004      	add	sp, #16
 8005398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800539c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80053a0:	eb00 0904 	add.w	r9, r0, r4
 80053a4:	d1e5      	bne.n	8005372 <__cvt+0x6a>
 80053a6:	7803      	ldrb	r3, [r0, #0]
 80053a8:	2b30      	cmp	r3, #48	@ 0x30
 80053aa:	d10a      	bne.n	80053c2 <__cvt+0xba>
 80053ac:	2200      	movs	r2, #0
 80053ae:	2300      	movs	r3, #0
 80053b0:	4630      	mov	r0, r6
 80053b2:	4639      	mov	r1, r7
 80053b4:	f7fb fb90 	bl	8000ad8 <__aeabi_dcmpeq>
 80053b8:	b918      	cbnz	r0, 80053c2 <__cvt+0xba>
 80053ba:	f1c4 0401 	rsb	r4, r4, #1
 80053be:	f8ca 4000 	str.w	r4, [sl]
 80053c2:	f8da 3000 	ldr.w	r3, [sl]
 80053c6:	4499      	add	r9, r3
 80053c8:	e7d3      	b.n	8005372 <__cvt+0x6a>
 80053ca:	1c59      	adds	r1, r3, #1
 80053cc:	9103      	str	r1, [sp, #12]
 80053ce:	701a      	strb	r2, [r3, #0]
 80053d0:	e7d9      	b.n	8005386 <__cvt+0x7e>

080053d2 <__exponent>:
 80053d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053d4:	2900      	cmp	r1, #0
 80053d6:	bfba      	itte	lt
 80053d8:	4249      	neglt	r1, r1
 80053da:	232d      	movlt	r3, #45	@ 0x2d
 80053dc:	232b      	movge	r3, #43	@ 0x2b
 80053de:	2909      	cmp	r1, #9
 80053e0:	7002      	strb	r2, [r0, #0]
 80053e2:	7043      	strb	r3, [r0, #1]
 80053e4:	dd29      	ble.n	800543a <__exponent+0x68>
 80053e6:	f10d 0307 	add.w	r3, sp, #7
 80053ea:	461d      	mov	r5, r3
 80053ec:	270a      	movs	r7, #10
 80053ee:	461a      	mov	r2, r3
 80053f0:	fbb1 f6f7 	udiv	r6, r1, r7
 80053f4:	fb07 1416 	mls	r4, r7, r6, r1
 80053f8:	3430      	adds	r4, #48	@ 0x30
 80053fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80053fe:	460c      	mov	r4, r1
 8005400:	2c63      	cmp	r4, #99	@ 0x63
 8005402:	f103 33ff 	add.w	r3, r3, #4294967295
 8005406:	4631      	mov	r1, r6
 8005408:	dcf1      	bgt.n	80053ee <__exponent+0x1c>
 800540a:	3130      	adds	r1, #48	@ 0x30
 800540c:	1e94      	subs	r4, r2, #2
 800540e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005412:	1c41      	adds	r1, r0, #1
 8005414:	4623      	mov	r3, r4
 8005416:	42ab      	cmp	r3, r5
 8005418:	d30a      	bcc.n	8005430 <__exponent+0x5e>
 800541a:	f10d 0309 	add.w	r3, sp, #9
 800541e:	1a9b      	subs	r3, r3, r2
 8005420:	42ac      	cmp	r4, r5
 8005422:	bf88      	it	hi
 8005424:	2300      	movhi	r3, #0
 8005426:	3302      	adds	r3, #2
 8005428:	4403      	add	r3, r0
 800542a:	1a18      	subs	r0, r3, r0
 800542c:	b003      	add	sp, #12
 800542e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005430:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005434:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005438:	e7ed      	b.n	8005416 <__exponent+0x44>
 800543a:	2330      	movs	r3, #48	@ 0x30
 800543c:	3130      	adds	r1, #48	@ 0x30
 800543e:	7083      	strb	r3, [r0, #2]
 8005440:	70c1      	strb	r1, [r0, #3]
 8005442:	1d03      	adds	r3, r0, #4
 8005444:	e7f1      	b.n	800542a <__exponent+0x58>
	...

08005448 <_printf_float>:
 8005448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800544c:	b08d      	sub	sp, #52	@ 0x34
 800544e:	460c      	mov	r4, r1
 8005450:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005454:	4616      	mov	r6, r2
 8005456:	461f      	mov	r7, r3
 8005458:	4605      	mov	r5, r0
 800545a:	f000 fcef 	bl	8005e3c <_localeconv_r>
 800545e:	6803      	ldr	r3, [r0, #0]
 8005460:	9304      	str	r3, [sp, #16]
 8005462:	4618      	mov	r0, r3
 8005464:	f7fa ff0c 	bl	8000280 <strlen>
 8005468:	2300      	movs	r3, #0
 800546a:	930a      	str	r3, [sp, #40]	@ 0x28
 800546c:	f8d8 3000 	ldr.w	r3, [r8]
 8005470:	9005      	str	r0, [sp, #20]
 8005472:	3307      	adds	r3, #7
 8005474:	f023 0307 	bic.w	r3, r3, #7
 8005478:	f103 0208 	add.w	r2, r3, #8
 800547c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005480:	f8d4 b000 	ldr.w	fp, [r4]
 8005484:	f8c8 2000 	str.w	r2, [r8]
 8005488:	e9d3 8900 	ldrd	r8, r9, [r3]
 800548c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005490:	9307      	str	r3, [sp, #28]
 8005492:	f8cd 8018 	str.w	r8, [sp, #24]
 8005496:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800549a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800549e:	4b9c      	ldr	r3, [pc, #624]	@ (8005710 <_printf_float+0x2c8>)
 80054a0:	f04f 32ff 	mov.w	r2, #4294967295
 80054a4:	f7fb fb4a 	bl	8000b3c <__aeabi_dcmpun>
 80054a8:	bb70      	cbnz	r0, 8005508 <_printf_float+0xc0>
 80054aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054ae:	4b98      	ldr	r3, [pc, #608]	@ (8005710 <_printf_float+0x2c8>)
 80054b0:	f04f 32ff 	mov.w	r2, #4294967295
 80054b4:	f7fb fb24 	bl	8000b00 <__aeabi_dcmple>
 80054b8:	bb30      	cbnz	r0, 8005508 <_printf_float+0xc0>
 80054ba:	2200      	movs	r2, #0
 80054bc:	2300      	movs	r3, #0
 80054be:	4640      	mov	r0, r8
 80054c0:	4649      	mov	r1, r9
 80054c2:	f7fb fb13 	bl	8000aec <__aeabi_dcmplt>
 80054c6:	b110      	cbz	r0, 80054ce <_printf_float+0x86>
 80054c8:	232d      	movs	r3, #45	@ 0x2d
 80054ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054ce:	4a91      	ldr	r2, [pc, #580]	@ (8005714 <_printf_float+0x2cc>)
 80054d0:	4b91      	ldr	r3, [pc, #580]	@ (8005718 <_printf_float+0x2d0>)
 80054d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80054d6:	bf8c      	ite	hi
 80054d8:	4690      	movhi	r8, r2
 80054da:	4698      	movls	r8, r3
 80054dc:	2303      	movs	r3, #3
 80054de:	6123      	str	r3, [r4, #16]
 80054e0:	f02b 0304 	bic.w	r3, fp, #4
 80054e4:	6023      	str	r3, [r4, #0]
 80054e6:	f04f 0900 	mov.w	r9, #0
 80054ea:	9700      	str	r7, [sp, #0]
 80054ec:	4633      	mov	r3, r6
 80054ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 80054f0:	4621      	mov	r1, r4
 80054f2:	4628      	mov	r0, r5
 80054f4:	f000 f9d2 	bl	800589c <_printf_common>
 80054f8:	3001      	adds	r0, #1
 80054fa:	f040 808d 	bne.w	8005618 <_printf_float+0x1d0>
 80054fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005502:	b00d      	add	sp, #52	@ 0x34
 8005504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005508:	4642      	mov	r2, r8
 800550a:	464b      	mov	r3, r9
 800550c:	4640      	mov	r0, r8
 800550e:	4649      	mov	r1, r9
 8005510:	f7fb fb14 	bl	8000b3c <__aeabi_dcmpun>
 8005514:	b140      	cbz	r0, 8005528 <_printf_float+0xe0>
 8005516:	464b      	mov	r3, r9
 8005518:	2b00      	cmp	r3, #0
 800551a:	bfbc      	itt	lt
 800551c:	232d      	movlt	r3, #45	@ 0x2d
 800551e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005522:	4a7e      	ldr	r2, [pc, #504]	@ (800571c <_printf_float+0x2d4>)
 8005524:	4b7e      	ldr	r3, [pc, #504]	@ (8005720 <_printf_float+0x2d8>)
 8005526:	e7d4      	b.n	80054d2 <_printf_float+0x8a>
 8005528:	6863      	ldr	r3, [r4, #4]
 800552a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800552e:	9206      	str	r2, [sp, #24]
 8005530:	1c5a      	adds	r2, r3, #1
 8005532:	d13b      	bne.n	80055ac <_printf_float+0x164>
 8005534:	2306      	movs	r3, #6
 8005536:	6063      	str	r3, [r4, #4]
 8005538:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800553c:	2300      	movs	r3, #0
 800553e:	6022      	str	r2, [r4, #0]
 8005540:	9303      	str	r3, [sp, #12]
 8005542:	ab0a      	add	r3, sp, #40	@ 0x28
 8005544:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005548:	ab09      	add	r3, sp, #36	@ 0x24
 800554a:	9300      	str	r3, [sp, #0]
 800554c:	6861      	ldr	r1, [r4, #4]
 800554e:	ec49 8b10 	vmov	d0, r8, r9
 8005552:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005556:	4628      	mov	r0, r5
 8005558:	f7ff fed6 	bl	8005308 <__cvt>
 800555c:	9b06      	ldr	r3, [sp, #24]
 800555e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005560:	2b47      	cmp	r3, #71	@ 0x47
 8005562:	4680      	mov	r8, r0
 8005564:	d129      	bne.n	80055ba <_printf_float+0x172>
 8005566:	1cc8      	adds	r0, r1, #3
 8005568:	db02      	blt.n	8005570 <_printf_float+0x128>
 800556a:	6863      	ldr	r3, [r4, #4]
 800556c:	4299      	cmp	r1, r3
 800556e:	dd41      	ble.n	80055f4 <_printf_float+0x1ac>
 8005570:	f1aa 0a02 	sub.w	sl, sl, #2
 8005574:	fa5f fa8a 	uxtb.w	sl, sl
 8005578:	3901      	subs	r1, #1
 800557a:	4652      	mov	r2, sl
 800557c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005580:	9109      	str	r1, [sp, #36]	@ 0x24
 8005582:	f7ff ff26 	bl	80053d2 <__exponent>
 8005586:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005588:	1813      	adds	r3, r2, r0
 800558a:	2a01      	cmp	r2, #1
 800558c:	4681      	mov	r9, r0
 800558e:	6123      	str	r3, [r4, #16]
 8005590:	dc02      	bgt.n	8005598 <_printf_float+0x150>
 8005592:	6822      	ldr	r2, [r4, #0]
 8005594:	07d2      	lsls	r2, r2, #31
 8005596:	d501      	bpl.n	800559c <_printf_float+0x154>
 8005598:	3301      	adds	r3, #1
 800559a:	6123      	str	r3, [r4, #16]
 800559c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d0a2      	beq.n	80054ea <_printf_float+0xa2>
 80055a4:	232d      	movs	r3, #45	@ 0x2d
 80055a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055aa:	e79e      	b.n	80054ea <_printf_float+0xa2>
 80055ac:	9a06      	ldr	r2, [sp, #24]
 80055ae:	2a47      	cmp	r2, #71	@ 0x47
 80055b0:	d1c2      	bne.n	8005538 <_printf_float+0xf0>
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1c0      	bne.n	8005538 <_printf_float+0xf0>
 80055b6:	2301      	movs	r3, #1
 80055b8:	e7bd      	b.n	8005536 <_printf_float+0xee>
 80055ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80055be:	d9db      	bls.n	8005578 <_printf_float+0x130>
 80055c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80055c4:	d118      	bne.n	80055f8 <_printf_float+0x1b0>
 80055c6:	2900      	cmp	r1, #0
 80055c8:	6863      	ldr	r3, [r4, #4]
 80055ca:	dd0b      	ble.n	80055e4 <_printf_float+0x19c>
 80055cc:	6121      	str	r1, [r4, #16]
 80055ce:	b913      	cbnz	r3, 80055d6 <_printf_float+0x18e>
 80055d0:	6822      	ldr	r2, [r4, #0]
 80055d2:	07d0      	lsls	r0, r2, #31
 80055d4:	d502      	bpl.n	80055dc <_printf_float+0x194>
 80055d6:	3301      	adds	r3, #1
 80055d8:	440b      	add	r3, r1
 80055da:	6123      	str	r3, [r4, #16]
 80055dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80055de:	f04f 0900 	mov.w	r9, #0
 80055e2:	e7db      	b.n	800559c <_printf_float+0x154>
 80055e4:	b913      	cbnz	r3, 80055ec <_printf_float+0x1a4>
 80055e6:	6822      	ldr	r2, [r4, #0]
 80055e8:	07d2      	lsls	r2, r2, #31
 80055ea:	d501      	bpl.n	80055f0 <_printf_float+0x1a8>
 80055ec:	3302      	adds	r3, #2
 80055ee:	e7f4      	b.n	80055da <_printf_float+0x192>
 80055f0:	2301      	movs	r3, #1
 80055f2:	e7f2      	b.n	80055da <_printf_float+0x192>
 80055f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80055f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055fa:	4299      	cmp	r1, r3
 80055fc:	db05      	blt.n	800560a <_printf_float+0x1c2>
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	6121      	str	r1, [r4, #16]
 8005602:	07d8      	lsls	r0, r3, #31
 8005604:	d5ea      	bpl.n	80055dc <_printf_float+0x194>
 8005606:	1c4b      	adds	r3, r1, #1
 8005608:	e7e7      	b.n	80055da <_printf_float+0x192>
 800560a:	2900      	cmp	r1, #0
 800560c:	bfd4      	ite	le
 800560e:	f1c1 0202 	rsble	r2, r1, #2
 8005612:	2201      	movgt	r2, #1
 8005614:	4413      	add	r3, r2
 8005616:	e7e0      	b.n	80055da <_printf_float+0x192>
 8005618:	6823      	ldr	r3, [r4, #0]
 800561a:	055a      	lsls	r2, r3, #21
 800561c:	d407      	bmi.n	800562e <_printf_float+0x1e6>
 800561e:	6923      	ldr	r3, [r4, #16]
 8005620:	4642      	mov	r2, r8
 8005622:	4631      	mov	r1, r6
 8005624:	4628      	mov	r0, r5
 8005626:	47b8      	blx	r7
 8005628:	3001      	adds	r0, #1
 800562a:	d12b      	bne.n	8005684 <_printf_float+0x23c>
 800562c:	e767      	b.n	80054fe <_printf_float+0xb6>
 800562e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005632:	f240 80dd 	bls.w	80057f0 <_printf_float+0x3a8>
 8005636:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800563a:	2200      	movs	r2, #0
 800563c:	2300      	movs	r3, #0
 800563e:	f7fb fa4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005642:	2800      	cmp	r0, #0
 8005644:	d033      	beq.n	80056ae <_printf_float+0x266>
 8005646:	4a37      	ldr	r2, [pc, #220]	@ (8005724 <_printf_float+0x2dc>)
 8005648:	2301      	movs	r3, #1
 800564a:	4631      	mov	r1, r6
 800564c:	4628      	mov	r0, r5
 800564e:	47b8      	blx	r7
 8005650:	3001      	adds	r0, #1
 8005652:	f43f af54 	beq.w	80054fe <_printf_float+0xb6>
 8005656:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800565a:	4543      	cmp	r3, r8
 800565c:	db02      	blt.n	8005664 <_printf_float+0x21c>
 800565e:	6823      	ldr	r3, [r4, #0]
 8005660:	07d8      	lsls	r0, r3, #31
 8005662:	d50f      	bpl.n	8005684 <_printf_float+0x23c>
 8005664:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005668:	4631      	mov	r1, r6
 800566a:	4628      	mov	r0, r5
 800566c:	47b8      	blx	r7
 800566e:	3001      	adds	r0, #1
 8005670:	f43f af45 	beq.w	80054fe <_printf_float+0xb6>
 8005674:	f04f 0900 	mov.w	r9, #0
 8005678:	f108 38ff 	add.w	r8, r8, #4294967295
 800567c:	f104 0a1a 	add.w	sl, r4, #26
 8005680:	45c8      	cmp	r8, r9
 8005682:	dc09      	bgt.n	8005698 <_printf_float+0x250>
 8005684:	6823      	ldr	r3, [r4, #0]
 8005686:	079b      	lsls	r3, r3, #30
 8005688:	f100 8103 	bmi.w	8005892 <_printf_float+0x44a>
 800568c:	68e0      	ldr	r0, [r4, #12]
 800568e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005690:	4298      	cmp	r0, r3
 8005692:	bfb8      	it	lt
 8005694:	4618      	movlt	r0, r3
 8005696:	e734      	b.n	8005502 <_printf_float+0xba>
 8005698:	2301      	movs	r3, #1
 800569a:	4652      	mov	r2, sl
 800569c:	4631      	mov	r1, r6
 800569e:	4628      	mov	r0, r5
 80056a0:	47b8      	blx	r7
 80056a2:	3001      	adds	r0, #1
 80056a4:	f43f af2b 	beq.w	80054fe <_printf_float+0xb6>
 80056a8:	f109 0901 	add.w	r9, r9, #1
 80056ac:	e7e8      	b.n	8005680 <_printf_float+0x238>
 80056ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	dc39      	bgt.n	8005728 <_printf_float+0x2e0>
 80056b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005724 <_printf_float+0x2dc>)
 80056b6:	2301      	movs	r3, #1
 80056b8:	4631      	mov	r1, r6
 80056ba:	4628      	mov	r0, r5
 80056bc:	47b8      	blx	r7
 80056be:	3001      	adds	r0, #1
 80056c0:	f43f af1d 	beq.w	80054fe <_printf_float+0xb6>
 80056c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80056c8:	ea59 0303 	orrs.w	r3, r9, r3
 80056cc:	d102      	bne.n	80056d4 <_printf_float+0x28c>
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	07d9      	lsls	r1, r3, #31
 80056d2:	d5d7      	bpl.n	8005684 <_printf_float+0x23c>
 80056d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056d8:	4631      	mov	r1, r6
 80056da:	4628      	mov	r0, r5
 80056dc:	47b8      	blx	r7
 80056de:	3001      	adds	r0, #1
 80056e0:	f43f af0d 	beq.w	80054fe <_printf_float+0xb6>
 80056e4:	f04f 0a00 	mov.w	sl, #0
 80056e8:	f104 0b1a 	add.w	fp, r4, #26
 80056ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056ee:	425b      	negs	r3, r3
 80056f0:	4553      	cmp	r3, sl
 80056f2:	dc01      	bgt.n	80056f8 <_printf_float+0x2b0>
 80056f4:	464b      	mov	r3, r9
 80056f6:	e793      	b.n	8005620 <_printf_float+0x1d8>
 80056f8:	2301      	movs	r3, #1
 80056fa:	465a      	mov	r2, fp
 80056fc:	4631      	mov	r1, r6
 80056fe:	4628      	mov	r0, r5
 8005700:	47b8      	blx	r7
 8005702:	3001      	adds	r0, #1
 8005704:	f43f aefb 	beq.w	80054fe <_printf_float+0xb6>
 8005708:	f10a 0a01 	add.w	sl, sl, #1
 800570c:	e7ee      	b.n	80056ec <_printf_float+0x2a4>
 800570e:	bf00      	nop
 8005710:	7fefffff 	.word	0x7fefffff
 8005714:	080087bc 	.word	0x080087bc
 8005718:	080087b8 	.word	0x080087b8
 800571c:	080087c4 	.word	0x080087c4
 8005720:	080087c0 	.word	0x080087c0
 8005724:	080087c8 	.word	0x080087c8
 8005728:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800572a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800572e:	4553      	cmp	r3, sl
 8005730:	bfa8      	it	ge
 8005732:	4653      	movge	r3, sl
 8005734:	2b00      	cmp	r3, #0
 8005736:	4699      	mov	r9, r3
 8005738:	dc36      	bgt.n	80057a8 <_printf_float+0x360>
 800573a:	f04f 0b00 	mov.w	fp, #0
 800573e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005742:	f104 021a 	add.w	r2, r4, #26
 8005746:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005748:	9306      	str	r3, [sp, #24]
 800574a:	eba3 0309 	sub.w	r3, r3, r9
 800574e:	455b      	cmp	r3, fp
 8005750:	dc31      	bgt.n	80057b6 <_printf_float+0x36e>
 8005752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005754:	459a      	cmp	sl, r3
 8005756:	dc3a      	bgt.n	80057ce <_printf_float+0x386>
 8005758:	6823      	ldr	r3, [r4, #0]
 800575a:	07da      	lsls	r2, r3, #31
 800575c:	d437      	bmi.n	80057ce <_printf_float+0x386>
 800575e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005760:	ebaa 0903 	sub.w	r9, sl, r3
 8005764:	9b06      	ldr	r3, [sp, #24]
 8005766:	ebaa 0303 	sub.w	r3, sl, r3
 800576a:	4599      	cmp	r9, r3
 800576c:	bfa8      	it	ge
 800576e:	4699      	movge	r9, r3
 8005770:	f1b9 0f00 	cmp.w	r9, #0
 8005774:	dc33      	bgt.n	80057de <_printf_float+0x396>
 8005776:	f04f 0800 	mov.w	r8, #0
 800577a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800577e:	f104 0b1a 	add.w	fp, r4, #26
 8005782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005784:	ebaa 0303 	sub.w	r3, sl, r3
 8005788:	eba3 0309 	sub.w	r3, r3, r9
 800578c:	4543      	cmp	r3, r8
 800578e:	f77f af79 	ble.w	8005684 <_printf_float+0x23c>
 8005792:	2301      	movs	r3, #1
 8005794:	465a      	mov	r2, fp
 8005796:	4631      	mov	r1, r6
 8005798:	4628      	mov	r0, r5
 800579a:	47b8      	blx	r7
 800579c:	3001      	adds	r0, #1
 800579e:	f43f aeae 	beq.w	80054fe <_printf_float+0xb6>
 80057a2:	f108 0801 	add.w	r8, r8, #1
 80057a6:	e7ec      	b.n	8005782 <_printf_float+0x33a>
 80057a8:	4642      	mov	r2, r8
 80057aa:	4631      	mov	r1, r6
 80057ac:	4628      	mov	r0, r5
 80057ae:	47b8      	blx	r7
 80057b0:	3001      	adds	r0, #1
 80057b2:	d1c2      	bne.n	800573a <_printf_float+0x2f2>
 80057b4:	e6a3      	b.n	80054fe <_printf_float+0xb6>
 80057b6:	2301      	movs	r3, #1
 80057b8:	4631      	mov	r1, r6
 80057ba:	4628      	mov	r0, r5
 80057bc:	9206      	str	r2, [sp, #24]
 80057be:	47b8      	blx	r7
 80057c0:	3001      	adds	r0, #1
 80057c2:	f43f ae9c 	beq.w	80054fe <_printf_float+0xb6>
 80057c6:	9a06      	ldr	r2, [sp, #24]
 80057c8:	f10b 0b01 	add.w	fp, fp, #1
 80057cc:	e7bb      	b.n	8005746 <_printf_float+0x2fe>
 80057ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057d2:	4631      	mov	r1, r6
 80057d4:	4628      	mov	r0, r5
 80057d6:	47b8      	blx	r7
 80057d8:	3001      	adds	r0, #1
 80057da:	d1c0      	bne.n	800575e <_printf_float+0x316>
 80057dc:	e68f      	b.n	80054fe <_printf_float+0xb6>
 80057de:	9a06      	ldr	r2, [sp, #24]
 80057e0:	464b      	mov	r3, r9
 80057e2:	4442      	add	r2, r8
 80057e4:	4631      	mov	r1, r6
 80057e6:	4628      	mov	r0, r5
 80057e8:	47b8      	blx	r7
 80057ea:	3001      	adds	r0, #1
 80057ec:	d1c3      	bne.n	8005776 <_printf_float+0x32e>
 80057ee:	e686      	b.n	80054fe <_printf_float+0xb6>
 80057f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80057f4:	f1ba 0f01 	cmp.w	sl, #1
 80057f8:	dc01      	bgt.n	80057fe <_printf_float+0x3b6>
 80057fa:	07db      	lsls	r3, r3, #31
 80057fc:	d536      	bpl.n	800586c <_printf_float+0x424>
 80057fe:	2301      	movs	r3, #1
 8005800:	4642      	mov	r2, r8
 8005802:	4631      	mov	r1, r6
 8005804:	4628      	mov	r0, r5
 8005806:	47b8      	blx	r7
 8005808:	3001      	adds	r0, #1
 800580a:	f43f ae78 	beq.w	80054fe <_printf_float+0xb6>
 800580e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005812:	4631      	mov	r1, r6
 8005814:	4628      	mov	r0, r5
 8005816:	47b8      	blx	r7
 8005818:	3001      	adds	r0, #1
 800581a:	f43f ae70 	beq.w	80054fe <_printf_float+0xb6>
 800581e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005822:	2200      	movs	r2, #0
 8005824:	2300      	movs	r3, #0
 8005826:	f10a 3aff 	add.w	sl, sl, #4294967295
 800582a:	f7fb f955 	bl	8000ad8 <__aeabi_dcmpeq>
 800582e:	b9c0      	cbnz	r0, 8005862 <_printf_float+0x41a>
 8005830:	4653      	mov	r3, sl
 8005832:	f108 0201 	add.w	r2, r8, #1
 8005836:	4631      	mov	r1, r6
 8005838:	4628      	mov	r0, r5
 800583a:	47b8      	blx	r7
 800583c:	3001      	adds	r0, #1
 800583e:	d10c      	bne.n	800585a <_printf_float+0x412>
 8005840:	e65d      	b.n	80054fe <_printf_float+0xb6>
 8005842:	2301      	movs	r3, #1
 8005844:	465a      	mov	r2, fp
 8005846:	4631      	mov	r1, r6
 8005848:	4628      	mov	r0, r5
 800584a:	47b8      	blx	r7
 800584c:	3001      	adds	r0, #1
 800584e:	f43f ae56 	beq.w	80054fe <_printf_float+0xb6>
 8005852:	f108 0801 	add.w	r8, r8, #1
 8005856:	45d0      	cmp	r8, sl
 8005858:	dbf3      	blt.n	8005842 <_printf_float+0x3fa>
 800585a:	464b      	mov	r3, r9
 800585c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005860:	e6df      	b.n	8005622 <_printf_float+0x1da>
 8005862:	f04f 0800 	mov.w	r8, #0
 8005866:	f104 0b1a 	add.w	fp, r4, #26
 800586a:	e7f4      	b.n	8005856 <_printf_float+0x40e>
 800586c:	2301      	movs	r3, #1
 800586e:	4642      	mov	r2, r8
 8005870:	e7e1      	b.n	8005836 <_printf_float+0x3ee>
 8005872:	2301      	movs	r3, #1
 8005874:	464a      	mov	r2, r9
 8005876:	4631      	mov	r1, r6
 8005878:	4628      	mov	r0, r5
 800587a:	47b8      	blx	r7
 800587c:	3001      	adds	r0, #1
 800587e:	f43f ae3e 	beq.w	80054fe <_printf_float+0xb6>
 8005882:	f108 0801 	add.w	r8, r8, #1
 8005886:	68e3      	ldr	r3, [r4, #12]
 8005888:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800588a:	1a5b      	subs	r3, r3, r1
 800588c:	4543      	cmp	r3, r8
 800588e:	dcf0      	bgt.n	8005872 <_printf_float+0x42a>
 8005890:	e6fc      	b.n	800568c <_printf_float+0x244>
 8005892:	f04f 0800 	mov.w	r8, #0
 8005896:	f104 0919 	add.w	r9, r4, #25
 800589a:	e7f4      	b.n	8005886 <_printf_float+0x43e>

0800589c <_printf_common>:
 800589c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058a0:	4616      	mov	r6, r2
 80058a2:	4698      	mov	r8, r3
 80058a4:	688a      	ldr	r2, [r1, #8]
 80058a6:	690b      	ldr	r3, [r1, #16]
 80058a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80058ac:	4293      	cmp	r3, r2
 80058ae:	bfb8      	it	lt
 80058b0:	4613      	movlt	r3, r2
 80058b2:	6033      	str	r3, [r6, #0]
 80058b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80058b8:	4607      	mov	r7, r0
 80058ba:	460c      	mov	r4, r1
 80058bc:	b10a      	cbz	r2, 80058c2 <_printf_common+0x26>
 80058be:	3301      	adds	r3, #1
 80058c0:	6033      	str	r3, [r6, #0]
 80058c2:	6823      	ldr	r3, [r4, #0]
 80058c4:	0699      	lsls	r1, r3, #26
 80058c6:	bf42      	ittt	mi
 80058c8:	6833      	ldrmi	r3, [r6, #0]
 80058ca:	3302      	addmi	r3, #2
 80058cc:	6033      	strmi	r3, [r6, #0]
 80058ce:	6825      	ldr	r5, [r4, #0]
 80058d0:	f015 0506 	ands.w	r5, r5, #6
 80058d4:	d106      	bne.n	80058e4 <_printf_common+0x48>
 80058d6:	f104 0a19 	add.w	sl, r4, #25
 80058da:	68e3      	ldr	r3, [r4, #12]
 80058dc:	6832      	ldr	r2, [r6, #0]
 80058de:	1a9b      	subs	r3, r3, r2
 80058e0:	42ab      	cmp	r3, r5
 80058e2:	dc26      	bgt.n	8005932 <_printf_common+0x96>
 80058e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058e8:	6822      	ldr	r2, [r4, #0]
 80058ea:	3b00      	subs	r3, #0
 80058ec:	bf18      	it	ne
 80058ee:	2301      	movne	r3, #1
 80058f0:	0692      	lsls	r2, r2, #26
 80058f2:	d42b      	bmi.n	800594c <_printf_common+0xb0>
 80058f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058f8:	4641      	mov	r1, r8
 80058fa:	4638      	mov	r0, r7
 80058fc:	47c8      	blx	r9
 80058fe:	3001      	adds	r0, #1
 8005900:	d01e      	beq.n	8005940 <_printf_common+0xa4>
 8005902:	6823      	ldr	r3, [r4, #0]
 8005904:	6922      	ldr	r2, [r4, #16]
 8005906:	f003 0306 	and.w	r3, r3, #6
 800590a:	2b04      	cmp	r3, #4
 800590c:	bf02      	ittt	eq
 800590e:	68e5      	ldreq	r5, [r4, #12]
 8005910:	6833      	ldreq	r3, [r6, #0]
 8005912:	1aed      	subeq	r5, r5, r3
 8005914:	68a3      	ldr	r3, [r4, #8]
 8005916:	bf0c      	ite	eq
 8005918:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800591c:	2500      	movne	r5, #0
 800591e:	4293      	cmp	r3, r2
 8005920:	bfc4      	itt	gt
 8005922:	1a9b      	subgt	r3, r3, r2
 8005924:	18ed      	addgt	r5, r5, r3
 8005926:	2600      	movs	r6, #0
 8005928:	341a      	adds	r4, #26
 800592a:	42b5      	cmp	r5, r6
 800592c:	d11a      	bne.n	8005964 <_printf_common+0xc8>
 800592e:	2000      	movs	r0, #0
 8005930:	e008      	b.n	8005944 <_printf_common+0xa8>
 8005932:	2301      	movs	r3, #1
 8005934:	4652      	mov	r2, sl
 8005936:	4641      	mov	r1, r8
 8005938:	4638      	mov	r0, r7
 800593a:	47c8      	blx	r9
 800593c:	3001      	adds	r0, #1
 800593e:	d103      	bne.n	8005948 <_printf_common+0xac>
 8005940:	f04f 30ff 	mov.w	r0, #4294967295
 8005944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005948:	3501      	adds	r5, #1
 800594a:	e7c6      	b.n	80058da <_printf_common+0x3e>
 800594c:	18e1      	adds	r1, r4, r3
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	2030      	movs	r0, #48	@ 0x30
 8005952:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005956:	4422      	add	r2, r4
 8005958:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800595c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005960:	3302      	adds	r3, #2
 8005962:	e7c7      	b.n	80058f4 <_printf_common+0x58>
 8005964:	2301      	movs	r3, #1
 8005966:	4622      	mov	r2, r4
 8005968:	4641      	mov	r1, r8
 800596a:	4638      	mov	r0, r7
 800596c:	47c8      	blx	r9
 800596e:	3001      	adds	r0, #1
 8005970:	d0e6      	beq.n	8005940 <_printf_common+0xa4>
 8005972:	3601      	adds	r6, #1
 8005974:	e7d9      	b.n	800592a <_printf_common+0x8e>
	...

08005978 <_printf_i>:
 8005978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800597c:	7e0f      	ldrb	r7, [r1, #24]
 800597e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005980:	2f78      	cmp	r7, #120	@ 0x78
 8005982:	4691      	mov	r9, r2
 8005984:	4680      	mov	r8, r0
 8005986:	460c      	mov	r4, r1
 8005988:	469a      	mov	sl, r3
 800598a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800598e:	d807      	bhi.n	80059a0 <_printf_i+0x28>
 8005990:	2f62      	cmp	r7, #98	@ 0x62
 8005992:	d80a      	bhi.n	80059aa <_printf_i+0x32>
 8005994:	2f00      	cmp	r7, #0
 8005996:	f000 80d1 	beq.w	8005b3c <_printf_i+0x1c4>
 800599a:	2f58      	cmp	r7, #88	@ 0x58
 800599c:	f000 80b8 	beq.w	8005b10 <_printf_i+0x198>
 80059a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80059a8:	e03a      	b.n	8005a20 <_printf_i+0xa8>
 80059aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80059ae:	2b15      	cmp	r3, #21
 80059b0:	d8f6      	bhi.n	80059a0 <_printf_i+0x28>
 80059b2:	a101      	add	r1, pc, #4	@ (adr r1, 80059b8 <_printf_i+0x40>)
 80059b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059b8:	08005a11 	.word	0x08005a11
 80059bc:	08005a25 	.word	0x08005a25
 80059c0:	080059a1 	.word	0x080059a1
 80059c4:	080059a1 	.word	0x080059a1
 80059c8:	080059a1 	.word	0x080059a1
 80059cc:	080059a1 	.word	0x080059a1
 80059d0:	08005a25 	.word	0x08005a25
 80059d4:	080059a1 	.word	0x080059a1
 80059d8:	080059a1 	.word	0x080059a1
 80059dc:	080059a1 	.word	0x080059a1
 80059e0:	080059a1 	.word	0x080059a1
 80059e4:	08005b23 	.word	0x08005b23
 80059e8:	08005a4f 	.word	0x08005a4f
 80059ec:	08005add 	.word	0x08005add
 80059f0:	080059a1 	.word	0x080059a1
 80059f4:	080059a1 	.word	0x080059a1
 80059f8:	08005b45 	.word	0x08005b45
 80059fc:	080059a1 	.word	0x080059a1
 8005a00:	08005a4f 	.word	0x08005a4f
 8005a04:	080059a1 	.word	0x080059a1
 8005a08:	080059a1 	.word	0x080059a1
 8005a0c:	08005ae5 	.word	0x08005ae5
 8005a10:	6833      	ldr	r3, [r6, #0]
 8005a12:	1d1a      	adds	r2, r3, #4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	6032      	str	r2, [r6, #0]
 8005a18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a20:	2301      	movs	r3, #1
 8005a22:	e09c      	b.n	8005b5e <_printf_i+0x1e6>
 8005a24:	6833      	ldr	r3, [r6, #0]
 8005a26:	6820      	ldr	r0, [r4, #0]
 8005a28:	1d19      	adds	r1, r3, #4
 8005a2a:	6031      	str	r1, [r6, #0]
 8005a2c:	0606      	lsls	r6, r0, #24
 8005a2e:	d501      	bpl.n	8005a34 <_printf_i+0xbc>
 8005a30:	681d      	ldr	r5, [r3, #0]
 8005a32:	e003      	b.n	8005a3c <_printf_i+0xc4>
 8005a34:	0645      	lsls	r5, r0, #25
 8005a36:	d5fb      	bpl.n	8005a30 <_printf_i+0xb8>
 8005a38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a3c:	2d00      	cmp	r5, #0
 8005a3e:	da03      	bge.n	8005a48 <_printf_i+0xd0>
 8005a40:	232d      	movs	r3, #45	@ 0x2d
 8005a42:	426d      	negs	r5, r5
 8005a44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a48:	4858      	ldr	r0, [pc, #352]	@ (8005bac <_printf_i+0x234>)
 8005a4a:	230a      	movs	r3, #10
 8005a4c:	e011      	b.n	8005a72 <_printf_i+0xfa>
 8005a4e:	6821      	ldr	r1, [r4, #0]
 8005a50:	6833      	ldr	r3, [r6, #0]
 8005a52:	0608      	lsls	r0, r1, #24
 8005a54:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a58:	d402      	bmi.n	8005a60 <_printf_i+0xe8>
 8005a5a:	0649      	lsls	r1, r1, #25
 8005a5c:	bf48      	it	mi
 8005a5e:	b2ad      	uxthmi	r5, r5
 8005a60:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a62:	4852      	ldr	r0, [pc, #328]	@ (8005bac <_printf_i+0x234>)
 8005a64:	6033      	str	r3, [r6, #0]
 8005a66:	bf14      	ite	ne
 8005a68:	230a      	movne	r3, #10
 8005a6a:	2308      	moveq	r3, #8
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a72:	6866      	ldr	r6, [r4, #4]
 8005a74:	60a6      	str	r6, [r4, #8]
 8005a76:	2e00      	cmp	r6, #0
 8005a78:	db05      	blt.n	8005a86 <_printf_i+0x10e>
 8005a7a:	6821      	ldr	r1, [r4, #0]
 8005a7c:	432e      	orrs	r6, r5
 8005a7e:	f021 0104 	bic.w	r1, r1, #4
 8005a82:	6021      	str	r1, [r4, #0]
 8005a84:	d04b      	beq.n	8005b1e <_printf_i+0x1a6>
 8005a86:	4616      	mov	r6, r2
 8005a88:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a8c:	fb03 5711 	mls	r7, r3, r1, r5
 8005a90:	5dc7      	ldrb	r7, [r0, r7]
 8005a92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a96:	462f      	mov	r7, r5
 8005a98:	42bb      	cmp	r3, r7
 8005a9a:	460d      	mov	r5, r1
 8005a9c:	d9f4      	bls.n	8005a88 <_printf_i+0x110>
 8005a9e:	2b08      	cmp	r3, #8
 8005aa0:	d10b      	bne.n	8005aba <_printf_i+0x142>
 8005aa2:	6823      	ldr	r3, [r4, #0]
 8005aa4:	07df      	lsls	r7, r3, #31
 8005aa6:	d508      	bpl.n	8005aba <_printf_i+0x142>
 8005aa8:	6923      	ldr	r3, [r4, #16]
 8005aaa:	6861      	ldr	r1, [r4, #4]
 8005aac:	4299      	cmp	r1, r3
 8005aae:	bfde      	ittt	le
 8005ab0:	2330      	movle	r3, #48	@ 0x30
 8005ab2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ab6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005aba:	1b92      	subs	r2, r2, r6
 8005abc:	6122      	str	r2, [r4, #16]
 8005abe:	f8cd a000 	str.w	sl, [sp]
 8005ac2:	464b      	mov	r3, r9
 8005ac4:	aa03      	add	r2, sp, #12
 8005ac6:	4621      	mov	r1, r4
 8005ac8:	4640      	mov	r0, r8
 8005aca:	f7ff fee7 	bl	800589c <_printf_common>
 8005ace:	3001      	adds	r0, #1
 8005ad0:	d14a      	bne.n	8005b68 <_printf_i+0x1f0>
 8005ad2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad6:	b004      	add	sp, #16
 8005ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005adc:	6823      	ldr	r3, [r4, #0]
 8005ade:	f043 0320 	orr.w	r3, r3, #32
 8005ae2:	6023      	str	r3, [r4, #0]
 8005ae4:	4832      	ldr	r0, [pc, #200]	@ (8005bb0 <_printf_i+0x238>)
 8005ae6:	2778      	movs	r7, #120	@ 0x78
 8005ae8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005aec:	6823      	ldr	r3, [r4, #0]
 8005aee:	6831      	ldr	r1, [r6, #0]
 8005af0:	061f      	lsls	r7, r3, #24
 8005af2:	f851 5b04 	ldr.w	r5, [r1], #4
 8005af6:	d402      	bmi.n	8005afe <_printf_i+0x186>
 8005af8:	065f      	lsls	r7, r3, #25
 8005afa:	bf48      	it	mi
 8005afc:	b2ad      	uxthmi	r5, r5
 8005afe:	6031      	str	r1, [r6, #0]
 8005b00:	07d9      	lsls	r1, r3, #31
 8005b02:	bf44      	itt	mi
 8005b04:	f043 0320 	orrmi.w	r3, r3, #32
 8005b08:	6023      	strmi	r3, [r4, #0]
 8005b0a:	b11d      	cbz	r5, 8005b14 <_printf_i+0x19c>
 8005b0c:	2310      	movs	r3, #16
 8005b0e:	e7ad      	b.n	8005a6c <_printf_i+0xf4>
 8005b10:	4826      	ldr	r0, [pc, #152]	@ (8005bac <_printf_i+0x234>)
 8005b12:	e7e9      	b.n	8005ae8 <_printf_i+0x170>
 8005b14:	6823      	ldr	r3, [r4, #0]
 8005b16:	f023 0320 	bic.w	r3, r3, #32
 8005b1a:	6023      	str	r3, [r4, #0]
 8005b1c:	e7f6      	b.n	8005b0c <_printf_i+0x194>
 8005b1e:	4616      	mov	r6, r2
 8005b20:	e7bd      	b.n	8005a9e <_printf_i+0x126>
 8005b22:	6833      	ldr	r3, [r6, #0]
 8005b24:	6825      	ldr	r5, [r4, #0]
 8005b26:	6961      	ldr	r1, [r4, #20]
 8005b28:	1d18      	adds	r0, r3, #4
 8005b2a:	6030      	str	r0, [r6, #0]
 8005b2c:	062e      	lsls	r6, r5, #24
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	d501      	bpl.n	8005b36 <_printf_i+0x1be>
 8005b32:	6019      	str	r1, [r3, #0]
 8005b34:	e002      	b.n	8005b3c <_printf_i+0x1c4>
 8005b36:	0668      	lsls	r0, r5, #25
 8005b38:	d5fb      	bpl.n	8005b32 <_printf_i+0x1ba>
 8005b3a:	8019      	strh	r1, [r3, #0]
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	6123      	str	r3, [r4, #16]
 8005b40:	4616      	mov	r6, r2
 8005b42:	e7bc      	b.n	8005abe <_printf_i+0x146>
 8005b44:	6833      	ldr	r3, [r6, #0]
 8005b46:	1d1a      	adds	r2, r3, #4
 8005b48:	6032      	str	r2, [r6, #0]
 8005b4a:	681e      	ldr	r6, [r3, #0]
 8005b4c:	6862      	ldr	r2, [r4, #4]
 8005b4e:	2100      	movs	r1, #0
 8005b50:	4630      	mov	r0, r6
 8005b52:	f7fa fb45 	bl	80001e0 <memchr>
 8005b56:	b108      	cbz	r0, 8005b5c <_printf_i+0x1e4>
 8005b58:	1b80      	subs	r0, r0, r6
 8005b5a:	6060      	str	r0, [r4, #4]
 8005b5c:	6863      	ldr	r3, [r4, #4]
 8005b5e:	6123      	str	r3, [r4, #16]
 8005b60:	2300      	movs	r3, #0
 8005b62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b66:	e7aa      	b.n	8005abe <_printf_i+0x146>
 8005b68:	6923      	ldr	r3, [r4, #16]
 8005b6a:	4632      	mov	r2, r6
 8005b6c:	4649      	mov	r1, r9
 8005b6e:	4640      	mov	r0, r8
 8005b70:	47d0      	blx	sl
 8005b72:	3001      	adds	r0, #1
 8005b74:	d0ad      	beq.n	8005ad2 <_printf_i+0x15a>
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	079b      	lsls	r3, r3, #30
 8005b7a:	d413      	bmi.n	8005ba4 <_printf_i+0x22c>
 8005b7c:	68e0      	ldr	r0, [r4, #12]
 8005b7e:	9b03      	ldr	r3, [sp, #12]
 8005b80:	4298      	cmp	r0, r3
 8005b82:	bfb8      	it	lt
 8005b84:	4618      	movlt	r0, r3
 8005b86:	e7a6      	b.n	8005ad6 <_printf_i+0x15e>
 8005b88:	2301      	movs	r3, #1
 8005b8a:	4632      	mov	r2, r6
 8005b8c:	4649      	mov	r1, r9
 8005b8e:	4640      	mov	r0, r8
 8005b90:	47d0      	blx	sl
 8005b92:	3001      	adds	r0, #1
 8005b94:	d09d      	beq.n	8005ad2 <_printf_i+0x15a>
 8005b96:	3501      	adds	r5, #1
 8005b98:	68e3      	ldr	r3, [r4, #12]
 8005b9a:	9903      	ldr	r1, [sp, #12]
 8005b9c:	1a5b      	subs	r3, r3, r1
 8005b9e:	42ab      	cmp	r3, r5
 8005ba0:	dcf2      	bgt.n	8005b88 <_printf_i+0x210>
 8005ba2:	e7eb      	b.n	8005b7c <_printf_i+0x204>
 8005ba4:	2500      	movs	r5, #0
 8005ba6:	f104 0619 	add.w	r6, r4, #25
 8005baa:	e7f5      	b.n	8005b98 <_printf_i+0x220>
 8005bac:	080087ca 	.word	0x080087ca
 8005bb0:	080087db 	.word	0x080087db

08005bb4 <std>:
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	b510      	push	{r4, lr}
 8005bb8:	4604      	mov	r4, r0
 8005bba:	e9c0 3300 	strd	r3, r3, [r0]
 8005bbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bc2:	6083      	str	r3, [r0, #8]
 8005bc4:	8181      	strh	r1, [r0, #12]
 8005bc6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005bc8:	81c2      	strh	r2, [r0, #14]
 8005bca:	6183      	str	r3, [r0, #24]
 8005bcc:	4619      	mov	r1, r3
 8005bce:	2208      	movs	r2, #8
 8005bd0:	305c      	adds	r0, #92	@ 0x5c
 8005bd2:	f000 f92a 	bl	8005e2a <memset>
 8005bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8005c0c <std+0x58>)
 8005bd8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005bda:	4b0d      	ldr	r3, [pc, #52]	@ (8005c10 <std+0x5c>)
 8005bdc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005bde:	4b0d      	ldr	r3, [pc, #52]	@ (8005c14 <std+0x60>)
 8005be0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005be2:	4b0d      	ldr	r3, [pc, #52]	@ (8005c18 <std+0x64>)
 8005be4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005be6:	4b0d      	ldr	r3, [pc, #52]	@ (8005c1c <std+0x68>)
 8005be8:	6224      	str	r4, [r4, #32]
 8005bea:	429c      	cmp	r4, r3
 8005bec:	d006      	beq.n	8005bfc <std+0x48>
 8005bee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005bf2:	4294      	cmp	r4, r2
 8005bf4:	d002      	beq.n	8005bfc <std+0x48>
 8005bf6:	33d0      	adds	r3, #208	@ 0xd0
 8005bf8:	429c      	cmp	r4, r3
 8005bfa:	d105      	bne.n	8005c08 <std+0x54>
 8005bfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c04:	f000 b98e 	b.w	8005f24 <__retarget_lock_init_recursive>
 8005c08:	bd10      	pop	{r4, pc}
 8005c0a:	bf00      	nop
 8005c0c:	08005da5 	.word	0x08005da5
 8005c10:	08005dc7 	.word	0x08005dc7
 8005c14:	08005dff 	.word	0x08005dff
 8005c18:	08005e23 	.word	0x08005e23
 8005c1c:	20000bb8 	.word	0x20000bb8

08005c20 <stdio_exit_handler>:
 8005c20:	4a02      	ldr	r2, [pc, #8]	@ (8005c2c <stdio_exit_handler+0xc>)
 8005c22:	4903      	ldr	r1, [pc, #12]	@ (8005c30 <stdio_exit_handler+0x10>)
 8005c24:	4803      	ldr	r0, [pc, #12]	@ (8005c34 <stdio_exit_handler+0x14>)
 8005c26:	f000 b869 	b.w	8005cfc <_fwalk_sglue>
 8005c2a:	bf00      	nop
 8005c2c:	2000000c 	.word	0x2000000c
 8005c30:	0800788d 	.word	0x0800788d
 8005c34:	2000001c 	.word	0x2000001c

08005c38 <cleanup_stdio>:
 8005c38:	6841      	ldr	r1, [r0, #4]
 8005c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c6c <cleanup_stdio+0x34>)
 8005c3c:	4299      	cmp	r1, r3
 8005c3e:	b510      	push	{r4, lr}
 8005c40:	4604      	mov	r4, r0
 8005c42:	d001      	beq.n	8005c48 <cleanup_stdio+0x10>
 8005c44:	f001 fe22 	bl	800788c <_fflush_r>
 8005c48:	68a1      	ldr	r1, [r4, #8]
 8005c4a:	4b09      	ldr	r3, [pc, #36]	@ (8005c70 <cleanup_stdio+0x38>)
 8005c4c:	4299      	cmp	r1, r3
 8005c4e:	d002      	beq.n	8005c56 <cleanup_stdio+0x1e>
 8005c50:	4620      	mov	r0, r4
 8005c52:	f001 fe1b 	bl	800788c <_fflush_r>
 8005c56:	68e1      	ldr	r1, [r4, #12]
 8005c58:	4b06      	ldr	r3, [pc, #24]	@ (8005c74 <cleanup_stdio+0x3c>)
 8005c5a:	4299      	cmp	r1, r3
 8005c5c:	d004      	beq.n	8005c68 <cleanup_stdio+0x30>
 8005c5e:	4620      	mov	r0, r4
 8005c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c64:	f001 be12 	b.w	800788c <_fflush_r>
 8005c68:	bd10      	pop	{r4, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000bb8 	.word	0x20000bb8
 8005c70:	20000c20 	.word	0x20000c20
 8005c74:	20000c88 	.word	0x20000c88

08005c78 <global_stdio_init.part.0>:
 8005c78:	b510      	push	{r4, lr}
 8005c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca8 <global_stdio_init.part.0+0x30>)
 8005c7c:	4c0b      	ldr	r4, [pc, #44]	@ (8005cac <global_stdio_init.part.0+0x34>)
 8005c7e:	4a0c      	ldr	r2, [pc, #48]	@ (8005cb0 <global_stdio_init.part.0+0x38>)
 8005c80:	601a      	str	r2, [r3, #0]
 8005c82:	4620      	mov	r0, r4
 8005c84:	2200      	movs	r2, #0
 8005c86:	2104      	movs	r1, #4
 8005c88:	f7ff ff94 	bl	8005bb4 <std>
 8005c8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c90:	2201      	movs	r2, #1
 8005c92:	2109      	movs	r1, #9
 8005c94:	f7ff ff8e 	bl	8005bb4 <std>
 8005c98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c9c:	2202      	movs	r2, #2
 8005c9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ca2:	2112      	movs	r1, #18
 8005ca4:	f7ff bf86 	b.w	8005bb4 <std>
 8005ca8:	20000cf0 	.word	0x20000cf0
 8005cac:	20000bb8 	.word	0x20000bb8
 8005cb0:	08005c21 	.word	0x08005c21

08005cb4 <__sfp_lock_acquire>:
 8005cb4:	4801      	ldr	r0, [pc, #4]	@ (8005cbc <__sfp_lock_acquire+0x8>)
 8005cb6:	f000 b936 	b.w	8005f26 <__retarget_lock_acquire_recursive>
 8005cba:	bf00      	nop
 8005cbc:	20000cf9 	.word	0x20000cf9

08005cc0 <__sfp_lock_release>:
 8005cc0:	4801      	ldr	r0, [pc, #4]	@ (8005cc8 <__sfp_lock_release+0x8>)
 8005cc2:	f000 b931 	b.w	8005f28 <__retarget_lock_release_recursive>
 8005cc6:	bf00      	nop
 8005cc8:	20000cf9 	.word	0x20000cf9

08005ccc <__sinit>:
 8005ccc:	b510      	push	{r4, lr}
 8005cce:	4604      	mov	r4, r0
 8005cd0:	f7ff fff0 	bl	8005cb4 <__sfp_lock_acquire>
 8005cd4:	6a23      	ldr	r3, [r4, #32]
 8005cd6:	b11b      	cbz	r3, 8005ce0 <__sinit+0x14>
 8005cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cdc:	f7ff bff0 	b.w	8005cc0 <__sfp_lock_release>
 8005ce0:	4b04      	ldr	r3, [pc, #16]	@ (8005cf4 <__sinit+0x28>)
 8005ce2:	6223      	str	r3, [r4, #32]
 8005ce4:	4b04      	ldr	r3, [pc, #16]	@ (8005cf8 <__sinit+0x2c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1f5      	bne.n	8005cd8 <__sinit+0xc>
 8005cec:	f7ff ffc4 	bl	8005c78 <global_stdio_init.part.0>
 8005cf0:	e7f2      	b.n	8005cd8 <__sinit+0xc>
 8005cf2:	bf00      	nop
 8005cf4:	08005c39 	.word	0x08005c39
 8005cf8:	20000cf0 	.word	0x20000cf0

08005cfc <_fwalk_sglue>:
 8005cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d00:	4607      	mov	r7, r0
 8005d02:	4688      	mov	r8, r1
 8005d04:	4614      	mov	r4, r2
 8005d06:	2600      	movs	r6, #0
 8005d08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d0c:	f1b9 0901 	subs.w	r9, r9, #1
 8005d10:	d505      	bpl.n	8005d1e <_fwalk_sglue+0x22>
 8005d12:	6824      	ldr	r4, [r4, #0]
 8005d14:	2c00      	cmp	r4, #0
 8005d16:	d1f7      	bne.n	8005d08 <_fwalk_sglue+0xc>
 8005d18:	4630      	mov	r0, r6
 8005d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d1e:	89ab      	ldrh	r3, [r5, #12]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d907      	bls.n	8005d34 <_fwalk_sglue+0x38>
 8005d24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	d003      	beq.n	8005d34 <_fwalk_sglue+0x38>
 8005d2c:	4629      	mov	r1, r5
 8005d2e:	4638      	mov	r0, r7
 8005d30:	47c0      	blx	r8
 8005d32:	4306      	orrs	r6, r0
 8005d34:	3568      	adds	r5, #104	@ 0x68
 8005d36:	e7e9      	b.n	8005d0c <_fwalk_sglue+0x10>

08005d38 <sniprintf>:
 8005d38:	b40c      	push	{r2, r3}
 8005d3a:	b530      	push	{r4, r5, lr}
 8005d3c:	4b18      	ldr	r3, [pc, #96]	@ (8005da0 <sniprintf+0x68>)
 8005d3e:	1e0c      	subs	r4, r1, #0
 8005d40:	681d      	ldr	r5, [r3, #0]
 8005d42:	b09d      	sub	sp, #116	@ 0x74
 8005d44:	da08      	bge.n	8005d58 <sniprintf+0x20>
 8005d46:	238b      	movs	r3, #139	@ 0x8b
 8005d48:	602b      	str	r3, [r5, #0]
 8005d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d4e:	b01d      	add	sp, #116	@ 0x74
 8005d50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d54:	b002      	add	sp, #8
 8005d56:	4770      	bx	lr
 8005d58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005d5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d60:	f04f 0300 	mov.w	r3, #0
 8005d64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005d66:	bf14      	ite	ne
 8005d68:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005d6c:	4623      	moveq	r3, r4
 8005d6e:	9304      	str	r3, [sp, #16]
 8005d70:	9307      	str	r3, [sp, #28]
 8005d72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005d76:	9002      	str	r0, [sp, #8]
 8005d78:	9006      	str	r0, [sp, #24]
 8005d7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d7e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d80:	ab21      	add	r3, sp, #132	@ 0x84
 8005d82:	a902      	add	r1, sp, #8
 8005d84:	4628      	mov	r0, r5
 8005d86:	9301      	str	r3, [sp, #4]
 8005d88:	f001 fc00 	bl	800758c <_svfiprintf_r>
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	bfbc      	itt	lt
 8005d90:	238b      	movlt	r3, #139	@ 0x8b
 8005d92:	602b      	strlt	r3, [r5, #0]
 8005d94:	2c00      	cmp	r4, #0
 8005d96:	d0da      	beq.n	8005d4e <sniprintf+0x16>
 8005d98:	9b02      	ldr	r3, [sp, #8]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	701a      	strb	r2, [r3, #0]
 8005d9e:	e7d6      	b.n	8005d4e <sniprintf+0x16>
 8005da0:	20000018 	.word	0x20000018

08005da4 <__sread>:
 8005da4:	b510      	push	{r4, lr}
 8005da6:	460c      	mov	r4, r1
 8005da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dac:	f000 f86c 	bl	8005e88 <_read_r>
 8005db0:	2800      	cmp	r0, #0
 8005db2:	bfab      	itete	ge
 8005db4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005db6:	89a3      	ldrhlt	r3, [r4, #12]
 8005db8:	181b      	addge	r3, r3, r0
 8005dba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005dbe:	bfac      	ite	ge
 8005dc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005dc2:	81a3      	strhlt	r3, [r4, #12]
 8005dc4:	bd10      	pop	{r4, pc}

08005dc6 <__swrite>:
 8005dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dca:	461f      	mov	r7, r3
 8005dcc:	898b      	ldrh	r3, [r1, #12]
 8005dce:	05db      	lsls	r3, r3, #23
 8005dd0:	4605      	mov	r5, r0
 8005dd2:	460c      	mov	r4, r1
 8005dd4:	4616      	mov	r6, r2
 8005dd6:	d505      	bpl.n	8005de4 <__swrite+0x1e>
 8005dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ddc:	2302      	movs	r3, #2
 8005dde:	2200      	movs	r2, #0
 8005de0:	f000 f840 	bl	8005e64 <_lseek_r>
 8005de4:	89a3      	ldrh	r3, [r4, #12]
 8005de6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005dee:	81a3      	strh	r3, [r4, #12]
 8005df0:	4632      	mov	r2, r6
 8005df2:	463b      	mov	r3, r7
 8005df4:	4628      	mov	r0, r5
 8005df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dfa:	f000 b857 	b.w	8005eac <_write_r>

08005dfe <__sseek>:
 8005dfe:	b510      	push	{r4, lr}
 8005e00:	460c      	mov	r4, r1
 8005e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e06:	f000 f82d 	bl	8005e64 <_lseek_r>
 8005e0a:	1c43      	adds	r3, r0, #1
 8005e0c:	89a3      	ldrh	r3, [r4, #12]
 8005e0e:	bf15      	itete	ne
 8005e10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005e12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005e16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005e1a:	81a3      	strheq	r3, [r4, #12]
 8005e1c:	bf18      	it	ne
 8005e1e:	81a3      	strhne	r3, [r4, #12]
 8005e20:	bd10      	pop	{r4, pc}

08005e22 <__sclose>:
 8005e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e26:	f000 b80d 	b.w	8005e44 <_close_r>

08005e2a <memset>:
 8005e2a:	4402      	add	r2, r0
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d100      	bne.n	8005e34 <memset+0xa>
 8005e32:	4770      	bx	lr
 8005e34:	f803 1b01 	strb.w	r1, [r3], #1
 8005e38:	e7f9      	b.n	8005e2e <memset+0x4>
	...

08005e3c <_localeconv_r>:
 8005e3c:	4800      	ldr	r0, [pc, #0]	@ (8005e40 <_localeconv_r+0x4>)
 8005e3e:	4770      	bx	lr
 8005e40:	20000158 	.word	0x20000158

08005e44 <_close_r>:
 8005e44:	b538      	push	{r3, r4, r5, lr}
 8005e46:	4d06      	ldr	r5, [pc, #24]	@ (8005e60 <_close_r+0x1c>)
 8005e48:	2300      	movs	r3, #0
 8005e4a:	4604      	mov	r4, r0
 8005e4c:	4608      	mov	r0, r1
 8005e4e:	602b      	str	r3, [r5, #0]
 8005e50:	f7fb fd8c 	bl	800196c <_close>
 8005e54:	1c43      	adds	r3, r0, #1
 8005e56:	d102      	bne.n	8005e5e <_close_r+0x1a>
 8005e58:	682b      	ldr	r3, [r5, #0]
 8005e5a:	b103      	cbz	r3, 8005e5e <_close_r+0x1a>
 8005e5c:	6023      	str	r3, [r4, #0]
 8005e5e:	bd38      	pop	{r3, r4, r5, pc}
 8005e60:	20000cf4 	.word	0x20000cf4

08005e64 <_lseek_r>:
 8005e64:	b538      	push	{r3, r4, r5, lr}
 8005e66:	4d07      	ldr	r5, [pc, #28]	@ (8005e84 <_lseek_r+0x20>)
 8005e68:	4604      	mov	r4, r0
 8005e6a:	4608      	mov	r0, r1
 8005e6c:	4611      	mov	r1, r2
 8005e6e:	2200      	movs	r2, #0
 8005e70:	602a      	str	r2, [r5, #0]
 8005e72:	461a      	mov	r2, r3
 8005e74:	f7fb fda1 	bl	80019ba <_lseek>
 8005e78:	1c43      	adds	r3, r0, #1
 8005e7a:	d102      	bne.n	8005e82 <_lseek_r+0x1e>
 8005e7c:	682b      	ldr	r3, [r5, #0]
 8005e7e:	b103      	cbz	r3, 8005e82 <_lseek_r+0x1e>
 8005e80:	6023      	str	r3, [r4, #0]
 8005e82:	bd38      	pop	{r3, r4, r5, pc}
 8005e84:	20000cf4 	.word	0x20000cf4

08005e88 <_read_r>:
 8005e88:	b538      	push	{r3, r4, r5, lr}
 8005e8a:	4d07      	ldr	r5, [pc, #28]	@ (8005ea8 <_read_r+0x20>)
 8005e8c:	4604      	mov	r4, r0
 8005e8e:	4608      	mov	r0, r1
 8005e90:	4611      	mov	r1, r2
 8005e92:	2200      	movs	r2, #0
 8005e94:	602a      	str	r2, [r5, #0]
 8005e96:	461a      	mov	r2, r3
 8005e98:	f7fb fd2f 	bl	80018fa <_read>
 8005e9c:	1c43      	adds	r3, r0, #1
 8005e9e:	d102      	bne.n	8005ea6 <_read_r+0x1e>
 8005ea0:	682b      	ldr	r3, [r5, #0]
 8005ea2:	b103      	cbz	r3, 8005ea6 <_read_r+0x1e>
 8005ea4:	6023      	str	r3, [r4, #0]
 8005ea6:	bd38      	pop	{r3, r4, r5, pc}
 8005ea8:	20000cf4 	.word	0x20000cf4

08005eac <_write_r>:
 8005eac:	b538      	push	{r3, r4, r5, lr}
 8005eae:	4d07      	ldr	r5, [pc, #28]	@ (8005ecc <_write_r+0x20>)
 8005eb0:	4604      	mov	r4, r0
 8005eb2:	4608      	mov	r0, r1
 8005eb4:	4611      	mov	r1, r2
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	602a      	str	r2, [r5, #0]
 8005eba:	461a      	mov	r2, r3
 8005ebc:	f7fb fd3a 	bl	8001934 <_write>
 8005ec0:	1c43      	adds	r3, r0, #1
 8005ec2:	d102      	bne.n	8005eca <_write_r+0x1e>
 8005ec4:	682b      	ldr	r3, [r5, #0]
 8005ec6:	b103      	cbz	r3, 8005eca <_write_r+0x1e>
 8005ec8:	6023      	str	r3, [r4, #0]
 8005eca:	bd38      	pop	{r3, r4, r5, pc}
 8005ecc:	20000cf4 	.word	0x20000cf4

08005ed0 <__errno>:
 8005ed0:	4b01      	ldr	r3, [pc, #4]	@ (8005ed8 <__errno+0x8>)
 8005ed2:	6818      	ldr	r0, [r3, #0]
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	20000018 	.word	0x20000018

08005edc <__libc_init_array>:
 8005edc:	b570      	push	{r4, r5, r6, lr}
 8005ede:	4d0d      	ldr	r5, [pc, #52]	@ (8005f14 <__libc_init_array+0x38>)
 8005ee0:	4c0d      	ldr	r4, [pc, #52]	@ (8005f18 <__libc_init_array+0x3c>)
 8005ee2:	1b64      	subs	r4, r4, r5
 8005ee4:	10a4      	asrs	r4, r4, #2
 8005ee6:	2600      	movs	r6, #0
 8005ee8:	42a6      	cmp	r6, r4
 8005eea:	d109      	bne.n	8005f00 <__libc_init_array+0x24>
 8005eec:	4d0b      	ldr	r5, [pc, #44]	@ (8005f1c <__libc_init_array+0x40>)
 8005eee:	4c0c      	ldr	r4, [pc, #48]	@ (8005f20 <__libc_init_array+0x44>)
 8005ef0:	f002 fc32 	bl	8008758 <_init>
 8005ef4:	1b64      	subs	r4, r4, r5
 8005ef6:	10a4      	asrs	r4, r4, #2
 8005ef8:	2600      	movs	r6, #0
 8005efa:	42a6      	cmp	r6, r4
 8005efc:	d105      	bne.n	8005f0a <__libc_init_array+0x2e>
 8005efe:	bd70      	pop	{r4, r5, r6, pc}
 8005f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f04:	4798      	blx	r3
 8005f06:	3601      	adds	r6, #1
 8005f08:	e7ee      	b.n	8005ee8 <__libc_init_array+0xc>
 8005f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f0e:	4798      	blx	r3
 8005f10:	3601      	adds	r6, #1
 8005f12:	e7f2      	b.n	8005efa <__libc_init_array+0x1e>
 8005f14:	08008b4c 	.word	0x08008b4c
 8005f18:	08008b4c 	.word	0x08008b4c
 8005f1c:	08008b4c 	.word	0x08008b4c
 8005f20:	08008b50 	.word	0x08008b50

08005f24 <__retarget_lock_init_recursive>:
 8005f24:	4770      	bx	lr

08005f26 <__retarget_lock_acquire_recursive>:
 8005f26:	4770      	bx	lr

08005f28 <__retarget_lock_release_recursive>:
 8005f28:	4770      	bx	lr

08005f2a <quorem>:
 8005f2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f2e:	6903      	ldr	r3, [r0, #16]
 8005f30:	690c      	ldr	r4, [r1, #16]
 8005f32:	42a3      	cmp	r3, r4
 8005f34:	4607      	mov	r7, r0
 8005f36:	db7e      	blt.n	8006036 <quorem+0x10c>
 8005f38:	3c01      	subs	r4, #1
 8005f3a:	f101 0814 	add.w	r8, r1, #20
 8005f3e:	00a3      	lsls	r3, r4, #2
 8005f40:	f100 0514 	add.w	r5, r0, #20
 8005f44:	9300      	str	r3, [sp, #0]
 8005f46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f4a:	9301      	str	r3, [sp, #4]
 8005f4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f54:	3301      	adds	r3, #1
 8005f56:	429a      	cmp	r2, r3
 8005f58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f5c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f60:	d32e      	bcc.n	8005fc0 <quorem+0x96>
 8005f62:	f04f 0a00 	mov.w	sl, #0
 8005f66:	46c4      	mov	ip, r8
 8005f68:	46ae      	mov	lr, r5
 8005f6a:	46d3      	mov	fp, sl
 8005f6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f70:	b298      	uxth	r0, r3
 8005f72:	fb06 a000 	mla	r0, r6, r0, sl
 8005f76:	0c02      	lsrs	r2, r0, #16
 8005f78:	0c1b      	lsrs	r3, r3, #16
 8005f7a:	fb06 2303 	mla	r3, r6, r3, r2
 8005f7e:	f8de 2000 	ldr.w	r2, [lr]
 8005f82:	b280      	uxth	r0, r0
 8005f84:	b292      	uxth	r2, r2
 8005f86:	1a12      	subs	r2, r2, r0
 8005f88:	445a      	add	r2, fp
 8005f8a:	f8de 0000 	ldr.w	r0, [lr]
 8005f8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005f98:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005f9c:	b292      	uxth	r2, r2
 8005f9e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005fa2:	45e1      	cmp	r9, ip
 8005fa4:	f84e 2b04 	str.w	r2, [lr], #4
 8005fa8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005fac:	d2de      	bcs.n	8005f6c <quorem+0x42>
 8005fae:	9b00      	ldr	r3, [sp, #0]
 8005fb0:	58eb      	ldr	r3, [r5, r3]
 8005fb2:	b92b      	cbnz	r3, 8005fc0 <quorem+0x96>
 8005fb4:	9b01      	ldr	r3, [sp, #4]
 8005fb6:	3b04      	subs	r3, #4
 8005fb8:	429d      	cmp	r5, r3
 8005fba:	461a      	mov	r2, r3
 8005fbc:	d32f      	bcc.n	800601e <quorem+0xf4>
 8005fbe:	613c      	str	r4, [r7, #16]
 8005fc0:	4638      	mov	r0, r7
 8005fc2:	f001 f97f 	bl	80072c4 <__mcmp>
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	db25      	blt.n	8006016 <quorem+0xec>
 8005fca:	4629      	mov	r1, r5
 8005fcc:	2000      	movs	r0, #0
 8005fce:	f858 2b04 	ldr.w	r2, [r8], #4
 8005fd2:	f8d1 c000 	ldr.w	ip, [r1]
 8005fd6:	fa1f fe82 	uxth.w	lr, r2
 8005fda:	fa1f f38c 	uxth.w	r3, ip
 8005fde:	eba3 030e 	sub.w	r3, r3, lr
 8005fe2:	4403      	add	r3, r0
 8005fe4:	0c12      	lsrs	r2, r2, #16
 8005fe6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005fea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ff4:	45c1      	cmp	r9, r8
 8005ff6:	f841 3b04 	str.w	r3, [r1], #4
 8005ffa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005ffe:	d2e6      	bcs.n	8005fce <quorem+0xa4>
 8006000:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006004:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006008:	b922      	cbnz	r2, 8006014 <quorem+0xea>
 800600a:	3b04      	subs	r3, #4
 800600c:	429d      	cmp	r5, r3
 800600e:	461a      	mov	r2, r3
 8006010:	d30b      	bcc.n	800602a <quorem+0x100>
 8006012:	613c      	str	r4, [r7, #16]
 8006014:	3601      	adds	r6, #1
 8006016:	4630      	mov	r0, r6
 8006018:	b003      	add	sp, #12
 800601a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800601e:	6812      	ldr	r2, [r2, #0]
 8006020:	3b04      	subs	r3, #4
 8006022:	2a00      	cmp	r2, #0
 8006024:	d1cb      	bne.n	8005fbe <quorem+0x94>
 8006026:	3c01      	subs	r4, #1
 8006028:	e7c6      	b.n	8005fb8 <quorem+0x8e>
 800602a:	6812      	ldr	r2, [r2, #0]
 800602c:	3b04      	subs	r3, #4
 800602e:	2a00      	cmp	r2, #0
 8006030:	d1ef      	bne.n	8006012 <quorem+0xe8>
 8006032:	3c01      	subs	r4, #1
 8006034:	e7ea      	b.n	800600c <quorem+0xe2>
 8006036:	2000      	movs	r0, #0
 8006038:	e7ee      	b.n	8006018 <quorem+0xee>
 800603a:	0000      	movs	r0, r0
 800603c:	0000      	movs	r0, r0
	...

08006040 <_dtoa_r>:
 8006040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006044:	69c7      	ldr	r7, [r0, #28]
 8006046:	b097      	sub	sp, #92	@ 0x5c
 8006048:	ed8d 0b04 	vstr	d0, [sp, #16]
 800604c:	ec55 4b10 	vmov	r4, r5, d0
 8006050:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006052:	9107      	str	r1, [sp, #28]
 8006054:	4681      	mov	r9, r0
 8006056:	920c      	str	r2, [sp, #48]	@ 0x30
 8006058:	9311      	str	r3, [sp, #68]	@ 0x44
 800605a:	b97f      	cbnz	r7, 800607c <_dtoa_r+0x3c>
 800605c:	2010      	movs	r0, #16
 800605e:	f000 fe09 	bl	8006c74 <malloc>
 8006062:	4602      	mov	r2, r0
 8006064:	f8c9 001c 	str.w	r0, [r9, #28]
 8006068:	b920      	cbnz	r0, 8006074 <_dtoa_r+0x34>
 800606a:	4ba9      	ldr	r3, [pc, #676]	@ (8006310 <_dtoa_r+0x2d0>)
 800606c:	21ef      	movs	r1, #239	@ 0xef
 800606e:	48a9      	ldr	r0, [pc, #676]	@ (8006314 <_dtoa_r+0x2d4>)
 8006070:	f001 fc6c 	bl	800794c <__assert_func>
 8006074:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006078:	6007      	str	r7, [r0, #0]
 800607a:	60c7      	str	r7, [r0, #12]
 800607c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006080:	6819      	ldr	r1, [r3, #0]
 8006082:	b159      	cbz	r1, 800609c <_dtoa_r+0x5c>
 8006084:	685a      	ldr	r2, [r3, #4]
 8006086:	604a      	str	r2, [r1, #4]
 8006088:	2301      	movs	r3, #1
 800608a:	4093      	lsls	r3, r2
 800608c:	608b      	str	r3, [r1, #8]
 800608e:	4648      	mov	r0, r9
 8006090:	f000 fee6 	bl	8006e60 <_Bfree>
 8006094:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006098:	2200      	movs	r2, #0
 800609a:	601a      	str	r2, [r3, #0]
 800609c:	1e2b      	subs	r3, r5, #0
 800609e:	bfb9      	ittee	lt
 80060a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80060a4:	9305      	strlt	r3, [sp, #20]
 80060a6:	2300      	movge	r3, #0
 80060a8:	6033      	strge	r3, [r6, #0]
 80060aa:	9f05      	ldr	r7, [sp, #20]
 80060ac:	4b9a      	ldr	r3, [pc, #616]	@ (8006318 <_dtoa_r+0x2d8>)
 80060ae:	bfbc      	itt	lt
 80060b0:	2201      	movlt	r2, #1
 80060b2:	6032      	strlt	r2, [r6, #0]
 80060b4:	43bb      	bics	r3, r7
 80060b6:	d112      	bne.n	80060de <_dtoa_r+0x9e>
 80060b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80060ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80060be:	6013      	str	r3, [r2, #0]
 80060c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80060c4:	4323      	orrs	r3, r4
 80060c6:	f000 855a 	beq.w	8006b7e <_dtoa_r+0xb3e>
 80060ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800632c <_dtoa_r+0x2ec>
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	f000 855c 	beq.w	8006b8e <_dtoa_r+0xb4e>
 80060d6:	f10a 0303 	add.w	r3, sl, #3
 80060da:	f000 bd56 	b.w	8006b8a <_dtoa_r+0xb4a>
 80060de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80060e2:	2200      	movs	r2, #0
 80060e4:	ec51 0b17 	vmov	r0, r1, d7
 80060e8:	2300      	movs	r3, #0
 80060ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80060ee:	f7fa fcf3 	bl	8000ad8 <__aeabi_dcmpeq>
 80060f2:	4680      	mov	r8, r0
 80060f4:	b158      	cbz	r0, 800610e <_dtoa_r+0xce>
 80060f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80060f8:	2301      	movs	r3, #1
 80060fa:	6013      	str	r3, [r2, #0]
 80060fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060fe:	b113      	cbz	r3, 8006106 <_dtoa_r+0xc6>
 8006100:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006102:	4b86      	ldr	r3, [pc, #536]	@ (800631c <_dtoa_r+0x2dc>)
 8006104:	6013      	str	r3, [r2, #0]
 8006106:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006330 <_dtoa_r+0x2f0>
 800610a:	f000 bd40 	b.w	8006b8e <_dtoa_r+0xb4e>
 800610e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006112:	aa14      	add	r2, sp, #80	@ 0x50
 8006114:	a915      	add	r1, sp, #84	@ 0x54
 8006116:	4648      	mov	r0, r9
 8006118:	f001 f984 	bl	8007424 <__d2b>
 800611c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006120:	9002      	str	r0, [sp, #8]
 8006122:	2e00      	cmp	r6, #0
 8006124:	d078      	beq.n	8006218 <_dtoa_r+0x1d8>
 8006126:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006128:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800612c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006130:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006134:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006138:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800613c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006140:	4619      	mov	r1, r3
 8006142:	2200      	movs	r2, #0
 8006144:	4b76      	ldr	r3, [pc, #472]	@ (8006320 <_dtoa_r+0x2e0>)
 8006146:	f7fa f8a7 	bl	8000298 <__aeabi_dsub>
 800614a:	a36b      	add	r3, pc, #428	@ (adr r3, 80062f8 <_dtoa_r+0x2b8>)
 800614c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006150:	f7fa fa5a 	bl	8000608 <__aeabi_dmul>
 8006154:	a36a      	add	r3, pc, #424	@ (adr r3, 8006300 <_dtoa_r+0x2c0>)
 8006156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615a:	f7fa f89f 	bl	800029c <__adddf3>
 800615e:	4604      	mov	r4, r0
 8006160:	4630      	mov	r0, r6
 8006162:	460d      	mov	r5, r1
 8006164:	f7fa f9e6 	bl	8000534 <__aeabi_i2d>
 8006168:	a367      	add	r3, pc, #412	@ (adr r3, 8006308 <_dtoa_r+0x2c8>)
 800616a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616e:	f7fa fa4b 	bl	8000608 <__aeabi_dmul>
 8006172:	4602      	mov	r2, r0
 8006174:	460b      	mov	r3, r1
 8006176:	4620      	mov	r0, r4
 8006178:	4629      	mov	r1, r5
 800617a:	f7fa f88f 	bl	800029c <__adddf3>
 800617e:	4604      	mov	r4, r0
 8006180:	460d      	mov	r5, r1
 8006182:	f7fa fcf1 	bl	8000b68 <__aeabi_d2iz>
 8006186:	2200      	movs	r2, #0
 8006188:	4607      	mov	r7, r0
 800618a:	2300      	movs	r3, #0
 800618c:	4620      	mov	r0, r4
 800618e:	4629      	mov	r1, r5
 8006190:	f7fa fcac 	bl	8000aec <__aeabi_dcmplt>
 8006194:	b140      	cbz	r0, 80061a8 <_dtoa_r+0x168>
 8006196:	4638      	mov	r0, r7
 8006198:	f7fa f9cc 	bl	8000534 <__aeabi_i2d>
 800619c:	4622      	mov	r2, r4
 800619e:	462b      	mov	r3, r5
 80061a0:	f7fa fc9a 	bl	8000ad8 <__aeabi_dcmpeq>
 80061a4:	b900      	cbnz	r0, 80061a8 <_dtoa_r+0x168>
 80061a6:	3f01      	subs	r7, #1
 80061a8:	2f16      	cmp	r7, #22
 80061aa:	d852      	bhi.n	8006252 <_dtoa_r+0x212>
 80061ac:	4b5d      	ldr	r3, [pc, #372]	@ (8006324 <_dtoa_r+0x2e4>)
 80061ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061ba:	f7fa fc97 	bl	8000aec <__aeabi_dcmplt>
 80061be:	2800      	cmp	r0, #0
 80061c0:	d049      	beq.n	8006256 <_dtoa_r+0x216>
 80061c2:	3f01      	subs	r7, #1
 80061c4:	2300      	movs	r3, #0
 80061c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80061c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80061ca:	1b9b      	subs	r3, r3, r6
 80061cc:	1e5a      	subs	r2, r3, #1
 80061ce:	bf45      	ittet	mi
 80061d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80061d4:	9300      	strmi	r3, [sp, #0]
 80061d6:	2300      	movpl	r3, #0
 80061d8:	2300      	movmi	r3, #0
 80061da:	9206      	str	r2, [sp, #24]
 80061dc:	bf54      	ite	pl
 80061de:	9300      	strpl	r3, [sp, #0]
 80061e0:	9306      	strmi	r3, [sp, #24]
 80061e2:	2f00      	cmp	r7, #0
 80061e4:	db39      	blt.n	800625a <_dtoa_r+0x21a>
 80061e6:	9b06      	ldr	r3, [sp, #24]
 80061e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80061ea:	443b      	add	r3, r7
 80061ec:	9306      	str	r3, [sp, #24]
 80061ee:	2300      	movs	r3, #0
 80061f0:	9308      	str	r3, [sp, #32]
 80061f2:	9b07      	ldr	r3, [sp, #28]
 80061f4:	2b09      	cmp	r3, #9
 80061f6:	d863      	bhi.n	80062c0 <_dtoa_r+0x280>
 80061f8:	2b05      	cmp	r3, #5
 80061fa:	bfc4      	itt	gt
 80061fc:	3b04      	subgt	r3, #4
 80061fe:	9307      	strgt	r3, [sp, #28]
 8006200:	9b07      	ldr	r3, [sp, #28]
 8006202:	f1a3 0302 	sub.w	r3, r3, #2
 8006206:	bfcc      	ite	gt
 8006208:	2400      	movgt	r4, #0
 800620a:	2401      	movle	r4, #1
 800620c:	2b03      	cmp	r3, #3
 800620e:	d863      	bhi.n	80062d8 <_dtoa_r+0x298>
 8006210:	e8df f003 	tbb	[pc, r3]
 8006214:	2b375452 	.word	0x2b375452
 8006218:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800621c:	441e      	add	r6, r3
 800621e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006222:	2b20      	cmp	r3, #32
 8006224:	bfc1      	itttt	gt
 8006226:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800622a:	409f      	lslgt	r7, r3
 800622c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006230:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006234:	bfd6      	itet	le
 8006236:	f1c3 0320 	rsble	r3, r3, #32
 800623a:	ea47 0003 	orrgt.w	r0, r7, r3
 800623e:	fa04 f003 	lslle.w	r0, r4, r3
 8006242:	f7fa f967 	bl	8000514 <__aeabi_ui2d>
 8006246:	2201      	movs	r2, #1
 8006248:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800624c:	3e01      	subs	r6, #1
 800624e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006250:	e776      	b.n	8006140 <_dtoa_r+0x100>
 8006252:	2301      	movs	r3, #1
 8006254:	e7b7      	b.n	80061c6 <_dtoa_r+0x186>
 8006256:	9010      	str	r0, [sp, #64]	@ 0x40
 8006258:	e7b6      	b.n	80061c8 <_dtoa_r+0x188>
 800625a:	9b00      	ldr	r3, [sp, #0]
 800625c:	1bdb      	subs	r3, r3, r7
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	427b      	negs	r3, r7
 8006262:	9308      	str	r3, [sp, #32]
 8006264:	2300      	movs	r3, #0
 8006266:	930d      	str	r3, [sp, #52]	@ 0x34
 8006268:	e7c3      	b.n	80061f2 <_dtoa_r+0x1b2>
 800626a:	2301      	movs	r3, #1
 800626c:	9309      	str	r3, [sp, #36]	@ 0x24
 800626e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006270:	eb07 0b03 	add.w	fp, r7, r3
 8006274:	f10b 0301 	add.w	r3, fp, #1
 8006278:	2b01      	cmp	r3, #1
 800627a:	9303      	str	r3, [sp, #12]
 800627c:	bfb8      	it	lt
 800627e:	2301      	movlt	r3, #1
 8006280:	e006      	b.n	8006290 <_dtoa_r+0x250>
 8006282:	2301      	movs	r3, #1
 8006284:	9309      	str	r3, [sp, #36]	@ 0x24
 8006286:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006288:	2b00      	cmp	r3, #0
 800628a:	dd28      	ble.n	80062de <_dtoa_r+0x29e>
 800628c:	469b      	mov	fp, r3
 800628e:	9303      	str	r3, [sp, #12]
 8006290:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006294:	2100      	movs	r1, #0
 8006296:	2204      	movs	r2, #4
 8006298:	f102 0514 	add.w	r5, r2, #20
 800629c:	429d      	cmp	r5, r3
 800629e:	d926      	bls.n	80062ee <_dtoa_r+0x2ae>
 80062a0:	6041      	str	r1, [r0, #4]
 80062a2:	4648      	mov	r0, r9
 80062a4:	f000 fd9c 	bl	8006de0 <_Balloc>
 80062a8:	4682      	mov	sl, r0
 80062aa:	2800      	cmp	r0, #0
 80062ac:	d142      	bne.n	8006334 <_dtoa_r+0x2f4>
 80062ae:	4b1e      	ldr	r3, [pc, #120]	@ (8006328 <_dtoa_r+0x2e8>)
 80062b0:	4602      	mov	r2, r0
 80062b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80062b6:	e6da      	b.n	800606e <_dtoa_r+0x2e>
 80062b8:	2300      	movs	r3, #0
 80062ba:	e7e3      	b.n	8006284 <_dtoa_r+0x244>
 80062bc:	2300      	movs	r3, #0
 80062be:	e7d5      	b.n	800626c <_dtoa_r+0x22c>
 80062c0:	2401      	movs	r4, #1
 80062c2:	2300      	movs	r3, #0
 80062c4:	9307      	str	r3, [sp, #28]
 80062c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80062c8:	f04f 3bff 	mov.w	fp, #4294967295
 80062cc:	2200      	movs	r2, #0
 80062ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80062d2:	2312      	movs	r3, #18
 80062d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80062d6:	e7db      	b.n	8006290 <_dtoa_r+0x250>
 80062d8:	2301      	movs	r3, #1
 80062da:	9309      	str	r3, [sp, #36]	@ 0x24
 80062dc:	e7f4      	b.n	80062c8 <_dtoa_r+0x288>
 80062de:	f04f 0b01 	mov.w	fp, #1
 80062e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80062e6:	465b      	mov	r3, fp
 80062e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80062ec:	e7d0      	b.n	8006290 <_dtoa_r+0x250>
 80062ee:	3101      	adds	r1, #1
 80062f0:	0052      	lsls	r2, r2, #1
 80062f2:	e7d1      	b.n	8006298 <_dtoa_r+0x258>
 80062f4:	f3af 8000 	nop.w
 80062f8:	636f4361 	.word	0x636f4361
 80062fc:	3fd287a7 	.word	0x3fd287a7
 8006300:	8b60c8b3 	.word	0x8b60c8b3
 8006304:	3fc68a28 	.word	0x3fc68a28
 8006308:	509f79fb 	.word	0x509f79fb
 800630c:	3fd34413 	.word	0x3fd34413
 8006310:	080087f9 	.word	0x080087f9
 8006314:	08008810 	.word	0x08008810
 8006318:	7ff00000 	.word	0x7ff00000
 800631c:	080087c9 	.word	0x080087c9
 8006320:	3ff80000 	.word	0x3ff80000
 8006324:	08008960 	.word	0x08008960
 8006328:	08008868 	.word	0x08008868
 800632c:	080087f5 	.word	0x080087f5
 8006330:	080087c8 	.word	0x080087c8
 8006334:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006338:	6018      	str	r0, [r3, #0]
 800633a:	9b03      	ldr	r3, [sp, #12]
 800633c:	2b0e      	cmp	r3, #14
 800633e:	f200 80a1 	bhi.w	8006484 <_dtoa_r+0x444>
 8006342:	2c00      	cmp	r4, #0
 8006344:	f000 809e 	beq.w	8006484 <_dtoa_r+0x444>
 8006348:	2f00      	cmp	r7, #0
 800634a:	dd33      	ble.n	80063b4 <_dtoa_r+0x374>
 800634c:	4b9c      	ldr	r3, [pc, #624]	@ (80065c0 <_dtoa_r+0x580>)
 800634e:	f007 020f 	and.w	r2, r7, #15
 8006352:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006356:	ed93 7b00 	vldr	d7, [r3]
 800635a:	05f8      	lsls	r0, r7, #23
 800635c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006360:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006364:	d516      	bpl.n	8006394 <_dtoa_r+0x354>
 8006366:	4b97      	ldr	r3, [pc, #604]	@ (80065c4 <_dtoa_r+0x584>)
 8006368:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800636c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006370:	f7fa fa74 	bl	800085c <__aeabi_ddiv>
 8006374:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006378:	f004 040f 	and.w	r4, r4, #15
 800637c:	2603      	movs	r6, #3
 800637e:	4d91      	ldr	r5, [pc, #580]	@ (80065c4 <_dtoa_r+0x584>)
 8006380:	b954      	cbnz	r4, 8006398 <_dtoa_r+0x358>
 8006382:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006386:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800638a:	f7fa fa67 	bl	800085c <__aeabi_ddiv>
 800638e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006392:	e028      	b.n	80063e6 <_dtoa_r+0x3a6>
 8006394:	2602      	movs	r6, #2
 8006396:	e7f2      	b.n	800637e <_dtoa_r+0x33e>
 8006398:	07e1      	lsls	r1, r4, #31
 800639a:	d508      	bpl.n	80063ae <_dtoa_r+0x36e>
 800639c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80063a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063a4:	f7fa f930 	bl	8000608 <__aeabi_dmul>
 80063a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80063ac:	3601      	adds	r6, #1
 80063ae:	1064      	asrs	r4, r4, #1
 80063b0:	3508      	adds	r5, #8
 80063b2:	e7e5      	b.n	8006380 <_dtoa_r+0x340>
 80063b4:	f000 80af 	beq.w	8006516 <_dtoa_r+0x4d6>
 80063b8:	427c      	negs	r4, r7
 80063ba:	4b81      	ldr	r3, [pc, #516]	@ (80065c0 <_dtoa_r+0x580>)
 80063bc:	4d81      	ldr	r5, [pc, #516]	@ (80065c4 <_dtoa_r+0x584>)
 80063be:	f004 020f 	and.w	r2, r4, #15
 80063c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80063ce:	f7fa f91b 	bl	8000608 <__aeabi_dmul>
 80063d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063d6:	1124      	asrs	r4, r4, #4
 80063d8:	2300      	movs	r3, #0
 80063da:	2602      	movs	r6, #2
 80063dc:	2c00      	cmp	r4, #0
 80063de:	f040 808f 	bne.w	8006500 <_dtoa_r+0x4c0>
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1d3      	bne.n	800638e <_dtoa_r+0x34e>
 80063e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80063e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f000 8094 	beq.w	800651a <_dtoa_r+0x4da>
 80063f2:	4b75      	ldr	r3, [pc, #468]	@ (80065c8 <_dtoa_r+0x588>)
 80063f4:	2200      	movs	r2, #0
 80063f6:	4620      	mov	r0, r4
 80063f8:	4629      	mov	r1, r5
 80063fa:	f7fa fb77 	bl	8000aec <__aeabi_dcmplt>
 80063fe:	2800      	cmp	r0, #0
 8006400:	f000 808b 	beq.w	800651a <_dtoa_r+0x4da>
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	2b00      	cmp	r3, #0
 8006408:	f000 8087 	beq.w	800651a <_dtoa_r+0x4da>
 800640c:	f1bb 0f00 	cmp.w	fp, #0
 8006410:	dd34      	ble.n	800647c <_dtoa_r+0x43c>
 8006412:	4620      	mov	r0, r4
 8006414:	4b6d      	ldr	r3, [pc, #436]	@ (80065cc <_dtoa_r+0x58c>)
 8006416:	2200      	movs	r2, #0
 8006418:	4629      	mov	r1, r5
 800641a:	f7fa f8f5 	bl	8000608 <__aeabi_dmul>
 800641e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006422:	f107 38ff 	add.w	r8, r7, #4294967295
 8006426:	3601      	adds	r6, #1
 8006428:	465c      	mov	r4, fp
 800642a:	4630      	mov	r0, r6
 800642c:	f7fa f882 	bl	8000534 <__aeabi_i2d>
 8006430:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006434:	f7fa f8e8 	bl	8000608 <__aeabi_dmul>
 8006438:	4b65      	ldr	r3, [pc, #404]	@ (80065d0 <_dtoa_r+0x590>)
 800643a:	2200      	movs	r2, #0
 800643c:	f7f9 ff2e 	bl	800029c <__adddf3>
 8006440:	4605      	mov	r5, r0
 8006442:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006446:	2c00      	cmp	r4, #0
 8006448:	d16a      	bne.n	8006520 <_dtoa_r+0x4e0>
 800644a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800644e:	4b61      	ldr	r3, [pc, #388]	@ (80065d4 <_dtoa_r+0x594>)
 8006450:	2200      	movs	r2, #0
 8006452:	f7f9 ff21 	bl	8000298 <__aeabi_dsub>
 8006456:	4602      	mov	r2, r0
 8006458:	460b      	mov	r3, r1
 800645a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800645e:	462a      	mov	r2, r5
 8006460:	4633      	mov	r3, r6
 8006462:	f7fa fb61 	bl	8000b28 <__aeabi_dcmpgt>
 8006466:	2800      	cmp	r0, #0
 8006468:	f040 8298 	bne.w	800699c <_dtoa_r+0x95c>
 800646c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006470:	462a      	mov	r2, r5
 8006472:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006476:	f7fa fb39 	bl	8000aec <__aeabi_dcmplt>
 800647a:	bb38      	cbnz	r0, 80064cc <_dtoa_r+0x48c>
 800647c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006480:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006484:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006486:	2b00      	cmp	r3, #0
 8006488:	f2c0 8157 	blt.w	800673a <_dtoa_r+0x6fa>
 800648c:	2f0e      	cmp	r7, #14
 800648e:	f300 8154 	bgt.w	800673a <_dtoa_r+0x6fa>
 8006492:	4b4b      	ldr	r3, [pc, #300]	@ (80065c0 <_dtoa_r+0x580>)
 8006494:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006498:	ed93 7b00 	vldr	d7, [r3]
 800649c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800649e:	2b00      	cmp	r3, #0
 80064a0:	ed8d 7b00 	vstr	d7, [sp]
 80064a4:	f280 80e5 	bge.w	8006672 <_dtoa_r+0x632>
 80064a8:	9b03      	ldr	r3, [sp, #12]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f300 80e1 	bgt.w	8006672 <_dtoa_r+0x632>
 80064b0:	d10c      	bne.n	80064cc <_dtoa_r+0x48c>
 80064b2:	4b48      	ldr	r3, [pc, #288]	@ (80065d4 <_dtoa_r+0x594>)
 80064b4:	2200      	movs	r2, #0
 80064b6:	ec51 0b17 	vmov	r0, r1, d7
 80064ba:	f7fa f8a5 	bl	8000608 <__aeabi_dmul>
 80064be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064c2:	f7fa fb27 	bl	8000b14 <__aeabi_dcmpge>
 80064c6:	2800      	cmp	r0, #0
 80064c8:	f000 8266 	beq.w	8006998 <_dtoa_r+0x958>
 80064cc:	2400      	movs	r4, #0
 80064ce:	4625      	mov	r5, r4
 80064d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80064d2:	4656      	mov	r6, sl
 80064d4:	ea6f 0803 	mvn.w	r8, r3
 80064d8:	2700      	movs	r7, #0
 80064da:	4621      	mov	r1, r4
 80064dc:	4648      	mov	r0, r9
 80064de:	f000 fcbf 	bl	8006e60 <_Bfree>
 80064e2:	2d00      	cmp	r5, #0
 80064e4:	f000 80bd 	beq.w	8006662 <_dtoa_r+0x622>
 80064e8:	b12f      	cbz	r7, 80064f6 <_dtoa_r+0x4b6>
 80064ea:	42af      	cmp	r7, r5
 80064ec:	d003      	beq.n	80064f6 <_dtoa_r+0x4b6>
 80064ee:	4639      	mov	r1, r7
 80064f0:	4648      	mov	r0, r9
 80064f2:	f000 fcb5 	bl	8006e60 <_Bfree>
 80064f6:	4629      	mov	r1, r5
 80064f8:	4648      	mov	r0, r9
 80064fa:	f000 fcb1 	bl	8006e60 <_Bfree>
 80064fe:	e0b0      	b.n	8006662 <_dtoa_r+0x622>
 8006500:	07e2      	lsls	r2, r4, #31
 8006502:	d505      	bpl.n	8006510 <_dtoa_r+0x4d0>
 8006504:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006508:	f7fa f87e 	bl	8000608 <__aeabi_dmul>
 800650c:	3601      	adds	r6, #1
 800650e:	2301      	movs	r3, #1
 8006510:	1064      	asrs	r4, r4, #1
 8006512:	3508      	adds	r5, #8
 8006514:	e762      	b.n	80063dc <_dtoa_r+0x39c>
 8006516:	2602      	movs	r6, #2
 8006518:	e765      	b.n	80063e6 <_dtoa_r+0x3a6>
 800651a:	9c03      	ldr	r4, [sp, #12]
 800651c:	46b8      	mov	r8, r7
 800651e:	e784      	b.n	800642a <_dtoa_r+0x3ea>
 8006520:	4b27      	ldr	r3, [pc, #156]	@ (80065c0 <_dtoa_r+0x580>)
 8006522:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006524:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006528:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800652c:	4454      	add	r4, sl
 800652e:	2900      	cmp	r1, #0
 8006530:	d054      	beq.n	80065dc <_dtoa_r+0x59c>
 8006532:	4929      	ldr	r1, [pc, #164]	@ (80065d8 <_dtoa_r+0x598>)
 8006534:	2000      	movs	r0, #0
 8006536:	f7fa f991 	bl	800085c <__aeabi_ddiv>
 800653a:	4633      	mov	r3, r6
 800653c:	462a      	mov	r2, r5
 800653e:	f7f9 feab 	bl	8000298 <__aeabi_dsub>
 8006542:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006546:	4656      	mov	r6, sl
 8006548:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800654c:	f7fa fb0c 	bl	8000b68 <__aeabi_d2iz>
 8006550:	4605      	mov	r5, r0
 8006552:	f7f9 ffef 	bl	8000534 <__aeabi_i2d>
 8006556:	4602      	mov	r2, r0
 8006558:	460b      	mov	r3, r1
 800655a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800655e:	f7f9 fe9b 	bl	8000298 <__aeabi_dsub>
 8006562:	3530      	adds	r5, #48	@ 0x30
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800656c:	f806 5b01 	strb.w	r5, [r6], #1
 8006570:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006574:	f7fa faba 	bl	8000aec <__aeabi_dcmplt>
 8006578:	2800      	cmp	r0, #0
 800657a:	d172      	bne.n	8006662 <_dtoa_r+0x622>
 800657c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006580:	4911      	ldr	r1, [pc, #68]	@ (80065c8 <_dtoa_r+0x588>)
 8006582:	2000      	movs	r0, #0
 8006584:	f7f9 fe88 	bl	8000298 <__aeabi_dsub>
 8006588:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800658c:	f7fa faae 	bl	8000aec <__aeabi_dcmplt>
 8006590:	2800      	cmp	r0, #0
 8006592:	f040 80b4 	bne.w	80066fe <_dtoa_r+0x6be>
 8006596:	42a6      	cmp	r6, r4
 8006598:	f43f af70 	beq.w	800647c <_dtoa_r+0x43c>
 800659c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80065a0:	4b0a      	ldr	r3, [pc, #40]	@ (80065cc <_dtoa_r+0x58c>)
 80065a2:	2200      	movs	r2, #0
 80065a4:	f7fa f830 	bl	8000608 <__aeabi_dmul>
 80065a8:	4b08      	ldr	r3, [pc, #32]	@ (80065cc <_dtoa_r+0x58c>)
 80065aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80065ae:	2200      	movs	r2, #0
 80065b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065b4:	f7fa f828 	bl	8000608 <__aeabi_dmul>
 80065b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065bc:	e7c4      	b.n	8006548 <_dtoa_r+0x508>
 80065be:	bf00      	nop
 80065c0:	08008960 	.word	0x08008960
 80065c4:	08008938 	.word	0x08008938
 80065c8:	3ff00000 	.word	0x3ff00000
 80065cc:	40240000 	.word	0x40240000
 80065d0:	401c0000 	.word	0x401c0000
 80065d4:	40140000 	.word	0x40140000
 80065d8:	3fe00000 	.word	0x3fe00000
 80065dc:	4631      	mov	r1, r6
 80065de:	4628      	mov	r0, r5
 80065e0:	f7fa f812 	bl	8000608 <__aeabi_dmul>
 80065e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80065e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80065ea:	4656      	mov	r6, sl
 80065ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065f0:	f7fa faba 	bl	8000b68 <__aeabi_d2iz>
 80065f4:	4605      	mov	r5, r0
 80065f6:	f7f9 ff9d 	bl	8000534 <__aeabi_i2d>
 80065fa:	4602      	mov	r2, r0
 80065fc:	460b      	mov	r3, r1
 80065fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006602:	f7f9 fe49 	bl	8000298 <__aeabi_dsub>
 8006606:	3530      	adds	r5, #48	@ 0x30
 8006608:	f806 5b01 	strb.w	r5, [r6], #1
 800660c:	4602      	mov	r2, r0
 800660e:	460b      	mov	r3, r1
 8006610:	42a6      	cmp	r6, r4
 8006612:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006616:	f04f 0200 	mov.w	r2, #0
 800661a:	d124      	bne.n	8006666 <_dtoa_r+0x626>
 800661c:	4baf      	ldr	r3, [pc, #700]	@ (80068dc <_dtoa_r+0x89c>)
 800661e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006622:	f7f9 fe3b 	bl	800029c <__adddf3>
 8006626:	4602      	mov	r2, r0
 8006628:	460b      	mov	r3, r1
 800662a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800662e:	f7fa fa7b 	bl	8000b28 <__aeabi_dcmpgt>
 8006632:	2800      	cmp	r0, #0
 8006634:	d163      	bne.n	80066fe <_dtoa_r+0x6be>
 8006636:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800663a:	49a8      	ldr	r1, [pc, #672]	@ (80068dc <_dtoa_r+0x89c>)
 800663c:	2000      	movs	r0, #0
 800663e:	f7f9 fe2b 	bl	8000298 <__aeabi_dsub>
 8006642:	4602      	mov	r2, r0
 8006644:	460b      	mov	r3, r1
 8006646:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800664a:	f7fa fa4f 	bl	8000aec <__aeabi_dcmplt>
 800664e:	2800      	cmp	r0, #0
 8006650:	f43f af14 	beq.w	800647c <_dtoa_r+0x43c>
 8006654:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006656:	1e73      	subs	r3, r6, #1
 8006658:	9313      	str	r3, [sp, #76]	@ 0x4c
 800665a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800665e:	2b30      	cmp	r3, #48	@ 0x30
 8006660:	d0f8      	beq.n	8006654 <_dtoa_r+0x614>
 8006662:	4647      	mov	r7, r8
 8006664:	e03b      	b.n	80066de <_dtoa_r+0x69e>
 8006666:	4b9e      	ldr	r3, [pc, #632]	@ (80068e0 <_dtoa_r+0x8a0>)
 8006668:	f7f9 ffce 	bl	8000608 <__aeabi_dmul>
 800666c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006670:	e7bc      	b.n	80065ec <_dtoa_r+0x5ac>
 8006672:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006676:	4656      	mov	r6, sl
 8006678:	e9dd 2300 	ldrd	r2, r3, [sp]
 800667c:	4620      	mov	r0, r4
 800667e:	4629      	mov	r1, r5
 8006680:	f7fa f8ec 	bl	800085c <__aeabi_ddiv>
 8006684:	f7fa fa70 	bl	8000b68 <__aeabi_d2iz>
 8006688:	4680      	mov	r8, r0
 800668a:	f7f9 ff53 	bl	8000534 <__aeabi_i2d>
 800668e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006692:	f7f9 ffb9 	bl	8000608 <__aeabi_dmul>
 8006696:	4602      	mov	r2, r0
 8006698:	460b      	mov	r3, r1
 800669a:	4620      	mov	r0, r4
 800669c:	4629      	mov	r1, r5
 800669e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80066a2:	f7f9 fdf9 	bl	8000298 <__aeabi_dsub>
 80066a6:	f806 4b01 	strb.w	r4, [r6], #1
 80066aa:	9d03      	ldr	r5, [sp, #12]
 80066ac:	eba6 040a 	sub.w	r4, r6, sl
 80066b0:	42a5      	cmp	r5, r4
 80066b2:	4602      	mov	r2, r0
 80066b4:	460b      	mov	r3, r1
 80066b6:	d133      	bne.n	8006720 <_dtoa_r+0x6e0>
 80066b8:	f7f9 fdf0 	bl	800029c <__adddf3>
 80066bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066c0:	4604      	mov	r4, r0
 80066c2:	460d      	mov	r5, r1
 80066c4:	f7fa fa30 	bl	8000b28 <__aeabi_dcmpgt>
 80066c8:	b9c0      	cbnz	r0, 80066fc <_dtoa_r+0x6bc>
 80066ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066ce:	4620      	mov	r0, r4
 80066d0:	4629      	mov	r1, r5
 80066d2:	f7fa fa01 	bl	8000ad8 <__aeabi_dcmpeq>
 80066d6:	b110      	cbz	r0, 80066de <_dtoa_r+0x69e>
 80066d8:	f018 0f01 	tst.w	r8, #1
 80066dc:	d10e      	bne.n	80066fc <_dtoa_r+0x6bc>
 80066de:	9902      	ldr	r1, [sp, #8]
 80066e0:	4648      	mov	r0, r9
 80066e2:	f000 fbbd 	bl	8006e60 <_Bfree>
 80066e6:	2300      	movs	r3, #0
 80066e8:	7033      	strb	r3, [r6, #0]
 80066ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80066ec:	3701      	adds	r7, #1
 80066ee:	601f      	str	r7, [r3, #0]
 80066f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f000 824b 	beq.w	8006b8e <_dtoa_r+0xb4e>
 80066f8:	601e      	str	r6, [r3, #0]
 80066fa:	e248      	b.n	8006b8e <_dtoa_r+0xb4e>
 80066fc:	46b8      	mov	r8, r7
 80066fe:	4633      	mov	r3, r6
 8006700:	461e      	mov	r6, r3
 8006702:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006706:	2a39      	cmp	r2, #57	@ 0x39
 8006708:	d106      	bne.n	8006718 <_dtoa_r+0x6d8>
 800670a:	459a      	cmp	sl, r3
 800670c:	d1f8      	bne.n	8006700 <_dtoa_r+0x6c0>
 800670e:	2230      	movs	r2, #48	@ 0x30
 8006710:	f108 0801 	add.w	r8, r8, #1
 8006714:	f88a 2000 	strb.w	r2, [sl]
 8006718:	781a      	ldrb	r2, [r3, #0]
 800671a:	3201      	adds	r2, #1
 800671c:	701a      	strb	r2, [r3, #0]
 800671e:	e7a0      	b.n	8006662 <_dtoa_r+0x622>
 8006720:	4b6f      	ldr	r3, [pc, #444]	@ (80068e0 <_dtoa_r+0x8a0>)
 8006722:	2200      	movs	r2, #0
 8006724:	f7f9 ff70 	bl	8000608 <__aeabi_dmul>
 8006728:	2200      	movs	r2, #0
 800672a:	2300      	movs	r3, #0
 800672c:	4604      	mov	r4, r0
 800672e:	460d      	mov	r5, r1
 8006730:	f7fa f9d2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006734:	2800      	cmp	r0, #0
 8006736:	d09f      	beq.n	8006678 <_dtoa_r+0x638>
 8006738:	e7d1      	b.n	80066de <_dtoa_r+0x69e>
 800673a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800673c:	2a00      	cmp	r2, #0
 800673e:	f000 80ea 	beq.w	8006916 <_dtoa_r+0x8d6>
 8006742:	9a07      	ldr	r2, [sp, #28]
 8006744:	2a01      	cmp	r2, #1
 8006746:	f300 80cd 	bgt.w	80068e4 <_dtoa_r+0x8a4>
 800674a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800674c:	2a00      	cmp	r2, #0
 800674e:	f000 80c1 	beq.w	80068d4 <_dtoa_r+0x894>
 8006752:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006756:	9c08      	ldr	r4, [sp, #32]
 8006758:	9e00      	ldr	r6, [sp, #0]
 800675a:	9a00      	ldr	r2, [sp, #0]
 800675c:	441a      	add	r2, r3
 800675e:	9200      	str	r2, [sp, #0]
 8006760:	9a06      	ldr	r2, [sp, #24]
 8006762:	2101      	movs	r1, #1
 8006764:	441a      	add	r2, r3
 8006766:	4648      	mov	r0, r9
 8006768:	9206      	str	r2, [sp, #24]
 800676a:	f000 fc2d 	bl	8006fc8 <__i2b>
 800676e:	4605      	mov	r5, r0
 8006770:	b166      	cbz	r6, 800678c <_dtoa_r+0x74c>
 8006772:	9b06      	ldr	r3, [sp, #24]
 8006774:	2b00      	cmp	r3, #0
 8006776:	dd09      	ble.n	800678c <_dtoa_r+0x74c>
 8006778:	42b3      	cmp	r3, r6
 800677a:	9a00      	ldr	r2, [sp, #0]
 800677c:	bfa8      	it	ge
 800677e:	4633      	movge	r3, r6
 8006780:	1ad2      	subs	r2, r2, r3
 8006782:	9200      	str	r2, [sp, #0]
 8006784:	9a06      	ldr	r2, [sp, #24]
 8006786:	1af6      	subs	r6, r6, r3
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	9306      	str	r3, [sp, #24]
 800678c:	9b08      	ldr	r3, [sp, #32]
 800678e:	b30b      	cbz	r3, 80067d4 <_dtoa_r+0x794>
 8006790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006792:	2b00      	cmp	r3, #0
 8006794:	f000 80c6 	beq.w	8006924 <_dtoa_r+0x8e4>
 8006798:	2c00      	cmp	r4, #0
 800679a:	f000 80c0 	beq.w	800691e <_dtoa_r+0x8de>
 800679e:	4629      	mov	r1, r5
 80067a0:	4622      	mov	r2, r4
 80067a2:	4648      	mov	r0, r9
 80067a4:	f000 fcc8 	bl	8007138 <__pow5mult>
 80067a8:	9a02      	ldr	r2, [sp, #8]
 80067aa:	4601      	mov	r1, r0
 80067ac:	4605      	mov	r5, r0
 80067ae:	4648      	mov	r0, r9
 80067b0:	f000 fc20 	bl	8006ff4 <__multiply>
 80067b4:	9902      	ldr	r1, [sp, #8]
 80067b6:	4680      	mov	r8, r0
 80067b8:	4648      	mov	r0, r9
 80067ba:	f000 fb51 	bl	8006e60 <_Bfree>
 80067be:	9b08      	ldr	r3, [sp, #32]
 80067c0:	1b1b      	subs	r3, r3, r4
 80067c2:	9308      	str	r3, [sp, #32]
 80067c4:	f000 80b1 	beq.w	800692a <_dtoa_r+0x8ea>
 80067c8:	9a08      	ldr	r2, [sp, #32]
 80067ca:	4641      	mov	r1, r8
 80067cc:	4648      	mov	r0, r9
 80067ce:	f000 fcb3 	bl	8007138 <__pow5mult>
 80067d2:	9002      	str	r0, [sp, #8]
 80067d4:	2101      	movs	r1, #1
 80067d6:	4648      	mov	r0, r9
 80067d8:	f000 fbf6 	bl	8006fc8 <__i2b>
 80067dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067de:	4604      	mov	r4, r0
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f000 81d8 	beq.w	8006b96 <_dtoa_r+0xb56>
 80067e6:	461a      	mov	r2, r3
 80067e8:	4601      	mov	r1, r0
 80067ea:	4648      	mov	r0, r9
 80067ec:	f000 fca4 	bl	8007138 <__pow5mult>
 80067f0:	9b07      	ldr	r3, [sp, #28]
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	4604      	mov	r4, r0
 80067f6:	f300 809f 	bgt.w	8006938 <_dtoa_r+0x8f8>
 80067fa:	9b04      	ldr	r3, [sp, #16]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f040 8097 	bne.w	8006930 <_dtoa_r+0x8f0>
 8006802:	9b05      	ldr	r3, [sp, #20]
 8006804:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006808:	2b00      	cmp	r3, #0
 800680a:	f040 8093 	bne.w	8006934 <_dtoa_r+0x8f4>
 800680e:	9b05      	ldr	r3, [sp, #20]
 8006810:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006814:	0d1b      	lsrs	r3, r3, #20
 8006816:	051b      	lsls	r3, r3, #20
 8006818:	b133      	cbz	r3, 8006828 <_dtoa_r+0x7e8>
 800681a:	9b00      	ldr	r3, [sp, #0]
 800681c:	3301      	adds	r3, #1
 800681e:	9300      	str	r3, [sp, #0]
 8006820:	9b06      	ldr	r3, [sp, #24]
 8006822:	3301      	adds	r3, #1
 8006824:	9306      	str	r3, [sp, #24]
 8006826:	2301      	movs	r3, #1
 8006828:	9308      	str	r3, [sp, #32]
 800682a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 81b8 	beq.w	8006ba2 <_dtoa_r+0xb62>
 8006832:	6923      	ldr	r3, [r4, #16]
 8006834:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006838:	6918      	ldr	r0, [r3, #16]
 800683a:	f000 fb79 	bl	8006f30 <__hi0bits>
 800683e:	f1c0 0020 	rsb	r0, r0, #32
 8006842:	9b06      	ldr	r3, [sp, #24]
 8006844:	4418      	add	r0, r3
 8006846:	f010 001f 	ands.w	r0, r0, #31
 800684a:	f000 8082 	beq.w	8006952 <_dtoa_r+0x912>
 800684e:	f1c0 0320 	rsb	r3, r0, #32
 8006852:	2b04      	cmp	r3, #4
 8006854:	dd73      	ble.n	800693e <_dtoa_r+0x8fe>
 8006856:	9b00      	ldr	r3, [sp, #0]
 8006858:	f1c0 001c 	rsb	r0, r0, #28
 800685c:	4403      	add	r3, r0
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	9b06      	ldr	r3, [sp, #24]
 8006862:	4403      	add	r3, r0
 8006864:	4406      	add	r6, r0
 8006866:	9306      	str	r3, [sp, #24]
 8006868:	9b00      	ldr	r3, [sp, #0]
 800686a:	2b00      	cmp	r3, #0
 800686c:	dd05      	ble.n	800687a <_dtoa_r+0x83a>
 800686e:	9902      	ldr	r1, [sp, #8]
 8006870:	461a      	mov	r2, r3
 8006872:	4648      	mov	r0, r9
 8006874:	f000 fcba 	bl	80071ec <__lshift>
 8006878:	9002      	str	r0, [sp, #8]
 800687a:	9b06      	ldr	r3, [sp, #24]
 800687c:	2b00      	cmp	r3, #0
 800687e:	dd05      	ble.n	800688c <_dtoa_r+0x84c>
 8006880:	4621      	mov	r1, r4
 8006882:	461a      	mov	r2, r3
 8006884:	4648      	mov	r0, r9
 8006886:	f000 fcb1 	bl	80071ec <__lshift>
 800688a:	4604      	mov	r4, r0
 800688c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800688e:	2b00      	cmp	r3, #0
 8006890:	d061      	beq.n	8006956 <_dtoa_r+0x916>
 8006892:	9802      	ldr	r0, [sp, #8]
 8006894:	4621      	mov	r1, r4
 8006896:	f000 fd15 	bl	80072c4 <__mcmp>
 800689a:	2800      	cmp	r0, #0
 800689c:	da5b      	bge.n	8006956 <_dtoa_r+0x916>
 800689e:	2300      	movs	r3, #0
 80068a0:	9902      	ldr	r1, [sp, #8]
 80068a2:	220a      	movs	r2, #10
 80068a4:	4648      	mov	r0, r9
 80068a6:	f000 fafd 	bl	8006ea4 <__multadd>
 80068aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068ac:	9002      	str	r0, [sp, #8]
 80068ae:	f107 38ff 	add.w	r8, r7, #4294967295
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f000 8177 	beq.w	8006ba6 <_dtoa_r+0xb66>
 80068b8:	4629      	mov	r1, r5
 80068ba:	2300      	movs	r3, #0
 80068bc:	220a      	movs	r2, #10
 80068be:	4648      	mov	r0, r9
 80068c0:	f000 faf0 	bl	8006ea4 <__multadd>
 80068c4:	f1bb 0f00 	cmp.w	fp, #0
 80068c8:	4605      	mov	r5, r0
 80068ca:	dc6f      	bgt.n	80069ac <_dtoa_r+0x96c>
 80068cc:	9b07      	ldr	r3, [sp, #28]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	dc49      	bgt.n	8006966 <_dtoa_r+0x926>
 80068d2:	e06b      	b.n	80069ac <_dtoa_r+0x96c>
 80068d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80068d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80068da:	e73c      	b.n	8006756 <_dtoa_r+0x716>
 80068dc:	3fe00000 	.word	0x3fe00000
 80068e0:	40240000 	.word	0x40240000
 80068e4:	9b03      	ldr	r3, [sp, #12]
 80068e6:	1e5c      	subs	r4, r3, #1
 80068e8:	9b08      	ldr	r3, [sp, #32]
 80068ea:	42a3      	cmp	r3, r4
 80068ec:	db09      	blt.n	8006902 <_dtoa_r+0x8c2>
 80068ee:	1b1c      	subs	r4, r3, r4
 80068f0:	9b03      	ldr	r3, [sp, #12]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f6bf af30 	bge.w	8006758 <_dtoa_r+0x718>
 80068f8:	9b00      	ldr	r3, [sp, #0]
 80068fa:	9a03      	ldr	r2, [sp, #12]
 80068fc:	1a9e      	subs	r6, r3, r2
 80068fe:	2300      	movs	r3, #0
 8006900:	e72b      	b.n	800675a <_dtoa_r+0x71a>
 8006902:	9b08      	ldr	r3, [sp, #32]
 8006904:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006906:	9408      	str	r4, [sp, #32]
 8006908:	1ae3      	subs	r3, r4, r3
 800690a:	441a      	add	r2, r3
 800690c:	9e00      	ldr	r6, [sp, #0]
 800690e:	9b03      	ldr	r3, [sp, #12]
 8006910:	920d      	str	r2, [sp, #52]	@ 0x34
 8006912:	2400      	movs	r4, #0
 8006914:	e721      	b.n	800675a <_dtoa_r+0x71a>
 8006916:	9c08      	ldr	r4, [sp, #32]
 8006918:	9e00      	ldr	r6, [sp, #0]
 800691a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800691c:	e728      	b.n	8006770 <_dtoa_r+0x730>
 800691e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006922:	e751      	b.n	80067c8 <_dtoa_r+0x788>
 8006924:	9a08      	ldr	r2, [sp, #32]
 8006926:	9902      	ldr	r1, [sp, #8]
 8006928:	e750      	b.n	80067cc <_dtoa_r+0x78c>
 800692a:	f8cd 8008 	str.w	r8, [sp, #8]
 800692e:	e751      	b.n	80067d4 <_dtoa_r+0x794>
 8006930:	2300      	movs	r3, #0
 8006932:	e779      	b.n	8006828 <_dtoa_r+0x7e8>
 8006934:	9b04      	ldr	r3, [sp, #16]
 8006936:	e777      	b.n	8006828 <_dtoa_r+0x7e8>
 8006938:	2300      	movs	r3, #0
 800693a:	9308      	str	r3, [sp, #32]
 800693c:	e779      	b.n	8006832 <_dtoa_r+0x7f2>
 800693e:	d093      	beq.n	8006868 <_dtoa_r+0x828>
 8006940:	9a00      	ldr	r2, [sp, #0]
 8006942:	331c      	adds	r3, #28
 8006944:	441a      	add	r2, r3
 8006946:	9200      	str	r2, [sp, #0]
 8006948:	9a06      	ldr	r2, [sp, #24]
 800694a:	441a      	add	r2, r3
 800694c:	441e      	add	r6, r3
 800694e:	9206      	str	r2, [sp, #24]
 8006950:	e78a      	b.n	8006868 <_dtoa_r+0x828>
 8006952:	4603      	mov	r3, r0
 8006954:	e7f4      	b.n	8006940 <_dtoa_r+0x900>
 8006956:	9b03      	ldr	r3, [sp, #12]
 8006958:	2b00      	cmp	r3, #0
 800695a:	46b8      	mov	r8, r7
 800695c:	dc20      	bgt.n	80069a0 <_dtoa_r+0x960>
 800695e:	469b      	mov	fp, r3
 8006960:	9b07      	ldr	r3, [sp, #28]
 8006962:	2b02      	cmp	r3, #2
 8006964:	dd1e      	ble.n	80069a4 <_dtoa_r+0x964>
 8006966:	f1bb 0f00 	cmp.w	fp, #0
 800696a:	f47f adb1 	bne.w	80064d0 <_dtoa_r+0x490>
 800696e:	4621      	mov	r1, r4
 8006970:	465b      	mov	r3, fp
 8006972:	2205      	movs	r2, #5
 8006974:	4648      	mov	r0, r9
 8006976:	f000 fa95 	bl	8006ea4 <__multadd>
 800697a:	4601      	mov	r1, r0
 800697c:	4604      	mov	r4, r0
 800697e:	9802      	ldr	r0, [sp, #8]
 8006980:	f000 fca0 	bl	80072c4 <__mcmp>
 8006984:	2800      	cmp	r0, #0
 8006986:	f77f ada3 	ble.w	80064d0 <_dtoa_r+0x490>
 800698a:	4656      	mov	r6, sl
 800698c:	2331      	movs	r3, #49	@ 0x31
 800698e:	f806 3b01 	strb.w	r3, [r6], #1
 8006992:	f108 0801 	add.w	r8, r8, #1
 8006996:	e59f      	b.n	80064d8 <_dtoa_r+0x498>
 8006998:	9c03      	ldr	r4, [sp, #12]
 800699a:	46b8      	mov	r8, r7
 800699c:	4625      	mov	r5, r4
 800699e:	e7f4      	b.n	800698a <_dtoa_r+0x94a>
 80069a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80069a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f000 8101 	beq.w	8006bae <_dtoa_r+0xb6e>
 80069ac:	2e00      	cmp	r6, #0
 80069ae:	dd05      	ble.n	80069bc <_dtoa_r+0x97c>
 80069b0:	4629      	mov	r1, r5
 80069b2:	4632      	mov	r2, r6
 80069b4:	4648      	mov	r0, r9
 80069b6:	f000 fc19 	bl	80071ec <__lshift>
 80069ba:	4605      	mov	r5, r0
 80069bc:	9b08      	ldr	r3, [sp, #32]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d05c      	beq.n	8006a7c <_dtoa_r+0xa3c>
 80069c2:	6869      	ldr	r1, [r5, #4]
 80069c4:	4648      	mov	r0, r9
 80069c6:	f000 fa0b 	bl	8006de0 <_Balloc>
 80069ca:	4606      	mov	r6, r0
 80069cc:	b928      	cbnz	r0, 80069da <_dtoa_r+0x99a>
 80069ce:	4b82      	ldr	r3, [pc, #520]	@ (8006bd8 <_dtoa_r+0xb98>)
 80069d0:	4602      	mov	r2, r0
 80069d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80069d6:	f7ff bb4a 	b.w	800606e <_dtoa_r+0x2e>
 80069da:	692a      	ldr	r2, [r5, #16]
 80069dc:	3202      	adds	r2, #2
 80069de:	0092      	lsls	r2, r2, #2
 80069e0:	f105 010c 	add.w	r1, r5, #12
 80069e4:	300c      	adds	r0, #12
 80069e6:	f000 ffa3 	bl	8007930 <memcpy>
 80069ea:	2201      	movs	r2, #1
 80069ec:	4631      	mov	r1, r6
 80069ee:	4648      	mov	r0, r9
 80069f0:	f000 fbfc 	bl	80071ec <__lshift>
 80069f4:	f10a 0301 	add.w	r3, sl, #1
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	eb0a 030b 	add.w	r3, sl, fp
 80069fe:	9308      	str	r3, [sp, #32]
 8006a00:	9b04      	ldr	r3, [sp, #16]
 8006a02:	f003 0301 	and.w	r3, r3, #1
 8006a06:	462f      	mov	r7, r5
 8006a08:	9306      	str	r3, [sp, #24]
 8006a0a:	4605      	mov	r5, r0
 8006a0c:	9b00      	ldr	r3, [sp, #0]
 8006a0e:	9802      	ldr	r0, [sp, #8]
 8006a10:	4621      	mov	r1, r4
 8006a12:	f103 3bff 	add.w	fp, r3, #4294967295
 8006a16:	f7ff fa88 	bl	8005f2a <quorem>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	3330      	adds	r3, #48	@ 0x30
 8006a1e:	9003      	str	r0, [sp, #12]
 8006a20:	4639      	mov	r1, r7
 8006a22:	9802      	ldr	r0, [sp, #8]
 8006a24:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a26:	f000 fc4d 	bl	80072c4 <__mcmp>
 8006a2a:	462a      	mov	r2, r5
 8006a2c:	9004      	str	r0, [sp, #16]
 8006a2e:	4621      	mov	r1, r4
 8006a30:	4648      	mov	r0, r9
 8006a32:	f000 fc63 	bl	80072fc <__mdiff>
 8006a36:	68c2      	ldr	r2, [r0, #12]
 8006a38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a3a:	4606      	mov	r6, r0
 8006a3c:	bb02      	cbnz	r2, 8006a80 <_dtoa_r+0xa40>
 8006a3e:	4601      	mov	r1, r0
 8006a40:	9802      	ldr	r0, [sp, #8]
 8006a42:	f000 fc3f 	bl	80072c4 <__mcmp>
 8006a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a48:	4602      	mov	r2, r0
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	4648      	mov	r0, r9
 8006a4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a50:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a52:	f000 fa05 	bl	8006e60 <_Bfree>
 8006a56:	9b07      	ldr	r3, [sp, #28]
 8006a58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006a5a:	9e00      	ldr	r6, [sp, #0]
 8006a5c:	ea42 0103 	orr.w	r1, r2, r3
 8006a60:	9b06      	ldr	r3, [sp, #24]
 8006a62:	4319      	orrs	r1, r3
 8006a64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a66:	d10d      	bne.n	8006a84 <_dtoa_r+0xa44>
 8006a68:	2b39      	cmp	r3, #57	@ 0x39
 8006a6a:	d027      	beq.n	8006abc <_dtoa_r+0xa7c>
 8006a6c:	9a04      	ldr	r2, [sp, #16]
 8006a6e:	2a00      	cmp	r2, #0
 8006a70:	dd01      	ble.n	8006a76 <_dtoa_r+0xa36>
 8006a72:	9b03      	ldr	r3, [sp, #12]
 8006a74:	3331      	adds	r3, #49	@ 0x31
 8006a76:	f88b 3000 	strb.w	r3, [fp]
 8006a7a:	e52e      	b.n	80064da <_dtoa_r+0x49a>
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	e7b9      	b.n	80069f4 <_dtoa_r+0x9b4>
 8006a80:	2201      	movs	r2, #1
 8006a82:	e7e2      	b.n	8006a4a <_dtoa_r+0xa0a>
 8006a84:	9904      	ldr	r1, [sp, #16]
 8006a86:	2900      	cmp	r1, #0
 8006a88:	db04      	blt.n	8006a94 <_dtoa_r+0xa54>
 8006a8a:	9807      	ldr	r0, [sp, #28]
 8006a8c:	4301      	orrs	r1, r0
 8006a8e:	9806      	ldr	r0, [sp, #24]
 8006a90:	4301      	orrs	r1, r0
 8006a92:	d120      	bne.n	8006ad6 <_dtoa_r+0xa96>
 8006a94:	2a00      	cmp	r2, #0
 8006a96:	ddee      	ble.n	8006a76 <_dtoa_r+0xa36>
 8006a98:	9902      	ldr	r1, [sp, #8]
 8006a9a:	9300      	str	r3, [sp, #0]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	4648      	mov	r0, r9
 8006aa0:	f000 fba4 	bl	80071ec <__lshift>
 8006aa4:	4621      	mov	r1, r4
 8006aa6:	9002      	str	r0, [sp, #8]
 8006aa8:	f000 fc0c 	bl	80072c4 <__mcmp>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	9b00      	ldr	r3, [sp, #0]
 8006ab0:	dc02      	bgt.n	8006ab8 <_dtoa_r+0xa78>
 8006ab2:	d1e0      	bne.n	8006a76 <_dtoa_r+0xa36>
 8006ab4:	07da      	lsls	r2, r3, #31
 8006ab6:	d5de      	bpl.n	8006a76 <_dtoa_r+0xa36>
 8006ab8:	2b39      	cmp	r3, #57	@ 0x39
 8006aba:	d1da      	bne.n	8006a72 <_dtoa_r+0xa32>
 8006abc:	2339      	movs	r3, #57	@ 0x39
 8006abe:	f88b 3000 	strb.w	r3, [fp]
 8006ac2:	4633      	mov	r3, r6
 8006ac4:	461e      	mov	r6, r3
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006acc:	2a39      	cmp	r2, #57	@ 0x39
 8006ace:	d04e      	beq.n	8006b6e <_dtoa_r+0xb2e>
 8006ad0:	3201      	adds	r2, #1
 8006ad2:	701a      	strb	r2, [r3, #0]
 8006ad4:	e501      	b.n	80064da <_dtoa_r+0x49a>
 8006ad6:	2a00      	cmp	r2, #0
 8006ad8:	dd03      	ble.n	8006ae2 <_dtoa_r+0xaa2>
 8006ada:	2b39      	cmp	r3, #57	@ 0x39
 8006adc:	d0ee      	beq.n	8006abc <_dtoa_r+0xa7c>
 8006ade:	3301      	adds	r3, #1
 8006ae0:	e7c9      	b.n	8006a76 <_dtoa_r+0xa36>
 8006ae2:	9a00      	ldr	r2, [sp, #0]
 8006ae4:	9908      	ldr	r1, [sp, #32]
 8006ae6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006aea:	428a      	cmp	r2, r1
 8006aec:	d028      	beq.n	8006b40 <_dtoa_r+0xb00>
 8006aee:	9902      	ldr	r1, [sp, #8]
 8006af0:	2300      	movs	r3, #0
 8006af2:	220a      	movs	r2, #10
 8006af4:	4648      	mov	r0, r9
 8006af6:	f000 f9d5 	bl	8006ea4 <__multadd>
 8006afa:	42af      	cmp	r7, r5
 8006afc:	9002      	str	r0, [sp, #8]
 8006afe:	f04f 0300 	mov.w	r3, #0
 8006b02:	f04f 020a 	mov.w	r2, #10
 8006b06:	4639      	mov	r1, r7
 8006b08:	4648      	mov	r0, r9
 8006b0a:	d107      	bne.n	8006b1c <_dtoa_r+0xadc>
 8006b0c:	f000 f9ca 	bl	8006ea4 <__multadd>
 8006b10:	4607      	mov	r7, r0
 8006b12:	4605      	mov	r5, r0
 8006b14:	9b00      	ldr	r3, [sp, #0]
 8006b16:	3301      	adds	r3, #1
 8006b18:	9300      	str	r3, [sp, #0]
 8006b1a:	e777      	b.n	8006a0c <_dtoa_r+0x9cc>
 8006b1c:	f000 f9c2 	bl	8006ea4 <__multadd>
 8006b20:	4629      	mov	r1, r5
 8006b22:	4607      	mov	r7, r0
 8006b24:	2300      	movs	r3, #0
 8006b26:	220a      	movs	r2, #10
 8006b28:	4648      	mov	r0, r9
 8006b2a:	f000 f9bb 	bl	8006ea4 <__multadd>
 8006b2e:	4605      	mov	r5, r0
 8006b30:	e7f0      	b.n	8006b14 <_dtoa_r+0xad4>
 8006b32:	f1bb 0f00 	cmp.w	fp, #0
 8006b36:	bfcc      	ite	gt
 8006b38:	465e      	movgt	r6, fp
 8006b3a:	2601      	movle	r6, #1
 8006b3c:	4456      	add	r6, sl
 8006b3e:	2700      	movs	r7, #0
 8006b40:	9902      	ldr	r1, [sp, #8]
 8006b42:	9300      	str	r3, [sp, #0]
 8006b44:	2201      	movs	r2, #1
 8006b46:	4648      	mov	r0, r9
 8006b48:	f000 fb50 	bl	80071ec <__lshift>
 8006b4c:	4621      	mov	r1, r4
 8006b4e:	9002      	str	r0, [sp, #8]
 8006b50:	f000 fbb8 	bl	80072c4 <__mcmp>
 8006b54:	2800      	cmp	r0, #0
 8006b56:	dcb4      	bgt.n	8006ac2 <_dtoa_r+0xa82>
 8006b58:	d102      	bne.n	8006b60 <_dtoa_r+0xb20>
 8006b5a:	9b00      	ldr	r3, [sp, #0]
 8006b5c:	07db      	lsls	r3, r3, #31
 8006b5e:	d4b0      	bmi.n	8006ac2 <_dtoa_r+0xa82>
 8006b60:	4633      	mov	r3, r6
 8006b62:	461e      	mov	r6, r3
 8006b64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b68:	2a30      	cmp	r2, #48	@ 0x30
 8006b6a:	d0fa      	beq.n	8006b62 <_dtoa_r+0xb22>
 8006b6c:	e4b5      	b.n	80064da <_dtoa_r+0x49a>
 8006b6e:	459a      	cmp	sl, r3
 8006b70:	d1a8      	bne.n	8006ac4 <_dtoa_r+0xa84>
 8006b72:	2331      	movs	r3, #49	@ 0x31
 8006b74:	f108 0801 	add.w	r8, r8, #1
 8006b78:	f88a 3000 	strb.w	r3, [sl]
 8006b7c:	e4ad      	b.n	80064da <_dtoa_r+0x49a>
 8006b7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006bdc <_dtoa_r+0xb9c>
 8006b84:	b11b      	cbz	r3, 8006b8e <_dtoa_r+0xb4e>
 8006b86:	f10a 0308 	add.w	r3, sl, #8
 8006b8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006b8c:	6013      	str	r3, [r2, #0]
 8006b8e:	4650      	mov	r0, sl
 8006b90:	b017      	add	sp, #92	@ 0x5c
 8006b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b96:	9b07      	ldr	r3, [sp, #28]
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	f77f ae2e 	ble.w	80067fa <_dtoa_r+0x7ba>
 8006b9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ba0:	9308      	str	r3, [sp, #32]
 8006ba2:	2001      	movs	r0, #1
 8006ba4:	e64d      	b.n	8006842 <_dtoa_r+0x802>
 8006ba6:	f1bb 0f00 	cmp.w	fp, #0
 8006baa:	f77f aed9 	ble.w	8006960 <_dtoa_r+0x920>
 8006bae:	4656      	mov	r6, sl
 8006bb0:	9802      	ldr	r0, [sp, #8]
 8006bb2:	4621      	mov	r1, r4
 8006bb4:	f7ff f9b9 	bl	8005f2a <quorem>
 8006bb8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006bbc:	f806 3b01 	strb.w	r3, [r6], #1
 8006bc0:	eba6 020a 	sub.w	r2, r6, sl
 8006bc4:	4593      	cmp	fp, r2
 8006bc6:	ddb4      	ble.n	8006b32 <_dtoa_r+0xaf2>
 8006bc8:	9902      	ldr	r1, [sp, #8]
 8006bca:	2300      	movs	r3, #0
 8006bcc:	220a      	movs	r2, #10
 8006bce:	4648      	mov	r0, r9
 8006bd0:	f000 f968 	bl	8006ea4 <__multadd>
 8006bd4:	9002      	str	r0, [sp, #8]
 8006bd6:	e7eb      	b.n	8006bb0 <_dtoa_r+0xb70>
 8006bd8:	08008868 	.word	0x08008868
 8006bdc:	080087ec 	.word	0x080087ec

08006be0 <_free_r>:
 8006be0:	b538      	push	{r3, r4, r5, lr}
 8006be2:	4605      	mov	r5, r0
 8006be4:	2900      	cmp	r1, #0
 8006be6:	d041      	beq.n	8006c6c <_free_r+0x8c>
 8006be8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bec:	1f0c      	subs	r4, r1, #4
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	bfb8      	it	lt
 8006bf2:	18e4      	addlt	r4, r4, r3
 8006bf4:	f000 f8e8 	bl	8006dc8 <__malloc_lock>
 8006bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8006c70 <_free_r+0x90>)
 8006bfa:	6813      	ldr	r3, [r2, #0]
 8006bfc:	b933      	cbnz	r3, 8006c0c <_free_r+0x2c>
 8006bfe:	6063      	str	r3, [r4, #4]
 8006c00:	6014      	str	r4, [r2, #0]
 8006c02:	4628      	mov	r0, r5
 8006c04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c08:	f000 b8e4 	b.w	8006dd4 <__malloc_unlock>
 8006c0c:	42a3      	cmp	r3, r4
 8006c0e:	d908      	bls.n	8006c22 <_free_r+0x42>
 8006c10:	6820      	ldr	r0, [r4, #0]
 8006c12:	1821      	adds	r1, r4, r0
 8006c14:	428b      	cmp	r3, r1
 8006c16:	bf01      	itttt	eq
 8006c18:	6819      	ldreq	r1, [r3, #0]
 8006c1a:	685b      	ldreq	r3, [r3, #4]
 8006c1c:	1809      	addeq	r1, r1, r0
 8006c1e:	6021      	streq	r1, [r4, #0]
 8006c20:	e7ed      	b.n	8006bfe <_free_r+0x1e>
 8006c22:	461a      	mov	r2, r3
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	b10b      	cbz	r3, 8006c2c <_free_r+0x4c>
 8006c28:	42a3      	cmp	r3, r4
 8006c2a:	d9fa      	bls.n	8006c22 <_free_r+0x42>
 8006c2c:	6811      	ldr	r1, [r2, #0]
 8006c2e:	1850      	adds	r0, r2, r1
 8006c30:	42a0      	cmp	r0, r4
 8006c32:	d10b      	bne.n	8006c4c <_free_r+0x6c>
 8006c34:	6820      	ldr	r0, [r4, #0]
 8006c36:	4401      	add	r1, r0
 8006c38:	1850      	adds	r0, r2, r1
 8006c3a:	4283      	cmp	r3, r0
 8006c3c:	6011      	str	r1, [r2, #0]
 8006c3e:	d1e0      	bne.n	8006c02 <_free_r+0x22>
 8006c40:	6818      	ldr	r0, [r3, #0]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	6053      	str	r3, [r2, #4]
 8006c46:	4408      	add	r0, r1
 8006c48:	6010      	str	r0, [r2, #0]
 8006c4a:	e7da      	b.n	8006c02 <_free_r+0x22>
 8006c4c:	d902      	bls.n	8006c54 <_free_r+0x74>
 8006c4e:	230c      	movs	r3, #12
 8006c50:	602b      	str	r3, [r5, #0]
 8006c52:	e7d6      	b.n	8006c02 <_free_r+0x22>
 8006c54:	6820      	ldr	r0, [r4, #0]
 8006c56:	1821      	adds	r1, r4, r0
 8006c58:	428b      	cmp	r3, r1
 8006c5a:	bf04      	itt	eq
 8006c5c:	6819      	ldreq	r1, [r3, #0]
 8006c5e:	685b      	ldreq	r3, [r3, #4]
 8006c60:	6063      	str	r3, [r4, #4]
 8006c62:	bf04      	itt	eq
 8006c64:	1809      	addeq	r1, r1, r0
 8006c66:	6021      	streq	r1, [r4, #0]
 8006c68:	6054      	str	r4, [r2, #4]
 8006c6a:	e7ca      	b.n	8006c02 <_free_r+0x22>
 8006c6c:	bd38      	pop	{r3, r4, r5, pc}
 8006c6e:	bf00      	nop
 8006c70:	20000d00 	.word	0x20000d00

08006c74 <malloc>:
 8006c74:	4b02      	ldr	r3, [pc, #8]	@ (8006c80 <malloc+0xc>)
 8006c76:	4601      	mov	r1, r0
 8006c78:	6818      	ldr	r0, [r3, #0]
 8006c7a:	f000 b825 	b.w	8006cc8 <_malloc_r>
 8006c7e:	bf00      	nop
 8006c80:	20000018 	.word	0x20000018

08006c84 <sbrk_aligned>:
 8006c84:	b570      	push	{r4, r5, r6, lr}
 8006c86:	4e0f      	ldr	r6, [pc, #60]	@ (8006cc4 <sbrk_aligned+0x40>)
 8006c88:	460c      	mov	r4, r1
 8006c8a:	6831      	ldr	r1, [r6, #0]
 8006c8c:	4605      	mov	r5, r0
 8006c8e:	b911      	cbnz	r1, 8006c96 <sbrk_aligned+0x12>
 8006c90:	f000 fe3e 	bl	8007910 <_sbrk_r>
 8006c94:	6030      	str	r0, [r6, #0]
 8006c96:	4621      	mov	r1, r4
 8006c98:	4628      	mov	r0, r5
 8006c9a:	f000 fe39 	bl	8007910 <_sbrk_r>
 8006c9e:	1c43      	adds	r3, r0, #1
 8006ca0:	d103      	bne.n	8006caa <sbrk_aligned+0x26>
 8006ca2:	f04f 34ff 	mov.w	r4, #4294967295
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	bd70      	pop	{r4, r5, r6, pc}
 8006caa:	1cc4      	adds	r4, r0, #3
 8006cac:	f024 0403 	bic.w	r4, r4, #3
 8006cb0:	42a0      	cmp	r0, r4
 8006cb2:	d0f8      	beq.n	8006ca6 <sbrk_aligned+0x22>
 8006cb4:	1a21      	subs	r1, r4, r0
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f000 fe2a 	bl	8007910 <_sbrk_r>
 8006cbc:	3001      	adds	r0, #1
 8006cbe:	d1f2      	bne.n	8006ca6 <sbrk_aligned+0x22>
 8006cc0:	e7ef      	b.n	8006ca2 <sbrk_aligned+0x1e>
 8006cc2:	bf00      	nop
 8006cc4:	20000cfc 	.word	0x20000cfc

08006cc8 <_malloc_r>:
 8006cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ccc:	1ccd      	adds	r5, r1, #3
 8006cce:	f025 0503 	bic.w	r5, r5, #3
 8006cd2:	3508      	adds	r5, #8
 8006cd4:	2d0c      	cmp	r5, #12
 8006cd6:	bf38      	it	cc
 8006cd8:	250c      	movcc	r5, #12
 8006cda:	2d00      	cmp	r5, #0
 8006cdc:	4606      	mov	r6, r0
 8006cde:	db01      	blt.n	8006ce4 <_malloc_r+0x1c>
 8006ce0:	42a9      	cmp	r1, r5
 8006ce2:	d904      	bls.n	8006cee <_malloc_r+0x26>
 8006ce4:	230c      	movs	r3, #12
 8006ce6:	6033      	str	r3, [r6, #0]
 8006ce8:	2000      	movs	r0, #0
 8006cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006dc4 <_malloc_r+0xfc>
 8006cf2:	f000 f869 	bl	8006dc8 <__malloc_lock>
 8006cf6:	f8d8 3000 	ldr.w	r3, [r8]
 8006cfa:	461c      	mov	r4, r3
 8006cfc:	bb44      	cbnz	r4, 8006d50 <_malloc_r+0x88>
 8006cfe:	4629      	mov	r1, r5
 8006d00:	4630      	mov	r0, r6
 8006d02:	f7ff ffbf 	bl	8006c84 <sbrk_aligned>
 8006d06:	1c43      	adds	r3, r0, #1
 8006d08:	4604      	mov	r4, r0
 8006d0a:	d158      	bne.n	8006dbe <_malloc_r+0xf6>
 8006d0c:	f8d8 4000 	ldr.w	r4, [r8]
 8006d10:	4627      	mov	r7, r4
 8006d12:	2f00      	cmp	r7, #0
 8006d14:	d143      	bne.n	8006d9e <_malloc_r+0xd6>
 8006d16:	2c00      	cmp	r4, #0
 8006d18:	d04b      	beq.n	8006db2 <_malloc_r+0xea>
 8006d1a:	6823      	ldr	r3, [r4, #0]
 8006d1c:	4639      	mov	r1, r7
 8006d1e:	4630      	mov	r0, r6
 8006d20:	eb04 0903 	add.w	r9, r4, r3
 8006d24:	f000 fdf4 	bl	8007910 <_sbrk_r>
 8006d28:	4581      	cmp	r9, r0
 8006d2a:	d142      	bne.n	8006db2 <_malloc_r+0xea>
 8006d2c:	6821      	ldr	r1, [r4, #0]
 8006d2e:	1a6d      	subs	r5, r5, r1
 8006d30:	4629      	mov	r1, r5
 8006d32:	4630      	mov	r0, r6
 8006d34:	f7ff ffa6 	bl	8006c84 <sbrk_aligned>
 8006d38:	3001      	adds	r0, #1
 8006d3a:	d03a      	beq.n	8006db2 <_malloc_r+0xea>
 8006d3c:	6823      	ldr	r3, [r4, #0]
 8006d3e:	442b      	add	r3, r5
 8006d40:	6023      	str	r3, [r4, #0]
 8006d42:	f8d8 3000 	ldr.w	r3, [r8]
 8006d46:	685a      	ldr	r2, [r3, #4]
 8006d48:	bb62      	cbnz	r2, 8006da4 <_malloc_r+0xdc>
 8006d4a:	f8c8 7000 	str.w	r7, [r8]
 8006d4e:	e00f      	b.n	8006d70 <_malloc_r+0xa8>
 8006d50:	6822      	ldr	r2, [r4, #0]
 8006d52:	1b52      	subs	r2, r2, r5
 8006d54:	d420      	bmi.n	8006d98 <_malloc_r+0xd0>
 8006d56:	2a0b      	cmp	r2, #11
 8006d58:	d917      	bls.n	8006d8a <_malloc_r+0xc2>
 8006d5a:	1961      	adds	r1, r4, r5
 8006d5c:	42a3      	cmp	r3, r4
 8006d5e:	6025      	str	r5, [r4, #0]
 8006d60:	bf18      	it	ne
 8006d62:	6059      	strne	r1, [r3, #4]
 8006d64:	6863      	ldr	r3, [r4, #4]
 8006d66:	bf08      	it	eq
 8006d68:	f8c8 1000 	streq.w	r1, [r8]
 8006d6c:	5162      	str	r2, [r4, r5]
 8006d6e:	604b      	str	r3, [r1, #4]
 8006d70:	4630      	mov	r0, r6
 8006d72:	f000 f82f 	bl	8006dd4 <__malloc_unlock>
 8006d76:	f104 000b 	add.w	r0, r4, #11
 8006d7a:	1d23      	adds	r3, r4, #4
 8006d7c:	f020 0007 	bic.w	r0, r0, #7
 8006d80:	1ac2      	subs	r2, r0, r3
 8006d82:	bf1c      	itt	ne
 8006d84:	1a1b      	subne	r3, r3, r0
 8006d86:	50a3      	strne	r3, [r4, r2]
 8006d88:	e7af      	b.n	8006cea <_malloc_r+0x22>
 8006d8a:	6862      	ldr	r2, [r4, #4]
 8006d8c:	42a3      	cmp	r3, r4
 8006d8e:	bf0c      	ite	eq
 8006d90:	f8c8 2000 	streq.w	r2, [r8]
 8006d94:	605a      	strne	r2, [r3, #4]
 8006d96:	e7eb      	b.n	8006d70 <_malloc_r+0xa8>
 8006d98:	4623      	mov	r3, r4
 8006d9a:	6864      	ldr	r4, [r4, #4]
 8006d9c:	e7ae      	b.n	8006cfc <_malloc_r+0x34>
 8006d9e:	463c      	mov	r4, r7
 8006da0:	687f      	ldr	r7, [r7, #4]
 8006da2:	e7b6      	b.n	8006d12 <_malloc_r+0x4a>
 8006da4:	461a      	mov	r2, r3
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	42a3      	cmp	r3, r4
 8006daa:	d1fb      	bne.n	8006da4 <_malloc_r+0xdc>
 8006dac:	2300      	movs	r3, #0
 8006dae:	6053      	str	r3, [r2, #4]
 8006db0:	e7de      	b.n	8006d70 <_malloc_r+0xa8>
 8006db2:	230c      	movs	r3, #12
 8006db4:	6033      	str	r3, [r6, #0]
 8006db6:	4630      	mov	r0, r6
 8006db8:	f000 f80c 	bl	8006dd4 <__malloc_unlock>
 8006dbc:	e794      	b.n	8006ce8 <_malloc_r+0x20>
 8006dbe:	6005      	str	r5, [r0, #0]
 8006dc0:	e7d6      	b.n	8006d70 <_malloc_r+0xa8>
 8006dc2:	bf00      	nop
 8006dc4:	20000d00 	.word	0x20000d00

08006dc8 <__malloc_lock>:
 8006dc8:	4801      	ldr	r0, [pc, #4]	@ (8006dd0 <__malloc_lock+0x8>)
 8006dca:	f7ff b8ac 	b.w	8005f26 <__retarget_lock_acquire_recursive>
 8006dce:	bf00      	nop
 8006dd0:	20000cf8 	.word	0x20000cf8

08006dd4 <__malloc_unlock>:
 8006dd4:	4801      	ldr	r0, [pc, #4]	@ (8006ddc <__malloc_unlock+0x8>)
 8006dd6:	f7ff b8a7 	b.w	8005f28 <__retarget_lock_release_recursive>
 8006dda:	bf00      	nop
 8006ddc:	20000cf8 	.word	0x20000cf8

08006de0 <_Balloc>:
 8006de0:	b570      	push	{r4, r5, r6, lr}
 8006de2:	69c6      	ldr	r6, [r0, #28]
 8006de4:	4604      	mov	r4, r0
 8006de6:	460d      	mov	r5, r1
 8006de8:	b976      	cbnz	r6, 8006e08 <_Balloc+0x28>
 8006dea:	2010      	movs	r0, #16
 8006dec:	f7ff ff42 	bl	8006c74 <malloc>
 8006df0:	4602      	mov	r2, r0
 8006df2:	61e0      	str	r0, [r4, #28]
 8006df4:	b920      	cbnz	r0, 8006e00 <_Balloc+0x20>
 8006df6:	4b18      	ldr	r3, [pc, #96]	@ (8006e58 <_Balloc+0x78>)
 8006df8:	4818      	ldr	r0, [pc, #96]	@ (8006e5c <_Balloc+0x7c>)
 8006dfa:	216b      	movs	r1, #107	@ 0x6b
 8006dfc:	f000 fda6 	bl	800794c <__assert_func>
 8006e00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e04:	6006      	str	r6, [r0, #0]
 8006e06:	60c6      	str	r6, [r0, #12]
 8006e08:	69e6      	ldr	r6, [r4, #28]
 8006e0a:	68f3      	ldr	r3, [r6, #12]
 8006e0c:	b183      	cbz	r3, 8006e30 <_Balloc+0x50>
 8006e0e:	69e3      	ldr	r3, [r4, #28]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e16:	b9b8      	cbnz	r0, 8006e48 <_Balloc+0x68>
 8006e18:	2101      	movs	r1, #1
 8006e1a:	fa01 f605 	lsl.w	r6, r1, r5
 8006e1e:	1d72      	adds	r2, r6, #5
 8006e20:	0092      	lsls	r2, r2, #2
 8006e22:	4620      	mov	r0, r4
 8006e24:	f000 fdb0 	bl	8007988 <_calloc_r>
 8006e28:	b160      	cbz	r0, 8006e44 <_Balloc+0x64>
 8006e2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e2e:	e00e      	b.n	8006e4e <_Balloc+0x6e>
 8006e30:	2221      	movs	r2, #33	@ 0x21
 8006e32:	2104      	movs	r1, #4
 8006e34:	4620      	mov	r0, r4
 8006e36:	f000 fda7 	bl	8007988 <_calloc_r>
 8006e3a:	69e3      	ldr	r3, [r4, #28]
 8006e3c:	60f0      	str	r0, [r6, #12]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1e4      	bne.n	8006e0e <_Balloc+0x2e>
 8006e44:	2000      	movs	r0, #0
 8006e46:	bd70      	pop	{r4, r5, r6, pc}
 8006e48:	6802      	ldr	r2, [r0, #0]
 8006e4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e4e:	2300      	movs	r3, #0
 8006e50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e54:	e7f7      	b.n	8006e46 <_Balloc+0x66>
 8006e56:	bf00      	nop
 8006e58:	080087f9 	.word	0x080087f9
 8006e5c:	08008879 	.word	0x08008879

08006e60 <_Bfree>:
 8006e60:	b570      	push	{r4, r5, r6, lr}
 8006e62:	69c6      	ldr	r6, [r0, #28]
 8006e64:	4605      	mov	r5, r0
 8006e66:	460c      	mov	r4, r1
 8006e68:	b976      	cbnz	r6, 8006e88 <_Bfree+0x28>
 8006e6a:	2010      	movs	r0, #16
 8006e6c:	f7ff ff02 	bl	8006c74 <malloc>
 8006e70:	4602      	mov	r2, r0
 8006e72:	61e8      	str	r0, [r5, #28]
 8006e74:	b920      	cbnz	r0, 8006e80 <_Bfree+0x20>
 8006e76:	4b09      	ldr	r3, [pc, #36]	@ (8006e9c <_Bfree+0x3c>)
 8006e78:	4809      	ldr	r0, [pc, #36]	@ (8006ea0 <_Bfree+0x40>)
 8006e7a:	218f      	movs	r1, #143	@ 0x8f
 8006e7c:	f000 fd66 	bl	800794c <__assert_func>
 8006e80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e84:	6006      	str	r6, [r0, #0]
 8006e86:	60c6      	str	r6, [r0, #12]
 8006e88:	b13c      	cbz	r4, 8006e9a <_Bfree+0x3a>
 8006e8a:	69eb      	ldr	r3, [r5, #28]
 8006e8c:	6862      	ldr	r2, [r4, #4]
 8006e8e:	68db      	ldr	r3, [r3, #12]
 8006e90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e94:	6021      	str	r1, [r4, #0]
 8006e96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e9a:	bd70      	pop	{r4, r5, r6, pc}
 8006e9c:	080087f9 	.word	0x080087f9
 8006ea0:	08008879 	.word	0x08008879

08006ea4 <__multadd>:
 8006ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ea8:	690d      	ldr	r5, [r1, #16]
 8006eaa:	4607      	mov	r7, r0
 8006eac:	460c      	mov	r4, r1
 8006eae:	461e      	mov	r6, r3
 8006eb0:	f101 0c14 	add.w	ip, r1, #20
 8006eb4:	2000      	movs	r0, #0
 8006eb6:	f8dc 3000 	ldr.w	r3, [ip]
 8006eba:	b299      	uxth	r1, r3
 8006ebc:	fb02 6101 	mla	r1, r2, r1, r6
 8006ec0:	0c1e      	lsrs	r6, r3, #16
 8006ec2:	0c0b      	lsrs	r3, r1, #16
 8006ec4:	fb02 3306 	mla	r3, r2, r6, r3
 8006ec8:	b289      	uxth	r1, r1
 8006eca:	3001      	adds	r0, #1
 8006ecc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ed0:	4285      	cmp	r5, r0
 8006ed2:	f84c 1b04 	str.w	r1, [ip], #4
 8006ed6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006eda:	dcec      	bgt.n	8006eb6 <__multadd+0x12>
 8006edc:	b30e      	cbz	r6, 8006f22 <__multadd+0x7e>
 8006ede:	68a3      	ldr	r3, [r4, #8]
 8006ee0:	42ab      	cmp	r3, r5
 8006ee2:	dc19      	bgt.n	8006f18 <__multadd+0x74>
 8006ee4:	6861      	ldr	r1, [r4, #4]
 8006ee6:	4638      	mov	r0, r7
 8006ee8:	3101      	adds	r1, #1
 8006eea:	f7ff ff79 	bl	8006de0 <_Balloc>
 8006eee:	4680      	mov	r8, r0
 8006ef0:	b928      	cbnz	r0, 8006efe <__multadd+0x5a>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8006f28 <__multadd+0x84>)
 8006ef6:	480d      	ldr	r0, [pc, #52]	@ (8006f2c <__multadd+0x88>)
 8006ef8:	21ba      	movs	r1, #186	@ 0xba
 8006efa:	f000 fd27 	bl	800794c <__assert_func>
 8006efe:	6922      	ldr	r2, [r4, #16]
 8006f00:	3202      	adds	r2, #2
 8006f02:	f104 010c 	add.w	r1, r4, #12
 8006f06:	0092      	lsls	r2, r2, #2
 8006f08:	300c      	adds	r0, #12
 8006f0a:	f000 fd11 	bl	8007930 <memcpy>
 8006f0e:	4621      	mov	r1, r4
 8006f10:	4638      	mov	r0, r7
 8006f12:	f7ff ffa5 	bl	8006e60 <_Bfree>
 8006f16:	4644      	mov	r4, r8
 8006f18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f1c:	3501      	adds	r5, #1
 8006f1e:	615e      	str	r6, [r3, #20]
 8006f20:	6125      	str	r5, [r4, #16]
 8006f22:	4620      	mov	r0, r4
 8006f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f28:	08008868 	.word	0x08008868
 8006f2c:	08008879 	.word	0x08008879

08006f30 <__hi0bits>:
 8006f30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f34:	4603      	mov	r3, r0
 8006f36:	bf36      	itet	cc
 8006f38:	0403      	lslcc	r3, r0, #16
 8006f3a:	2000      	movcs	r0, #0
 8006f3c:	2010      	movcc	r0, #16
 8006f3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f42:	bf3c      	itt	cc
 8006f44:	021b      	lslcc	r3, r3, #8
 8006f46:	3008      	addcc	r0, #8
 8006f48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f4c:	bf3c      	itt	cc
 8006f4e:	011b      	lslcc	r3, r3, #4
 8006f50:	3004      	addcc	r0, #4
 8006f52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f56:	bf3c      	itt	cc
 8006f58:	009b      	lslcc	r3, r3, #2
 8006f5a:	3002      	addcc	r0, #2
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	db05      	blt.n	8006f6c <__hi0bits+0x3c>
 8006f60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006f64:	f100 0001 	add.w	r0, r0, #1
 8006f68:	bf08      	it	eq
 8006f6a:	2020      	moveq	r0, #32
 8006f6c:	4770      	bx	lr

08006f6e <__lo0bits>:
 8006f6e:	6803      	ldr	r3, [r0, #0]
 8006f70:	4602      	mov	r2, r0
 8006f72:	f013 0007 	ands.w	r0, r3, #7
 8006f76:	d00b      	beq.n	8006f90 <__lo0bits+0x22>
 8006f78:	07d9      	lsls	r1, r3, #31
 8006f7a:	d421      	bmi.n	8006fc0 <__lo0bits+0x52>
 8006f7c:	0798      	lsls	r0, r3, #30
 8006f7e:	bf49      	itett	mi
 8006f80:	085b      	lsrmi	r3, r3, #1
 8006f82:	089b      	lsrpl	r3, r3, #2
 8006f84:	2001      	movmi	r0, #1
 8006f86:	6013      	strmi	r3, [r2, #0]
 8006f88:	bf5c      	itt	pl
 8006f8a:	6013      	strpl	r3, [r2, #0]
 8006f8c:	2002      	movpl	r0, #2
 8006f8e:	4770      	bx	lr
 8006f90:	b299      	uxth	r1, r3
 8006f92:	b909      	cbnz	r1, 8006f98 <__lo0bits+0x2a>
 8006f94:	0c1b      	lsrs	r3, r3, #16
 8006f96:	2010      	movs	r0, #16
 8006f98:	b2d9      	uxtb	r1, r3
 8006f9a:	b909      	cbnz	r1, 8006fa0 <__lo0bits+0x32>
 8006f9c:	3008      	adds	r0, #8
 8006f9e:	0a1b      	lsrs	r3, r3, #8
 8006fa0:	0719      	lsls	r1, r3, #28
 8006fa2:	bf04      	itt	eq
 8006fa4:	091b      	lsreq	r3, r3, #4
 8006fa6:	3004      	addeq	r0, #4
 8006fa8:	0799      	lsls	r1, r3, #30
 8006faa:	bf04      	itt	eq
 8006fac:	089b      	lsreq	r3, r3, #2
 8006fae:	3002      	addeq	r0, #2
 8006fb0:	07d9      	lsls	r1, r3, #31
 8006fb2:	d403      	bmi.n	8006fbc <__lo0bits+0x4e>
 8006fb4:	085b      	lsrs	r3, r3, #1
 8006fb6:	f100 0001 	add.w	r0, r0, #1
 8006fba:	d003      	beq.n	8006fc4 <__lo0bits+0x56>
 8006fbc:	6013      	str	r3, [r2, #0]
 8006fbe:	4770      	bx	lr
 8006fc0:	2000      	movs	r0, #0
 8006fc2:	4770      	bx	lr
 8006fc4:	2020      	movs	r0, #32
 8006fc6:	4770      	bx	lr

08006fc8 <__i2b>:
 8006fc8:	b510      	push	{r4, lr}
 8006fca:	460c      	mov	r4, r1
 8006fcc:	2101      	movs	r1, #1
 8006fce:	f7ff ff07 	bl	8006de0 <_Balloc>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	b928      	cbnz	r0, 8006fe2 <__i2b+0x1a>
 8006fd6:	4b05      	ldr	r3, [pc, #20]	@ (8006fec <__i2b+0x24>)
 8006fd8:	4805      	ldr	r0, [pc, #20]	@ (8006ff0 <__i2b+0x28>)
 8006fda:	f240 1145 	movw	r1, #325	@ 0x145
 8006fde:	f000 fcb5 	bl	800794c <__assert_func>
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	6144      	str	r4, [r0, #20]
 8006fe6:	6103      	str	r3, [r0, #16]
 8006fe8:	bd10      	pop	{r4, pc}
 8006fea:	bf00      	nop
 8006fec:	08008868 	.word	0x08008868
 8006ff0:	08008879 	.word	0x08008879

08006ff4 <__multiply>:
 8006ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff8:	4617      	mov	r7, r2
 8006ffa:	690a      	ldr	r2, [r1, #16]
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	bfa8      	it	ge
 8007002:	463b      	movge	r3, r7
 8007004:	4689      	mov	r9, r1
 8007006:	bfa4      	itt	ge
 8007008:	460f      	movge	r7, r1
 800700a:	4699      	movge	r9, r3
 800700c:	693d      	ldr	r5, [r7, #16]
 800700e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	6879      	ldr	r1, [r7, #4]
 8007016:	eb05 060a 	add.w	r6, r5, sl
 800701a:	42b3      	cmp	r3, r6
 800701c:	b085      	sub	sp, #20
 800701e:	bfb8      	it	lt
 8007020:	3101      	addlt	r1, #1
 8007022:	f7ff fedd 	bl	8006de0 <_Balloc>
 8007026:	b930      	cbnz	r0, 8007036 <__multiply+0x42>
 8007028:	4602      	mov	r2, r0
 800702a:	4b41      	ldr	r3, [pc, #260]	@ (8007130 <__multiply+0x13c>)
 800702c:	4841      	ldr	r0, [pc, #260]	@ (8007134 <__multiply+0x140>)
 800702e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007032:	f000 fc8b 	bl	800794c <__assert_func>
 8007036:	f100 0414 	add.w	r4, r0, #20
 800703a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800703e:	4623      	mov	r3, r4
 8007040:	2200      	movs	r2, #0
 8007042:	4573      	cmp	r3, lr
 8007044:	d320      	bcc.n	8007088 <__multiply+0x94>
 8007046:	f107 0814 	add.w	r8, r7, #20
 800704a:	f109 0114 	add.w	r1, r9, #20
 800704e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007052:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007056:	9302      	str	r3, [sp, #8]
 8007058:	1beb      	subs	r3, r5, r7
 800705a:	3b15      	subs	r3, #21
 800705c:	f023 0303 	bic.w	r3, r3, #3
 8007060:	3304      	adds	r3, #4
 8007062:	3715      	adds	r7, #21
 8007064:	42bd      	cmp	r5, r7
 8007066:	bf38      	it	cc
 8007068:	2304      	movcc	r3, #4
 800706a:	9301      	str	r3, [sp, #4]
 800706c:	9b02      	ldr	r3, [sp, #8]
 800706e:	9103      	str	r1, [sp, #12]
 8007070:	428b      	cmp	r3, r1
 8007072:	d80c      	bhi.n	800708e <__multiply+0x9a>
 8007074:	2e00      	cmp	r6, #0
 8007076:	dd03      	ble.n	8007080 <__multiply+0x8c>
 8007078:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800707c:	2b00      	cmp	r3, #0
 800707e:	d055      	beq.n	800712c <__multiply+0x138>
 8007080:	6106      	str	r6, [r0, #16]
 8007082:	b005      	add	sp, #20
 8007084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007088:	f843 2b04 	str.w	r2, [r3], #4
 800708c:	e7d9      	b.n	8007042 <__multiply+0x4e>
 800708e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007092:	f1ba 0f00 	cmp.w	sl, #0
 8007096:	d01f      	beq.n	80070d8 <__multiply+0xe4>
 8007098:	46c4      	mov	ip, r8
 800709a:	46a1      	mov	r9, r4
 800709c:	2700      	movs	r7, #0
 800709e:	f85c 2b04 	ldr.w	r2, [ip], #4
 80070a2:	f8d9 3000 	ldr.w	r3, [r9]
 80070a6:	fa1f fb82 	uxth.w	fp, r2
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80070b0:	443b      	add	r3, r7
 80070b2:	f8d9 7000 	ldr.w	r7, [r9]
 80070b6:	0c12      	lsrs	r2, r2, #16
 80070b8:	0c3f      	lsrs	r7, r7, #16
 80070ba:	fb0a 7202 	mla	r2, sl, r2, r7
 80070be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070c8:	4565      	cmp	r5, ip
 80070ca:	f849 3b04 	str.w	r3, [r9], #4
 80070ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80070d2:	d8e4      	bhi.n	800709e <__multiply+0xaa>
 80070d4:	9b01      	ldr	r3, [sp, #4]
 80070d6:	50e7      	str	r7, [r4, r3]
 80070d8:	9b03      	ldr	r3, [sp, #12]
 80070da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80070de:	3104      	adds	r1, #4
 80070e0:	f1b9 0f00 	cmp.w	r9, #0
 80070e4:	d020      	beq.n	8007128 <__multiply+0x134>
 80070e6:	6823      	ldr	r3, [r4, #0]
 80070e8:	4647      	mov	r7, r8
 80070ea:	46a4      	mov	ip, r4
 80070ec:	f04f 0a00 	mov.w	sl, #0
 80070f0:	f8b7 b000 	ldrh.w	fp, [r7]
 80070f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80070f8:	fb09 220b 	mla	r2, r9, fp, r2
 80070fc:	4452      	add	r2, sl
 80070fe:	b29b      	uxth	r3, r3
 8007100:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007104:	f84c 3b04 	str.w	r3, [ip], #4
 8007108:	f857 3b04 	ldr.w	r3, [r7], #4
 800710c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007110:	f8bc 3000 	ldrh.w	r3, [ip]
 8007114:	fb09 330a 	mla	r3, r9, sl, r3
 8007118:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800711c:	42bd      	cmp	r5, r7
 800711e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007122:	d8e5      	bhi.n	80070f0 <__multiply+0xfc>
 8007124:	9a01      	ldr	r2, [sp, #4]
 8007126:	50a3      	str	r3, [r4, r2]
 8007128:	3404      	adds	r4, #4
 800712a:	e79f      	b.n	800706c <__multiply+0x78>
 800712c:	3e01      	subs	r6, #1
 800712e:	e7a1      	b.n	8007074 <__multiply+0x80>
 8007130:	08008868 	.word	0x08008868
 8007134:	08008879 	.word	0x08008879

08007138 <__pow5mult>:
 8007138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800713c:	4615      	mov	r5, r2
 800713e:	f012 0203 	ands.w	r2, r2, #3
 8007142:	4607      	mov	r7, r0
 8007144:	460e      	mov	r6, r1
 8007146:	d007      	beq.n	8007158 <__pow5mult+0x20>
 8007148:	4c25      	ldr	r4, [pc, #148]	@ (80071e0 <__pow5mult+0xa8>)
 800714a:	3a01      	subs	r2, #1
 800714c:	2300      	movs	r3, #0
 800714e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007152:	f7ff fea7 	bl	8006ea4 <__multadd>
 8007156:	4606      	mov	r6, r0
 8007158:	10ad      	asrs	r5, r5, #2
 800715a:	d03d      	beq.n	80071d8 <__pow5mult+0xa0>
 800715c:	69fc      	ldr	r4, [r7, #28]
 800715e:	b97c      	cbnz	r4, 8007180 <__pow5mult+0x48>
 8007160:	2010      	movs	r0, #16
 8007162:	f7ff fd87 	bl	8006c74 <malloc>
 8007166:	4602      	mov	r2, r0
 8007168:	61f8      	str	r0, [r7, #28]
 800716a:	b928      	cbnz	r0, 8007178 <__pow5mult+0x40>
 800716c:	4b1d      	ldr	r3, [pc, #116]	@ (80071e4 <__pow5mult+0xac>)
 800716e:	481e      	ldr	r0, [pc, #120]	@ (80071e8 <__pow5mult+0xb0>)
 8007170:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007174:	f000 fbea 	bl	800794c <__assert_func>
 8007178:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800717c:	6004      	str	r4, [r0, #0]
 800717e:	60c4      	str	r4, [r0, #12]
 8007180:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007188:	b94c      	cbnz	r4, 800719e <__pow5mult+0x66>
 800718a:	f240 2171 	movw	r1, #625	@ 0x271
 800718e:	4638      	mov	r0, r7
 8007190:	f7ff ff1a 	bl	8006fc8 <__i2b>
 8007194:	2300      	movs	r3, #0
 8007196:	f8c8 0008 	str.w	r0, [r8, #8]
 800719a:	4604      	mov	r4, r0
 800719c:	6003      	str	r3, [r0, #0]
 800719e:	f04f 0900 	mov.w	r9, #0
 80071a2:	07eb      	lsls	r3, r5, #31
 80071a4:	d50a      	bpl.n	80071bc <__pow5mult+0x84>
 80071a6:	4631      	mov	r1, r6
 80071a8:	4622      	mov	r2, r4
 80071aa:	4638      	mov	r0, r7
 80071ac:	f7ff ff22 	bl	8006ff4 <__multiply>
 80071b0:	4631      	mov	r1, r6
 80071b2:	4680      	mov	r8, r0
 80071b4:	4638      	mov	r0, r7
 80071b6:	f7ff fe53 	bl	8006e60 <_Bfree>
 80071ba:	4646      	mov	r6, r8
 80071bc:	106d      	asrs	r5, r5, #1
 80071be:	d00b      	beq.n	80071d8 <__pow5mult+0xa0>
 80071c0:	6820      	ldr	r0, [r4, #0]
 80071c2:	b938      	cbnz	r0, 80071d4 <__pow5mult+0x9c>
 80071c4:	4622      	mov	r2, r4
 80071c6:	4621      	mov	r1, r4
 80071c8:	4638      	mov	r0, r7
 80071ca:	f7ff ff13 	bl	8006ff4 <__multiply>
 80071ce:	6020      	str	r0, [r4, #0]
 80071d0:	f8c0 9000 	str.w	r9, [r0]
 80071d4:	4604      	mov	r4, r0
 80071d6:	e7e4      	b.n	80071a2 <__pow5mult+0x6a>
 80071d8:	4630      	mov	r0, r6
 80071da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071de:	bf00      	nop
 80071e0:	0800892c 	.word	0x0800892c
 80071e4:	080087f9 	.word	0x080087f9
 80071e8:	08008879 	.word	0x08008879

080071ec <__lshift>:
 80071ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071f0:	460c      	mov	r4, r1
 80071f2:	6849      	ldr	r1, [r1, #4]
 80071f4:	6923      	ldr	r3, [r4, #16]
 80071f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071fa:	68a3      	ldr	r3, [r4, #8]
 80071fc:	4607      	mov	r7, r0
 80071fe:	4691      	mov	r9, r2
 8007200:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007204:	f108 0601 	add.w	r6, r8, #1
 8007208:	42b3      	cmp	r3, r6
 800720a:	db0b      	blt.n	8007224 <__lshift+0x38>
 800720c:	4638      	mov	r0, r7
 800720e:	f7ff fde7 	bl	8006de0 <_Balloc>
 8007212:	4605      	mov	r5, r0
 8007214:	b948      	cbnz	r0, 800722a <__lshift+0x3e>
 8007216:	4602      	mov	r2, r0
 8007218:	4b28      	ldr	r3, [pc, #160]	@ (80072bc <__lshift+0xd0>)
 800721a:	4829      	ldr	r0, [pc, #164]	@ (80072c0 <__lshift+0xd4>)
 800721c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007220:	f000 fb94 	bl	800794c <__assert_func>
 8007224:	3101      	adds	r1, #1
 8007226:	005b      	lsls	r3, r3, #1
 8007228:	e7ee      	b.n	8007208 <__lshift+0x1c>
 800722a:	2300      	movs	r3, #0
 800722c:	f100 0114 	add.w	r1, r0, #20
 8007230:	f100 0210 	add.w	r2, r0, #16
 8007234:	4618      	mov	r0, r3
 8007236:	4553      	cmp	r3, sl
 8007238:	db33      	blt.n	80072a2 <__lshift+0xb6>
 800723a:	6920      	ldr	r0, [r4, #16]
 800723c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007240:	f104 0314 	add.w	r3, r4, #20
 8007244:	f019 091f 	ands.w	r9, r9, #31
 8007248:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800724c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007250:	d02b      	beq.n	80072aa <__lshift+0xbe>
 8007252:	f1c9 0e20 	rsb	lr, r9, #32
 8007256:	468a      	mov	sl, r1
 8007258:	2200      	movs	r2, #0
 800725a:	6818      	ldr	r0, [r3, #0]
 800725c:	fa00 f009 	lsl.w	r0, r0, r9
 8007260:	4310      	orrs	r0, r2
 8007262:	f84a 0b04 	str.w	r0, [sl], #4
 8007266:	f853 2b04 	ldr.w	r2, [r3], #4
 800726a:	459c      	cmp	ip, r3
 800726c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007270:	d8f3      	bhi.n	800725a <__lshift+0x6e>
 8007272:	ebac 0304 	sub.w	r3, ip, r4
 8007276:	3b15      	subs	r3, #21
 8007278:	f023 0303 	bic.w	r3, r3, #3
 800727c:	3304      	adds	r3, #4
 800727e:	f104 0015 	add.w	r0, r4, #21
 8007282:	4560      	cmp	r0, ip
 8007284:	bf88      	it	hi
 8007286:	2304      	movhi	r3, #4
 8007288:	50ca      	str	r2, [r1, r3]
 800728a:	b10a      	cbz	r2, 8007290 <__lshift+0xa4>
 800728c:	f108 0602 	add.w	r6, r8, #2
 8007290:	3e01      	subs	r6, #1
 8007292:	4638      	mov	r0, r7
 8007294:	612e      	str	r6, [r5, #16]
 8007296:	4621      	mov	r1, r4
 8007298:	f7ff fde2 	bl	8006e60 <_Bfree>
 800729c:	4628      	mov	r0, r5
 800729e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80072a6:	3301      	adds	r3, #1
 80072a8:	e7c5      	b.n	8007236 <__lshift+0x4a>
 80072aa:	3904      	subs	r1, #4
 80072ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80072b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80072b4:	459c      	cmp	ip, r3
 80072b6:	d8f9      	bhi.n	80072ac <__lshift+0xc0>
 80072b8:	e7ea      	b.n	8007290 <__lshift+0xa4>
 80072ba:	bf00      	nop
 80072bc:	08008868 	.word	0x08008868
 80072c0:	08008879 	.word	0x08008879

080072c4 <__mcmp>:
 80072c4:	690a      	ldr	r2, [r1, #16]
 80072c6:	4603      	mov	r3, r0
 80072c8:	6900      	ldr	r0, [r0, #16]
 80072ca:	1a80      	subs	r0, r0, r2
 80072cc:	b530      	push	{r4, r5, lr}
 80072ce:	d10e      	bne.n	80072ee <__mcmp+0x2a>
 80072d0:	3314      	adds	r3, #20
 80072d2:	3114      	adds	r1, #20
 80072d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80072d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80072dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80072e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80072e4:	4295      	cmp	r5, r2
 80072e6:	d003      	beq.n	80072f0 <__mcmp+0x2c>
 80072e8:	d205      	bcs.n	80072f6 <__mcmp+0x32>
 80072ea:	f04f 30ff 	mov.w	r0, #4294967295
 80072ee:	bd30      	pop	{r4, r5, pc}
 80072f0:	42a3      	cmp	r3, r4
 80072f2:	d3f3      	bcc.n	80072dc <__mcmp+0x18>
 80072f4:	e7fb      	b.n	80072ee <__mcmp+0x2a>
 80072f6:	2001      	movs	r0, #1
 80072f8:	e7f9      	b.n	80072ee <__mcmp+0x2a>
	...

080072fc <__mdiff>:
 80072fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007300:	4689      	mov	r9, r1
 8007302:	4606      	mov	r6, r0
 8007304:	4611      	mov	r1, r2
 8007306:	4648      	mov	r0, r9
 8007308:	4614      	mov	r4, r2
 800730a:	f7ff ffdb 	bl	80072c4 <__mcmp>
 800730e:	1e05      	subs	r5, r0, #0
 8007310:	d112      	bne.n	8007338 <__mdiff+0x3c>
 8007312:	4629      	mov	r1, r5
 8007314:	4630      	mov	r0, r6
 8007316:	f7ff fd63 	bl	8006de0 <_Balloc>
 800731a:	4602      	mov	r2, r0
 800731c:	b928      	cbnz	r0, 800732a <__mdiff+0x2e>
 800731e:	4b3f      	ldr	r3, [pc, #252]	@ (800741c <__mdiff+0x120>)
 8007320:	f240 2137 	movw	r1, #567	@ 0x237
 8007324:	483e      	ldr	r0, [pc, #248]	@ (8007420 <__mdiff+0x124>)
 8007326:	f000 fb11 	bl	800794c <__assert_func>
 800732a:	2301      	movs	r3, #1
 800732c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007330:	4610      	mov	r0, r2
 8007332:	b003      	add	sp, #12
 8007334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007338:	bfbc      	itt	lt
 800733a:	464b      	movlt	r3, r9
 800733c:	46a1      	movlt	r9, r4
 800733e:	4630      	mov	r0, r6
 8007340:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007344:	bfba      	itte	lt
 8007346:	461c      	movlt	r4, r3
 8007348:	2501      	movlt	r5, #1
 800734a:	2500      	movge	r5, #0
 800734c:	f7ff fd48 	bl	8006de0 <_Balloc>
 8007350:	4602      	mov	r2, r0
 8007352:	b918      	cbnz	r0, 800735c <__mdiff+0x60>
 8007354:	4b31      	ldr	r3, [pc, #196]	@ (800741c <__mdiff+0x120>)
 8007356:	f240 2145 	movw	r1, #581	@ 0x245
 800735a:	e7e3      	b.n	8007324 <__mdiff+0x28>
 800735c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007360:	6926      	ldr	r6, [r4, #16]
 8007362:	60c5      	str	r5, [r0, #12]
 8007364:	f109 0310 	add.w	r3, r9, #16
 8007368:	f109 0514 	add.w	r5, r9, #20
 800736c:	f104 0e14 	add.w	lr, r4, #20
 8007370:	f100 0b14 	add.w	fp, r0, #20
 8007374:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007378:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800737c:	9301      	str	r3, [sp, #4]
 800737e:	46d9      	mov	r9, fp
 8007380:	f04f 0c00 	mov.w	ip, #0
 8007384:	9b01      	ldr	r3, [sp, #4]
 8007386:	f85e 0b04 	ldr.w	r0, [lr], #4
 800738a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800738e:	9301      	str	r3, [sp, #4]
 8007390:	fa1f f38a 	uxth.w	r3, sl
 8007394:	4619      	mov	r1, r3
 8007396:	b283      	uxth	r3, r0
 8007398:	1acb      	subs	r3, r1, r3
 800739a:	0c00      	lsrs	r0, r0, #16
 800739c:	4463      	add	r3, ip
 800739e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80073a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80073ac:	4576      	cmp	r6, lr
 80073ae:	f849 3b04 	str.w	r3, [r9], #4
 80073b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073b6:	d8e5      	bhi.n	8007384 <__mdiff+0x88>
 80073b8:	1b33      	subs	r3, r6, r4
 80073ba:	3b15      	subs	r3, #21
 80073bc:	f023 0303 	bic.w	r3, r3, #3
 80073c0:	3415      	adds	r4, #21
 80073c2:	3304      	adds	r3, #4
 80073c4:	42a6      	cmp	r6, r4
 80073c6:	bf38      	it	cc
 80073c8:	2304      	movcc	r3, #4
 80073ca:	441d      	add	r5, r3
 80073cc:	445b      	add	r3, fp
 80073ce:	461e      	mov	r6, r3
 80073d0:	462c      	mov	r4, r5
 80073d2:	4544      	cmp	r4, r8
 80073d4:	d30e      	bcc.n	80073f4 <__mdiff+0xf8>
 80073d6:	f108 0103 	add.w	r1, r8, #3
 80073da:	1b49      	subs	r1, r1, r5
 80073dc:	f021 0103 	bic.w	r1, r1, #3
 80073e0:	3d03      	subs	r5, #3
 80073e2:	45a8      	cmp	r8, r5
 80073e4:	bf38      	it	cc
 80073e6:	2100      	movcc	r1, #0
 80073e8:	440b      	add	r3, r1
 80073ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80073ee:	b191      	cbz	r1, 8007416 <__mdiff+0x11a>
 80073f0:	6117      	str	r7, [r2, #16]
 80073f2:	e79d      	b.n	8007330 <__mdiff+0x34>
 80073f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80073f8:	46e6      	mov	lr, ip
 80073fa:	0c08      	lsrs	r0, r1, #16
 80073fc:	fa1c fc81 	uxtah	ip, ip, r1
 8007400:	4471      	add	r1, lr
 8007402:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007406:	b289      	uxth	r1, r1
 8007408:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800740c:	f846 1b04 	str.w	r1, [r6], #4
 8007410:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007414:	e7dd      	b.n	80073d2 <__mdiff+0xd6>
 8007416:	3f01      	subs	r7, #1
 8007418:	e7e7      	b.n	80073ea <__mdiff+0xee>
 800741a:	bf00      	nop
 800741c:	08008868 	.word	0x08008868
 8007420:	08008879 	.word	0x08008879

08007424 <__d2b>:
 8007424:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007428:	460f      	mov	r7, r1
 800742a:	2101      	movs	r1, #1
 800742c:	ec59 8b10 	vmov	r8, r9, d0
 8007430:	4616      	mov	r6, r2
 8007432:	f7ff fcd5 	bl	8006de0 <_Balloc>
 8007436:	4604      	mov	r4, r0
 8007438:	b930      	cbnz	r0, 8007448 <__d2b+0x24>
 800743a:	4602      	mov	r2, r0
 800743c:	4b23      	ldr	r3, [pc, #140]	@ (80074cc <__d2b+0xa8>)
 800743e:	4824      	ldr	r0, [pc, #144]	@ (80074d0 <__d2b+0xac>)
 8007440:	f240 310f 	movw	r1, #783	@ 0x30f
 8007444:	f000 fa82 	bl	800794c <__assert_func>
 8007448:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800744c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007450:	b10d      	cbz	r5, 8007456 <__d2b+0x32>
 8007452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007456:	9301      	str	r3, [sp, #4]
 8007458:	f1b8 0300 	subs.w	r3, r8, #0
 800745c:	d023      	beq.n	80074a6 <__d2b+0x82>
 800745e:	4668      	mov	r0, sp
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	f7ff fd84 	bl	8006f6e <__lo0bits>
 8007466:	e9dd 1200 	ldrd	r1, r2, [sp]
 800746a:	b1d0      	cbz	r0, 80074a2 <__d2b+0x7e>
 800746c:	f1c0 0320 	rsb	r3, r0, #32
 8007470:	fa02 f303 	lsl.w	r3, r2, r3
 8007474:	430b      	orrs	r3, r1
 8007476:	40c2      	lsrs	r2, r0
 8007478:	6163      	str	r3, [r4, #20]
 800747a:	9201      	str	r2, [sp, #4]
 800747c:	9b01      	ldr	r3, [sp, #4]
 800747e:	61a3      	str	r3, [r4, #24]
 8007480:	2b00      	cmp	r3, #0
 8007482:	bf0c      	ite	eq
 8007484:	2201      	moveq	r2, #1
 8007486:	2202      	movne	r2, #2
 8007488:	6122      	str	r2, [r4, #16]
 800748a:	b1a5      	cbz	r5, 80074b6 <__d2b+0x92>
 800748c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007490:	4405      	add	r5, r0
 8007492:	603d      	str	r5, [r7, #0]
 8007494:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007498:	6030      	str	r0, [r6, #0]
 800749a:	4620      	mov	r0, r4
 800749c:	b003      	add	sp, #12
 800749e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074a2:	6161      	str	r1, [r4, #20]
 80074a4:	e7ea      	b.n	800747c <__d2b+0x58>
 80074a6:	a801      	add	r0, sp, #4
 80074a8:	f7ff fd61 	bl	8006f6e <__lo0bits>
 80074ac:	9b01      	ldr	r3, [sp, #4]
 80074ae:	6163      	str	r3, [r4, #20]
 80074b0:	3020      	adds	r0, #32
 80074b2:	2201      	movs	r2, #1
 80074b4:	e7e8      	b.n	8007488 <__d2b+0x64>
 80074b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80074be:	6038      	str	r0, [r7, #0]
 80074c0:	6918      	ldr	r0, [r3, #16]
 80074c2:	f7ff fd35 	bl	8006f30 <__hi0bits>
 80074c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074ca:	e7e5      	b.n	8007498 <__d2b+0x74>
 80074cc:	08008868 	.word	0x08008868
 80074d0:	08008879 	.word	0x08008879

080074d4 <__ssputs_r>:
 80074d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074d8:	688e      	ldr	r6, [r1, #8]
 80074da:	461f      	mov	r7, r3
 80074dc:	42be      	cmp	r6, r7
 80074de:	680b      	ldr	r3, [r1, #0]
 80074e0:	4682      	mov	sl, r0
 80074e2:	460c      	mov	r4, r1
 80074e4:	4690      	mov	r8, r2
 80074e6:	d82d      	bhi.n	8007544 <__ssputs_r+0x70>
 80074e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80074f0:	d026      	beq.n	8007540 <__ssputs_r+0x6c>
 80074f2:	6965      	ldr	r5, [r4, #20]
 80074f4:	6909      	ldr	r1, [r1, #16]
 80074f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074fa:	eba3 0901 	sub.w	r9, r3, r1
 80074fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007502:	1c7b      	adds	r3, r7, #1
 8007504:	444b      	add	r3, r9
 8007506:	106d      	asrs	r5, r5, #1
 8007508:	429d      	cmp	r5, r3
 800750a:	bf38      	it	cc
 800750c:	461d      	movcc	r5, r3
 800750e:	0553      	lsls	r3, r2, #21
 8007510:	d527      	bpl.n	8007562 <__ssputs_r+0x8e>
 8007512:	4629      	mov	r1, r5
 8007514:	f7ff fbd8 	bl	8006cc8 <_malloc_r>
 8007518:	4606      	mov	r6, r0
 800751a:	b360      	cbz	r0, 8007576 <__ssputs_r+0xa2>
 800751c:	6921      	ldr	r1, [r4, #16]
 800751e:	464a      	mov	r2, r9
 8007520:	f000 fa06 	bl	8007930 <memcpy>
 8007524:	89a3      	ldrh	r3, [r4, #12]
 8007526:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800752a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800752e:	81a3      	strh	r3, [r4, #12]
 8007530:	6126      	str	r6, [r4, #16]
 8007532:	6165      	str	r5, [r4, #20]
 8007534:	444e      	add	r6, r9
 8007536:	eba5 0509 	sub.w	r5, r5, r9
 800753a:	6026      	str	r6, [r4, #0]
 800753c:	60a5      	str	r5, [r4, #8]
 800753e:	463e      	mov	r6, r7
 8007540:	42be      	cmp	r6, r7
 8007542:	d900      	bls.n	8007546 <__ssputs_r+0x72>
 8007544:	463e      	mov	r6, r7
 8007546:	6820      	ldr	r0, [r4, #0]
 8007548:	4632      	mov	r2, r6
 800754a:	4641      	mov	r1, r8
 800754c:	f000 f9c6 	bl	80078dc <memmove>
 8007550:	68a3      	ldr	r3, [r4, #8]
 8007552:	1b9b      	subs	r3, r3, r6
 8007554:	60a3      	str	r3, [r4, #8]
 8007556:	6823      	ldr	r3, [r4, #0]
 8007558:	4433      	add	r3, r6
 800755a:	6023      	str	r3, [r4, #0]
 800755c:	2000      	movs	r0, #0
 800755e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007562:	462a      	mov	r2, r5
 8007564:	f000 fa36 	bl	80079d4 <_realloc_r>
 8007568:	4606      	mov	r6, r0
 800756a:	2800      	cmp	r0, #0
 800756c:	d1e0      	bne.n	8007530 <__ssputs_r+0x5c>
 800756e:	6921      	ldr	r1, [r4, #16]
 8007570:	4650      	mov	r0, sl
 8007572:	f7ff fb35 	bl	8006be0 <_free_r>
 8007576:	230c      	movs	r3, #12
 8007578:	f8ca 3000 	str.w	r3, [sl]
 800757c:	89a3      	ldrh	r3, [r4, #12]
 800757e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007582:	81a3      	strh	r3, [r4, #12]
 8007584:	f04f 30ff 	mov.w	r0, #4294967295
 8007588:	e7e9      	b.n	800755e <__ssputs_r+0x8a>
	...

0800758c <_svfiprintf_r>:
 800758c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007590:	4698      	mov	r8, r3
 8007592:	898b      	ldrh	r3, [r1, #12]
 8007594:	061b      	lsls	r3, r3, #24
 8007596:	b09d      	sub	sp, #116	@ 0x74
 8007598:	4607      	mov	r7, r0
 800759a:	460d      	mov	r5, r1
 800759c:	4614      	mov	r4, r2
 800759e:	d510      	bpl.n	80075c2 <_svfiprintf_r+0x36>
 80075a0:	690b      	ldr	r3, [r1, #16]
 80075a2:	b973      	cbnz	r3, 80075c2 <_svfiprintf_r+0x36>
 80075a4:	2140      	movs	r1, #64	@ 0x40
 80075a6:	f7ff fb8f 	bl	8006cc8 <_malloc_r>
 80075aa:	6028      	str	r0, [r5, #0]
 80075ac:	6128      	str	r0, [r5, #16]
 80075ae:	b930      	cbnz	r0, 80075be <_svfiprintf_r+0x32>
 80075b0:	230c      	movs	r3, #12
 80075b2:	603b      	str	r3, [r7, #0]
 80075b4:	f04f 30ff 	mov.w	r0, #4294967295
 80075b8:	b01d      	add	sp, #116	@ 0x74
 80075ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075be:	2340      	movs	r3, #64	@ 0x40
 80075c0:	616b      	str	r3, [r5, #20]
 80075c2:	2300      	movs	r3, #0
 80075c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075c6:	2320      	movs	r3, #32
 80075c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80075d0:	2330      	movs	r3, #48	@ 0x30
 80075d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007770 <_svfiprintf_r+0x1e4>
 80075d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075da:	f04f 0901 	mov.w	r9, #1
 80075de:	4623      	mov	r3, r4
 80075e0:	469a      	mov	sl, r3
 80075e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075e6:	b10a      	cbz	r2, 80075ec <_svfiprintf_r+0x60>
 80075e8:	2a25      	cmp	r2, #37	@ 0x25
 80075ea:	d1f9      	bne.n	80075e0 <_svfiprintf_r+0x54>
 80075ec:	ebba 0b04 	subs.w	fp, sl, r4
 80075f0:	d00b      	beq.n	800760a <_svfiprintf_r+0x7e>
 80075f2:	465b      	mov	r3, fp
 80075f4:	4622      	mov	r2, r4
 80075f6:	4629      	mov	r1, r5
 80075f8:	4638      	mov	r0, r7
 80075fa:	f7ff ff6b 	bl	80074d4 <__ssputs_r>
 80075fe:	3001      	adds	r0, #1
 8007600:	f000 80a7 	beq.w	8007752 <_svfiprintf_r+0x1c6>
 8007604:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007606:	445a      	add	r2, fp
 8007608:	9209      	str	r2, [sp, #36]	@ 0x24
 800760a:	f89a 3000 	ldrb.w	r3, [sl]
 800760e:	2b00      	cmp	r3, #0
 8007610:	f000 809f 	beq.w	8007752 <_svfiprintf_r+0x1c6>
 8007614:	2300      	movs	r3, #0
 8007616:	f04f 32ff 	mov.w	r2, #4294967295
 800761a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800761e:	f10a 0a01 	add.w	sl, sl, #1
 8007622:	9304      	str	r3, [sp, #16]
 8007624:	9307      	str	r3, [sp, #28]
 8007626:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800762a:	931a      	str	r3, [sp, #104]	@ 0x68
 800762c:	4654      	mov	r4, sl
 800762e:	2205      	movs	r2, #5
 8007630:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007634:	484e      	ldr	r0, [pc, #312]	@ (8007770 <_svfiprintf_r+0x1e4>)
 8007636:	f7f8 fdd3 	bl	80001e0 <memchr>
 800763a:	9a04      	ldr	r2, [sp, #16]
 800763c:	b9d8      	cbnz	r0, 8007676 <_svfiprintf_r+0xea>
 800763e:	06d0      	lsls	r0, r2, #27
 8007640:	bf44      	itt	mi
 8007642:	2320      	movmi	r3, #32
 8007644:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007648:	0711      	lsls	r1, r2, #28
 800764a:	bf44      	itt	mi
 800764c:	232b      	movmi	r3, #43	@ 0x2b
 800764e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007652:	f89a 3000 	ldrb.w	r3, [sl]
 8007656:	2b2a      	cmp	r3, #42	@ 0x2a
 8007658:	d015      	beq.n	8007686 <_svfiprintf_r+0xfa>
 800765a:	9a07      	ldr	r2, [sp, #28]
 800765c:	4654      	mov	r4, sl
 800765e:	2000      	movs	r0, #0
 8007660:	f04f 0c0a 	mov.w	ip, #10
 8007664:	4621      	mov	r1, r4
 8007666:	f811 3b01 	ldrb.w	r3, [r1], #1
 800766a:	3b30      	subs	r3, #48	@ 0x30
 800766c:	2b09      	cmp	r3, #9
 800766e:	d94b      	bls.n	8007708 <_svfiprintf_r+0x17c>
 8007670:	b1b0      	cbz	r0, 80076a0 <_svfiprintf_r+0x114>
 8007672:	9207      	str	r2, [sp, #28]
 8007674:	e014      	b.n	80076a0 <_svfiprintf_r+0x114>
 8007676:	eba0 0308 	sub.w	r3, r0, r8
 800767a:	fa09 f303 	lsl.w	r3, r9, r3
 800767e:	4313      	orrs	r3, r2
 8007680:	9304      	str	r3, [sp, #16]
 8007682:	46a2      	mov	sl, r4
 8007684:	e7d2      	b.n	800762c <_svfiprintf_r+0xa0>
 8007686:	9b03      	ldr	r3, [sp, #12]
 8007688:	1d19      	adds	r1, r3, #4
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	9103      	str	r1, [sp, #12]
 800768e:	2b00      	cmp	r3, #0
 8007690:	bfbb      	ittet	lt
 8007692:	425b      	neglt	r3, r3
 8007694:	f042 0202 	orrlt.w	r2, r2, #2
 8007698:	9307      	strge	r3, [sp, #28]
 800769a:	9307      	strlt	r3, [sp, #28]
 800769c:	bfb8      	it	lt
 800769e:	9204      	strlt	r2, [sp, #16]
 80076a0:	7823      	ldrb	r3, [r4, #0]
 80076a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80076a4:	d10a      	bne.n	80076bc <_svfiprintf_r+0x130>
 80076a6:	7863      	ldrb	r3, [r4, #1]
 80076a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80076aa:	d132      	bne.n	8007712 <_svfiprintf_r+0x186>
 80076ac:	9b03      	ldr	r3, [sp, #12]
 80076ae:	1d1a      	adds	r2, r3, #4
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	9203      	str	r2, [sp, #12]
 80076b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076b8:	3402      	adds	r4, #2
 80076ba:	9305      	str	r3, [sp, #20]
 80076bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007780 <_svfiprintf_r+0x1f4>
 80076c0:	7821      	ldrb	r1, [r4, #0]
 80076c2:	2203      	movs	r2, #3
 80076c4:	4650      	mov	r0, sl
 80076c6:	f7f8 fd8b 	bl	80001e0 <memchr>
 80076ca:	b138      	cbz	r0, 80076dc <_svfiprintf_r+0x150>
 80076cc:	9b04      	ldr	r3, [sp, #16]
 80076ce:	eba0 000a 	sub.w	r0, r0, sl
 80076d2:	2240      	movs	r2, #64	@ 0x40
 80076d4:	4082      	lsls	r2, r0
 80076d6:	4313      	orrs	r3, r2
 80076d8:	3401      	adds	r4, #1
 80076da:	9304      	str	r3, [sp, #16]
 80076dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076e0:	4824      	ldr	r0, [pc, #144]	@ (8007774 <_svfiprintf_r+0x1e8>)
 80076e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076e6:	2206      	movs	r2, #6
 80076e8:	f7f8 fd7a 	bl	80001e0 <memchr>
 80076ec:	2800      	cmp	r0, #0
 80076ee:	d036      	beq.n	800775e <_svfiprintf_r+0x1d2>
 80076f0:	4b21      	ldr	r3, [pc, #132]	@ (8007778 <_svfiprintf_r+0x1ec>)
 80076f2:	bb1b      	cbnz	r3, 800773c <_svfiprintf_r+0x1b0>
 80076f4:	9b03      	ldr	r3, [sp, #12]
 80076f6:	3307      	adds	r3, #7
 80076f8:	f023 0307 	bic.w	r3, r3, #7
 80076fc:	3308      	adds	r3, #8
 80076fe:	9303      	str	r3, [sp, #12]
 8007700:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007702:	4433      	add	r3, r6
 8007704:	9309      	str	r3, [sp, #36]	@ 0x24
 8007706:	e76a      	b.n	80075de <_svfiprintf_r+0x52>
 8007708:	fb0c 3202 	mla	r2, ip, r2, r3
 800770c:	460c      	mov	r4, r1
 800770e:	2001      	movs	r0, #1
 8007710:	e7a8      	b.n	8007664 <_svfiprintf_r+0xd8>
 8007712:	2300      	movs	r3, #0
 8007714:	3401      	adds	r4, #1
 8007716:	9305      	str	r3, [sp, #20]
 8007718:	4619      	mov	r1, r3
 800771a:	f04f 0c0a 	mov.w	ip, #10
 800771e:	4620      	mov	r0, r4
 8007720:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007724:	3a30      	subs	r2, #48	@ 0x30
 8007726:	2a09      	cmp	r2, #9
 8007728:	d903      	bls.n	8007732 <_svfiprintf_r+0x1a6>
 800772a:	2b00      	cmp	r3, #0
 800772c:	d0c6      	beq.n	80076bc <_svfiprintf_r+0x130>
 800772e:	9105      	str	r1, [sp, #20]
 8007730:	e7c4      	b.n	80076bc <_svfiprintf_r+0x130>
 8007732:	fb0c 2101 	mla	r1, ip, r1, r2
 8007736:	4604      	mov	r4, r0
 8007738:	2301      	movs	r3, #1
 800773a:	e7f0      	b.n	800771e <_svfiprintf_r+0x192>
 800773c:	ab03      	add	r3, sp, #12
 800773e:	9300      	str	r3, [sp, #0]
 8007740:	462a      	mov	r2, r5
 8007742:	4b0e      	ldr	r3, [pc, #56]	@ (800777c <_svfiprintf_r+0x1f0>)
 8007744:	a904      	add	r1, sp, #16
 8007746:	4638      	mov	r0, r7
 8007748:	f7fd fe7e 	bl	8005448 <_printf_float>
 800774c:	1c42      	adds	r2, r0, #1
 800774e:	4606      	mov	r6, r0
 8007750:	d1d6      	bne.n	8007700 <_svfiprintf_r+0x174>
 8007752:	89ab      	ldrh	r3, [r5, #12]
 8007754:	065b      	lsls	r3, r3, #25
 8007756:	f53f af2d 	bmi.w	80075b4 <_svfiprintf_r+0x28>
 800775a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800775c:	e72c      	b.n	80075b8 <_svfiprintf_r+0x2c>
 800775e:	ab03      	add	r3, sp, #12
 8007760:	9300      	str	r3, [sp, #0]
 8007762:	462a      	mov	r2, r5
 8007764:	4b05      	ldr	r3, [pc, #20]	@ (800777c <_svfiprintf_r+0x1f0>)
 8007766:	a904      	add	r1, sp, #16
 8007768:	4638      	mov	r0, r7
 800776a:	f7fe f905 	bl	8005978 <_printf_i>
 800776e:	e7ed      	b.n	800774c <_svfiprintf_r+0x1c0>
 8007770:	080088d2 	.word	0x080088d2
 8007774:	080088dc 	.word	0x080088dc
 8007778:	08005449 	.word	0x08005449
 800777c:	080074d5 	.word	0x080074d5
 8007780:	080088d8 	.word	0x080088d8

08007784 <__sflush_r>:
 8007784:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800778c:	0716      	lsls	r6, r2, #28
 800778e:	4605      	mov	r5, r0
 8007790:	460c      	mov	r4, r1
 8007792:	d454      	bmi.n	800783e <__sflush_r+0xba>
 8007794:	684b      	ldr	r3, [r1, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	dc02      	bgt.n	80077a0 <__sflush_r+0x1c>
 800779a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800779c:	2b00      	cmp	r3, #0
 800779e:	dd48      	ble.n	8007832 <__sflush_r+0xae>
 80077a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077a2:	2e00      	cmp	r6, #0
 80077a4:	d045      	beq.n	8007832 <__sflush_r+0xae>
 80077a6:	2300      	movs	r3, #0
 80077a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077ac:	682f      	ldr	r7, [r5, #0]
 80077ae:	6a21      	ldr	r1, [r4, #32]
 80077b0:	602b      	str	r3, [r5, #0]
 80077b2:	d030      	beq.n	8007816 <__sflush_r+0x92>
 80077b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077b6:	89a3      	ldrh	r3, [r4, #12]
 80077b8:	0759      	lsls	r1, r3, #29
 80077ba:	d505      	bpl.n	80077c8 <__sflush_r+0x44>
 80077bc:	6863      	ldr	r3, [r4, #4]
 80077be:	1ad2      	subs	r2, r2, r3
 80077c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80077c2:	b10b      	cbz	r3, 80077c8 <__sflush_r+0x44>
 80077c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077c6:	1ad2      	subs	r2, r2, r3
 80077c8:	2300      	movs	r3, #0
 80077ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077cc:	6a21      	ldr	r1, [r4, #32]
 80077ce:	4628      	mov	r0, r5
 80077d0:	47b0      	blx	r6
 80077d2:	1c43      	adds	r3, r0, #1
 80077d4:	89a3      	ldrh	r3, [r4, #12]
 80077d6:	d106      	bne.n	80077e6 <__sflush_r+0x62>
 80077d8:	6829      	ldr	r1, [r5, #0]
 80077da:	291d      	cmp	r1, #29
 80077dc:	d82b      	bhi.n	8007836 <__sflush_r+0xb2>
 80077de:	4a2a      	ldr	r2, [pc, #168]	@ (8007888 <__sflush_r+0x104>)
 80077e0:	40ca      	lsrs	r2, r1
 80077e2:	07d6      	lsls	r6, r2, #31
 80077e4:	d527      	bpl.n	8007836 <__sflush_r+0xb2>
 80077e6:	2200      	movs	r2, #0
 80077e8:	6062      	str	r2, [r4, #4]
 80077ea:	04d9      	lsls	r1, r3, #19
 80077ec:	6922      	ldr	r2, [r4, #16]
 80077ee:	6022      	str	r2, [r4, #0]
 80077f0:	d504      	bpl.n	80077fc <__sflush_r+0x78>
 80077f2:	1c42      	adds	r2, r0, #1
 80077f4:	d101      	bne.n	80077fa <__sflush_r+0x76>
 80077f6:	682b      	ldr	r3, [r5, #0]
 80077f8:	b903      	cbnz	r3, 80077fc <__sflush_r+0x78>
 80077fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80077fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077fe:	602f      	str	r7, [r5, #0]
 8007800:	b1b9      	cbz	r1, 8007832 <__sflush_r+0xae>
 8007802:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007806:	4299      	cmp	r1, r3
 8007808:	d002      	beq.n	8007810 <__sflush_r+0x8c>
 800780a:	4628      	mov	r0, r5
 800780c:	f7ff f9e8 	bl	8006be0 <_free_r>
 8007810:	2300      	movs	r3, #0
 8007812:	6363      	str	r3, [r4, #52]	@ 0x34
 8007814:	e00d      	b.n	8007832 <__sflush_r+0xae>
 8007816:	2301      	movs	r3, #1
 8007818:	4628      	mov	r0, r5
 800781a:	47b0      	blx	r6
 800781c:	4602      	mov	r2, r0
 800781e:	1c50      	adds	r0, r2, #1
 8007820:	d1c9      	bne.n	80077b6 <__sflush_r+0x32>
 8007822:	682b      	ldr	r3, [r5, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d0c6      	beq.n	80077b6 <__sflush_r+0x32>
 8007828:	2b1d      	cmp	r3, #29
 800782a:	d001      	beq.n	8007830 <__sflush_r+0xac>
 800782c:	2b16      	cmp	r3, #22
 800782e:	d11e      	bne.n	800786e <__sflush_r+0xea>
 8007830:	602f      	str	r7, [r5, #0]
 8007832:	2000      	movs	r0, #0
 8007834:	e022      	b.n	800787c <__sflush_r+0xf8>
 8007836:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800783a:	b21b      	sxth	r3, r3
 800783c:	e01b      	b.n	8007876 <__sflush_r+0xf2>
 800783e:	690f      	ldr	r7, [r1, #16]
 8007840:	2f00      	cmp	r7, #0
 8007842:	d0f6      	beq.n	8007832 <__sflush_r+0xae>
 8007844:	0793      	lsls	r3, r2, #30
 8007846:	680e      	ldr	r6, [r1, #0]
 8007848:	bf08      	it	eq
 800784a:	694b      	ldreq	r3, [r1, #20]
 800784c:	600f      	str	r7, [r1, #0]
 800784e:	bf18      	it	ne
 8007850:	2300      	movne	r3, #0
 8007852:	eba6 0807 	sub.w	r8, r6, r7
 8007856:	608b      	str	r3, [r1, #8]
 8007858:	f1b8 0f00 	cmp.w	r8, #0
 800785c:	dde9      	ble.n	8007832 <__sflush_r+0xae>
 800785e:	6a21      	ldr	r1, [r4, #32]
 8007860:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007862:	4643      	mov	r3, r8
 8007864:	463a      	mov	r2, r7
 8007866:	4628      	mov	r0, r5
 8007868:	47b0      	blx	r6
 800786a:	2800      	cmp	r0, #0
 800786c:	dc08      	bgt.n	8007880 <__sflush_r+0xfc>
 800786e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007872:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007876:	81a3      	strh	r3, [r4, #12]
 8007878:	f04f 30ff 	mov.w	r0, #4294967295
 800787c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007880:	4407      	add	r7, r0
 8007882:	eba8 0800 	sub.w	r8, r8, r0
 8007886:	e7e7      	b.n	8007858 <__sflush_r+0xd4>
 8007888:	20400001 	.word	0x20400001

0800788c <_fflush_r>:
 800788c:	b538      	push	{r3, r4, r5, lr}
 800788e:	690b      	ldr	r3, [r1, #16]
 8007890:	4605      	mov	r5, r0
 8007892:	460c      	mov	r4, r1
 8007894:	b913      	cbnz	r3, 800789c <_fflush_r+0x10>
 8007896:	2500      	movs	r5, #0
 8007898:	4628      	mov	r0, r5
 800789a:	bd38      	pop	{r3, r4, r5, pc}
 800789c:	b118      	cbz	r0, 80078a6 <_fflush_r+0x1a>
 800789e:	6a03      	ldr	r3, [r0, #32]
 80078a0:	b90b      	cbnz	r3, 80078a6 <_fflush_r+0x1a>
 80078a2:	f7fe fa13 	bl	8005ccc <__sinit>
 80078a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d0f3      	beq.n	8007896 <_fflush_r+0xa>
 80078ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078b0:	07d0      	lsls	r0, r2, #31
 80078b2:	d404      	bmi.n	80078be <_fflush_r+0x32>
 80078b4:	0599      	lsls	r1, r3, #22
 80078b6:	d402      	bmi.n	80078be <_fflush_r+0x32>
 80078b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078ba:	f7fe fb34 	bl	8005f26 <__retarget_lock_acquire_recursive>
 80078be:	4628      	mov	r0, r5
 80078c0:	4621      	mov	r1, r4
 80078c2:	f7ff ff5f 	bl	8007784 <__sflush_r>
 80078c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078c8:	07da      	lsls	r2, r3, #31
 80078ca:	4605      	mov	r5, r0
 80078cc:	d4e4      	bmi.n	8007898 <_fflush_r+0xc>
 80078ce:	89a3      	ldrh	r3, [r4, #12]
 80078d0:	059b      	lsls	r3, r3, #22
 80078d2:	d4e1      	bmi.n	8007898 <_fflush_r+0xc>
 80078d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078d6:	f7fe fb27 	bl	8005f28 <__retarget_lock_release_recursive>
 80078da:	e7dd      	b.n	8007898 <_fflush_r+0xc>

080078dc <memmove>:
 80078dc:	4288      	cmp	r0, r1
 80078de:	b510      	push	{r4, lr}
 80078e0:	eb01 0402 	add.w	r4, r1, r2
 80078e4:	d902      	bls.n	80078ec <memmove+0x10>
 80078e6:	4284      	cmp	r4, r0
 80078e8:	4623      	mov	r3, r4
 80078ea:	d807      	bhi.n	80078fc <memmove+0x20>
 80078ec:	1e43      	subs	r3, r0, #1
 80078ee:	42a1      	cmp	r1, r4
 80078f0:	d008      	beq.n	8007904 <memmove+0x28>
 80078f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078fa:	e7f8      	b.n	80078ee <memmove+0x12>
 80078fc:	4402      	add	r2, r0
 80078fe:	4601      	mov	r1, r0
 8007900:	428a      	cmp	r2, r1
 8007902:	d100      	bne.n	8007906 <memmove+0x2a>
 8007904:	bd10      	pop	{r4, pc}
 8007906:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800790a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800790e:	e7f7      	b.n	8007900 <memmove+0x24>

08007910 <_sbrk_r>:
 8007910:	b538      	push	{r3, r4, r5, lr}
 8007912:	4d06      	ldr	r5, [pc, #24]	@ (800792c <_sbrk_r+0x1c>)
 8007914:	2300      	movs	r3, #0
 8007916:	4604      	mov	r4, r0
 8007918:	4608      	mov	r0, r1
 800791a:	602b      	str	r3, [r5, #0]
 800791c:	f7fa f85a 	bl	80019d4 <_sbrk>
 8007920:	1c43      	adds	r3, r0, #1
 8007922:	d102      	bne.n	800792a <_sbrk_r+0x1a>
 8007924:	682b      	ldr	r3, [r5, #0]
 8007926:	b103      	cbz	r3, 800792a <_sbrk_r+0x1a>
 8007928:	6023      	str	r3, [r4, #0]
 800792a:	bd38      	pop	{r3, r4, r5, pc}
 800792c:	20000cf4 	.word	0x20000cf4

08007930 <memcpy>:
 8007930:	440a      	add	r2, r1
 8007932:	4291      	cmp	r1, r2
 8007934:	f100 33ff 	add.w	r3, r0, #4294967295
 8007938:	d100      	bne.n	800793c <memcpy+0xc>
 800793a:	4770      	bx	lr
 800793c:	b510      	push	{r4, lr}
 800793e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007942:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007946:	4291      	cmp	r1, r2
 8007948:	d1f9      	bne.n	800793e <memcpy+0xe>
 800794a:	bd10      	pop	{r4, pc}

0800794c <__assert_func>:
 800794c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800794e:	4614      	mov	r4, r2
 8007950:	461a      	mov	r2, r3
 8007952:	4b09      	ldr	r3, [pc, #36]	@ (8007978 <__assert_func+0x2c>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4605      	mov	r5, r0
 8007958:	68d8      	ldr	r0, [r3, #12]
 800795a:	b14c      	cbz	r4, 8007970 <__assert_func+0x24>
 800795c:	4b07      	ldr	r3, [pc, #28]	@ (800797c <__assert_func+0x30>)
 800795e:	9100      	str	r1, [sp, #0]
 8007960:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007964:	4906      	ldr	r1, [pc, #24]	@ (8007980 <__assert_func+0x34>)
 8007966:	462b      	mov	r3, r5
 8007968:	f000 f870 	bl	8007a4c <fiprintf>
 800796c:	f000 f880 	bl	8007a70 <abort>
 8007970:	4b04      	ldr	r3, [pc, #16]	@ (8007984 <__assert_func+0x38>)
 8007972:	461c      	mov	r4, r3
 8007974:	e7f3      	b.n	800795e <__assert_func+0x12>
 8007976:	bf00      	nop
 8007978:	20000018 	.word	0x20000018
 800797c:	080088ed 	.word	0x080088ed
 8007980:	080088fa 	.word	0x080088fa
 8007984:	08008928 	.word	0x08008928

08007988 <_calloc_r>:
 8007988:	b570      	push	{r4, r5, r6, lr}
 800798a:	fba1 5402 	umull	r5, r4, r1, r2
 800798e:	b934      	cbnz	r4, 800799e <_calloc_r+0x16>
 8007990:	4629      	mov	r1, r5
 8007992:	f7ff f999 	bl	8006cc8 <_malloc_r>
 8007996:	4606      	mov	r6, r0
 8007998:	b928      	cbnz	r0, 80079a6 <_calloc_r+0x1e>
 800799a:	4630      	mov	r0, r6
 800799c:	bd70      	pop	{r4, r5, r6, pc}
 800799e:	220c      	movs	r2, #12
 80079a0:	6002      	str	r2, [r0, #0]
 80079a2:	2600      	movs	r6, #0
 80079a4:	e7f9      	b.n	800799a <_calloc_r+0x12>
 80079a6:	462a      	mov	r2, r5
 80079a8:	4621      	mov	r1, r4
 80079aa:	f7fe fa3e 	bl	8005e2a <memset>
 80079ae:	e7f4      	b.n	800799a <_calloc_r+0x12>

080079b0 <__ascii_mbtowc>:
 80079b0:	b082      	sub	sp, #8
 80079b2:	b901      	cbnz	r1, 80079b6 <__ascii_mbtowc+0x6>
 80079b4:	a901      	add	r1, sp, #4
 80079b6:	b142      	cbz	r2, 80079ca <__ascii_mbtowc+0x1a>
 80079b8:	b14b      	cbz	r3, 80079ce <__ascii_mbtowc+0x1e>
 80079ba:	7813      	ldrb	r3, [r2, #0]
 80079bc:	600b      	str	r3, [r1, #0]
 80079be:	7812      	ldrb	r2, [r2, #0]
 80079c0:	1e10      	subs	r0, r2, #0
 80079c2:	bf18      	it	ne
 80079c4:	2001      	movne	r0, #1
 80079c6:	b002      	add	sp, #8
 80079c8:	4770      	bx	lr
 80079ca:	4610      	mov	r0, r2
 80079cc:	e7fb      	b.n	80079c6 <__ascii_mbtowc+0x16>
 80079ce:	f06f 0001 	mvn.w	r0, #1
 80079d2:	e7f8      	b.n	80079c6 <__ascii_mbtowc+0x16>

080079d4 <_realloc_r>:
 80079d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079d8:	4607      	mov	r7, r0
 80079da:	4614      	mov	r4, r2
 80079dc:	460d      	mov	r5, r1
 80079de:	b921      	cbnz	r1, 80079ea <_realloc_r+0x16>
 80079e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079e4:	4611      	mov	r1, r2
 80079e6:	f7ff b96f 	b.w	8006cc8 <_malloc_r>
 80079ea:	b92a      	cbnz	r2, 80079f8 <_realloc_r+0x24>
 80079ec:	f7ff f8f8 	bl	8006be0 <_free_r>
 80079f0:	4625      	mov	r5, r4
 80079f2:	4628      	mov	r0, r5
 80079f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079f8:	f000 f841 	bl	8007a7e <_malloc_usable_size_r>
 80079fc:	4284      	cmp	r4, r0
 80079fe:	4606      	mov	r6, r0
 8007a00:	d802      	bhi.n	8007a08 <_realloc_r+0x34>
 8007a02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007a06:	d8f4      	bhi.n	80079f2 <_realloc_r+0x1e>
 8007a08:	4621      	mov	r1, r4
 8007a0a:	4638      	mov	r0, r7
 8007a0c:	f7ff f95c 	bl	8006cc8 <_malloc_r>
 8007a10:	4680      	mov	r8, r0
 8007a12:	b908      	cbnz	r0, 8007a18 <_realloc_r+0x44>
 8007a14:	4645      	mov	r5, r8
 8007a16:	e7ec      	b.n	80079f2 <_realloc_r+0x1e>
 8007a18:	42b4      	cmp	r4, r6
 8007a1a:	4622      	mov	r2, r4
 8007a1c:	4629      	mov	r1, r5
 8007a1e:	bf28      	it	cs
 8007a20:	4632      	movcs	r2, r6
 8007a22:	f7ff ff85 	bl	8007930 <memcpy>
 8007a26:	4629      	mov	r1, r5
 8007a28:	4638      	mov	r0, r7
 8007a2a:	f7ff f8d9 	bl	8006be0 <_free_r>
 8007a2e:	e7f1      	b.n	8007a14 <_realloc_r+0x40>

08007a30 <__ascii_wctomb>:
 8007a30:	4603      	mov	r3, r0
 8007a32:	4608      	mov	r0, r1
 8007a34:	b141      	cbz	r1, 8007a48 <__ascii_wctomb+0x18>
 8007a36:	2aff      	cmp	r2, #255	@ 0xff
 8007a38:	d904      	bls.n	8007a44 <__ascii_wctomb+0x14>
 8007a3a:	228a      	movs	r2, #138	@ 0x8a
 8007a3c:	601a      	str	r2, [r3, #0]
 8007a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a42:	4770      	bx	lr
 8007a44:	700a      	strb	r2, [r1, #0]
 8007a46:	2001      	movs	r0, #1
 8007a48:	4770      	bx	lr
	...

08007a4c <fiprintf>:
 8007a4c:	b40e      	push	{r1, r2, r3}
 8007a4e:	b503      	push	{r0, r1, lr}
 8007a50:	4601      	mov	r1, r0
 8007a52:	ab03      	add	r3, sp, #12
 8007a54:	4805      	ldr	r0, [pc, #20]	@ (8007a6c <fiprintf+0x20>)
 8007a56:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a5a:	6800      	ldr	r0, [r0, #0]
 8007a5c:	9301      	str	r3, [sp, #4]
 8007a5e:	f000 f83f 	bl	8007ae0 <_vfiprintf_r>
 8007a62:	b002      	add	sp, #8
 8007a64:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a68:	b003      	add	sp, #12
 8007a6a:	4770      	bx	lr
 8007a6c:	20000018 	.word	0x20000018

08007a70 <abort>:
 8007a70:	b508      	push	{r3, lr}
 8007a72:	2006      	movs	r0, #6
 8007a74:	f000 fa08 	bl	8007e88 <raise>
 8007a78:	2001      	movs	r0, #1
 8007a7a:	f7f9 ff33 	bl	80018e4 <_exit>

08007a7e <_malloc_usable_size_r>:
 8007a7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a82:	1f18      	subs	r0, r3, #4
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	bfbc      	itt	lt
 8007a88:	580b      	ldrlt	r3, [r1, r0]
 8007a8a:	18c0      	addlt	r0, r0, r3
 8007a8c:	4770      	bx	lr

08007a8e <__sfputc_r>:
 8007a8e:	6893      	ldr	r3, [r2, #8]
 8007a90:	3b01      	subs	r3, #1
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	b410      	push	{r4}
 8007a96:	6093      	str	r3, [r2, #8]
 8007a98:	da08      	bge.n	8007aac <__sfputc_r+0x1e>
 8007a9a:	6994      	ldr	r4, [r2, #24]
 8007a9c:	42a3      	cmp	r3, r4
 8007a9e:	db01      	blt.n	8007aa4 <__sfputc_r+0x16>
 8007aa0:	290a      	cmp	r1, #10
 8007aa2:	d103      	bne.n	8007aac <__sfputc_r+0x1e>
 8007aa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aa8:	f000 b932 	b.w	8007d10 <__swbuf_r>
 8007aac:	6813      	ldr	r3, [r2, #0]
 8007aae:	1c58      	adds	r0, r3, #1
 8007ab0:	6010      	str	r0, [r2, #0]
 8007ab2:	7019      	strb	r1, [r3, #0]
 8007ab4:	4608      	mov	r0, r1
 8007ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <__sfputs_r>:
 8007abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007abe:	4606      	mov	r6, r0
 8007ac0:	460f      	mov	r7, r1
 8007ac2:	4614      	mov	r4, r2
 8007ac4:	18d5      	adds	r5, r2, r3
 8007ac6:	42ac      	cmp	r4, r5
 8007ac8:	d101      	bne.n	8007ace <__sfputs_r+0x12>
 8007aca:	2000      	movs	r0, #0
 8007acc:	e007      	b.n	8007ade <__sfputs_r+0x22>
 8007ace:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ad2:	463a      	mov	r2, r7
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	f7ff ffda 	bl	8007a8e <__sfputc_r>
 8007ada:	1c43      	adds	r3, r0, #1
 8007adc:	d1f3      	bne.n	8007ac6 <__sfputs_r+0xa>
 8007ade:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007ae0 <_vfiprintf_r>:
 8007ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae4:	460d      	mov	r5, r1
 8007ae6:	b09d      	sub	sp, #116	@ 0x74
 8007ae8:	4614      	mov	r4, r2
 8007aea:	4698      	mov	r8, r3
 8007aec:	4606      	mov	r6, r0
 8007aee:	b118      	cbz	r0, 8007af8 <_vfiprintf_r+0x18>
 8007af0:	6a03      	ldr	r3, [r0, #32]
 8007af2:	b90b      	cbnz	r3, 8007af8 <_vfiprintf_r+0x18>
 8007af4:	f7fe f8ea 	bl	8005ccc <__sinit>
 8007af8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007afa:	07d9      	lsls	r1, r3, #31
 8007afc:	d405      	bmi.n	8007b0a <_vfiprintf_r+0x2a>
 8007afe:	89ab      	ldrh	r3, [r5, #12]
 8007b00:	059a      	lsls	r2, r3, #22
 8007b02:	d402      	bmi.n	8007b0a <_vfiprintf_r+0x2a>
 8007b04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b06:	f7fe fa0e 	bl	8005f26 <__retarget_lock_acquire_recursive>
 8007b0a:	89ab      	ldrh	r3, [r5, #12]
 8007b0c:	071b      	lsls	r3, r3, #28
 8007b0e:	d501      	bpl.n	8007b14 <_vfiprintf_r+0x34>
 8007b10:	692b      	ldr	r3, [r5, #16]
 8007b12:	b99b      	cbnz	r3, 8007b3c <_vfiprintf_r+0x5c>
 8007b14:	4629      	mov	r1, r5
 8007b16:	4630      	mov	r0, r6
 8007b18:	f000 f938 	bl	8007d8c <__swsetup_r>
 8007b1c:	b170      	cbz	r0, 8007b3c <_vfiprintf_r+0x5c>
 8007b1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b20:	07dc      	lsls	r4, r3, #31
 8007b22:	d504      	bpl.n	8007b2e <_vfiprintf_r+0x4e>
 8007b24:	f04f 30ff 	mov.w	r0, #4294967295
 8007b28:	b01d      	add	sp, #116	@ 0x74
 8007b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b2e:	89ab      	ldrh	r3, [r5, #12]
 8007b30:	0598      	lsls	r0, r3, #22
 8007b32:	d4f7      	bmi.n	8007b24 <_vfiprintf_r+0x44>
 8007b34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b36:	f7fe f9f7 	bl	8005f28 <__retarget_lock_release_recursive>
 8007b3a:	e7f3      	b.n	8007b24 <_vfiprintf_r+0x44>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b40:	2320      	movs	r3, #32
 8007b42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b46:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b4a:	2330      	movs	r3, #48	@ 0x30
 8007b4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007cfc <_vfiprintf_r+0x21c>
 8007b50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b54:	f04f 0901 	mov.w	r9, #1
 8007b58:	4623      	mov	r3, r4
 8007b5a:	469a      	mov	sl, r3
 8007b5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b60:	b10a      	cbz	r2, 8007b66 <_vfiprintf_r+0x86>
 8007b62:	2a25      	cmp	r2, #37	@ 0x25
 8007b64:	d1f9      	bne.n	8007b5a <_vfiprintf_r+0x7a>
 8007b66:	ebba 0b04 	subs.w	fp, sl, r4
 8007b6a:	d00b      	beq.n	8007b84 <_vfiprintf_r+0xa4>
 8007b6c:	465b      	mov	r3, fp
 8007b6e:	4622      	mov	r2, r4
 8007b70:	4629      	mov	r1, r5
 8007b72:	4630      	mov	r0, r6
 8007b74:	f7ff ffa2 	bl	8007abc <__sfputs_r>
 8007b78:	3001      	adds	r0, #1
 8007b7a:	f000 80a7 	beq.w	8007ccc <_vfiprintf_r+0x1ec>
 8007b7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b80:	445a      	add	r2, fp
 8007b82:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b84:	f89a 3000 	ldrb.w	r3, [sl]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f000 809f 	beq.w	8007ccc <_vfiprintf_r+0x1ec>
 8007b8e:	2300      	movs	r3, #0
 8007b90:	f04f 32ff 	mov.w	r2, #4294967295
 8007b94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b98:	f10a 0a01 	add.w	sl, sl, #1
 8007b9c:	9304      	str	r3, [sp, #16]
 8007b9e:	9307      	str	r3, [sp, #28]
 8007ba0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007ba4:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ba6:	4654      	mov	r4, sl
 8007ba8:	2205      	movs	r2, #5
 8007baa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bae:	4853      	ldr	r0, [pc, #332]	@ (8007cfc <_vfiprintf_r+0x21c>)
 8007bb0:	f7f8 fb16 	bl	80001e0 <memchr>
 8007bb4:	9a04      	ldr	r2, [sp, #16]
 8007bb6:	b9d8      	cbnz	r0, 8007bf0 <_vfiprintf_r+0x110>
 8007bb8:	06d1      	lsls	r1, r2, #27
 8007bba:	bf44      	itt	mi
 8007bbc:	2320      	movmi	r3, #32
 8007bbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007bc2:	0713      	lsls	r3, r2, #28
 8007bc4:	bf44      	itt	mi
 8007bc6:	232b      	movmi	r3, #43	@ 0x2b
 8007bc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007bcc:	f89a 3000 	ldrb.w	r3, [sl]
 8007bd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bd2:	d015      	beq.n	8007c00 <_vfiprintf_r+0x120>
 8007bd4:	9a07      	ldr	r2, [sp, #28]
 8007bd6:	4654      	mov	r4, sl
 8007bd8:	2000      	movs	r0, #0
 8007bda:	f04f 0c0a 	mov.w	ip, #10
 8007bde:	4621      	mov	r1, r4
 8007be0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007be4:	3b30      	subs	r3, #48	@ 0x30
 8007be6:	2b09      	cmp	r3, #9
 8007be8:	d94b      	bls.n	8007c82 <_vfiprintf_r+0x1a2>
 8007bea:	b1b0      	cbz	r0, 8007c1a <_vfiprintf_r+0x13a>
 8007bec:	9207      	str	r2, [sp, #28]
 8007bee:	e014      	b.n	8007c1a <_vfiprintf_r+0x13a>
 8007bf0:	eba0 0308 	sub.w	r3, r0, r8
 8007bf4:	fa09 f303 	lsl.w	r3, r9, r3
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	9304      	str	r3, [sp, #16]
 8007bfc:	46a2      	mov	sl, r4
 8007bfe:	e7d2      	b.n	8007ba6 <_vfiprintf_r+0xc6>
 8007c00:	9b03      	ldr	r3, [sp, #12]
 8007c02:	1d19      	adds	r1, r3, #4
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	9103      	str	r1, [sp, #12]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	bfbb      	ittet	lt
 8007c0c:	425b      	neglt	r3, r3
 8007c0e:	f042 0202 	orrlt.w	r2, r2, #2
 8007c12:	9307      	strge	r3, [sp, #28]
 8007c14:	9307      	strlt	r3, [sp, #28]
 8007c16:	bfb8      	it	lt
 8007c18:	9204      	strlt	r2, [sp, #16]
 8007c1a:	7823      	ldrb	r3, [r4, #0]
 8007c1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c1e:	d10a      	bne.n	8007c36 <_vfiprintf_r+0x156>
 8007c20:	7863      	ldrb	r3, [r4, #1]
 8007c22:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c24:	d132      	bne.n	8007c8c <_vfiprintf_r+0x1ac>
 8007c26:	9b03      	ldr	r3, [sp, #12]
 8007c28:	1d1a      	adds	r2, r3, #4
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	9203      	str	r2, [sp, #12]
 8007c2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c32:	3402      	adds	r4, #2
 8007c34:	9305      	str	r3, [sp, #20]
 8007c36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007d0c <_vfiprintf_r+0x22c>
 8007c3a:	7821      	ldrb	r1, [r4, #0]
 8007c3c:	2203      	movs	r2, #3
 8007c3e:	4650      	mov	r0, sl
 8007c40:	f7f8 face 	bl	80001e0 <memchr>
 8007c44:	b138      	cbz	r0, 8007c56 <_vfiprintf_r+0x176>
 8007c46:	9b04      	ldr	r3, [sp, #16]
 8007c48:	eba0 000a 	sub.w	r0, r0, sl
 8007c4c:	2240      	movs	r2, #64	@ 0x40
 8007c4e:	4082      	lsls	r2, r0
 8007c50:	4313      	orrs	r3, r2
 8007c52:	3401      	adds	r4, #1
 8007c54:	9304      	str	r3, [sp, #16]
 8007c56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c5a:	4829      	ldr	r0, [pc, #164]	@ (8007d00 <_vfiprintf_r+0x220>)
 8007c5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c60:	2206      	movs	r2, #6
 8007c62:	f7f8 fabd 	bl	80001e0 <memchr>
 8007c66:	2800      	cmp	r0, #0
 8007c68:	d03f      	beq.n	8007cea <_vfiprintf_r+0x20a>
 8007c6a:	4b26      	ldr	r3, [pc, #152]	@ (8007d04 <_vfiprintf_r+0x224>)
 8007c6c:	bb1b      	cbnz	r3, 8007cb6 <_vfiprintf_r+0x1d6>
 8007c6e:	9b03      	ldr	r3, [sp, #12]
 8007c70:	3307      	adds	r3, #7
 8007c72:	f023 0307 	bic.w	r3, r3, #7
 8007c76:	3308      	adds	r3, #8
 8007c78:	9303      	str	r3, [sp, #12]
 8007c7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c7c:	443b      	add	r3, r7
 8007c7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c80:	e76a      	b.n	8007b58 <_vfiprintf_r+0x78>
 8007c82:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c86:	460c      	mov	r4, r1
 8007c88:	2001      	movs	r0, #1
 8007c8a:	e7a8      	b.n	8007bde <_vfiprintf_r+0xfe>
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	3401      	adds	r4, #1
 8007c90:	9305      	str	r3, [sp, #20]
 8007c92:	4619      	mov	r1, r3
 8007c94:	f04f 0c0a 	mov.w	ip, #10
 8007c98:	4620      	mov	r0, r4
 8007c9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c9e:	3a30      	subs	r2, #48	@ 0x30
 8007ca0:	2a09      	cmp	r2, #9
 8007ca2:	d903      	bls.n	8007cac <_vfiprintf_r+0x1cc>
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d0c6      	beq.n	8007c36 <_vfiprintf_r+0x156>
 8007ca8:	9105      	str	r1, [sp, #20]
 8007caa:	e7c4      	b.n	8007c36 <_vfiprintf_r+0x156>
 8007cac:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cb0:	4604      	mov	r4, r0
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e7f0      	b.n	8007c98 <_vfiprintf_r+0x1b8>
 8007cb6:	ab03      	add	r3, sp, #12
 8007cb8:	9300      	str	r3, [sp, #0]
 8007cba:	462a      	mov	r2, r5
 8007cbc:	4b12      	ldr	r3, [pc, #72]	@ (8007d08 <_vfiprintf_r+0x228>)
 8007cbe:	a904      	add	r1, sp, #16
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	f7fd fbc1 	bl	8005448 <_printf_float>
 8007cc6:	4607      	mov	r7, r0
 8007cc8:	1c78      	adds	r0, r7, #1
 8007cca:	d1d6      	bne.n	8007c7a <_vfiprintf_r+0x19a>
 8007ccc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007cce:	07d9      	lsls	r1, r3, #31
 8007cd0:	d405      	bmi.n	8007cde <_vfiprintf_r+0x1fe>
 8007cd2:	89ab      	ldrh	r3, [r5, #12]
 8007cd4:	059a      	lsls	r2, r3, #22
 8007cd6:	d402      	bmi.n	8007cde <_vfiprintf_r+0x1fe>
 8007cd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cda:	f7fe f925 	bl	8005f28 <__retarget_lock_release_recursive>
 8007cde:	89ab      	ldrh	r3, [r5, #12]
 8007ce0:	065b      	lsls	r3, r3, #25
 8007ce2:	f53f af1f 	bmi.w	8007b24 <_vfiprintf_r+0x44>
 8007ce6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ce8:	e71e      	b.n	8007b28 <_vfiprintf_r+0x48>
 8007cea:	ab03      	add	r3, sp, #12
 8007cec:	9300      	str	r3, [sp, #0]
 8007cee:	462a      	mov	r2, r5
 8007cf0:	4b05      	ldr	r3, [pc, #20]	@ (8007d08 <_vfiprintf_r+0x228>)
 8007cf2:	a904      	add	r1, sp, #16
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	f7fd fe3f 	bl	8005978 <_printf_i>
 8007cfa:	e7e4      	b.n	8007cc6 <_vfiprintf_r+0x1e6>
 8007cfc:	080088d2 	.word	0x080088d2
 8007d00:	080088dc 	.word	0x080088dc
 8007d04:	08005449 	.word	0x08005449
 8007d08:	08007abd 	.word	0x08007abd
 8007d0c:	080088d8 	.word	0x080088d8

08007d10 <__swbuf_r>:
 8007d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d12:	460e      	mov	r6, r1
 8007d14:	4614      	mov	r4, r2
 8007d16:	4605      	mov	r5, r0
 8007d18:	b118      	cbz	r0, 8007d22 <__swbuf_r+0x12>
 8007d1a:	6a03      	ldr	r3, [r0, #32]
 8007d1c:	b90b      	cbnz	r3, 8007d22 <__swbuf_r+0x12>
 8007d1e:	f7fd ffd5 	bl	8005ccc <__sinit>
 8007d22:	69a3      	ldr	r3, [r4, #24]
 8007d24:	60a3      	str	r3, [r4, #8]
 8007d26:	89a3      	ldrh	r3, [r4, #12]
 8007d28:	071a      	lsls	r2, r3, #28
 8007d2a:	d501      	bpl.n	8007d30 <__swbuf_r+0x20>
 8007d2c:	6923      	ldr	r3, [r4, #16]
 8007d2e:	b943      	cbnz	r3, 8007d42 <__swbuf_r+0x32>
 8007d30:	4621      	mov	r1, r4
 8007d32:	4628      	mov	r0, r5
 8007d34:	f000 f82a 	bl	8007d8c <__swsetup_r>
 8007d38:	b118      	cbz	r0, 8007d42 <__swbuf_r+0x32>
 8007d3a:	f04f 37ff 	mov.w	r7, #4294967295
 8007d3e:	4638      	mov	r0, r7
 8007d40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d42:	6823      	ldr	r3, [r4, #0]
 8007d44:	6922      	ldr	r2, [r4, #16]
 8007d46:	1a98      	subs	r0, r3, r2
 8007d48:	6963      	ldr	r3, [r4, #20]
 8007d4a:	b2f6      	uxtb	r6, r6
 8007d4c:	4283      	cmp	r3, r0
 8007d4e:	4637      	mov	r7, r6
 8007d50:	dc05      	bgt.n	8007d5e <__swbuf_r+0x4e>
 8007d52:	4621      	mov	r1, r4
 8007d54:	4628      	mov	r0, r5
 8007d56:	f7ff fd99 	bl	800788c <_fflush_r>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	d1ed      	bne.n	8007d3a <__swbuf_r+0x2a>
 8007d5e:	68a3      	ldr	r3, [r4, #8]
 8007d60:	3b01      	subs	r3, #1
 8007d62:	60a3      	str	r3, [r4, #8]
 8007d64:	6823      	ldr	r3, [r4, #0]
 8007d66:	1c5a      	adds	r2, r3, #1
 8007d68:	6022      	str	r2, [r4, #0]
 8007d6a:	701e      	strb	r6, [r3, #0]
 8007d6c:	6962      	ldr	r2, [r4, #20]
 8007d6e:	1c43      	adds	r3, r0, #1
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d004      	beq.n	8007d7e <__swbuf_r+0x6e>
 8007d74:	89a3      	ldrh	r3, [r4, #12]
 8007d76:	07db      	lsls	r3, r3, #31
 8007d78:	d5e1      	bpl.n	8007d3e <__swbuf_r+0x2e>
 8007d7a:	2e0a      	cmp	r6, #10
 8007d7c:	d1df      	bne.n	8007d3e <__swbuf_r+0x2e>
 8007d7e:	4621      	mov	r1, r4
 8007d80:	4628      	mov	r0, r5
 8007d82:	f7ff fd83 	bl	800788c <_fflush_r>
 8007d86:	2800      	cmp	r0, #0
 8007d88:	d0d9      	beq.n	8007d3e <__swbuf_r+0x2e>
 8007d8a:	e7d6      	b.n	8007d3a <__swbuf_r+0x2a>

08007d8c <__swsetup_r>:
 8007d8c:	b538      	push	{r3, r4, r5, lr}
 8007d8e:	4b29      	ldr	r3, [pc, #164]	@ (8007e34 <__swsetup_r+0xa8>)
 8007d90:	4605      	mov	r5, r0
 8007d92:	6818      	ldr	r0, [r3, #0]
 8007d94:	460c      	mov	r4, r1
 8007d96:	b118      	cbz	r0, 8007da0 <__swsetup_r+0x14>
 8007d98:	6a03      	ldr	r3, [r0, #32]
 8007d9a:	b90b      	cbnz	r3, 8007da0 <__swsetup_r+0x14>
 8007d9c:	f7fd ff96 	bl	8005ccc <__sinit>
 8007da0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007da4:	0719      	lsls	r1, r3, #28
 8007da6:	d422      	bmi.n	8007dee <__swsetup_r+0x62>
 8007da8:	06da      	lsls	r2, r3, #27
 8007daa:	d407      	bmi.n	8007dbc <__swsetup_r+0x30>
 8007dac:	2209      	movs	r2, #9
 8007dae:	602a      	str	r2, [r5, #0]
 8007db0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007db4:	81a3      	strh	r3, [r4, #12]
 8007db6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dba:	e033      	b.n	8007e24 <__swsetup_r+0x98>
 8007dbc:	0758      	lsls	r0, r3, #29
 8007dbe:	d512      	bpl.n	8007de6 <__swsetup_r+0x5a>
 8007dc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007dc2:	b141      	cbz	r1, 8007dd6 <__swsetup_r+0x4a>
 8007dc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007dc8:	4299      	cmp	r1, r3
 8007dca:	d002      	beq.n	8007dd2 <__swsetup_r+0x46>
 8007dcc:	4628      	mov	r0, r5
 8007dce:	f7fe ff07 	bl	8006be0 <_free_r>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8007dd6:	89a3      	ldrh	r3, [r4, #12]
 8007dd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ddc:	81a3      	strh	r3, [r4, #12]
 8007dde:	2300      	movs	r3, #0
 8007de0:	6063      	str	r3, [r4, #4]
 8007de2:	6923      	ldr	r3, [r4, #16]
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	89a3      	ldrh	r3, [r4, #12]
 8007de8:	f043 0308 	orr.w	r3, r3, #8
 8007dec:	81a3      	strh	r3, [r4, #12]
 8007dee:	6923      	ldr	r3, [r4, #16]
 8007df0:	b94b      	cbnz	r3, 8007e06 <__swsetup_r+0x7a>
 8007df2:	89a3      	ldrh	r3, [r4, #12]
 8007df4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007df8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dfc:	d003      	beq.n	8007e06 <__swsetup_r+0x7a>
 8007dfe:	4621      	mov	r1, r4
 8007e00:	4628      	mov	r0, r5
 8007e02:	f000 f883 	bl	8007f0c <__smakebuf_r>
 8007e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e0a:	f013 0201 	ands.w	r2, r3, #1
 8007e0e:	d00a      	beq.n	8007e26 <__swsetup_r+0x9a>
 8007e10:	2200      	movs	r2, #0
 8007e12:	60a2      	str	r2, [r4, #8]
 8007e14:	6962      	ldr	r2, [r4, #20]
 8007e16:	4252      	negs	r2, r2
 8007e18:	61a2      	str	r2, [r4, #24]
 8007e1a:	6922      	ldr	r2, [r4, #16]
 8007e1c:	b942      	cbnz	r2, 8007e30 <__swsetup_r+0xa4>
 8007e1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e22:	d1c5      	bne.n	8007db0 <__swsetup_r+0x24>
 8007e24:	bd38      	pop	{r3, r4, r5, pc}
 8007e26:	0799      	lsls	r1, r3, #30
 8007e28:	bf58      	it	pl
 8007e2a:	6962      	ldrpl	r2, [r4, #20]
 8007e2c:	60a2      	str	r2, [r4, #8]
 8007e2e:	e7f4      	b.n	8007e1a <__swsetup_r+0x8e>
 8007e30:	2000      	movs	r0, #0
 8007e32:	e7f7      	b.n	8007e24 <__swsetup_r+0x98>
 8007e34:	20000018 	.word	0x20000018

08007e38 <_raise_r>:
 8007e38:	291f      	cmp	r1, #31
 8007e3a:	b538      	push	{r3, r4, r5, lr}
 8007e3c:	4605      	mov	r5, r0
 8007e3e:	460c      	mov	r4, r1
 8007e40:	d904      	bls.n	8007e4c <_raise_r+0x14>
 8007e42:	2316      	movs	r3, #22
 8007e44:	6003      	str	r3, [r0, #0]
 8007e46:	f04f 30ff 	mov.w	r0, #4294967295
 8007e4a:	bd38      	pop	{r3, r4, r5, pc}
 8007e4c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007e4e:	b112      	cbz	r2, 8007e56 <_raise_r+0x1e>
 8007e50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e54:	b94b      	cbnz	r3, 8007e6a <_raise_r+0x32>
 8007e56:	4628      	mov	r0, r5
 8007e58:	f000 f830 	bl	8007ebc <_getpid_r>
 8007e5c:	4622      	mov	r2, r4
 8007e5e:	4601      	mov	r1, r0
 8007e60:	4628      	mov	r0, r5
 8007e62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e66:	f000 b817 	b.w	8007e98 <_kill_r>
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d00a      	beq.n	8007e84 <_raise_r+0x4c>
 8007e6e:	1c59      	adds	r1, r3, #1
 8007e70:	d103      	bne.n	8007e7a <_raise_r+0x42>
 8007e72:	2316      	movs	r3, #22
 8007e74:	6003      	str	r3, [r0, #0]
 8007e76:	2001      	movs	r0, #1
 8007e78:	e7e7      	b.n	8007e4a <_raise_r+0x12>
 8007e7a:	2100      	movs	r1, #0
 8007e7c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007e80:	4620      	mov	r0, r4
 8007e82:	4798      	blx	r3
 8007e84:	2000      	movs	r0, #0
 8007e86:	e7e0      	b.n	8007e4a <_raise_r+0x12>

08007e88 <raise>:
 8007e88:	4b02      	ldr	r3, [pc, #8]	@ (8007e94 <raise+0xc>)
 8007e8a:	4601      	mov	r1, r0
 8007e8c:	6818      	ldr	r0, [r3, #0]
 8007e8e:	f7ff bfd3 	b.w	8007e38 <_raise_r>
 8007e92:	bf00      	nop
 8007e94:	20000018 	.word	0x20000018

08007e98 <_kill_r>:
 8007e98:	b538      	push	{r3, r4, r5, lr}
 8007e9a:	4d07      	ldr	r5, [pc, #28]	@ (8007eb8 <_kill_r+0x20>)
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	4604      	mov	r4, r0
 8007ea0:	4608      	mov	r0, r1
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	602b      	str	r3, [r5, #0]
 8007ea6:	f7f9 fd0d 	bl	80018c4 <_kill>
 8007eaa:	1c43      	adds	r3, r0, #1
 8007eac:	d102      	bne.n	8007eb4 <_kill_r+0x1c>
 8007eae:	682b      	ldr	r3, [r5, #0]
 8007eb0:	b103      	cbz	r3, 8007eb4 <_kill_r+0x1c>
 8007eb2:	6023      	str	r3, [r4, #0]
 8007eb4:	bd38      	pop	{r3, r4, r5, pc}
 8007eb6:	bf00      	nop
 8007eb8:	20000cf4 	.word	0x20000cf4

08007ebc <_getpid_r>:
 8007ebc:	f7f9 bcfa 	b.w	80018b4 <_getpid>

08007ec0 <__swhatbuf_r>:
 8007ec0:	b570      	push	{r4, r5, r6, lr}
 8007ec2:	460c      	mov	r4, r1
 8007ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec8:	2900      	cmp	r1, #0
 8007eca:	b096      	sub	sp, #88	@ 0x58
 8007ecc:	4615      	mov	r5, r2
 8007ece:	461e      	mov	r6, r3
 8007ed0:	da0d      	bge.n	8007eee <__swhatbuf_r+0x2e>
 8007ed2:	89a3      	ldrh	r3, [r4, #12]
 8007ed4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ed8:	f04f 0100 	mov.w	r1, #0
 8007edc:	bf14      	ite	ne
 8007ede:	2340      	movne	r3, #64	@ 0x40
 8007ee0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	6031      	str	r1, [r6, #0]
 8007ee8:	602b      	str	r3, [r5, #0]
 8007eea:	b016      	add	sp, #88	@ 0x58
 8007eec:	bd70      	pop	{r4, r5, r6, pc}
 8007eee:	466a      	mov	r2, sp
 8007ef0:	f000 f848 	bl	8007f84 <_fstat_r>
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	dbec      	blt.n	8007ed2 <__swhatbuf_r+0x12>
 8007ef8:	9901      	ldr	r1, [sp, #4]
 8007efa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007efe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007f02:	4259      	negs	r1, r3
 8007f04:	4159      	adcs	r1, r3
 8007f06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f0a:	e7eb      	b.n	8007ee4 <__swhatbuf_r+0x24>

08007f0c <__smakebuf_r>:
 8007f0c:	898b      	ldrh	r3, [r1, #12]
 8007f0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f10:	079d      	lsls	r5, r3, #30
 8007f12:	4606      	mov	r6, r0
 8007f14:	460c      	mov	r4, r1
 8007f16:	d507      	bpl.n	8007f28 <__smakebuf_r+0x1c>
 8007f18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007f1c:	6023      	str	r3, [r4, #0]
 8007f1e:	6123      	str	r3, [r4, #16]
 8007f20:	2301      	movs	r3, #1
 8007f22:	6163      	str	r3, [r4, #20]
 8007f24:	b003      	add	sp, #12
 8007f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f28:	ab01      	add	r3, sp, #4
 8007f2a:	466a      	mov	r2, sp
 8007f2c:	f7ff ffc8 	bl	8007ec0 <__swhatbuf_r>
 8007f30:	9f00      	ldr	r7, [sp, #0]
 8007f32:	4605      	mov	r5, r0
 8007f34:	4639      	mov	r1, r7
 8007f36:	4630      	mov	r0, r6
 8007f38:	f7fe fec6 	bl	8006cc8 <_malloc_r>
 8007f3c:	b948      	cbnz	r0, 8007f52 <__smakebuf_r+0x46>
 8007f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f42:	059a      	lsls	r2, r3, #22
 8007f44:	d4ee      	bmi.n	8007f24 <__smakebuf_r+0x18>
 8007f46:	f023 0303 	bic.w	r3, r3, #3
 8007f4a:	f043 0302 	orr.w	r3, r3, #2
 8007f4e:	81a3      	strh	r3, [r4, #12]
 8007f50:	e7e2      	b.n	8007f18 <__smakebuf_r+0xc>
 8007f52:	89a3      	ldrh	r3, [r4, #12]
 8007f54:	6020      	str	r0, [r4, #0]
 8007f56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f5a:	81a3      	strh	r3, [r4, #12]
 8007f5c:	9b01      	ldr	r3, [sp, #4]
 8007f5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f62:	b15b      	cbz	r3, 8007f7c <__smakebuf_r+0x70>
 8007f64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f68:	4630      	mov	r0, r6
 8007f6a:	f000 f81d 	bl	8007fa8 <_isatty_r>
 8007f6e:	b128      	cbz	r0, 8007f7c <__smakebuf_r+0x70>
 8007f70:	89a3      	ldrh	r3, [r4, #12]
 8007f72:	f023 0303 	bic.w	r3, r3, #3
 8007f76:	f043 0301 	orr.w	r3, r3, #1
 8007f7a:	81a3      	strh	r3, [r4, #12]
 8007f7c:	89a3      	ldrh	r3, [r4, #12]
 8007f7e:	431d      	orrs	r5, r3
 8007f80:	81a5      	strh	r5, [r4, #12]
 8007f82:	e7cf      	b.n	8007f24 <__smakebuf_r+0x18>

08007f84 <_fstat_r>:
 8007f84:	b538      	push	{r3, r4, r5, lr}
 8007f86:	4d07      	ldr	r5, [pc, #28]	@ (8007fa4 <_fstat_r+0x20>)
 8007f88:	2300      	movs	r3, #0
 8007f8a:	4604      	mov	r4, r0
 8007f8c:	4608      	mov	r0, r1
 8007f8e:	4611      	mov	r1, r2
 8007f90:	602b      	str	r3, [r5, #0]
 8007f92:	f7f9 fcf7 	bl	8001984 <_fstat>
 8007f96:	1c43      	adds	r3, r0, #1
 8007f98:	d102      	bne.n	8007fa0 <_fstat_r+0x1c>
 8007f9a:	682b      	ldr	r3, [r5, #0]
 8007f9c:	b103      	cbz	r3, 8007fa0 <_fstat_r+0x1c>
 8007f9e:	6023      	str	r3, [r4, #0]
 8007fa0:	bd38      	pop	{r3, r4, r5, pc}
 8007fa2:	bf00      	nop
 8007fa4:	20000cf4 	.word	0x20000cf4

08007fa8 <_isatty_r>:
 8007fa8:	b538      	push	{r3, r4, r5, lr}
 8007faa:	4d06      	ldr	r5, [pc, #24]	@ (8007fc4 <_isatty_r+0x1c>)
 8007fac:	2300      	movs	r3, #0
 8007fae:	4604      	mov	r4, r0
 8007fb0:	4608      	mov	r0, r1
 8007fb2:	602b      	str	r3, [r5, #0]
 8007fb4:	f7f9 fcf6 	bl	80019a4 <_isatty>
 8007fb8:	1c43      	adds	r3, r0, #1
 8007fba:	d102      	bne.n	8007fc2 <_isatty_r+0x1a>
 8007fbc:	682b      	ldr	r3, [r5, #0]
 8007fbe:	b103      	cbz	r3, 8007fc2 <_isatty_r+0x1a>
 8007fc0:	6023      	str	r3, [r4, #0]
 8007fc2:	bd38      	pop	{r3, r4, r5, pc}
 8007fc4:	20000cf4 	.word	0x20000cf4

08007fc8 <powf>:
 8007fc8:	b508      	push	{r3, lr}
 8007fca:	ed2d 8b04 	vpush	{d8-d9}
 8007fce:	eeb0 8a60 	vmov.f32	s16, s1
 8007fd2:	eeb0 9a40 	vmov.f32	s18, s0
 8007fd6:	f000 f859 	bl	800808c <__ieee754_powf>
 8007fda:	eeb4 8a48 	vcmp.f32	s16, s16
 8007fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fe2:	eef0 8a40 	vmov.f32	s17, s0
 8007fe6:	d63e      	bvs.n	8008066 <powf+0x9e>
 8007fe8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8007fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ff0:	d112      	bne.n	8008018 <powf+0x50>
 8007ff2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ffa:	d039      	beq.n	8008070 <powf+0xa8>
 8007ffc:	eeb0 0a48 	vmov.f32	s0, s16
 8008000:	f000 f839 	bl	8008076 <finitef>
 8008004:	b378      	cbz	r0, 8008066 <powf+0x9e>
 8008006:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800800a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800800e:	d52a      	bpl.n	8008066 <powf+0x9e>
 8008010:	f7fd ff5e 	bl	8005ed0 <__errno>
 8008014:	2322      	movs	r3, #34	@ 0x22
 8008016:	e014      	b.n	8008042 <powf+0x7a>
 8008018:	f000 f82d 	bl	8008076 <finitef>
 800801c:	b998      	cbnz	r0, 8008046 <powf+0x7e>
 800801e:	eeb0 0a49 	vmov.f32	s0, s18
 8008022:	f000 f828 	bl	8008076 <finitef>
 8008026:	b170      	cbz	r0, 8008046 <powf+0x7e>
 8008028:	eeb0 0a48 	vmov.f32	s0, s16
 800802c:	f000 f823 	bl	8008076 <finitef>
 8008030:	b148      	cbz	r0, 8008046 <powf+0x7e>
 8008032:	eef4 8a68 	vcmp.f32	s17, s17
 8008036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800803a:	d7e9      	bvc.n	8008010 <powf+0x48>
 800803c:	f7fd ff48 	bl	8005ed0 <__errno>
 8008040:	2321      	movs	r3, #33	@ 0x21
 8008042:	6003      	str	r3, [r0, #0]
 8008044:	e00f      	b.n	8008066 <powf+0x9e>
 8008046:	eef5 8a40 	vcmp.f32	s17, #0.0
 800804a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800804e:	d10a      	bne.n	8008066 <powf+0x9e>
 8008050:	eeb0 0a49 	vmov.f32	s0, s18
 8008054:	f000 f80f 	bl	8008076 <finitef>
 8008058:	b128      	cbz	r0, 8008066 <powf+0x9e>
 800805a:	eeb0 0a48 	vmov.f32	s0, s16
 800805e:	f000 f80a 	bl	8008076 <finitef>
 8008062:	2800      	cmp	r0, #0
 8008064:	d1d4      	bne.n	8008010 <powf+0x48>
 8008066:	eeb0 0a68 	vmov.f32	s0, s17
 800806a:	ecbd 8b04 	vpop	{d8-d9}
 800806e:	bd08      	pop	{r3, pc}
 8008070:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8008074:	e7f7      	b.n	8008066 <powf+0x9e>

08008076 <finitef>:
 8008076:	ee10 3a10 	vmov	r3, s0
 800807a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800807e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8008082:	bfac      	ite	ge
 8008084:	2000      	movge	r0, #0
 8008086:	2001      	movlt	r0, #1
 8008088:	4770      	bx	lr
	...

0800808c <__ieee754_powf>:
 800808c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008090:	ee10 4a90 	vmov	r4, s1
 8008094:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8008098:	ed2d 8b02 	vpush	{d8}
 800809c:	ee10 6a10 	vmov	r6, s0
 80080a0:	eeb0 8a40 	vmov.f32	s16, s0
 80080a4:	eef0 8a60 	vmov.f32	s17, s1
 80080a8:	d10c      	bne.n	80080c4 <__ieee754_powf+0x38>
 80080aa:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 80080ae:	0076      	lsls	r6, r6, #1
 80080b0:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80080b4:	f240 8274 	bls.w	80085a0 <__ieee754_powf+0x514>
 80080b8:	ee38 0a28 	vadd.f32	s0, s16, s17
 80080bc:	ecbd 8b02 	vpop	{d8}
 80080c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080c4:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80080c8:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80080cc:	d802      	bhi.n	80080d4 <__ieee754_powf+0x48>
 80080ce:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80080d2:	d908      	bls.n	80080e6 <__ieee754_powf+0x5a>
 80080d4:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80080d8:	d1ee      	bne.n	80080b8 <__ieee754_powf+0x2c>
 80080da:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80080de:	0064      	lsls	r4, r4, #1
 80080e0:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80080e4:	e7e6      	b.n	80080b4 <__ieee754_powf+0x28>
 80080e6:	2e00      	cmp	r6, #0
 80080e8:	da1f      	bge.n	800812a <__ieee754_powf+0x9e>
 80080ea:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 80080ee:	f080 8260 	bcs.w	80085b2 <__ieee754_powf+0x526>
 80080f2:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80080f6:	d32f      	bcc.n	8008158 <__ieee754_powf+0xcc>
 80080f8:	ea4f 53e9 	mov.w	r3, r9, asr #23
 80080fc:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8008100:	fa49 f503 	asr.w	r5, r9, r3
 8008104:	fa05 f303 	lsl.w	r3, r5, r3
 8008108:	454b      	cmp	r3, r9
 800810a:	d123      	bne.n	8008154 <__ieee754_powf+0xc8>
 800810c:	f005 0501 	and.w	r5, r5, #1
 8008110:	f1c5 0502 	rsb	r5, r5, #2
 8008114:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8008118:	d11f      	bne.n	800815a <__ieee754_powf+0xce>
 800811a:	2c00      	cmp	r4, #0
 800811c:	f280 8246 	bge.w	80085ac <__ieee754_powf+0x520>
 8008120:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008124:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8008128:	e7c8      	b.n	80080bc <__ieee754_powf+0x30>
 800812a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800812e:	d111      	bne.n	8008154 <__ieee754_powf+0xc8>
 8008130:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8008134:	f000 8234 	beq.w	80085a0 <__ieee754_powf+0x514>
 8008138:	d906      	bls.n	8008148 <__ieee754_powf+0xbc>
 800813a:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8008450 <__ieee754_powf+0x3c4>
 800813e:	2c00      	cmp	r4, #0
 8008140:	bfa8      	it	ge
 8008142:	eeb0 0a68 	vmovge.f32	s0, s17
 8008146:	e7b9      	b.n	80080bc <__ieee754_powf+0x30>
 8008148:	2c00      	cmp	r4, #0
 800814a:	f280 822c 	bge.w	80085a6 <__ieee754_powf+0x51a>
 800814e:	eeb1 0a68 	vneg.f32	s0, s17
 8008152:	e7b3      	b.n	80080bc <__ieee754_powf+0x30>
 8008154:	2500      	movs	r5, #0
 8008156:	e7dd      	b.n	8008114 <__ieee754_powf+0x88>
 8008158:	2500      	movs	r5, #0
 800815a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800815e:	d102      	bne.n	8008166 <__ieee754_powf+0xda>
 8008160:	ee28 0a08 	vmul.f32	s0, s16, s16
 8008164:	e7aa      	b.n	80080bc <__ieee754_powf+0x30>
 8008166:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800816a:	f040 8227 	bne.w	80085bc <__ieee754_powf+0x530>
 800816e:	2e00      	cmp	r6, #0
 8008170:	f2c0 8224 	blt.w	80085bc <__ieee754_powf+0x530>
 8008174:	eeb0 0a48 	vmov.f32	s0, s16
 8008178:	ecbd 8b02 	vpop	{d8}
 800817c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008180:	f000 bae6 	b.w	8008750 <__ieee754_sqrtf>
 8008184:	2d01      	cmp	r5, #1
 8008186:	d199      	bne.n	80080bc <__ieee754_powf+0x30>
 8008188:	eeb1 0a40 	vneg.f32	s0, s0
 800818c:	e796      	b.n	80080bc <__ieee754_powf+0x30>
 800818e:	0ff0      	lsrs	r0, r6, #31
 8008190:	3801      	subs	r0, #1
 8008192:	ea55 0300 	orrs.w	r3, r5, r0
 8008196:	d104      	bne.n	80081a2 <__ieee754_powf+0x116>
 8008198:	ee38 8a48 	vsub.f32	s16, s16, s16
 800819c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80081a0:	e78c      	b.n	80080bc <__ieee754_powf+0x30>
 80081a2:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 80081a6:	d96d      	bls.n	8008284 <__ieee754_powf+0x1f8>
 80081a8:	4baa      	ldr	r3, [pc, #680]	@ (8008454 <__ieee754_powf+0x3c8>)
 80081aa:	4598      	cmp	r8, r3
 80081ac:	d808      	bhi.n	80081c0 <__ieee754_powf+0x134>
 80081ae:	2c00      	cmp	r4, #0
 80081b0:	da0b      	bge.n	80081ca <__ieee754_powf+0x13e>
 80081b2:	2000      	movs	r0, #0
 80081b4:	ecbd 8b02 	vpop	{d8}
 80081b8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081bc:	f000 bac2 	b.w	8008744 <__math_oflowf>
 80081c0:	4ba5      	ldr	r3, [pc, #660]	@ (8008458 <__ieee754_powf+0x3cc>)
 80081c2:	4598      	cmp	r8, r3
 80081c4:	d908      	bls.n	80081d8 <__ieee754_powf+0x14c>
 80081c6:	2c00      	cmp	r4, #0
 80081c8:	dcf3      	bgt.n	80081b2 <__ieee754_powf+0x126>
 80081ca:	2000      	movs	r0, #0
 80081cc:	ecbd 8b02 	vpop	{d8}
 80081d0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081d4:	f000 bab0 	b.w	8008738 <__math_uflowf>
 80081d8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80081dc:	ee30 0a67 	vsub.f32	s0, s0, s15
 80081e0:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800845c <__ieee754_powf+0x3d0>
 80081e4:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 80081e8:	eee0 6a67 	vfms.f32	s13, s0, s15
 80081ec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80081f0:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80081f4:	ee20 7a00 	vmul.f32	s14, s0, s0
 80081f8:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8008460 <__ieee754_powf+0x3d4>
 80081fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008200:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8008464 <__ieee754_powf+0x3d8>
 8008204:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8008208:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8008468 <__ieee754_powf+0x3dc>
 800820c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008210:	eeb0 7a67 	vmov.f32	s14, s15
 8008214:	eea0 7a26 	vfma.f32	s14, s0, s13
 8008218:	ee17 3a10 	vmov	r3, s14
 800821c:	f36f 030b 	bfc	r3, #0, #12
 8008220:	ee07 3a10 	vmov	s14, r3
 8008224:	eeb0 6a47 	vmov.f32	s12, s14
 8008228:	eea0 6a66 	vfms.f32	s12, s0, s13
 800822c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008230:	3d01      	subs	r5, #1
 8008232:	4305      	orrs	r5, r0
 8008234:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008238:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800823c:	f36f 040b 	bfc	r4, #0, #12
 8008240:	bf18      	it	ne
 8008242:	eeb0 8a66 	vmovne.f32	s16, s13
 8008246:	ee06 4a90 	vmov	s13, r4
 800824a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800824e:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8008252:	ee67 7a26 	vmul.f32	s15, s14, s13
 8008256:	eee6 0a07 	vfma.f32	s1, s12, s14
 800825a:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800825e:	ee17 1a10 	vmov	r1, s14
 8008262:	2900      	cmp	r1, #0
 8008264:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008268:	f340 80dd 	ble.w	8008426 <__ieee754_powf+0x39a>
 800826c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8008270:	f240 80ca 	bls.w	8008408 <__ieee754_powf+0x37c>
 8008274:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800827c:	bf4c      	ite	mi
 800827e:	2001      	movmi	r0, #1
 8008280:	2000      	movpl	r0, #0
 8008282:	e797      	b.n	80081b4 <__ieee754_powf+0x128>
 8008284:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8008288:	bf01      	itttt	eq
 800828a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800846c <__ieee754_powf+0x3e0>
 800828e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8008292:	f06f 0317 	mvneq.w	r3, #23
 8008296:	ee17 7a90 	vmoveq	r7, s15
 800829a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800829e:	bf18      	it	ne
 80082a0:	2300      	movne	r3, #0
 80082a2:	3a7f      	subs	r2, #127	@ 0x7f
 80082a4:	441a      	add	r2, r3
 80082a6:	4b72      	ldr	r3, [pc, #456]	@ (8008470 <__ieee754_powf+0x3e4>)
 80082a8:	f3c7 0716 	ubfx	r7, r7, #0, #23
 80082ac:	429f      	cmp	r7, r3
 80082ae:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 80082b2:	dd06      	ble.n	80082c2 <__ieee754_powf+0x236>
 80082b4:	4b6f      	ldr	r3, [pc, #444]	@ (8008474 <__ieee754_powf+0x3e8>)
 80082b6:	429f      	cmp	r7, r3
 80082b8:	f340 80a4 	ble.w	8008404 <__ieee754_powf+0x378>
 80082bc:	3201      	adds	r2, #1
 80082be:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 80082c2:	2600      	movs	r6, #0
 80082c4:	4b6c      	ldr	r3, [pc, #432]	@ (8008478 <__ieee754_powf+0x3ec>)
 80082c6:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80082ca:	ee07 1a10 	vmov	s14, r1
 80082ce:	edd3 5a00 	vldr	s11, [r3]
 80082d2:	4b6a      	ldr	r3, [pc, #424]	@ (800847c <__ieee754_powf+0x3f0>)
 80082d4:	ee75 7a87 	vadd.f32	s15, s11, s14
 80082d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082dc:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 80082e0:	1049      	asrs	r1, r1, #1
 80082e2:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 80082e6:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 80082ea:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 80082ee:	ee37 6a65 	vsub.f32	s12, s14, s11
 80082f2:	ee07 1a90 	vmov	s15, r1
 80082f6:	ee26 5a24 	vmul.f32	s10, s12, s9
 80082fa:	ee77 5ae5 	vsub.f32	s11, s15, s11
 80082fe:	ee15 7a10 	vmov	r7, s10
 8008302:	401f      	ands	r7, r3
 8008304:	ee06 7a90 	vmov	s13, r7
 8008308:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800830c:	ee37 7a65 	vsub.f32	s14, s14, s11
 8008310:	ee65 7a05 	vmul.f32	s15, s10, s10
 8008314:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8008318:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8008480 <__ieee754_powf+0x3f4>
 800831c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8008484 <__ieee754_powf+0x3f8>
 8008320:	eee7 5a87 	vfma.f32	s11, s15, s14
 8008324:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8008488 <__ieee754_powf+0x3fc>
 8008328:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800832c:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800845c <__ieee754_powf+0x3d0>
 8008330:	eee7 5a27 	vfma.f32	s11, s14, s15
 8008334:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800848c <__ieee754_powf+0x400>
 8008338:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800833c:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8008490 <__ieee754_powf+0x404>
 8008340:	ee26 6a24 	vmul.f32	s12, s12, s9
 8008344:	eee7 5a27 	vfma.f32	s11, s14, s15
 8008348:	ee35 7a26 	vadd.f32	s14, s10, s13
 800834c:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8008350:	ee27 7a06 	vmul.f32	s14, s14, s12
 8008354:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8008358:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800835c:	eef0 5a67 	vmov.f32	s11, s15
 8008360:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8008364:	ee75 5a87 	vadd.f32	s11, s11, s14
 8008368:	ee15 1a90 	vmov	r1, s11
 800836c:	4019      	ands	r1, r3
 800836e:	ee05 1a90 	vmov	s11, r1
 8008372:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8008376:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800837a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800837e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8008382:	eee6 7a25 	vfma.f32	s15, s12, s11
 8008386:	eeb0 6a67 	vmov.f32	s12, s15
 800838a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800838e:	ee16 1a10 	vmov	r1, s12
 8008392:	4019      	ands	r1, r3
 8008394:	ee06 1a10 	vmov	s12, r1
 8008398:	eeb0 7a46 	vmov.f32	s14, s12
 800839c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 80083a0:	493c      	ldr	r1, [pc, #240]	@ (8008494 <__ieee754_powf+0x408>)
 80083a2:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 80083a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80083aa:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8008498 <__ieee754_powf+0x40c>
 80083ae:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800849c <__ieee754_powf+0x410>
 80083b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80083b6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80084a0 <__ieee754_powf+0x414>
 80083ba:	eee6 7a07 	vfma.f32	s15, s12, s14
 80083be:	ed91 7a00 	vldr	s14, [r1]
 80083c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80083c6:	ee07 2a10 	vmov	s14, r2
 80083ca:	4a36      	ldr	r2, [pc, #216]	@ (80084a4 <__ieee754_powf+0x418>)
 80083cc:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80083d0:	eeb0 7a67 	vmov.f32	s14, s15
 80083d4:	eea6 7a25 	vfma.f32	s14, s12, s11
 80083d8:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 80083dc:	ed92 5a00 	vldr	s10, [r2]
 80083e0:	ee37 7a05 	vadd.f32	s14, s14, s10
 80083e4:	ee37 7a26 	vadd.f32	s14, s14, s13
 80083e8:	ee17 2a10 	vmov	r2, s14
 80083ec:	401a      	ands	r2, r3
 80083ee:	ee07 2a10 	vmov	s14, r2
 80083f2:	ee77 6a66 	vsub.f32	s13, s14, s13
 80083f6:	ee76 6ac5 	vsub.f32	s13, s13, s10
 80083fa:	eee6 6a65 	vfms.f32	s13, s12, s11
 80083fe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008402:	e715      	b.n	8008230 <__ieee754_powf+0x1a4>
 8008404:	2601      	movs	r6, #1
 8008406:	e75d      	b.n	80082c4 <__ieee754_powf+0x238>
 8008408:	d152      	bne.n	80084b0 <__ieee754_powf+0x424>
 800840a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80084a8 <__ieee754_powf+0x41c>
 800840e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008412:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8008416:	eef4 6ac7 	vcmpe.f32	s13, s14
 800841a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800841e:	f73f af29 	bgt.w	8008274 <__ieee754_powf+0x1e8>
 8008422:	2386      	movs	r3, #134	@ 0x86
 8008424:	e048      	b.n	80084b8 <__ieee754_powf+0x42c>
 8008426:	4a21      	ldr	r2, [pc, #132]	@ (80084ac <__ieee754_powf+0x420>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d907      	bls.n	800843c <__ieee754_powf+0x3b0>
 800842c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008434:	bf4c      	ite	mi
 8008436:	2001      	movmi	r0, #1
 8008438:	2000      	movpl	r0, #0
 800843a:	e6c7      	b.n	80081cc <__ieee754_powf+0x140>
 800843c:	d138      	bne.n	80084b0 <__ieee754_powf+0x424>
 800843e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008442:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8008446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800844a:	dbea      	blt.n	8008422 <__ieee754_powf+0x396>
 800844c:	e7ee      	b.n	800842c <__ieee754_powf+0x3a0>
 800844e:	bf00      	nop
 8008450:	00000000 	.word	0x00000000
 8008454:	3f7ffff3 	.word	0x3f7ffff3
 8008458:	3f800007 	.word	0x3f800007
 800845c:	3eaaaaab 	.word	0x3eaaaaab
 8008460:	3fb8aa00 	.word	0x3fb8aa00
 8008464:	3fb8aa3b 	.word	0x3fb8aa3b
 8008468:	36eca570 	.word	0x36eca570
 800846c:	4b800000 	.word	0x4b800000
 8008470:	001cc471 	.word	0x001cc471
 8008474:	005db3d6 	.word	0x005db3d6
 8008478:	08008b3c 	.word	0x08008b3c
 800847c:	fffff000 	.word	0xfffff000
 8008480:	3e6c3255 	.word	0x3e6c3255
 8008484:	3e53f142 	.word	0x3e53f142
 8008488:	3e8ba305 	.word	0x3e8ba305
 800848c:	3edb6db7 	.word	0x3edb6db7
 8008490:	3f19999a 	.word	0x3f19999a
 8008494:	08008b2c 	.word	0x08008b2c
 8008498:	3f76384f 	.word	0x3f76384f
 800849c:	3f763800 	.word	0x3f763800
 80084a0:	369dc3a0 	.word	0x369dc3a0
 80084a4:	08008b34 	.word	0x08008b34
 80084a8:	3338aa3c 	.word	0x3338aa3c
 80084ac:	43160000 	.word	0x43160000
 80084b0:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 80084b4:	d96f      	bls.n	8008596 <__ieee754_powf+0x50a>
 80084b6:	15db      	asrs	r3, r3, #23
 80084b8:	3b7e      	subs	r3, #126	@ 0x7e
 80084ba:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80084be:	4118      	asrs	r0, r3
 80084c0:	4408      	add	r0, r1
 80084c2:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80084c6:	4a4e      	ldr	r2, [pc, #312]	@ (8008600 <__ieee754_powf+0x574>)
 80084c8:	3b7f      	subs	r3, #127	@ 0x7f
 80084ca:	411a      	asrs	r2, r3
 80084cc:	4002      	ands	r2, r0
 80084ce:	ee07 2a10 	vmov	s14, r2
 80084d2:	f3c0 0016 	ubfx	r0, r0, #0, #23
 80084d6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80084da:	f1c3 0317 	rsb	r3, r3, #23
 80084de:	4118      	asrs	r0, r3
 80084e0:	2900      	cmp	r1, #0
 80084e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80084e6:	bfb8      	it	lt
 80084e8:	4240      	neglt	r0, r0
 80084ea:	ee77 6aa0 	vadd.f32	s13, s15, s1
 80084ee:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8008604 <__ieee754_powf+0x578>
 80084f2:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8008608 <__ieee754_powf+0x57c>
 80084f6:	ee16 3a90 	vmov	r3, s13
 80084fa:	f36f 030b 	bfc	r3, #0, #12
 80084fe:	ee06 3a90 	vmov	s13, r3
 8008502:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008506:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800850a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800850e:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800860c <__ieee754_powf+0x580>
 8008512:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008516:	eee0 7a87 	vfma.f32	s15, s1, s14
 800851a:	eeb0 7a67 	vmov.f32	s14, s15
 800851e:	eea6 7a86 	vfma.f32	s14, s13, s12
 8008522:	eef0 5a47 	vmov.f32	s11, s14
 8008526:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800852a:	ee67 6a07 	vmul.f32	s13, s14, s14
 800852e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008532:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8008610 <__ieee754_powf+0x584>
 8008536:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8008614 <__ieee754_powf+0x588>
 800853a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800853e:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8008618 <__ieee754_powf+0x58c>
 8008542:	eee6 5a26 	vfma.f32	s11, s12, s13
 8008546:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800861c <__ieee754_powf+0x590>
 800854a:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800854e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008620 <__ieee754_powf+0x594>
 8008552:	eee6 5a26 	vfma.f32	s11, s12, s13
 8008556:	eeb0 6a47 	vmov.f32	s12, s14
 800855a:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800855e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008562:	ee67 5a06 	vmul.f32	s11, s14, s12
 8008566:	ee36 6a66 	vsub.f32	s12, s12, s13
 800856a:	eee7 7a27 	vfma.f32	s15, s14, s15
 800856e:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8008572:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008576:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800857a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800857e:	ee10 3a10 	vmov	r3, s0
 8008582:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8008586:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800858a:	da06      	bge.n	800859a <__ieee754_powf+0x50e>
 800858c:	f000 f854 	bl	8008638 <scalbnf>
 8008590:	ee20 0a08 	vmul.f32	s0, s0, s16
 8008594:	e592      	b.n	80080bc <__ieee754_powf+0x30>
 8008596:	2000      	movs	r0, #0
 8008598:	e7a7      	b.n	80084ea <__ieee754_powf+0x45e>
 800859a:	ee00 3a10 	vmov	s0, r3
 800859e:	e7f7      	b.n	8008590 <__ieee754_powf+0x504>
 80085a0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80085a4:	e58a      	b.n	80080bc <__ieee754_powf+0x30>
 80085a6:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8008624 <__ieee754_powf+0x598>
 80085aa:	e587      	b.n	80080bc <__ieee754_powf+0x30>
 80085ac:	eeb0 0a48 	vmov.f32	s0, s16
 80085b0:	e584      	b.n	80080bc <__ieee754_powf+0x30>
 80085b2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80085b6:	f43f adbb 	beq.w	8008130 <__ieee754_powf+0xa4>
 80085ba:	2502      	movs	r5, #2
 80085bc:	eeb0 0a48 	vmov.f32	s0, s16
 80085c0:	f000 f832 	bl	8008628 <fabsf>
 80085c4:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80085c8:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80085cc:	4647      	mov	r7, r8
 80085ce:	d003      	beq.n	80085d8 <__ieee754_powf+0x54c>
 80085d0:	f1b8 0f00 	cmp.w	r8, #0
 80085d4:	f47f addb 	bne.w	800818e <__ieee754_powf+0x102>
 80085d8:	2c00      	cmp	r4, #0
 80085da:	bfbc      	itt	lt
 80085dc:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 80085e0:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80085e4:	2e00      	cmp	r6, #0
 80085e6:	f6bf ad69 	bge.w	80080bc <__ieee754_powf+0x30>
 80085ea:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 80085ee:	ea58 0805 	orrs.w	r8, r8, r5
 80085f2:	f47f adc7 	bne.w	8008184 <__ieee754_powf+0xf8>
 80085f6:	ee70 7a40 	vsub.f32	s15, s0, s0
 80085fa:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80085fe:	e55d      	b.n	80080bc <__ieee754_powf+0x30>
 8008600:	ff800000 	.word	0xff800000
 8008604:	3f317218 	.word	0x3f317218
 8008608:	3f317200 	.word	0x3f317200
 800860c:	35bfbe8c 	.word	0x35bfbe8c
 8008610:	b5ddea0e 	.word	0xb5ddea0e
 8008614:	3331bb4c 	.word	0x3331bb4c
 8008618:	388ab355 	.word	0x388ab355
 800861c:	bb360b61 	.word	0xbb360b61
 8008620:	3e2aaaab 	.word	0x3e2aaaab
 8008624:	00000000 	.word	0x00000000

08008628 <fabsf>:
 8008628:	ee10 3a10 	vmov	r3, s0
 800862c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008630:	ee00 3a10 	vmov	s0, r3
 8008634:	4770      	bx	lr
	...

08008638 <scalbnf>:
 8008638:	ee10 3a10 	vmov	r3, s0
 800863c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8008640:	d02b      	beq.n	800869a <scalbnf+0x62>
 8008642:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8008646:	d302      	bcc.n	800864e <scalbnf+0x16>
 8008648:	ee30 0a00 	vadd.f32	s0, s0, s0
 800864c:	4770      	bx	lr
 800864e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8008652:	d123      	bne.n	800869c <scalbnf+0x64>
 8008654:	4b24      	ldr	r3, [pc, #144]	@ (80086e8 <scalbnf+0xb0>)
 8008656:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80086ec <scalbnf+0xb4>
 800865a:	4298      	cmp	r0, r3
 800865c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008660:	db17      	blt.n	8008692 <scalbnf+0x5a>
 8008662:	ee10 3a10 	vmov	r3, s0
 8008666:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800866a:	3a19      	subs	r2, #25
 800866c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8008670:	4288      	cmp	r0, r1
 8008672:	dd15      	ble.n	80086a0 <scalbnf+0x68>
 8008674:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80086f0 <scalbnf+0xb8>
 8008678:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80086f4 <scalbnf+0xbc>
 800867c:	ee10 3a10 	vmov	r3, s0
 8008680:	eeb0 7a67 	vmov.f32	s14, s15
 8008684:	2b00      	cmp	r3, #0
 8008686:	bfb8      	it	lt
 8008688:	eef0 7a66 	vmovlt.f32	s15, s13
 800868c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8008690:	4770      	bx	lr
 8008692:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80086f8 <scalbnf+0xc0>
 8008696:	ee27 0a80 	vmul.f32	s0, s15, s0
 800869a:	4770      	bx	lr
 800869c:	0dd2      	lsrs	r2, r2, #23
 800869e:	e7e5      	b.n	800866c <scalbnf+0x34>
 80086a0:	4410      	add	r0, r2
 80086a2:	28fe      	cmp	r0, #254	@ 0xfe
 80086a4:	dce6      	bgt.n	8008674 <scalbnf+0x3c>
 80086a6:	2800      	cmp	r0, #0
 80086a8:	dd06      	ble.n	80086b8 <scalbnf+0x80>
 80086aa:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80086ae:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80086b2:	ee00 3a10 	vmov	s0, r3
 80086b6:	4770      	bx	lr
 80086b8:	f110 0f16 	cmn.w	r0, #22
 80086bc:	da09      	bge.n	80086d2 <scalbnf+0x9a>
 80086be:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80086f8 <scalbnf+0xc0>
 80086c2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80086fc <scalbnf+0xc4>
 80086c6:	ee10 3a10 	vmov	r3, s0
 80086ca:	eeb0 7a67 	vmov.f32	s14, s15
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	e7d9      	b.n	8008686 <scalbnf+0x4e>
 80086d2:	3019      	adds	r0, #25
 80086d4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80086d8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80086dc:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8008700 <scalbnf+0xc8>
 80086e0:	ee07 3a90 	vmov	s15, r3
 80086e4:	e7d7      	b.n	8008696 <scalbnf+0x5e>
 80086e6:	bf00      	nop
 80086e8:	ffff3cb0 	.word	0xffff3cb0
 80086ec:	4c000000 	.word	0x4c000000
 80086f0:	7149f2ca 	.word	0x7149f2ca
 80086f4:	f149f2ca 	.word	0xf149f2ca
 80086f8:	0da24260 	.word	0x0da24260
 80086fc:	8da24260 	.word	0x8da24260
 8008700:	33000000 	.word	0x33000000

08008704 <with_errnof>:
 8008704:	b510      	push	{r4, lr}
 8008706:	ed2d 8b02 	vpush	{d8}
 800870a:	eeb0 8a40 	vmov.f32	s16, s0
 800870e:	4604      	mov	r4, r0
 8008710:	f7fd fbde 	bl	8005ed0 <__errno>
 8008714:	eeb0 0a48 	vmov.f32	s0, s16
 8008718:	ecbd 8b02 	vpop	{d8}
 800871c:	6004      	str	r4, [r0, #0]
 800871e:	bd10      	pop	{r4, pc}

08008720 <xflowf>:
 8008720:	b130      	cbz	r0, 8008730 <xflowf+0x10>
 8008722:	eef1 7a40 	vneg.f32	s15, s0
 8008726:	ee27 0a80 	vmul.f32	s0, s15, s0
 800872a:	2022      	movs	r0, #34	@ 0x22
 800872c:	f7ff bfea 	b.w	8008704 <with_errnof>
 8008730:	eef0 7a40 	vmov.f32	s15, s0
 8008734:	e7f7      	b.n	8008726 <xflowf+0x6>
	...

08008738 <__math_uflowf>:
 8008738:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008740 <__math_uflowf+0x8>
 800873c:	f7ff bff0 	b.w	8008720 <xflowf>
 8008740:	10000000 	.word	0x10000000

08008744 <__math_oflowf>:
 8008744:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800874c <__math_oflowf+0x8>
 8008748:	f7ff bfea 	b.w	8008720 <xflowf>
 800874c:	70000000 	.word	0x70000000

08008750 <__ieee754_sqrtf>:
 8008750:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008754:	4770      	bx	lr
	...

08008758 <_init>:
 8008758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800875a:	bf00      	nop
 800875c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800875e:	bc08      	pop	{r3}
 8008760:	469e      	mov	lr, r3
 8008762:	4770      	bx	lr

08008764 <_fini>:
 8008764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008766:	bf00      	nop
 8008768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800876a:	bc08      	pop	{r3}
 800876c:	469e      	mov	lr, r3
 800876e:	4770      	bx	lr
