<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_LEVEL_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TOP_LEVEL_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TOP_LEVEL_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1558595831" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1558595831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558614596" xil_pn:in_ck="-6490930214193035918" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1558614596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="AND32BIT.vhd"/>
      <outfile xil_pn:name="Addition32BIT.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="DATAPATH.vhd"/>
      <outfile xil_pn:name="DATAPATH_TEST.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Extender.vhd"/>
      <outfile xil_pn:name="Forward_Unit.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="Lab1_A/ALU.vhd"/>
      <outfile xil_pn:name="MUX10to5.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="MUX4to1.vhd"/>
      <outfile xil_pn:name="MUX64to32.vhd"/>
      <outfile xil_pn:name="OR32BIT.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLOGIC.vhd"/>
      <outfile xil_pn:name="SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="SRLOGIC.vhd"/>
      <outfile xil_pn:name="StallUnit.vhd"/>
      <outfile xil_pn:name="Subtraction32BIT.vhd"/>
      <outfile xil_pn:name="TOP_LEVEL.vhd"/>
      <outfile xil_pn:name="TOP_LEVEL_TEST.vhd"/>
      <outfile xil_pn:name="decoder5x32.vhd"/>
      <outfile xil_pn:name="multiplexer32to1.vhd"/>
      <outfile xil_pn:name="regist.vhd"/>
      <outfile xil_pn:name="regist4bits.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="shiftBox.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1558595831" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8078467127377539209" xil_pn:start_ts="1558595831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558595831" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5498773941306097673" xil_pn:start_ts="1558595831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558595831" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2387510534997017718" xil_pn:start_ts="1558595831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558614596" xil_pn:in_ck="-6490930214193035918" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1558614596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="AND32BIT.vhd"/>
      <outfile xil_pn:name="Addition32BIT.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="DATAPATH.vhd"/>
      <outfile xil_pn:name="DATAPATH_TEST.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Extender.vhd"/>
      <outfile xil_pn:name="Forward_Unit.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="Lab1_A/ALU.vhd"/>
      <outfile xil_pn:name="MUX10to5.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="MUX4to1.vhd"/>
      <outfile xil_pn:name="MUX64to32.vhd"/>
      <outfile xil_pn:name="OR32BIT.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLOGIC.vhd"/>
      <outfile xil_pn:name="SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="SRLOGIC.vhd"/>
      <outfile xil_pn:name="StallUnit.vhd"/>
      <outfile xil_pn:name="Subtraction32BIT.vhd"/>
      <outfile xil_pn:name="TOP_LEVEL.vhd"/>
      <outfile xil_pn:name="TOP_LEVEL_TEST.vhd"/>
      <outfile xil_pn:name="decoder5x32.vhd"/>
      <outfile xil_pn:name="multiplexer32to1.vhd"/>
      <outfile xil_pn:name="regist.vhd"/>
      <outfile xil_pn:name="regist4bits.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="shiftBox.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1558614601" xil_pn:in_ck="-6490930214193035918" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5270789365468625808" xil_pn:start_ts="1558614596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_LEVEL_TEST_beh.prj"/>
      <outfile xil_pn:name="TOP_LEVEL_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1558614601" xil_pn:in_ck="6836513096452986488" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3494867502869985107" xil_pn:start_ts="1558614601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_LEVEL_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
