Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 13:04:44 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_116_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.887ns (26.266%)  route 2.490ns (73.734%))
  Logic Levels:           10  (CARRY8=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 5.677 - 4.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.188ns (routing 0.170ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.155ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12338, routed)       1.188     2.139    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X122Y453       FDCE                                         r  Delay1No8_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y453       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.217 r  Delay1No8_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.590     2.807    Delay1No8_instance/Q[6]
    SLICE_X128Y462       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     2.929 r  Delay1No8_instance/geqOp_carry_i_13/O
                         net (fo=1, routed)           0.025     2.954    Sum1_1_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X128Y462       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.117 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.143    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.158 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.184    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y464       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.236 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.419     3.655    Delay1No8_instance/CO[0]
    SLICE_X126Y466       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.692 f  Delay1No8_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=2, routed)           0.296     3.988    Delay1No8_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X129Y466       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.078 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.101     4.179    Delay1No8_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X129Y465       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     4.268 r  Delay1No8_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.554     4.822    Delay1No9_instance/Y_reg[23]_0
    SLICE_X122Y463       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.874 r  Delay1No9_instance/shiftedFracY_d1[27]_i_2/O
                         net (fo=5, routed)           0.255     5.129    Delay1No9_instance/Sum1_1_impl_instance/level2[20]
    SLICE_X120Y463       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     5.218 r  Delay1No9_instance/shiftedFracY_d1[31]_i_3/O
                         net (fo=2, routed)           0.139     5.357    Delay1No9_instance/level4__0[11]
    SLICE_X121Y464       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.457 r  Delay1No9_instance/shiftedFracY_d1[31]_i_1/O
                         net (fo=1, routed)           0.059     5.516    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY[20]
    SLICE_X121Y464       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12338, routed)       1.017     5.677    Sum1_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X121Y464       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/C
                         clock pessimism              0.359     6.036    
                         clock uncertainty           -0.035     6.000    
    SLICE_X121Y464       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.025    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  0.510    




