<html><body><samp><pre>
<!@TC:1660186037>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: TODOC-ECHO-LAPT

# Thu Aug 11 11:47:17 2022

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1660186038> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1660186038> | Running in 64-bit mode 
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v" (library work)
Verilog syntax check successful!
File C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v changed - recompiling
Selecting top level module ci_stim_fpga_wrapper
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v:494:7:494:10:@N:CG364:@XP_MSG">machxo2.v(494)</a><!@TM:1660186038> | Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v:1793:7:1793:11:@N:CG364:@XP_MSG">machxo2.v(1793)</a><!@TM:1660186038> | Synthesizing module OSCH in library work.
Running optimization stage 1 on OSCH .......
Finished optimization stage 1 on OSCH (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:42:7:42:27:@N:CG364:@XP_MSG">ci_stim_fpga.v(42)</a><!@TM:1660186038> | Synthesizing module ci_stim_fpga_wrapper in library work.
<a name=error3></a><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:249:14:249:15:@E:CS153:@XP_MSG">ci_stim_fpga.v(249)</a><!@TM:1660186038> | Can't mix blocking and non-blocking assignments to a variable</font>
<a name=error4></a><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:254:14:254:15:@E:CS153:@XP_MSG">ci_stim_fpga.v(254)</a><!@TM:1660186038> | Can't mix blocking and non-blocking assignments to a variable</font>
<a name=error5></a><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:256:14:256:15:@E:CS153:@XP_MSG">ci_stim_fpga.v(256)</a><!@TM:1660186038> | Can't mix blocking and non-blocking assignments to a variable</font>
<a name=error6></a><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:261:14:261:15:@E:CS153:@XP_MSG">ci_stim_fpga.v(261)</a><!@TM:1660186038> | Can't mix blocking and non-blocking assignments to a variable</font>
<a name=error7></a><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:263:20:263:21:@E:CS153:@XP_MSG">ci_stim_fpga.v(263)</a><!@TM:1660186038> | Can't mix blocking and non-blocking assignments to a variable</font>
<a name=error8></a><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:268:20:268:21:@E:CS153:@XP_MSG">ci_stim_fpga.v(268)</a><!@TM:1660186038> | Can't mix blocking and non-blocking assignments to a variable</font>
<a name=error9></a><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:270:14:270:15:@E:CS153:@XP_MSG">ci_stim_fpga.v(270)</a><!@TM:1660186038> | Can't mix blocking and non-blocking assignments to a variable</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:100:11:100:16:@W:CG133:@XP_MSG">ci_stim_fpga.v(100)</a><!@TM:1660186038> | Object r_led is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:101:5:101:16:@W:CG133:@XP_MSG">ci_stim_fpga.v(101)</a><!@TM:1660186038> | Object r_err_debug is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on ci_stim_fpga_wrapper .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:300:1:300:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(300)</a><!@TM:1660186038> | Pruning unused register r_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:275:1:275:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(275)</a><!@TM:1660186038> | Pruning unused register r_idle[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:275:1:275:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(275)</a><!@TM:1660186038> | Pruning unused register r_duty[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:275:1:275:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(275)</a><!@TM:1660186038> | Pruning unused register r_idle_phase. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:275:1:275:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(275)</a><!@TM:1660186038> | Pruning unused register r_anode_phase. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:275:1:275:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(275)</a><!@TM:1660186038> | Pruning unused register r_cathod_phase. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:275:1:275:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(275)</a><!@TM:1660186038> | Pruning unused register r_interphase. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:231:1:231:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(231)</a><!@TM:1660186038> | Pruning unused register r_idle_cnt[23:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:231:1:231:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(231)</a><!@TM:1660186038> | Pruning unused register r_duty_cnt[23:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:231:1:231:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(231)</a><!@TM:1660186038> | Pruning unused register r_interphase_cnt[23:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:231:1:231:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(231)</a><!@TM:1660186038> | Pruning unused register r_idle[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:231:1:231:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(231)</a><!@TM:1660186038> | Pruning unused register r_duty[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:231:1:231:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(231)</a><!@TM:1660186038> | Pruning unused register r_idle_phase. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:231:1:231:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(231)</a><!@TM:1660186038> | Pruning unused register r_anode_phase. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:231:1:231:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(231)</a><!@TM:1660186038> | Pruning unused register r_interphase. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:231:1:231:7:@W:CL169:@XP_MSG">ci_stim_fpga.v(231)</a><!@TM:1660186038> | Pruning unused register r_cathod_phase. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL169:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Pruning unused register r_run_state. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL169:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Pruning unused register r_init_ok. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL169:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Pruning unused register r_idle_cnt[23:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL169:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Pruning unused register r_duty_cnt[23:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL169:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Pruning unused register r_interphase_cnt[23:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL169:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Pruning unused register r_idle[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL169:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Pruning unused register r_duty[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL113:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Feedback mux created for signal r_curr_ena[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL118:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Latch generated from always block for signal r_curr_ena[3:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL113:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Feedback mux created for signal r_cat_top[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL118:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Latch generated from always block for signal r_cat_top[3:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL177:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Sharing sequential element r_cat_top and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL113:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Feedback mux created for signal r_cat_bot[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL118:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Latch generated from always block for signal r_cat_bot[3:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL177:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Sharing sequential element r_cat_bot and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL113:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Feedback mux created for signal r_ano_top[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL118:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Latch generated from always block for signal r_ano_top[3:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL177:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Sharing sequential element r_ano_top and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL113:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Feedback mux created for signal r_ano_bot[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL118:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Latch generated from always block for signal r_ano_bot[3:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL177:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Sharing sequential element r_ano_bot and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:191:31:191:43:@W:CL168:@XP_MSG">ci_stim_fpga.v(191)</a><!@TM:1660186038> | Removing instance internal_osc because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL182:@XP_HELP">CL182</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:84:14:84:77:@W:CL182:@XP_MSG">ci_stim_fpga.v(84)</a><!@TM:1660186038> | Signal read but some bits are never set, assigning initial value to unassigned bits: o_led</font>
Finished optimization stage 1 on ci_stim_fpga_wrapper (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Running optimization stage 2 on ci_stim_fpga_wrapper .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:201:4:201:10:@W:CL279:@XP_MSG">ci_stim_fpga.v(201)</a><!@TM:1660186038> | Pruning register bits 3 to 1 of o_curr_ena[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:101:5:101:16:@A:CL153:@XP_MSG">ci_stim_fpga.v(101)</a><!@TM:1660186038> | *Unassigned bits of r_err_debug are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:71:7:71:74:@N:CL159:@XP_MSG">ci_stim_fpga.v(71)</a><!@TM:1660186038> | Input i_start_btn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:72:7:72:73:@N:CL159:@XP_MSG">ci_stim_fpga.v(72)</a><!@TM:1660186038> | Input i_stop_btn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:73:13:73:75:@N:CL159:@XP_MSG">ci_stim_fpga.v(73)</a><!@TM:1660186038> | Input i_duty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:74:13:74:124:@N:CL159:@XP_MSG">ci_stim_fpga.v(74)</a><!@TM:1660186038> | Input i_idle is unused.
Finished optimization stage 2 on ci_stim_fpga_wrapper (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 94MB)
Running optimization stage 2 on OSCH .......
Finished optimization stage 2 on OSCH (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 94MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 94MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 11 11:47:18 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 11 11:47:18 2022

###########################################################]

</pre></samp></body></html>
