# CPU Flow - TÃ­n Hiá»‡u Äiá»u Khiá»ƒn AES Core

## ğŸ“‹ Tá»•ng Quan

TÃ i liá»‡u nÃ y mÃ´ táº£ chi tiáº¿t cÃ¡c tÃ­n hiá»‡u mÃ  CPU cáº§n gá»­i Ä‘áº¿n AES core Ä‘á»ƒ thá»±c hiá»‡n mÃ£ hÃ³a hoáº·c giáº£i mÃ£, bao gá»“m memory map, quy trÃ¬nh thá»±c hiá»‡n vÃ  vÃ­ dá»¥ cá»¥ thá»ƒ.

---

## ğŸ”Œ TÃ­n Hiá»‡u CÆ¡ Báº£n

### Clock vÃ  Reset
| TÃ­n Hiá»‡u | MÃ´ Táº£ | HÆ°á»›ng |
|----------|--------|--------|
| `wb_clk_i` | Clock signal tá»« CPU | Input |
| `wb_rst_i` | Reset signal tá»« CPU (active low) | Input |

### Wishbone Bus Control
| TÃ­n Hiá»‡u | MÃ´ Táº£ | HÆ°á»›ng |
|----------|--------|--------|
| `wbs_stb_i` | Strobe - CPU chá»n AES core | Input |
| `wbs_cyc_i` | Cycle - Giao dá»‹ch bus Ä‘ang diá»…n ra | Input |
| `wbs_we_i` | Write Enable - 1=write, 0=read | Input |
| `wbs_sel_i` | Byte Select - Chá»n byte nÃ o trong word | Input |

### Dá»¯ Liá»‡u
| TÃ­n Hiá»‡u | MÃ´ Táº£ | HÆ°á»›ng |
|----------|--------|--------|
| `wbs_adr_i` | Äá»‹a chá»‰ (8-bit) - Chá»n register nÃ o | Input |
| `wbs_dat_i` | Dá»¯ liá»‡u ghi (32-bit) - Dá»¯ liá»‡u muá»‘n ghi | Input |
| `wbs_dat_o` | Dá»¯ liá»‡u Ä‘á»c (32-bit) - Dá»¯ liá»‡u Ä‘á»c Ä‘Æ°á»£c | Output |

---

## ğŸ—ºï¸ Memory Map Chi Tiáº¿t

### ğŸ“– Core Information (Read Only)
| Äá»‹a Chá»‰ | TÃªn | MÃ´ Táº£ | GiÃ¡ Trá»‹ |
|----------|------|--------|---------|
| `0x00` | `CORE_NAME0` | TÃªn core (32 bit tháº¥p) | `"aes "` |
| `0x01` | `CORE_NAME1` | TÃªn core (32 bit cao) | `"    "` |
| `0x02` | `CORE_VERSION` | PhiÃªn báº£n | `"0.60"` |

### âš™ï¸ Control Register (0x08) - Write/Read
| Bit | TÃªn | MÃ´ Táº£ | HÆ°á»›ng |
|-----|------|--------|--------|
| 0 | `CTRL_INIT_BIT` | 1 = Khá»Ÿi táº¡o khÃ³a | Write |
| 1 | `CTRL_NEXT_BIT` | 1 = Báº¯t Ä‘áº§u mÃ£ hÃ³a/giáº£i mÃ£ | Write |
| 2-31 | Reserved | KhÃ´ng sá»­ dá»¥ng | - |

**CPU Ä‘á»c Ä‘á»ƒ kiá»ƒm tra tráº¡ng thÃ¡i:**
| Bit | TÃªn | MÃ´ Táº£ |
|-----|------|--------|
| 0 | `init_reg` | Tráº¡ng thÃ¡i khá»Ÿi táº¡o |
| 1 | `next_reg` | Tráº¡ng thÃ¡i xá»­ lÃ½ |
| 2 | `encdec_reg` | Cháº¿ Ä‘á»™ mÃ£ hÃ³a/giáº£i mÃ£ |
| 3 | `keylen_reg` | Äá»™ dÃ i khÃ³a |

### ğŸ“Š Status Register (0x09) - Read Only
| Bit | TÃªn | MÃ´ Táº£ |
|-----|------|--------|
| 0 | `STATUS_READY_BIT` | 1 = Core sáºµn sÃ ng |
| 1 | `STATUS_VALID_BIT` | 1 = Káº¿t quáº£ há»£p lá»‡ |
| 2-31 | Reserved | KhÃ´ng sá»­ dá»¥ng |

### âš™ï¸ Configuration Register (0x0A) - Write Only
| Bit | TÃªn | MÃ´ Táº£ |
|-----|------|--------|
| 0 | `CTRL_ENCDEC_BIT` | 0 = MÃ£ hÃ³a, 1 = Giáº£i mÃ£ |
| 1 | `CTRL_KEYLEN_BIT` | 0 = 128-bit, 1 = 256-bit |
| 2-31 | Reserved | KhÃ´ng sá»­ dá»¥ng |

---

## ğŸ”‘ Quy TrÃ¬nh Thá»±c Hiá»‡n Chi Tiáº¿t

### 1ï¸âƒ£ **BÆ°á»›c 1: Ghi KhÃ³a (Key Loading)**

#### KhÃ³a 128-bit (4 words)
```verilog
wbs_adr_i = 0x10, wbs_dat_i = 0x2b7e1516, wbs_we_i = 1  // Key word 0
wbs_adr_i = 0x11, wbs_dat_i = 0x28aed2a6, wbs_we_i = 1  // Key word 1
wbs_adr_i = 0x12, wbs_dat_i = 0xabf71588, wbs_we_i = 1  // Key word 2
wbs_adr_i = 0x13, wbs_dat_i = 0x09cf4f3c, wbs_we_i = 1  // Key word 3
```

#### KhÃ³a 256-bit (8 words) - thÃªm 4 words ná»¯a
```verilog
wbs_adr_i = 0x14, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 4
wbs_adr_i = 0x15, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 5
wbs_adr_i = 0x16, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 6
wbs_adr_i = 0x17, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 7
```

### 2ï¸âƒ£ **BÆ°á»›c 2: Cáº¥u HÃ¬nh (Configuration)**

```verilog
// Cáº¥u hÃ¬nh cháº¿ Ä‘á»™ vÃ  Ä‘á»™ dÃ i khÃ³a
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Encrypt + 128-bit key
// hoáº·c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000001, wbs_we_i = 1  // Decrypt + 128-bit key
// hoáº·c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000002, wbs_we_i = 1  // Encrypt + 256-bit key
// hoáº·c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000003, wbs_we_i = 1  // Decrypt + 256-bit key
```

### 3ï¸âƒ£ **BÆ°á»›c 3: Ghi Dá»¯ Liá»‡u (Data Input)**

```verilog
// Ghi khá»‘i dá»¯ liá»‡u cáº§n mÃ£ hÃ³a/giáº£i mÃ£ (4 words)
wbs_adr_i = 0x20, wbs_dat_i = 0x6bc1bee2, wbs_we_i = 1  // Block word 0
wbs_adr_i = 0x21, wbs_dat_i = 0x2e409f96, wbs_we_i = 1  // Block word 1
wbs_adr_i = 0x22, wbs_dat_i = 0xe93d7e11, wbs_we_i = 1  // Block word 2
wbs_adr_i = 0x23, wbs_dat_i = 0x7393172a, wbs_we_i = 1  // Block word 3
```

### 4ï¸âƒ£ **BÆ°á»›c 4: Khá»Ÿi Táº¡o (Initialize)**

```verilog
// Khá»Ÿi táº¡o khÃ³a (key expansion)
wbs_adr_i = 0x08, wbs_dat_i = 0x00000001, wbs_we_i = 1  // Set init bit
```

### 5ï¸âƒ£ **BÆ°á»›c 5: Báº¯t Äáº§u Xá»­ LÃ½ (Start Processing)**

```verilog
// Báº¯t Ä‘áº§u mÃ£ hÃ³a/giáº£i mÃ£
wbs_adr_i = 0x08, wbs_dat_i = 0x00000002, wbs_we_i = 1  // Set next bit
```

---

## ğŸ” Kiá»ƒm Tra Tráº¡ng ThÃ¡i (Status Checking)

### Kiá»ƒm Tra Sáºµn SÃ ng (Ready Check)
```verilog
// Äá»c status register
wbs_adr_i = 0x09, wbs_we_i = 0
// wbs_dat_o sáº½ chá»©a status
// Bit 0 = 1: Core sáºµn sÃ ng
// Bit 1 = 1: Káº¿t quáº£ há»£p lá»‡
```

### Kiá»ƒm Tra Káº¿t Quáº£ (Result Check)
```verilog
// Äá»c káº¿t quáº£ (4 words)
wbs_adr_i = 0x30, wbs_we_i = 0  // Result word 0
wbs_dat_o = 0x3ad77bb4          // Káº¿t quáº£ byte 0-3

wbs_adr_i = 0x31, wbs_we_i = 0  // Result word 1  
wbs_dat_o = 0x0d7a3660          // Káº¿t quáº£ byte 4-7

wbs_adr_i = 0x32, wbs_we_i = 0  // Result word 2
wbs_dat_o = 0xa89ecaf3          // Káº¿t quáº£ byte 8-11

wbs_adr_i = 0x33, wbs_we_i = 0  // Result word 3
wbs_dat_o = 0x2466ef97          // Káº¿t quáº£ byte 12-15
```

---

## â±ï¸ Timing vÃ  Sequence

### Thá»© Tá»± Thá»±c Hiá»‡n
```mermaid
graph TD
    A[Ghi khÃ³a 0x10-0x17] --> B[Cáº¥u hÃ¬nh 0x0A]
    B --> C[Ghi dá»¯ liá»‡u 0x20-0x23]
    C --> D[Khá»Ÿi táº¡o 0x08 bit 0=1]
    D --> E[Báº¯t Ä‘áº§u xá»­ lÃ½ 0x08 bit 1=1]
    E --> F[Kiá»ƒm tra status 0x09]
    F --> G[Äá»c káº¿t quáº£ 0x30-0x33]
```

### Timing Constraints
```verilog
// Má»—i bÆ°á»›c ghi pháº£i Ä‘á»£i wbs_ack_o = 1
// Khá»Ÿi táº¡o pháº£i Ä‘á»£i status ready = 1
// Xá»­ lÃ½ pháº£i Ä‘á»£i status valid = 1
```

---

## ğŸ’¡ VÃ­ Dá»¥ Cá»¥ Thá»ƒ - MÃ£ HÃ³a AES-128

### ğŸš€ Setup Phase

#### 1. Ghi khÃ³a NIST test vector
```verilog
wbs_adr_i = 0x10, wbs_dat_i = 0x2b7e1516, wbs_we_i = 1  // Key[0]
wbs_adr_i = 0x11, wbs_dat_i = 0x28aed2a6, wbs_we_i = 1  // Key[1]
wbs_adr_i = 0x12, wbs_dat_i = 0xabf71588, wbs_we_i = 1  // Key[2]
wbs_adr_i = 0x13, wbs_dat_i = 0x09cf4f3c, wbs_we_i = 1  // Key[3]
```

#### 2. Cáº¥u hÃ¬nh mÃ£ hÃ³a + 128-bit
```verilog
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000000, wbs_we_i = 1
```

#### 3. Ghi plaintext
```verilog
wbs_adr_i = 0x20, wbs_dat_i = 0x6bc1bee2, wbs_we_i = 1  // Plaintext[0]
wbs_adr_i = 0x21, wbs_dat_i = 0x2e409f96, wbs_we_i = 1  // Plaintext[1]
wbs_adr_i = 0x22, wbs_dat_i = 0xe93d7e11, wbs_we_i = 1  // Plaintext[2]
wbs_adr_i = 0x23, wbs_dat_i = 0x7393172a, wbs_we_i = 1  // Plaintext[3]
```

### âš¡ Execution Phase

#### 4. Khá»Ÿi táº¡o khÃ³a
```verilog
wbs_adr_i = 0x08, wbs_dat_i = 0x00000001, wbs_we_i = 1
```

#### 5. Báº¯t Ä‘áº§u mÃ£ hÃ³a
```verilog
wbs_adr_i = 0x08, wbs_dat_i = 0x00000002, wbs_we_i = 1
```

### ğŸ“Š Result Phase

#### 6. Kiá»ƒm tra status
```verilog
wbs_adr_i = 0x09, wbs_we_i = 0
// Äá»£i wbs_dat_o[0] = 1 (ready) vÃ  wbs_dat_o[1] = 1 (valid)
```

#### 7. Äá»c ciphertext
```verilog
wbs_adr_i = 0x30, wbs_we_i = 0  // wbs_dat_o = 0x3ad77bb4
wbs_adr_i = 0x31, wbs_we_i = 0  // wbs_dat_o = 0x0d7a3660
wbs_adr_i = 0x32, wbs_we_i = 0  // wbs_dat_o = 0xa89ecaf3
wbs_adr_i = 0x33, wbs_we_i = 0  // wbs_dat_o = 0x2466ef97
```

---

## ğŸ“‹ TÃ³m Táº¯t TÃ­n Hiá»‡u Quan Trá»ng

| TÃ­n Hiá»‡u | Má»¥c ÄÃ­ch | GiÃ¡ Trá»‹ |
|----------|----------|---------|
| `wbs_adr_i` | Chá»n register | `0x00-0x33` |
| `wbs_dat_i` | Dá»¯ liá»‡u ghi | `32-bit` |
| `wbs_we_i` | HÆ°á»›ng truyá»n | `1=write, 0=read` |
| `wbs_stb_i` | Chá»n slave | `1=chá»n AES` |
| `wbs_cyc_i` | Giao dá»‹ch | `1=active` |
| `wbs_clk_i` | Clock | `System clock` |
| `wbs_rst_i` | Reset | `Active low` |

---

## ğŸ¯ Káº¿t Luáº­n

Vá»›i cÃ¡c tÃ­n hiá»‡u nÃ y, CPU cÃ³ thá»ƒ hoÃ n toÃ n Ä‘iá»u khiá»ƒn AES core Ä‘á»ƒ thá»±c hiá»‡n mÃ£ hÃ³a vÃ  giáº£i mÃ£ má»™t cÃ¡ch chÃ­nh xÃ¡c vÃ  hiá»‡u quáº£. Quy trÃ¬nh Ä‘Æ°á»£c thiáº¿t káº¿ theo thá»© tá»± logic vÃ  dá»… theo dÃµi, Ä‘áº£m báº£o tÃ­nh á»•n Ä‘á»‹nh vÃ  hiá»‡u suáº¥t cao.

---

## ğŸ”— LiÃªn Káº¿t TÃ i Liá»‡u

### **ğŸ“š TÃ i Liá»‡u LÃ½ Thuyáº¿t**
- **[01_theory.md](01_theory.md)** - LÃ½ thuyáº¿t AES vÃ  Caravel Platform
- **[06_references.md](06_references.md)** - TÃ i liá»‡u tham kháº£o vÃ  nguá»“n

### **ğŸ—ï¸ Thiáº¿t Káº¿ RTL**
- **[02_rtl_design.md](02_rtl_design.md)** - Kiáº¿n trÃºc RTL vÃ  luá»“ng thá»±c thi CPU
- **[rtl_aes.md](rtl_aes.md)** - Module chÃ­nh AES (top-level)
- **[rtl_aes_core.md](rtl_aes_core.md)** - Module Ä‘iá»u khiá»ƒn trung tÃ¢m
- **[rtl_aes_key_mem.md](rtl_aes_key_mem.md)** - Module quáº£n lÃ½ khÃ³a
- **[rtl_aes_encipher_block.md](rtl_aes_encipher_block.md)** - Module mÃ£ hÃ³a
- **[rtl_aes_decipher_block.md](rtl_aes_decipher_block.md)** - Module giáº£i mÃ£

### **ğŸ§ª Testbench vÃ  Verification**
- **[03_rtl_testbench.md](03_rtl_testbench.md)** - Tá»•ng quan testbench vÃ  káº¿t quáº£
- **[tb_aes.md](tb_aes.md)** - Testbench module chÃ­nh AES
- **[tb_aes_core.md](tb_aes_core.md)** - Testbench module Ä‘iá»u khiá»ƒn
- **[tb_aes_key_mem.md](tb_aes_key_mem.md)** - Testbench module khÃ³a
- **[tb_aes_encipher_block.md](tb_aes_encipher_block.md)** - Testbench module mÃ£ hÃ³a
- **[tb_aes_decipher_block.md](tb_aes_decipher_block.md)** - Testbench module giáº£i mÃ£

### **ğŸ”§ HÆ°á»›ng Dáº«n Thá»±c HÃ nh**
- **[cpu_flow.md](cpu_flow.md)** â† Báº¡n Ä‘ang á»Ÿ Ä‘Ã¢y
- **[04_openlane2_flow.md](04_openlane2_flow.md)** - Quy trÃ¬nh OpenLane2 cho ASIC
- **[05_future_devs.md](05_future_devs.md)** - HÆ°á»›ng phÃ¡t triá»ƒn tÆ°Æ¡ng lai

---

*ğŸ“ TÃ i liá»‡u Ä‘Æ°á»£c cáº­p nháº­t láº§n cuá»‘i: ThÃ¡ng 12/2024*
*ğŸ”§ Dá»± Ã¡n: AES Accelerator trÃªn Caravel Platform*
