{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 20:17:04 2014 " "Info: Processing started: Sun May 25 20:17:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplier:comb_59\|ena~39 " "Warning: Node \"Multiplier:comb_59\|ena~39\" is a latch" {  } { { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Multiplier:comb_59\|postCounter:comb_6\|DflipflopDescibe:a\|temp " "Info: Detected ripple clock \"Multiplier:comb_59\|postCounter:comb_6\|DflipflopDescibe:a\|temp\" as buffer" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Dflipflop.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplier:comb_59\|postCounter:comb_6\|DflipflopDescibe:a\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register Multiplier:comb_59\|accumulator:comb_4\|r\[1\] Multiplier:comb_59\|accumulator:comb_4\|r\[2\] 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"Multiplier:comb_59\|accumulator:comb_4\|r\[1\]\" and destination register \"Multiplier:comb_59\|accumulator:comb_4\|r\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.217 ns + Longest register register " "Info: + Longest register to register delay is 1.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multiplier:comb_59\|accumulator:comb_4\|r\[1\] 1 REG LCFF_X28_Y4_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y4_N17; Fanout = 11; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.150 ns) 0.723 ns Multiplier:comb_59\|accumulator:comb_4\|r\[2\]~627 2 COMB LCCOMB_X28_Y4_N30 1 " "Info: 2: + IC(0.573 ns) + CELL(0.150 ns) = 0.723 ns; Loc. = LCCOMB_X28_Y4_N30; Fanout = 1; COMB Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[2\]~627'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] Multiplier:comb_59|accumulator:comb_4|r[2]~627 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 1.133 ns Multiplier:comb_59\|accumulator:comb_4\|r\[2\]~628 3 COMB LCCOMB_X28_Y4_N24 1 " "Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 1.133 ns; Loc. = LCCOMB_X28_Y4_N24; Fanout = 1; COMB Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[2\]~628'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Multiplier:comb_59|accumulator:comb_4|r[2]~627 Multiplier:comb_59|accumulator:comb_4|r[2]~628 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.217 ns Multiplier:comb_59\|accumulator:comb_4\|r\[2\] 4 REG LCFF_X28_Y4_N25 10 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.217 ns; Loc. = LCFF_X28_Y4_N25; Fanout = 10; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multiplier:comb_59|accumulator:comb_4|r[2]~628 Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 31.55 % ) " "Info: Total cell delay = 0.384 ns ( 31.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.833 ns ( 68.45 % ) " "Info: Total interconnect delay = 0.833 ns ( 68.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] Multiplier:comb_59|accumulator:comb_4|r[2]~627 Multiplier:comb_59|accumulator:comb_4|r[2]~628 Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.217 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] {} Multiplier:comb_59|accumulator:comb_4|r[2]~627 {} Multiplier:comb_59|accumulator:comb_4|r[2]~628 {} Multiplier:comb_59|accumulator:comb_4|r[2] {} } { 0.000ns 0.573ns 0.260ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 4.103 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.537 ns) 4.103 ns Multiplier:comb_59\|accumulator:comb_4\|r\[2\] 2 REG LCFF_X28_Y4_N25 10 " "Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N25; Fanout = 10; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 34.10 % ) " "Info: Total cell delay = 1.399 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 65.90 % ) " "Info: Total interconnect delay = 2.704 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 4.103 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.537 ns) 4.103 ns Multiplier:comb_59\|accumulator:comb_4\|r\[1\] 2 REG LCFF_X28_Y4_N17 11 " "Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N17; Fanout = 11; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 34.10 % ) " "Info: Total cell delay = 1.399 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 65.90 % ) " "Info: Total interconnect delay = 2.704 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] Multiplier:comb_59|accumulator:comb_4|r[2]~627 Multiplier:comb_59|accumulator:comb_4|r[2]~628 Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.217 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] {} Multiplier:comb_59|accumulator:comb_4|r[2]~627 {} Multiplier:comb_59|accumulator:comb_4|r[2]~628 {} Multiplier:comb_59|accumulator:comb_4|r[2] {} } { 0.000ns 0.573ns 0.260ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Multiplier:comb_59|accumulator:comb_4|r[2] {} } {  } {  } "" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Multiplier:comb_59\|accumulator:comb_4\|r\[3\] SW\[17\] KEY\[0\] 3.902 ns register " "Info: tsu for register \"Multiplier:comb_59\|accumulator:comb_4\|r\[3\]\" (data pin = \"SW\[17\]\", clock pin = \"KEY\[0\]\") is 3.902 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.041 ns + Longest pin register " "Info: + Longest pin to register delay is 8.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.919 ns) + CELL(0.242 ns) 7.013 ns Multiplier:comb_59\|comb~0 2 COMB LCCOMB_X28_Y4_N18 1 " "Info: 2: + IC(5.919 ns) + CELL(0.242 ns) = 7.013 ns; Loc. = LCCOMB_X28_Y4_N18; Fanout = 1; COMB Node = 'Multiplier:comb_59\|comb~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.161 ns" { SW[17] Multiplier:comb_59|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.438 ns) 7.957 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\]~626 3 COMB LCCOMB_X28_Y4_N22 1 " "Info: 3: + IC(0.506 ns) + CELL(0.438 ns) = 7.957 ns; Loc. = LCCOMB_X28_Y4_N22; Fanout = 1; COMB Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]~626'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { Multiplier:comb_59|comb~0 Multiplier:comb_59|accumulator:comb_4|r[3]~626 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.041 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 4 REG LCFF_X28_Y4_N23 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.041 ns; Loc. = LCFF_X28_Y4_N23; Fanout = 9; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multiplier:comb_59|accumulator:comb_4|r[3]~626 Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.616 ns ( 20.10 % ) " "Info: Total cell delay = 1.616 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.425 ns ( 79.90 % ) " "Info: Total interconnect delay = 6.425 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.041 ns" { SW[17] Multiplier:comb_59|comb~0 Multiplier:comb_59|accumulator:comb_4|r[3]~626 Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.041 ns" { SW[17] {} SW[17]~combout {} Multiplier:comb_59|comb~0 {} Multiplier:comb_59|accumulator:comb_4|r[3]~626 {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 5.919ns 0.506ns 0.000ns } { 0.000ns 0.852ns 0.242ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 4.103 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.537 ns) 4.103 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 2 REG LCFF_X28_Y4_N23 9 " "Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N23; Fanout = 9; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 34.10 % ) " "Info: Total cell delay = 1.399 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 65.90 % ) " "Info: Total interconnect delay = 2.704 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.041 ns" { SW[17] Multiplier:comb_59|comb~0 Multiplier:comb_59|accumulator:comb_4|r[3]~626 Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.041 ns" { SW[17] {} SW[17]~combout {} Multiplier:comb_59|comb~0 {} Multiplier:comb_59|accumulator:comb_4|r[3]~626 {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 5.919ns 0.506ns 0.000ns } { 0.000ns 0.852ns 0.242ns 0.438ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] LED\[3\] Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 10.130 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"LED\[3\]\" through register \"Multiplier:comb_59\|accumulator:comb_4\|r\[3\]\" is 10.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 4.103 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.537 ns) 4.103 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 2 REG LCFF_X28_Y4_N23 9 " "Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N23; Fanout = 9; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 34.10 % ) " "Info: Total cell delay = 1.399 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 65.90 % ) " "Info: Total interconnect delay = 2.704 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.777 ns + Longest register pin " "Info: + Longest register to pin delay is 5.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 1 REG LCFF_X28_Y4_N23 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y4_N23; Fanout = 9; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.989 ns) + CELL(2.788 ns) 5.777 ns LED\[3\] 2 PIN PIN_AC22 0 " "Info: 2: + IC(2.989 ns) + CELL(2.788 ns) = 5.777 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { Multiplier:comb_59|accumulator:comb_4|r[3] LED[3] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 48.26 % ) " "Info: Total cell delay = 2.788 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.989 ns ( 51.74 % ) " "Info: Total interconnect delay = 2.989 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { Multiplier:comb_59|accumulator:comb_4|r[3] LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { Multiplier:comb_59|accumulator:comb_4|r[3] {} LED[3] {} } { 0.000ns 2.989ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { Multiplier:comb_59|accumulator:comb_4|r[3] LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { Multiplier:comb_59|accumulator:comb_4|r[3] {} LED[3] {} } { 0.000ns 2.989ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[2\] H6\[2\] 8.407 ns Longest " "Info: Longest tpd from source pin \"SW\[2\]\" to destination pin \"H6\[2\]\" is 8.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.398 ns) 3.361 ns translator:comb_57\|H~10 2 COMB LCCOMB_X17_Y23_N18 1 " "Info: 2: + IC(1.964 ns) + CELL(0.398 ns) = 3.361 ns; Loc. = LCCOMB_X17_Y23_N18; Fanout = 1; COMB Node = 'translator:comb_57\|H~10'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { SW[2] translator:comb_57|H~10 } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Ex2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.414 ns) + CELL(2.632 ns) 8.407 ns H6\[2\] 3 PIN PIN_P3 0 " "Info: 3: + IC(2.414 ns) + CELL(2.632 ns) = 8.407 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'H6\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.046 ns" { translator:comb_57|H~10 H6[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.029 ns ( 47.92 % ) " "Info: Total cell delay = 4.029 ns ( 47.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.378 ns ( 52.08 % ) " "Info: Total interconnect delay = 4.378 ns ( 52.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { SW[2] translator:comb_57|H~10 H6[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { SW[2] {} SW[2]~combout {} translator:comb_57|H~10 {} H6[2] {} } { 0.000ns 0.000ns 1.964ns 2.414ns } { 0.000ns 0.999ns 0.398ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Multiplier:comb_59\|accumulator:comb_4\|r\[0\] SW\[0\] KEY\[0\] 0.775 ns register " "Info: th for register \"Multiplier:comb_59\|accumulator:comb_4\|r\[0\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is 0.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 4.103 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.537 ns) 4.103 ns Multiplier:comb_59\|accumulator:comb_4\|r\[0\] 2 REG LCFF_X28_Y4_N15 12 " "Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N15; Fanout = 12; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[0] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 34.10 % ) " "Info: Total cell delay = 1.399 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 65.90 % ) " "Info: Total interconnect delay = 2.704 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.594 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.420 ns) 3.510 ns Multiplier:comb_59\|accumulator:comb_4\|r\[0\]~624 2 COMB LCCOMB_X28_Y4_N14 1 " "Info: 2: + IC(2.091 ns) + CELL(0.420 ns) = 3.510 ns; Loc. = LCCOMB_X28_Y4_N14; Fanout = 1; COMB Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[0\]~624'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { SW[0] Multiplier:comb_59|accumulator:comb_4|r[0]~624 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.594 ns Multiplier:comb_59\|accumulator:comb_4\|r\[0\] 3 REG LCFF_X28_Y4_N15 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.594 ns; Loc. = LCFF_X28_Y4_N15; Fanout = 12; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multiplier:comb_59|accumulator:comb_4|r[0]~624 Multiplier:comb_59|accumulator:comb_4|r[0] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 41.82 % ) " "Info: Total cell delay = 1.503 ns ( 41.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 58.18 % ) " "Info: Total interconnect delay = 2.091 ns ( 58.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.594 ns" { SW[0] Multiplier:comb_59|accumulator:comb_4|r[0]~624 Multiplier:comb_59|accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.594 ns" { SW[0] {} SW[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[0]~624 {} Multiplier:comb_59|accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 2.091ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.594 ns" { SW[0] Multiplier:comb_59|accumulator:comb_4|r[0]~624 Multiplier:comb_59|accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.594 ns" { SW[0] {} SW[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[0]~624 {} Multiplier:comb_59|accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 2.091ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 20:17:04 2014 " "Info: Processing ended: Sun May 25 20:17:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
