INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.srcs/sources_1/new/FA_4bit_st_no_0007.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_4bit_st_no_0007
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.srcs/sources_1/new/FA_bh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_bh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.srcs/sim_1/new/FA_4bit_st_tb_no_0007.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_4bit_st_tb_no_0007
