
*** Running vivado
    with args -log display_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_test.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source display_test.tcl -notrace
Command: synth_design -top display_test -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 340.789 ; gain = 98.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display_test' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/display_test.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-638] synthesizing module 'convert_to_eight_digits' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/convert_to_eight_digits.v:22]
INFO: [Synth 8-638] synthesizing module 'code_to_digit' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/code_to_digit.v:23]
INFO: [Synth 8-256] done synthesizing module 'code_to_digit' (1#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/code_to_digit.v:23]
INFO: [Synth 8-256] done synthesizing module 'convert_to_eight_digits' (2#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/convert_to_eight_digits.v:22]
INFO: [Synth 8-638] synthesizing module 'convert_to_message' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/convert_to_message.v:23]
INFO: [Synth 8-256] done synthesizing module 'convert_to_message' (3#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/convert_to_message.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/seven_seg.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_seven_seg' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/clk_seven_seg.v:23]
	Parameter period bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_seven_seg' (4#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/clk_seven_seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (5#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/seven_seg.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_main' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/vga_main.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_vga' [D:/Projects/CO/Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-16076-LAPTOP-OF4B8OJA/realtime/clk_vga_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_vga' (6#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-16076-LAPTOP-OF4B8OJA/realtime/clk_vga_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/vga_ctrl.v:23]
	Parameter H_SYNC bound to: 11'b00010000000 
	Parameter H_BACK bound to: 11'b00001011000 
	Parameter H_LEFT bound to: 11'b00000000000 
	Parameter H_VALID bound to: 11'b01100100000 
	Parameter H_RIGHT bound to: 11'b00000000000 
	Parameter H_FRONT bound to: 11'b00000101000 
	Parameter H_TOTAL bound to: 11'b10000100000 
	Parameter V_SYNC bound to: 11'b00000000100 
	Parameter V_BACK bound to: 11'b00000010111 
	Parameter V_TOP bound to: 11'b00000000000 
	Parameter V_VALID bound to: 11'b01001011000 
	Parameter V_BOTTOM bound to: 11'b00000000000 
	Parameter V_FRONT bound to: 11'b00000000001 
	Parameter V_TOTAL bound to: 11'b01001110100 
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (7#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_pic' [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/vga_pic.v:23]
	Parameter RED bound to: 12'b111100000000 
	Parameter BLACK bound to: 12'b000000000000 
INFO: [Synth 8-256] done synthesizing module 'vga_pic' (8#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/vga_pic.v:23]
INFO: [Synth 8-256] done synthesizing module 'vga_main' (9#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/vga_main.v:23]
INFO: [Synth 8-256] done synthesizing module 'display' (10#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-256] done synthesizing module 'display_test' (11#1) [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/display_test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 398.570 ; gain = 156.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 398.570 ; gain = 156.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/CO/Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-16076-LAPTOP-OF4B8OJA/dcp1/clk_vga_in_context.xdc] for cell 'dp/vgam/cv'
Finished Parsing XDC File [D:/Projects/CO/Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-16076-LAPTOP-OF4B8OJA/dcp1/clk_vga_in_context.xdc] for cell 'dp/vgam/cv'
Parsing XDC File [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/constrs_1/new/display_test.xdc]
Finished Parsing XDC File [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/constrs_1/new/display_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/constrs_1/new/display_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 762.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 762.418 ; gain = 520.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 762.418 ; gain = 520.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/Projects/CO/Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-16076-LAPTOP-OF4B8OJA/dcp1/clk_vga_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/Projects/CO/Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-16076-LAPTOP-OF4B8OJA/dcp1/clk_vga_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for dp/vgam/cv. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 762.418 ; gain = 520.320
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_v_reg was removed.  [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/vga_ctrl.v:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 762.418 ; gain = 520.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 123   
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	  65 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 3     
	  30 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 108   
	  30 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convert_to_eight_digits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 123   
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 108   
Module convert_to_message 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	  30 Input      8 Bit        Muxes := 3     
	  30 Input      3 Bit        Muxes := 2     
Module clk_seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module vga_pic 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	  65 Input     12 Bit        Muxes := 1     
Module vga_main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "css/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element vc/cnt_v_reg was removed.  [D:/Projects/CO/Project/CS202_Project/CS202_Project.srcs/sources_1/new/vga_ctrl.v:72]
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[0]' (FDC) to 'dp/vgam/vp/pix_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[1]' (FDC) to 'dp/vgam/vp/pix_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[2]' (FDC) to 'dp/vgam/vp/pix_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[3]' (FDC) to 'dp/vgam/vp/pix_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[4]' (FDC) to 'dp/vgam/vp/pix_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[5]' (FDC) to 'dp/vgam/vp/pix_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[6]' (FDC) to 'dp/vgam/vp/pix_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/vgam/vp/pix_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[8]' (FDC) to 'dp/vgam/vp/pix_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[9]' (FDC) to 'dp/vgam/vp/pix_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'dp/vgam/vp/pix_data_reg[10]' (FDC) to 'dp/vgam/vp/pix_data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/ss/seg_out0_reg[0] )
WARNING: [Synth 8-3332] Sequential element (dp/ss/seg_out0_reg[0]) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (dp/vgam/vp/pix_data_reg[7]) is unused and will be removed from module display_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 762.418 ; gain = 520.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+-------------------+---------------+----------------+
|Module Name             | RTL Object        | Depth x Width | Implemented As | 
+------------------------+-------------------+---------------+----------------+
|code_to_digit           | seg_out           | 64x8          | LUT            | 
|convert_to_message      | message2          | 32x8          | LUT            | 
|convert_to_message      | message3          | 32x8          | LUT            | 
|convert_to_message      | message4          | 32x8          | LUT            | 
|convert_to_eight_digits | to_digit0/seg_out | 64x8          | LUT            | 
|convert_to_eight_digits | to_digit1/seg_out | 64x8          | LUT            | 
|convert_to_eight_digits | to_digit2/seg_out | 64x8          | LUT            | 
|convert_to_eight_digits | to_digit3/seg_out | 64x8          | LUT            | 
|convert_to_eight_digits | to_digit4/seg_out | 64x8          | LUT            | 
|convert_to_eight_digits | to_digit5/seg_out | 64x8          | LUT            | 
|convert_to_eight_digits | to_digit6/seg_out | 64x8          | LUT            | 
|convert_to_eight_digits | to_digit7/seg_out | 64x8          | LUT            | 
|convert_to_message      | message2          | 32x8          | LUT            | 
|convert_to_message      | message3          | 32x8          | LUT            | 
|convert_to_message      | message4          | 32x8          | LUT            | 
+------------------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dp/vgam/cv/clk_out' to pin 'dp/vgam/cv/bbstub_clk_out/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 770.172 ; gain = 528.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 790.141 ; gain = 548.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 839.492 ; gain = 597.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop dp/ss/seg_en_reg[0] is being inverted and renamed to dp/ss/seg_en_reg[0]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_en_reg[1] is being inverted and renamed to dp/ss/seg_en_reg[1]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_en_reg[2] is being inverted and renamed to dp/ss/seg_en_reg[2]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_en_reg[3] is being inverted and renamed to dp/ss/seg_en_reg[3]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_en_reg[4] is being inverted and renamed to dp/ss/seg_en_reg[4]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_en_reg[5] is being inverted and renamed to dp/ss/seg_en_reg[5]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_en_reg[6] is being inverted and renamed to dp/ss/seg_en_reg[6]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_en_reg[7] is being inverted and renamed to dp/ss/seg_en_reg[7]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_out0_reg[2] is being inverted and renamed to dp/ss/seg_out0_reg[2]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_out0_reg[3] is being inverted and renamed to dp/ss/seg_out0_reg[3]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_out0_reg[4] is being inverted and renamed to dp/ss/seg_out0_reg[4]_inv.
INFO: [Synth 8-5365] Flop dp/ss/seg_out0_reg[7] is being inverted and renamed to dp/ss/seg_out0_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 839.492 ; gain = 597.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 839.492 ; gain = 597.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 839.492 ; gain = 597.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 839.492 ; gain = 597.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 839.492 ; gain = 597.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 839.492 ; gain = 597.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_vga       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_vga |     1|
|2     |CARRY4  |     5|
|3     |LUT1    |     8|
|4     |LUT2    |    45|
|5     |LUT3    |    28|
|6     |LUT4    |    95|
|7     |LUT5    |   101|
|8     |LUT6    |   182|
|9     |MUXF7   |     3|
|10    |FDCE    |    48|
|11    |FDPE    |    12|
|12    |IBUF    |    24|
|13    |OBUF    |    30|
+------+--------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   582|
|2     |  dp      |display       |   528|
|3     |    ss    |seven_seg     |   331|
|4     |      css |clk_seven_seg |    48|
|5     |    vgam  |vga_main      |   194|
|6     |      vc  |vga_ctrl      |   188|
|7     |      vp  |vga_pic       |     5|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 839.492 ; gain = 597.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 839.492 ; gain = 233.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 839.492 ; gain = 597.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 839.492 ; gain = 608.871
INFO: [Common 17-1381] The checkpoint 'D:/Projects/CO/Project/CS202_Project/CS202_Project.runs/synth_1/display_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_test_utilization_synth.rpt -pb display_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 839.492 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  1 23:38:05 2023...
