

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2'
================================================================
* Date:           Wed Nov 13 10:37:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.570 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx2" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5 'read' 'idx2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 8 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 9 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %idx2_read" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 10 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%key_weight3_addr = getelementptr i11 %key_weight3, i64 0, i64 %zext_ln33" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 11 'getelementptr' 'key_weight3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.69ns)   --->   "%w = load i4 %key_weight3_addr" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 12 'load' 'w' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%add_ln63 = add i4 %idx2_read, i4 1" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 13 'add' 'add_ln63' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %add_ln63" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 14 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%key_weight3_addr_1 = getelementptr i11 %key_weight3, i64 0, i64 %zext_ln63" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 15 'getelementptr' 'key_weight3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.69ns)   --->   "%w_157 = load i4 %key_weight3_addr_1" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 16 'load' 'w_157' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln63_1 = add i4 %idx2_read, i4 2" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 17 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %add_ln63_1" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 18 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%key_weight3_addr_2 = getelementptr i11 %key_weight3, i64 0, i64 %zext_ln63_1" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 19 'getelementptr' 'key_weight3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.69ns)   --->   "%w_158 = load i4 %key_weight3_addr_2" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 20 'load' 'w_158' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 21 [1/1] (0.94ns)   --->   "%add_ln63_2 = add i4 %idx2_read, i4 3" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 21 'add' 'add_ln63_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i4 %add_ln63_2" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 22 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%key_weight3_addr_3 = getelementptr i11 %key_weight3, i64 0, i64 %zext_ln63_2" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 23 'getelementptr' 'key_weight3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.69ns)   --->   "%w_159 = load i4 %key_weight3_addr_3" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 24 'load' 'w_159' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 25 [1/1] (0.94ns)   --->   "%add_ln63_3 = add i4 %idx2_read, i4 4" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 25 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i4 %add_ln63_3" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 26 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%key_weight3_addr_4 = getelementptr i11 %key_weight3, i64 0, i64 %zext_ln63_3" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 27 'getelementptr' 'key_weight3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.69ns)   --->   "%w_160 = load i4 %key_weight3_addr_4" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 28 'load' 'w_160' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 29 [1/1] (0.94ns)   --->   "%add_ln63_4 = add i4 %idx2_read, i4 5" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 29 'add' 'add_ln63_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i4 %add_ln63_4" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 30 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%key_weight3_addr_5 = getelementptr i11 %key_weight3, i64 0, i64 %zext_ln63_4" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 31 'getelementptr' 'key_weight3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.69ns)   --->   "%w_161 = load i4 %key_weight3_addr_5" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 32 'load' 'w_161' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 33 [1/1] (0.94ns)   --->   "%add_ln63_5 = add i4 %idx2_read, i4 6" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 33 'add' 'add_ln63_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i4 %add_ln63_5" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 34 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%key_weight3_addr_6 = getelementptr i11 %key_weight3, i64 0, i64 %zext_ln63_5" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 35 'getelementptr' 'key_weight3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.69ns)   --->   "%w_162 = load i4 %key_weight3_addr_6" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 36 'load' 'w_162' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 37 [1/1] (0.94ns)   --->   "%add_ln63_6 = add i4 %idx2_read, i4 7" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 37 'add' 'add_ln63_6' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i4 %add_ln63_6" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 38 'zext' 'zext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%key_weight3_addr_7 = getelementptr i11 %key_weight3, i64 0, i64 %zext_ln63_6" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 39 'getelementptr' 'key_weight3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.69ns)   --->   "%w_163 = load i4 %key_weight3_addr_7" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 40 'load' 'w_163' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 41 [1/2] (0.69ns)   --->   "%w = load i4 %key_weight3_addr" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 41 'load' 'w' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 42 [1/2] (0.69ns)   --->   "%w_157 = load i4 %key_weight3_addr_1" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 42 'load' 'w_157' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 43 [1/2] (0.69ns)   --->   "%w_158 = load i4 %key_weight3_addr_2" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 43 'load' 'w_158' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 44 [1/2] (0.69ns)   --->   "%w_159 = load i4 %key_weight3_addr_3" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 44 'load' 'w_159' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 45 [1/2] (0.69ns)   --->   "%w_160 = load i4 %key_weight3_addr_4" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 45 'load' 'w_160' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 46 [1/2] (0.69ns)   --->   "%w_161 = load i4 %key_weight3_addr_5" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 46 'load' 'w_161' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 47 [1/2] (0.69ns)   --->   "%w_162 = load i4 %key_weight3_addr_6" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 47 'load' 'w_162' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 48 [1/2] (0.69ns)   --->   "%w_163 = load i4 %key_weight3_addr_7" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 48 'load' 'w_163' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i11 %w" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 49 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln78_599 = sext i16 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 50 'sext' 'sext_ln78_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.57ns)   --->   "%mul_ln63 = mul i26 %sext_ln78_599, i26 %sext_ln78" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 51 'mul' 'mul_ln63' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln78_600 = sext i11 %w_157" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 53 'sext' 'sext_ln78_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.57ns)   --->   "%mul_ln63_5 = mul i26 %sext_ln78_599, i26 %sext_ln78_600" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 54 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln63_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_5, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 55 'partselect' 'trunc_ln63_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln78_601 = sext i11 %w_158" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 56 'sext' 'sext_ln78_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln78_602 = sext i16 %data_1_val_read" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 57 'sext' 'sext_ln78_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.57ns)   --->   "%mul_ln63_6 = mul i26 %sext_ln78_602, i26 %sext_ln78_601" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 58 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln63_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_6, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 59 'partselect' 'trunc_ln63_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln78_603 = sext i11 %w_159" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 60 'sext' 'sext_ln78_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.57ns)   --->   "%mul_ln63_7 = mul i26 %sext_ln78_602, i26 %sext_ln78_603" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 61 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln63_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_7, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 62 'partselect' 'trunc_ln63_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln78_604 = sext i11 %w_160" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 63 'sext' 'sext_ln78_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln78_605 = sext i16 %data_2_val_read" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 64 'sext' 'sext_ln78_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.57ns)   --->   "%mul_ln63_8 = mul i26 %sext_ln78_605, i26 %sext_ln78_604" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 65 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln63_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_8, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 66 'partselect' 'trunc_ln63_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln78_606 = sext i11 %w_161" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 67 'sext' 'sext_ln78_606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.57ns)   --->   "%mul_ln63_9 = mul i26 %sext_ln78_605, i26 %sext_ln78_606" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 68 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln63_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_9, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 69 'partselect' 'trunc_ln63_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln78_607 = sext i11 %w_162" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 70 'sext' 'sext_ln78_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln78_608 = sext i16 %data_3_val_read" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 71 'sext' 'sext_ln78_608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (3.57ns)   --->   "%mul_ln63_10 = mul i26 %sext_ln78_608, i26 %sext_ln78_607" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 72 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln63_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_10, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 73 'partselect' 'trunc_ln63_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln78_609 = sext i11 %w_163" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 74 'sext' 'sext_ln78_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.57ns)   --->   "%mul_ln63_11 = mul i26 %sext_ln78_608, i26 %sext_ln78_609" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 75 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln63_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_11, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 76 'partselect' 'trunc_ln63_20' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 77 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76 = add i16 %trunc_ln63_15, i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 78 'add' 'add_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (1.41ns)   --->   "%add_ln76_12 = add i16 %trunc_ln63_17, i16 %trunc_ln63_19" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 79 'add' 'add_ln76_12' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln76_13 = add i16 %add_ln76_12, i16 %add_ln76" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 80 'add' 'add_ln76_13' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76_14 = add i16 %trunc_ln63_16, i16 %trunc_ln63_s" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 81 'add' 'add_ln76_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (1.41ns)   --->   "%add_ln76_15 = add i16 %trunc_ln63_18, i16 %trunc_ln63_20" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 82 'add' 'add_ln76_15' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln76_16 = add i16 %add_ln76_15, i16 %add_ln76_14" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 83 'add' 'add_ln76_16' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %add_ln76_13" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 84 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %add_ln76_16" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 85 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln85 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 86 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.644ns
The critical path consists of the following:
	wire read operation ('idx2_read', firmware/nnet_utils/nnet_dense_latency.h:33) on port 'idx2' (firmware/nnet_utils/nnet_dense_latency.h:33) [7]  (0.000 ns)
	'add' operation 4 bit ('add_ln63', firmware/nnet_utils/nnet_dense_latency.h:63) [20]  (0.946 ns)
	'getelementptr' operation 4 bit ('key_weight3_addr_1', firmware/nnet_utils/nnet_dense_latency.h:63) [22]  (0.000 ns)
	'load' operation 11 bit ('w', firmware/nnet_utils/nnet_dense_latency.h:63) on array 'key_weight3' [23]  (0.698 ns)

 <State 2>: 0.698ns
The critical path consists of the following:
	'load' operation 11 bit ('w', firmware/nnet_utils/nnet_dense_latency.h:33) on array 'key_weight3' [15]  (0.698 ns)

 <State 3>: 3.570ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln63', firmware/nnet_utils/nnet_dense_latency.h:63) [18]  (3.570 ns)

 <State 4>: 2.418ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln76_12', firmware/nnet_utils/nnet_dense_latency.h:76) [73]  (1.419 ns)
	'add' operation 16 bit ('add_ln76_13', firmware/nnet_utils/nnet_dense_latency.h:76) [74]  (0.999 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
