
nevasic.h,4574
#define __NEVASIC_H__31,928
#define PAD 43,1204
typedef struct nev_asic_{nev_asic_45,1231
} nev_asic;nev_asic84,2951
#define IO_ASIC 91,3015
#define KSEG1_IO_ASIC 92,3069
#define IO_REG_ADDRESS(IO_REG_ADDRESS96,3170
#define IO_CT0_REG	101,3287
#define IO_WATCHDOG_REG	102,3341
#define IO_CT1_REG	103,3399
#define IO_CT2_REG	104,3452
#define IO_CCR_REG	105,3505
#define IO_IMASK_REG	106,3558
#define IO_IVECT_REG	107,3617
#define IO_IEOI_REG	108,3676
#define IO_IVMI_REG	109,3733
#define IO_SYS_CTL_REG	110,3790
#define IO_SHMEM_CTL_REG	111,3850
#define IO_SHMEM_STAT_REG	112,3913
#define IO_NIM_STAT_REG	113,3978
#define IO_SYS_STAT0_REG	114,4040
#define IO_SYS_STAT1_REG	115,4103
#define IO_SYS_STAT2_REG	116,4166
#define IO_COOKIE_REG	117,4229
#define IO_STATIC_IN_REG	118,4287
#define IO_ASIC_REG	119,4350
#define IO_CTI_REG	120,4408
#define CCR_CT2_EN 127,4552
#define CCR_CT1_EN 128,4624
#define CCR_CT0_EN 129,4696
#define IMR_MASK_ALL 138,5056
#define IMR_MASK_NONE 139,5113
#define INT_LEV0 140,5172
#define INT_LEV1 141,5234
#define INT_LEV2 142,5296
#define INT_LEV3 143,5358
#define INT_LEV4 144,5420
#define INT_LEV5 145,5482
#define INT_LEV6 146,5544
#define INT_LEV7 147,5606
#define INT_LEV(INT_LEV148,5668
#define IVR_NO_INT 155,5896
#define IVR_LEV_0 156,5954
#define IVR_LEV_1 157,6017
#define IVR_LEV_2 158,6080
#define IVR_LEV_3 159,6143
#define IVR_LEV_4 160,6206
#define IVR_LEV_5 161,6269
#define IVR_LEV_6 162,6332
#define IVR_LEV_7 163,6395
#define DIAG_LED_1 169,6555
#define DIAG_LED_2 170,6621
#define DIAG_LED_3 171,6687
#define DIAG_LED_4 172,6753
#define CONTROL_LED_ALL 173,6819
#define EPROMSZ_BITS 174,6890
#define EPROM_SHIFT 175,6951
#define EPROM_512K 176,7028
#define EPROM_256K 177,7087
#define EPROM_128K 178,7146
#define EPROM_INV 179,7205
#define NVRAM_SIZE_128K 180,7258
#define CONTROL_FLASH_VPP 181,7334
#define CONTROL_RUNLAMP 182,7411
#define CONTROL_MEMORY1 183,7482
#define CONTROL_MEMORY0 185,7579
#define CONTROL_MEM_MASK 187,7676
#define CONTROL_MEM_SHIFT 189,7776
#define CONTROL_128MEG_MEM 194,7874
#define CONTROL_32MEG_MEM 195,7912
#define CONTROL_8MEG_MEM 196,7950
#define CONTROL_2MEG_MEM 197,7988
#define CONTROL_16MEG_MEM 199,8071
#define CONTROL_64MEG_MEM 201,8177
#define SHMEM_SLOT_RESET 207,8314
#define SHMEM_SLOT3_LED 208,8384
#define SHMEM_SLOT2_LED 209,8455
#define SHMEM_SLOT1_LED 210,8526
#define SHMEM_SLOT_LEDS 211,8597
#define SHMEM_SLOT1_BIT	213,8689
#define SHMEM_CONFIG0 214,8752
#define SHMEM_CONFIG1 215,8825
#define SHMEM_SIZE_BITS 216,8898
#define SHMEM_SIZ_SHIFT 217,8972
#define SHMEM_PARITY_ODD 218,9046
#define SHMEM_PERR_CLEAR 220,9139
#define SHMEM_16MEG 223,9244
#define SHMEM_4MEG 224,9275
#define SHMEM_1MEG 225,9306
#define SHMEM_8MEG 226,9337
#define SHMEM_SLOT3_PERR 232,9466
#define SHMEM_SLOT2_PERR 234,9563
#define SHMEM_SLOT1_PERR 236,9660
#define SHMEM_MPU_PERR 238,9757
#define SHMEM_BYTE3_PERR 240,9851
#define SHMEM_BYTE2_PERR 241,9925
#define SHMEM_BYTE1_PERR 242,9999
#define SHMEM_BYTE0_PERR 243,10073
#define SHMEM_PARITY_MASK 244,10147
#define NMS_NIM1_LIRQ 250,10321
#define NMS_NIM2_LIRQ 252,10415
#define NMS_NIM3_LIRQ 254,10509
#define NMS_NIM1_HIRQ 256,10603
#define NMS_NIM2_HIRQ 258,10698
#define NMS_NIM3_HIRQ 260,10793
#define NMS_NIM_HIRQ_SH 262,10888
#define NMS_NIM1_PRES 263,10966
#define NMS_NIM2_PRES 264,11030
#define NMS_NIM3_PRES 265,11094
#define SS0_HWREV_BITS 271,11274
#define SS0_BSSIZ_BITS 272,11334
#define SS0_BSSIZ_SH 273,11403
#define SS0_BSIMM_PRES 274,11467
#define SS0_BSIMM_2BNK 275,11535
#define SS0_FLSIZ_BITS 276,11611
#define SS0_FLSIZ_SH 277,11676
#define SS0_FLSIZ_MASK 278,11736
#define SS0_FSIM1_PRES 279,11790
#define SS0_FSIM1_2BNK 280,11861
#define SS0_FSIM2_PRES 281,11936
#define SS0_FSIM2_2BNK 282,12007
#define SS0_SSIZ_1M 284,12083
#define SS0_SSIZ_2M 285,12135
#define SS0_SSIZ_4M 286,12187
#define SS0_SSIZ_8M 287,12239
#define SS0_SSIZ_16M 288,12291
#define SS0_SSIZ_32M 289,12344
#define CONTROL_OVER_TEMP	295,12518
#define CONTROL_LOCTO	296,12581
#define SS2_CLR_IOWBE 302,12772
#define SS2_CLR_SMWBE 303,12844
#define SS2_CLR_MMWBE 304,12923
#define SS2_CLR_ALLBE 305,13000
#define SS2_LO_ENABLE 307,13062
#define SS2_HI_ENABLE 308,13133
#define X2444_CE 316,13396
#define X2444_SK 317,13467
#define X2444_DI 318,13525
#define X2444_DO 319,13583
#define ASIC_REV_MASK 325,13729
#define ASIC_CONT_C 326,13793
#define ASIC_CONT_B 327,13871
#define ASIC_CONT_A 328,13949
