"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/fir_compiler_v7_2_11
"C:\Program Files\ModelSim\win64/vmap" fir_compiler_v7_2_11 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/fir_compiler_v7_2_11
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work fir_compiler_v7_2_11 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/fir_compiler_v7_2_11/.cxl.vhdl.fir_compiler_v7_2_11.fir_compiler_v7_2_11.nt64.cmf
