;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/16/2018 4:00:55 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x5F110000  	24337
0x0008	0x5B590000  	23385
0x000C	0x5B590000  	23385
0x0010	0x5B590000  	23385
0x0014	0x5B590000  	23385
0x0018	0x5B590000  	23385
0x001C	0x5B590000  	23385
0x0020	0x5B590000  	23385
0x0024	0x5B590000  	23385
0x0028	0x5B590000  	23385
0x002C	0x5B590000  	23385
0x0030	0x5B590000  	23385
0x0034	0x5B590000  	23385
0x0038	0x5B590000  	23385
0x003C	0x5B590000  	23385
0x0040	0x5B590000  	23385
0x0044	0x5B590000  	23385
0x0048	0x5B590000  	23385
0x004C	0x5B590000  	23385
0x0050	0x5B590000  	23385
0x0054	0x5B590000  	23385
0x0058	0x5B590000  	23385
0x005C	0x5B590000  	23385
0x0060	0x5B590000  	23385
0x0064	0x5B590000  	23385
0x0068	0x5B590000  	23385
0x006C	0x5B590000  	23385
0x0070	0x5B590000  	23385
0x0074	0x5B590000  	23385
0x0078	0x5B590000  	23385
0x007C	0x5B590000  	23385
0x0080	0x5B590000  	23385
0x0084	0x5B590000  	23385
0x0088	0x5B590000  	23385
0x008C	0x5B590000  	23385
0x0090	0x5B590000  	23385
0x0094	0x5B590000  	23385
0x0098	0x5B590000  	23385
0x009C	0x5B590000  	23385
0x00A0	0x5B590000  	23385
0x00A4	0x5B590000  	23385
0x00A8	0x5B590000  	23385
0x00AC	0x5B590000  	23385
0x00B0	0x5B590000  	23385
0x00B4	0x5B590000  	23385
0x00B8	0x5B590000  	23385
0x00BC	0x5B590000  	23385
0x00C0	0x5B590000  	23385
0x00C4	0x5B590000  	23385
0x00C8	0x5B590000  	23385
0x00CC	0x5B590000  	23385
0x00D0	0x5B590000  	23385
0x00D4	0x5B590000  	23385
0x00D8	0x5B590000  	23385
0x00DC	0x5B590000  	23385
0x00E0	0x5B590000  	23385
0x00E4	0x5B590000  	23385
0x00E8	0x5B590000  	23385
0x00EC	0x5B590000  	23385
0x00F0	0x5B590000  	23385
0x00F4	0x5B590000  	23385
0x00F8	0x5B590000  	23385
0x00FC	0x5B590000  	23385
0x0100	0x5B590000  	23385
0x0104	0x5B590000  	23385
0x0108	0x5B590000  	23385
0x010C	0x5B590000  	23385
0x0110	0x5B590000  	23385
0x0114	0x5B590000  	23385
0x0118	0x5B590000  	23385
0x011C	0x5B590000  	23385
0x0120	0x5B590000  	23385
0x0124	0x5B590000  	23385
0x0128	0x5B590000  	23385
0x012C	0x5B590000  	23385
0x0130	0x5B590000  	23385
0x0134	0x5B590000  	23385
0x0138	0x5B590000  	23385
0x013C	0x5B590000  	23385
0x0140	0x5B590000  	23385
0x0144	0x5B590000  	23385
0x0148	0x5B590000  	23385
0x014C	0x5B590000  	23385
0x0150	0x5B590000  	23385
0x0154	0x5B590000  	23385
0x0158	0x5B590000  	23385
0x015C	0x5B590000  	23385
0x0160	0x5B590000  	23385
0x0164	0x5B590000  	23385
0x0168	0x5B590000  	23385
0x016C	0x5B590000  	23385
0x0170	0x5B590000  	23385
0x0174	0x5B590000  	23385
0x0178	0x5B590000  	23385
0x017C	0x5B590000  	23385
0x0180	0x5B590000  	23385
0x0184	0x5B590000  	23385
; end of ____SysVT
_main:
;BigProject.c, 40 :: 		void main() {
0x5F10	0xF7FFFE4E  BL	23472
0x5F14	0xF7FFFE24  BL	23392
0x5F18	0xF000FE7C  BL	27668
0x5F1C	0xF7FFFE36  BL	23436
0x5F20	0xF000FE38  BL	27540
;BigProject.c, 42 :: 		GPIO_Digital_Input(&GPIOA_IDR,_GPIO_PINMASK_ALL);
0x5F24	0xF64F71FF  MOVW	R1, #65535
0x5F28	0x487E    LDR	R0, [PC, #504]
0x5F2A	0xF7FEFE63  BL	_GPIO_Digital_Input+0
;BigProject.c, 43 :: 		GPIO_Digital_Input(&GPIOD_IDR,_GPIO_PINMASK_ALL);
0x5F2E	0xF64F71FF  MOVW	R1, #65535
0x5F32	0x487D    LDR	R0, [PC, #500]
0x5F34	0xF7FEFE5E  BL	_GPIO_Digital_Input+0
;BigProject.c, 44 :: 		GPIO_Digital_Output(&GPIOE_ODR,_GPIO_PINMASK_ALL);
0x5F38	0xF64F71FF  MOVW	R1, #65535
0x5F3C	0x487B    LDR	R0, [PC, #492]
0x5F3E	0xF7FEFE4B  BL	_GPIO_Digital_Output+0
;BigProject.c, 45 :: 		GPIO_Digital_Input(&GPIOB_IDR,_GPIO_PINMASK_ALL);
0x5F42	0xF64F71FF  MOVW	R1, #65535
0x5F46	0x487A    LDR	R0, [PC, #488]
0x5F48	0xF7FEFE54  BL	_GPIO_Digital_Input+0
;BigProject.c, 47 :: 		TFT_Set_Default_Mode();
0x5F4C	0xF7FEFE0A  BL	_TFT_Set_Default_Mode+0
;BigProject.c, 48 :: 		TFT_Init_ILI9341_8bit(320,240);
0x5F50	0x21F0    MOVS	R1, #240
0x5F52	0xF2401040  MOVW	R0, #320
0x5F56	0xF7FEFC99  BL	_TFT_Init_ILI9341_8bit+0
;BigProject.c, 49 :: 		TFT_Fill_Screen(CL_Red);
0x5F5A	0xF64F0000  MOVW	R0, #63488
0x5F5E	0xF7FEFC4D  BL	_TFT_Fill_Screen+0
;BigProject.c, 50 :: 		TFT_Write_Text("First calibration of our touch screen",90,120);
0x5F62	0x4874    LDR	R0, [PC, #464]
0x5F64	0x2278    MOVS	R2, #120
0x5F66	0x215A    MOVS	R1, #90
0x5F68	0xF7FEFDB8  BL	_TFT_Write_Text+0
;BigProject.c, 51 :: 		Delay_ms(500);
0x5F6C	0xF24B07A9  MOVW	R7, #45225
0x5F70	0xF2C00728  MOVT	R7, #40
0x5F74	0xBF00    NOP
0x5F76	0xBF00    NOP
L_main0:
0x5F78	0x1E7F    SUBS	R7, R7, #1
0x5F7A	0xD1FD    BNE	L_main0
0x5F7C	0xBF00    NOP
0x5F7E	0xBF00    NOP
;BigProject.c, 52 :: 		TFT_Fill_Screen(CL_GREEN);
0x5F80	0xF2404000  MOVW	R0, #1024
0x5F84	0xF7FEFC3A  BL	_TFT_Fill_Screen+0
;BigProject.c, 53 :: 		TFT_Set_Pen(CL_Blue,20);
0x5F88	0x2114    MOVS	R1, #20
0x5F8A	0xF240001F  MOVW	R0, #31
0x5F8E	0xF7FCFE5F  BL	_TFT_Set_Pen+0
;BigProject.c, 54 :: 		ADC_Set_Input_Channel(3);
0x5F92	0x2003    MOVS	R0, #3
0x5F94	0xF7FEFCE8  BL	_ADC_Set_Input_Channel+0
;BigProject.c, 55 :: 		Init_ADC();
0x5F98	0xF7FFFCF6  BL	_Init_ADC+0
;BigProject.c, 56 :: 		TP_TFT_Init(320, 240, 8, 9);
0x5F9C	0x2309    MOVS	R3, #9
0x5F9E	0x2208    MOVS	R2, #8
0x5FA0	0x21F0    MOVS	R1, #240
0x5FA2	0xF2401040  MOVW	R0, #320
0x5FA6	0xF7FFFC77  BL	_TP_TFT_Init+0
;BigProject.c, 57 :: 		TP_TFT_Set_ADC_Threshold(750);
0x5FAA	0xF24020EE  MOVW	R0, #750
0x5FAE	0xB200    SXTH	R0, R0
0x5FB0	0xF7FFFDCA  BL	_TP_TFT_Set_ADC_Threshold+0
;BigProject.c, 58 :: 		Calibrate();
0x5FB4	0xF7FFFD04  BL	_Calibrate+0
;BigProject.c, 59 :: 		TFT_Fill_Screen(CL_GREEN);
0x5FB8	0xF2404000  MOVW	R0, #1024
0x5FBC	0xF7FEFC1E  BL	_TFT_Fill_Screen+0
;BigProject.c, 60 :: 		module1 ();
0x5FC0	0xF7FFFC1C  BL	_module1+0
;BigProject.c, 61 :: 		while(1)
L_main2:
;BigProject.c, 63 :: 		if(TP_TFT_Press_Detect())
0x5FC4	0xF7FEFF3A  BL	_TP_TFT_Press_Detect+0
0x5FC8	0x2800    CMP	R0, #0
0x5FCA	0xF00080A8  BEQ	L_main4
;BigProject.c, 66 :: 		TP_TFT_Get_Coordinates(&x_tft,&y_tft);
0x5FCE	0x495A    LDR	R1, [PC, #360]
0x5FD0	0x485A    LDR	R0, [PC, #360]
0x5FD2	0xF7FEFE1B  BL	_TP_TFT_Get_Coordinates+0
;BigProject.c, 68 :: 		if(y_tft<=70&&y_tft>=0)
0x5FD6	0x4858    LDR	R0, [PC, #352]
0x5FD8	0x8800    LDRH	R0, [R0, #0]
0x5FDA	0x2846    CMP	R0, #70
0x5FDC	0xF2008056  BHI	L__main42
0x5FE0	0x4855    LDR	R0, [PC, #340]
0x5FE2	0x8800    LDRH	R0, [R0, #0]
0x5FE4	0x2800    CMP	R0, #0
0x5FE6	0xF0C08051  BCC	L__main41
L__main36:
;BigProject.c, 70 :: 		y_tft=500;
0x5FEA	0xF24011F4  MOVW	R1, #500
0x5FEE	0x4852    LDR	R0, [PC, #328]
0x5FF0	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 71 :: 		x_tft=500;
0x5FF2	0xF24011F4  MOVW	R1, #500
0x5FF6	0x4851    LDR	R0, [PC, #324]
0x5FF8	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 72 :: 		Games_Module();
0x5FFA	0xF7FFFBD3  BL	_Games_Module+0
;BigProject.c, 73 :: 		flag_games=1;
0x5FFE	0x2101    MOVS	R1, #1
0x6000	0x484F    LDR	R0, [PC, #316]
0x6002	0x7001    STRB	R1, [R0, #0]
;BigProject.c, 74 :: 		while(flag_games==1)
L_main8:
0x6004	0x484E    LDR	R0, [PC, #312]
0x6006	0x7800    LDRB	R0, [R0, #0]
0x6008	0x2801    CMP	R0, #1
0x600A	0xD13E    BNE	L_main9
;BigProject.c, 77 :: 		if (TP_TFT_Press_Detect())
0x600C	0xF7FEFF16  BL	_TP_TFT_Press_Detect+0
0x6010	0xB118    CBZ	R0, L_main10
;BigProject.c, 78 :: 		TP_TFT_Get_Coordinates(&x_tft,&y_tft);
0x6012	0x4949    LDR	R1, [PC, #292]
0x6014	0x4849    LDR	R0, [PC, #292]
0x6016	0xF7FEFDF9  BL	_TP_TFT_Get_Coordinates+0
L_main10:
;BigProject.c, 80 :: 		if((x_tft<=320 &&x_tft>=235) || ( y_tft<=220 &&y_tft>=240))
0x601A	0x4848    LDR	R0, [PC, #288]
0x601C	0x8800    LDRH	R0, [R0, #0]
0x601E	0xF5B07FA0  CMP	R0, #320
0x6022	0xD804    BHI	L__main38
0x6024	0x4845    LDR	R0, [PC, #276]
0x6026	0x8800    LDRH	R0, [R0, #0]
0x6028	0x28EB    CMP	R0, #235
0x602A	0xD300    BCC	L__main37
0x602C	0xE009    B	L__main33
L__main38:
L__main37:
0x602E	0x4842    LDR	R0, [PC, #264]
0x6030	0x8800    LDRH	R0, [R0, #0]
0x6032	0x28DC    CMP	R0, #220
0x6034	0xD804    BHI	L__main40
0x6036	0x4840    LDR	R0, [PC, #256]
0x6038	0x8800    LDRH	R0, [R0, #0]
0x603A	0x28F0    CMP	R0, #240
0x603C	0xD300    BCC	L__main39
0x603E	0xE000    B	L__main33
L__main40:
L__main39:
0x6040	0xE011    B	L_main17
L__main33:
;BigProject.c, 82 :: 		TFT_Fill_Screen(CL_GREEN);
0x6042	0xF2404000  MOVW	R0, #1024
0x6046	0xF7FEFBD9  BL	_TFT_Fill_Screen+0
;BigProject.c, 83 :: 		module1 ();
0x604A	0xF7FFFBD7  BL	_module1+0
;BigProject.c, 84 :: 		flag_games=0;
0x604E	0x2100    MOVS	R1, #0
0x6050	0x483B    LDR	R0, [PC, #236]
0x6052	0x7001    STRB	R1, [R0, #0]
;BigProject.c, 85 :: 		y_tft=500;
0x6054	0xF24011F4  MOVW	R1, #500
0x6058	0x4837    LDR	R0, [PC, #220]
0x605A	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 86 :: 		x_tft=500;
0x605C	0xF24011F4  MOVW	R1, #500
0x6060	0x4836    LDR	R0, [PC, #216]
0x6062	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 87 :: 		}
0x6064	0xE010    B	L_main18
L_main17:
;BigProject.c, 89 :: 		else if(y_tft<120)
0x6066	0x4834    LDR	R0, [PC, #208]
0x6068	0x8800    LDRH	R0, [R0, #0]
0x606A	0x2878    CMP	R0, #120
0x606C	0xD20C    BCS	L_main19
;BigProject.c, 91 :: 		dofd3_flag=1;
0x606E	0x2101    MOVS	R1, #1
0x6070	0x4834    LDR	R0, [PC, #208]
0x6072	0x7001    STRB	R1, [R0, #0]
;BigProject.c, 92 :: 		snake();
0x6074	0xF7FEFF24  BL	_snake+0
;BigProject.c, 93 :: 		x_tft=500,
0x6078	0xF24011F4  MOVW	R1, #500
0x607C	0x482F    LDR	R0, [PC, #188]
0x607E	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 94 :: 		y_tft=500;
0x6080	0xF24011F4  MOVW	R1, #500
0x6084	0x482C    LDR	R0, [PC, #176]
0x6086	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 96 :: 		}
L_main19:
L_main18:
;BigProject.c, 98 :: 		}
0x6088	0xE7BC    B	L_main8
L_main9:
;BigProject.c, 99 :: 		}
0x608A	0xE048    B	L_main20
;BigProject.c, 68 :: 		if(y_tft<=70&&y_tft>=0)
L__main42:
L__main41:
;BigProject.c, 103 :: 		else if(y_tft>=160&&y_tft<=240)
0x608C	0x482A    LDR	R0, [PC, #168]
0x608E	0x8800    LDRH	R0, [R0, #0]
0x6090	0x28A0    CMP	R0, #160
0x6092	0xD32D    BCC	L__main44
0x6094	0x4828    LDR	R0, [PC, #160]
0x6096	0x8800    LDRH	R0, [R0, #0]
0x6098	0x28F0    CMP	R0, #240
0x609A	0xD829    BHI	L__main43
L__main32:
;BigProject.c, 105 :: 		if(tany_mara==0)
0x609C	0x482A    LDR	R0, [PC, #168]
0x609E	0x7800    LDRB	R0, [R0, #0]
0x60A0	0xB990    CBNZ	R0, L_main24
;BigProject.c, 107 :: 		y_tft=500;
0x60A2	0xF24011F4  MOVW	R1, #500
0x60A6	0x4824    LDR	R0, [PC, #144]
0x60A8	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 108 :: 		x_tft=500;
0x60AA	0xF24011F4  MOVW	R1, #500
0x60AE	0x4823    LDR	R0, [PC, #140]
0x60B0	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 109 :: 		paint_module();
0x60B2	0xF7FDFF23  BL	_paint_module+0
;BigProject.c, 110 :: 		paint_flag=1;
0x60B6	0x2101    MOVS	R1, #1
0x60B8	0x4824    LDR	R0, [PC, #144]
0x60BA	0x7001    STRB	R1, [R0, #0]
;BigProject.c, 111 :: 		paint();
0x60BC	0xF7FEF850  BL	_paint+0
;BigProject.c, 112 :: 		tany_mara=1;
0x60C0	0x2101    MOVS	R1, #1
0x60C2	0x4821    LDR	R0, [PC, #132]
0x60C4	0x7001    STRB	R1, [R0, #0]
;BigProject.c, 113 :: 		}
0x60C6	0xE012    B	L_main25
L_main24:
;BigProject.c, 114 :: 		else if(tany_mara==1)
0x60C8	0x481F    LDR	R0, [PC, #124]
0x60CA	0x7800    LDRB	R0, [R0, #0]
0x60CC	0x2801    CMP	R0, #1
0x60CE	0xD10E    BNE	L_main26
;BigProject.c, 116 :: 		y_tft=500;
0x60D0	0xF24011F4  MOVW	R1, #500
0x60D4	0x4818    LDR	R0, [PC, #96]
0x60D6	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 117 :: 		x_tft=500;
0x60D8	0xF24011F4  MOVW	R1, #500
0x60DC	0x4817    LDR	R0, [PC, #92]
0x60DE	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 118 :: 		paint_module2();
0x60E0	0xF7FDFEE0  BL	_paint_module2+0
;BigProject.c, 119 :: 		paint_flag=1;
0x60E4	0x2101    MOVS	R1, #1
0x60E6	0x4819    LDR	R0, [PC, #100]
0x60E8	0x7001    STRB	R1, [R0, #0]
;BigProject.c, 120 :: 		paint2();
0x60EA	0xF7FDFDE3  BL	_paint2+0
;BigProject.c, 121 :: 		}
L_main26:
L_main25:
;BigProject.c, 122 :: 		}
0x60EE	0xE016    B	L_main27
;BigProject.c, 103 :: 		else if(y_tft>=160&&y_tft<=240)
L__main44:
L__main43:
;BigProject.c, 125 :: 		else if(y_tft<=160&&y_tft>=80)
0x60F0	0x4811    LDR	R0, [PC, #68]
0x60F2	0x8800    LDRH	R0, [R0, #0]
0x60F4	0x28A0    CMP	R0, #160
0x60F6	0xD812    BHI	L__main46
0x60F8	0x480F    LDR	R0, [PC, #60]
0x60FA	0x8800    LDRH	R0, [R0, #0]
0x60FC	0x2850    CMP	R0, #80
0x60FE	0xD30E    BCC	L__main45
L__main31:
;BigProject.c, 127 :: 		y_tft=500;
0x6100	0xF24011F4  MOVW	R1, #500
0x6104	0x480C    LDR	R0, [PC, #48]
0x6106	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 128 :: 		x_tft=500;
0x6108	0xF24011F4  MOVW	R1, #500
0x610C	0x480B    LDR	R0, [PC, #44]
0x610E	0x8001    STRH	R1, [R0, #0]
;BigProject.c, 129 :: 		comm_module();
0x6110	0xF7FEFADA  BL	_comm_module+0
;BigProject.c, 130 :: 		UART_flag=1;
0x6114	0x2101    MOVS	R1, #1
0x6116	0x480E    LDR	R0, [PC, #56]
0x6118	0x7001    STRB	R1, [R0, #0]
;BigProject.c, 131 :: 		comm();
0x611A	0xF7FDFC7D  BL	_comm+0
;BigProject.c, 125 :: 		else if(y_tft<=160&&y_tft>=80)
L__main46:
L__main45:
;BigProject.c, 132 :: 		}
L_main27:
L_main20:
;BigProject.c, 135 :: 		}
L_main4:
;BigProject.c, 138 :: 		}
0x611E	0xE751    B	L_main2
;BigProject.c, 140 :: 		}
L_end_main:
L__main_end_loop:
0x6120	0xE7FE    B	L__main_end_loop
0x6122	0xBF00    NOP
0x6124	0x00104002  	GPIOA_IDR+0
0x6128	0x0C104002  	GPIOD_IDR+0
0x612C	0x10144002  	GPIOE_ODR+0
0x6130	0x04104002  	GPIOB_IDR+0
0x6134	0x00002000  	?lstr1_BigProject+0
0x6138	0x00282000  	_y_tft+0
0x613C	0x00262000  	_x_tft+0
0x6140	0x002A2000  	_flag_games+0
0x6144	0x002B2000  	_dofd3_flag+0
0x6148	0x002C2000  	_tany_mara+0
0x614C	0x002D2000  	_paint_flag+0
0x6150	0x002E2000  	_UART_flag+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x4BC4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x4BC6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x4BCA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x4BCE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x4BD2	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x4BD4	0xB001    ADD	SP, SP, #4
0x4BD6	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x4B88	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x4B8A	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x4B8E	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x4B92	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x4B96	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x4B98	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x4B9C	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x4B9E	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x4BA0	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x4BA2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x4BA6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x4BAA	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x4BAC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x4BB0	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x4BB2	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x4BB4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x4BB8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x4BBC	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x4BBE	0xB001    ADD	SP, SP, #4
0x4BC0	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x4BF4	0xB081    SUB	SP, SP, #4
0x4BF6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x4BFA	0xF04F0242  MOV	R2, #66
0x4BFE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x4C00	0xF7FEF840  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x4C04	0xF8DDE000  LDR	LR, [SP, #0]
0x4C08	0xB001    ADD	SP, SP, #4
0x4C0A	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2C84	0xB084    SUB	SP, SP, #16
0x2C86	0xF8CDE000  STR	LR, [SP, #0]
0x2C8A	0xB28D    UXTH	R5, R1
0x2C8C	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x2C8E	0x4B86    LDR	R3, [PC, #536]
0x2C90	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x2C94	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x2C96	0x4618    MOV	R0, R3
0x2C98	0xF7FEFC28  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x2C9C	0xF1B50FFF  CMP	R5, #255
0x2CA0	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x2CA2	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x2CA4	0x4B81    LDR	R3, [PC, #516]
0x2CA6	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x2CAA	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x2CAC	0x4B80    LDR	R3, [PC, #512]
0x2CAE	0x429E    CMP	R6, R3
0x2CB0	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x2CB2	0xF2455355  MOVW	R3, #21845
0x2CB6	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x2CBA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x2CBC	0x1D3D    ADDS	R5, R7, #4
0x2CBE	0x682C    LDR	R4, [R5, #0]
0x2CC0	0xF06F03FF  MVN	R3, #255
0x2CC4	0xEA040303  AND	R3, R4, R3, LSL #0
0x2CC8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x2CCA	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x2CCE	0x682C    LDR	R4, [R5, #0]
0x2CD0	0xF64F73FF  MOVW	R3, #65535
0x2CD4	0xEA440303  ORR	R3, R4, R3, LSL #0
0x2CD8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x2CDA	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x2CDC	0x2E42    CMP	R6, #66
0x2CDE	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x2CE0	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x2CE2	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x2CE4	0xF64F73FF  MOVW	R3, #65535
0x2CE8	0x429D    CMP	R5, R3
0x2CEA	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x2CEC	0x4B70    LDR	R3, [PC, #448]
0x2CEE	0x429E    CMP	R6, R3
0x2CF0	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x2CF2	0xF04F3355  MOV	R3, #1431655765
0x2CF6	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x2CF8	0x1D3C    ADDS	R4, R7, #4
0x2CFA	0x2300    MOVS	R3, #0
0x2CFC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x2CFE	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x2D02	0xF04F33FF  MOV	R3, #-1
0x2D06	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x2D08	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x2D0A	0x2E42    CMP	R6, #66
0x2D0C	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x2D0E	0x2300    MOVS	R3, #0
0x2D10	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x2D12	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x2D14	0xF0060301  AND	R3, R6, #1
0x2D18	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x2D1A	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x2D1C	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x2D1E	0xF0060308  AND	R3, R6, #8
0x2D22	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x2D24	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x2D26	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x2D28	0xF0060304  AND	R3, R6, #4
0x2D2C	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x2D2E	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x2D30	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x2D32	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x2D34	0xF4062301  AND	R3, R6, #528384
0x2D38	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x2D3A	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x2D3C	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x2D3E	0xF4066300  AND	R3, R6, #2048
0x2D42	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x2D44	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x2D46	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x2D48	0xF4066380  AND	R3, R6, #1024
0x2D4C	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x2D4E	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x2D50	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x2D52	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x2D54	0xF0060320  AND	R3, R6, #32
0x2D58	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x2D5A	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x2D5C	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x2D5E	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x2D60	0xF4067380  AND	R3, R6, #256
0x2D64	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x2D66	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x2D68	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x2D6A	0xF0060380  AND	R3, R6, #128
0x2D6E	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x2D70	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x2D72	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x2D74	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x2D76	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x2D7A	0x9201    STR	R2, [SP, #4]
0x2D7C	0xFA1FF985  UXTH	R9, R5
0x2D80	0x46B0    MOV	R8, R6
0x2D82	0x4606    MOV	R6, R0
0x2D84	0x4618    MOV	R0, R3
0x2D86	0x460A    MOV	R2, R1
0x2D88	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x2D8A	0xF1BA0F10  CMP	R10, #16
0x2D8E	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x2D92	0xF04F0301  MOV	R3, #1
0x2D96	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x2D9A	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x2D9E	0x42A3    CMP	R3, R4
0x2DA0	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x2DA4	0xEA4F044A  LSL	R4, R10, #1
0x2DA8	0xF04F0303  MOV	R3, #3
0x2DAC	0x40A3    LSLS	R3, R4
0x2DAE	0x43DC    MVN	R4, R3
0x2DB0	0x683B    LDR	R3, [R7, #0]
0x2DB2	0x4023    ANDS	R3, R4
0x2DB4	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x2DB6	0xEA4F034A  LSL	R3, R10, #1
0x2DBA	0xFA06F403  LSL	R4, R6, R3
0x2DBE	0x683B    LDR	R3, [R7, #0]
0x2DC0	0x4323    ORRS	R3, R4
0x2DC2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x2DC4	0xF008030C  AND	R3, R8, #12
0x2DC8	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x2DCA	0xF2070508  ADDW	R5, R7, #8
0x2DCE	0xEA4F044A  LSL	R4, R10, #1
0x2DD2	0xF04F0303  MOV	R3, #3
0x2DD6	0x40A3    LSLS	R3, R4
0x2DD8	0x43DC    MVN	R4, R3
0x2DDA	0x682B    LDR	R3, [R5, #0]
0x2DDC	0x4023    ANDS	R3, R4
0x2DDE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x2DE0	0xF2070508  ADDW	R5, R7, #8
0x2DE4	0xEA4F034A  LSL	R3, R10, #1
0x2DE8	0xFA02F403  LSL	R4, R2, R3
0x2DEC	0x682B    LDR	R3, [R5, #0]
0x2DEE	0x4323    ORRS	R3, R4
0x2DF0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x2DF2	0x1D3D    ADDS	R5, R7, #4
0x2DF4	0xFA1FF48A  UXTH	R4, R10
0x2DF8	0xF04F0301  MOV	R3, #1
0x2DFC	0x40A3    LSLS	R3, R4
0x2DFE	0x43DC    MVN	R4, R3
0x2E00	0x682B    LDR	R3, [R5, #0]
0x2E02	0x4023    ANDS	R3, R4
0x2E04	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x2E06	0x1D3D    ADDS	R5, R7, #4
0x2E08	0xFA1FF48A  UXTH	R4, R10
0x2E0C	0xB28B    UXTH	R3, R1
0x2E0E	0xFA03F404  LSL	R4, R3, R4
0x2E12	0xB2A4    UXTH	R4, R4
0x2E14	0x682B    LDR	R3, [R5, #0]
0x2E16	0x4323    ORRS	R3, R4
0x2E18	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x2E1A	0xF207050C  ADDW	R5, R7, #12
0x2E1E	0xFA1FF38A  UXTH	R3, R10
0x2E22	0x005C    LSLS	R4, R3, #1
0x2E24	0xB2A4    UXTH	R4, R4
0x2E26	0xF04F0303  MOV	R3, #3
0x2E2A	0x40A3    LSLS	R3, R4
0x2E2C	0x43DC    MVN	R4, R3
0x2E2E	0x682B    LDR	R3, [R5, #0]
0x2E30	0x4023    ANDS	R3, R4
0x2E32	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x2E34	0xF207050C  ADDW	R5, R7, #12
0x2E38	0xEA4F034A  LSL	R3, R10, #1
0x2E3C	0xFA00F403  LSL	R4, R0, R3
0x2E40	0x682B    LDR	R3, [R5, #0]
0x2E42	0x4323    ORRS	R3, R4
0x2E44	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x2E46	0xF0080308  AND	R3, R8, #8
0x2E4A	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x2E4C	0xF4080370  AND	R3, R8, #15728640
0x2E50	0x0D1B    LSRS	R3, R3, #20
0x2E52	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x2E56	0xF1BA0F07  CMP	R10, #7
0x2E5A	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x2E5C	0xF2070324  ADDW	R3, R7, #36
0x2E60	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x2E62	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x2E66	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x2E68	0xF2070320  ADDW	R3, R7, #32
0x2E6C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x2E6E	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x2E70	0x00AC    LSLS	R4, R5, #2
0x2E72	0xF04F030F  MOV	R3, #15
0x2E76	0x40A3    LSLS	R3, R4
0x2E78	0x43DC    MVN	R4, R3
0x2E7A	0x9B02    LDR	R3, [SP, #8]
0x2E7C	0x681B    LDR	R3, [R3, #0]
0x2E7E	0xEA030404  AND	R4, R3, R4, LSL #0
0x2E82	0x9B02    LDR	R3, [SP, #8]
0x2E84	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x2E86	0xF89D400C  LDRB	R4, [SP, #12]
0x2E8A	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x2E8C	0x409C    LSLS	R4, R3
0x2E8E	0x9B02    LDR	R3, [SP, #8]
0x2E90	0x681B    LDR	R3, [R3, #0]
0x2E92	0xEA430404  ORR	R4, R3, R4, LSL #0
0x2E96	0x9B02    LDR	R3, [SP, #8]
0x2E98	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x2E9A	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x2E9E	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x2EA0	0xF8DDE000  LDR	LR, [SP, #0]
0x2EA4	0xB004    ADD	SP, SP, #16
0x2EA6	0x4770    BX	LR
0x2EA8	0xFC00FFFF  	#-1024
0x2EAC	0x0000FFFF  	#-65536
0x2EB0	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x14EC	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x14EE	0x491E    LDR	R1, [PC, #120]
0x14F0	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x14F4	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x14F6	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x14F8	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x14FA	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x14FC	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x14FE	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x1500	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x1502	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x1504	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x1506	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x1508	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x150A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x150C	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x150E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x1510	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x1512	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x1514	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x1516	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x1518	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x151A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x151E	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x1520	0x4912    LDR	R1, [PC, #72]
0x1522	0x4288    CMP	R0, R1
0x1524	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x1526	0x4912    LDR	R1, [PC, #72]
0x1528	0x4288    CMP	R0, R1
0x152A	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x152C	0x4911    LDR	R1, [PC, #68]
0x152E	0x4288    CMP	R0, R1
0x1530	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x1532	0x4911    LDR	R1, [PC, #68]
0x1534	0x4288    CMP	R0, R1
0x1536	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x1538	0x4910    LDR	R1, [PC, #64]
0x153A	0x4288    CMP	R0, R1
0x153C	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x153E	0x4910    LDR	R1, [PC, #64]
0x1540	0x4288    CMP	R0, R1
0x1542	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x1544	0x490F    LDR	R1, [PC, #60]
0x1546	0x4288    CMP	R0, R1
0x1548	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x154A	0x490F    LDR	R1, [PC, #60]
0x154C	0x4288    CMP	R0, R1
0x154E	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x1550	0x490E    LDR	R1, [PC, #56]
0x1552	0x4288    CMP	R0, R1
0x1554	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x1556	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x1558	0x490D    LDR	R1, [PC, #52]
0x155A	0x6809    LDR	R1, [R1, #0]
0x155C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x1560	0x490B    LDR	R1, [PC, #44]
0x1562	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x1564	0xB001    ADD	SP, SP, #4
0x1566	0x4770    BX	LR
0x1568	0xFC00FFFF  	#-1024
0x156C	0x00004002  	#1073872896
0x1570	0x04004002  	#1073873920
0x1574	0x08004002  	#1073874944
0x1578	0x0C004002  	#1073875968
0x157C	0x10004002  	#1073876992
0x1580	0x14004002  	#1073878016
0x1584	0x18004002  	#1073879040
0x1588	0x1C004002  	#1073880064
0x158C	0x20004002  	#1073881088
0x1590	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x4BD8	0xB081    SUB	SP, SP, #4
0x4BDA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x4BDE	0x4A04    LDR	R2, [PC, #16]
0x4BE0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x4BE2	0xF7FEF84F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x4BE6	0xF8DDE000  LDR	LR, [SP, #0]
0x4BEA	0xB001    ADD	SP, SP, #4
0x4BEC	0x4770    BX	LR
0x4BEE	0xBF00    NOP
0x4BF0	0x00140008  	#524308
; end of _GPIO_Digital_Output
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0x4B64	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0x4B66	0x2100    MOVS	R1, #0
0x4B68	0x4804    LDR	R0, [PC, #16]
0x4B6A	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0x4B6C	0x2100    MOVS	R1, #0
0x4B6E	0x4804    LDR	R0, [PC, #16]
0x4B70	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0x4B72	0x2100    MOVS	R1, #0
0x4B74	0x4803    LDR	R0, [PC, #12]
0x4B76	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0x4B78	0xB001    ADD	SP, SP, #4
0x4B7A	0x4770    BX	LR
0x4B7C	0x01522000  	__Lib_TFT_Ptr_Set+0
0x4B80	0x01502000  	__Lib_TFT___no_acceleration+0
0x4B84	0x01512000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x488C	0xB081    SUB	SP, SP, #4
0x488E	0xF8CDE000  STR	LR, [SP, #0]
0x4892	0xB28C    UXTH	R4, R1
0x4894	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x4896	0xF24003FF  MOVW	R3, #255
0x489A	0x4A24    LDR	R2, [PC, #144]
0x489C	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x489E	0xF7FEF9CF  BL	_Is_TFT_Set+0
0x48A2	0x2801    CMP	R0, #1
0x48A4	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x48A6	0x4B22    LDR	R3, [PC, #136]
0x48A8	0x4A22    LDR	R2, [PC, #136]
0x48AA	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x48AC	0x4B22    LDR	R3, [PC, #136]
0x48AE	0x4A23    LDR	R2, [PC, #140]
0x48B0	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x48B2	0x4B23    LDR	R3, [PC, #140]
0x48B4	0x4A23    LDR	R2, [PC, #140]
0x48B6	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x48B8	0x4A23    LDR	R2, [PC, #140]
0x48BA	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x48BC	0x4A23    LDR	R2, [PC, #140]
0x48BE	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x48C0	0x42A1    CMP	R1, R4
0x48C2	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x48C4	0x2300    MOVS	R3, #0
0x48C6	0x4A22    LDR	R2, [PC, #136]
0x48C8	0x7013    STRB	R3, [R2, #0]
0x48CA	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x48CC	0x235A    MOVS	R3, #90
0x48CE	0x4A20    LDR	R2, [PC, #128]
0x48D0	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x48D2	0x2101    MOVS	R1, #1
0x48D4	0xF2400000  MOVW	R0, #0
0x48D8	0xF7FEF9BA  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x48DC	0x2300    MOVS	R3, #0
0x48DE	0x2200    MOVS	R2, #0
0x48E0	0xB408    PUSH	(R3)
0x48E2	0xB404    PUSH	(R2)
0x48E4	0x2300    MOVS	R3, #0
0x48E6	0x2200    MOVS	R2, #0
0x48E8	0x2100    MOVS	R1, #0
0x48EA	0x2000    MOVS	R0, #0
0x48EC	0xF7FEFAE2  BL	_TFT_Set_Brush+0
0x48F0	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x48F2	0x2100    MOVS	R1, #0
0x48F4	0x2000    MOVS	R0, #0
0x48F6	0xF7FEFCDB  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x48FA	0x2300    MOVS	R3, #0
0x48FC	0x4A15    LDR	R2, [PC, #84]
0x48FE	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x4900	0xF7FEFCE2  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x4904	0xF7FEFAF8  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x4908	0x4A13    LDR	R2, [PC, #76]
0x490A	0x4290    CMP	R0, R2
0x490C	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x490E	0xF7FEFB45  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x4912	0x4B12    LDR	R3, [PC, #72]
0x4914	0x4A12    LDR	R2, [PC, #72]
0x4916	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x4918	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x491A	0xF7FDFE55  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x491E	0x4B11    LDR	R3, [PC, #68]
0x4920	0x4A0F    LDR	R2, [PC, #60]
0x4922	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x4924	0xF8DDE000  LDR	LR, [SP, #0]
0x4928	0xB001    ADD	SP, SP, #4
0x492A	0x4770    BX	LR
0x492C	0x01562000  	__Lib_TFT_Defs___controller+0
0x4930	0x0B550000  	_TFT_Set_Index+0
0x4934	0x40342000  	_TFT_Set_Index_Ptr+0
0x4938	0x17790000  	_TFT_Write_Command+0
0x493C	0x40382000  	_TFT_Write_Command_Ptr+0
0x4940	0x33850000  	_TFT_Write_Data+0
0x4944	0x40082000  	_TFT_Write_Data_Ptr+0
0x4948	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x494C	0x3FFC2000  	_TFT_DISP_HEIGHT+0
0x4950	0x01582000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x4954	0x40272000  	_ExternalFontSet+0
0x4958	0x85005285  	#1384482048
0x495C	0x29CD0000  	_TFT_Set_Address_SST7715R+0
0x4960	0x40042000  	_TFT_Set_Address_Ptr+0
0x4964	0x2A9D0000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x2C40	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x2C42	0x4802    LDR	R0, [PC, #8]
0x2C44	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x2C46	0xB001    ADD	SP, SP, #4
0x2C48	0x4770    BX	LR
0x2C4A	0xBF00    NOP
0x2C4C	0x01522000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x2C50	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x2C52	0x4A03    LDR	R2, [PC, #12]
0x2C54	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x2C56	0x4A03    LDR	R2, [PC, #12]
0x2C58	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x2C5A	0xB001    ADD	SP, SP, #4
0x2C5C	0x4770    BX	LR
0x2C5E	0xBF00    NOP
0x2C60	0x3FF42000  	__Lib_TFT_PenColor+0
0x2C64	0x3FEA2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x2EB4	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x2EB6	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x2EBA	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x2EBE	0x4C07    LDR	R4, [PC, #28]
0x2EC0	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x2EC2	0x4C07    LDR	R4, [PC, #28]
0x2EC4	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x2EC6	0x4C07    LDR	R4, [PC, #28]
0x2EC8	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x2ECA	0x4C07    LDR	R4, [PC, #28]
0x2ECC	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x2ECE	0x4C07    LDR	R4, [PC, #28]
0x2ED0	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x2ED2	0x4C07    LDR	R4, [PC, #28]
0x2ED4	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x2ED6	0xB001    ADD	SP, SP, #4
0x2ED8	0x4770    BX	LR
0x2EDA	0xBF00    NOP
0x2EDC	0x3FEB2000  	__Lib_TFT_BrushEnabled+0
0x2EE0	0x40102000  	__Lib_TFT_BrushColor+0
0x2EE4	0x3FFE2000  	__Lib_TFT_GradientEnabled+0
0x2EE8	0x3FFF2000  	__Lib_TFT_GradientOrientation+0
0x2EEC	0x400C2000  	__Lib_TFT_GradColorFrom+0
0x2EF0	0x400E2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x32B0	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x32B2	0x4A03    LDR	R2, [PC, #12]
0x32B4	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x32B6	0x4A03    LDR	R2, [PC, #12]
0x32B8	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x32BA	0xB001    ADD	SP, SP, #4
0x32BC	0x4770    BX	LR
0x32BE	0xBF00    NOP
0x32C0	0x3FF62000  	__Lib_TFT_x_cord+0
0x32C4	0x3FF82000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x32C8	0xB082    SUB	SP, SP, #8
0x32CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x32CE	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x32D2	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x32D6	0x4806    LDR	R0, [PC, #24]
0x32D8	0x8800    LDRH	R0, [R0, #0]
0x32DA	0x9101    STR	R1, [SP, #4]
0x32DC	0x4A05    LDR	R2, [PC, #20]
0x32DE	0xB281    UXTH	R1, R0
0x32E0	0x9801    LDR	R0, [SP, #4]
0x32E2	0xF7FFFCCF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x32E6	0xF8DDE000  LDR	LR, [SP, #0]
0x32EA	0xB002    ADD	SP, SP, #8
0x32EC	0x4770    BX	LR
0x32EE	0xBF00    NOP
0x32F0	0x01562000  	__Lib_TFT_Defs___controller+0
0x32F4	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x2EF8	0xB082    SUB	SP, SP, #8
0x2EFA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x2EFE	0xF04F0000  MOV	R0, #0
0x2F02	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x2F04	0xF7FEFB46  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x2F08	0xF000F9DE  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x2F0C	0x2101    MOVS	R1, #1
0x2F0E	0xB249    SXTB	R1, R1
0x2F10	0x481F    LDR	R0, [PC, #124]
0x2F12	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x2F14	0xF2423753  MOVW	R7, #9043
0x2F18	0xF2C00708  MOVT	R7, #8
0x2F1C	0xBF00    NOP
0x2F1E	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x2F20	0x1E7F    SUBS	R7, R7, #1
0x2F22	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x2F24	0xBF00    NOP
0x2F26	0xBF00    NOP
0x2F28	0xBF00    NOP
0x2F2A	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x2F2C	0x2100    MOVS	R1, #0
0x2F2E	0xB249    SXTB	R1, R1
0x2F30	0x4818    LDR	R0, [PC, #96]
0x2F32	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x2F34	0x2004    MOVS	R0, #4
0x2F36	0x4C18    LDR	R4, [PC, #96]
0x2F38	0x6824    LDR	R4, [R4, #0]
0x2F3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x2F3C	0xF7FEFBB6  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x2F40	0xF7FEFBFC  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x2F44	0xF7FEFBFA  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2F48	0xF00000FF  AND	R0, R0, #255
0x2F4C	0xB280    UXTH	R0, R0
0x2F4E	0x0201    LSLS	R1, R0, #8
0x2F50	0x9801    LDR	R0, [SP, #4]
0x2F52	0x4308    ORRS	R0, R1
0x2F54	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x2F56	0xF7FEFBF1  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2F5A	0xF00000FF  AND	R0, R0, #255
0x2F5E	0xB280    UXTH	R0, R0
0x2F60	0x0401    LSLS	R1, R0, #16
0x2F62	0x9801    LDR	R0, [SP, #4]
0x2F64	0x4308    ORRS	R0, R1
0x2F66	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x2F68	0xF7FEFBE8  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2F6C	0xF00000FF  AND	R0, R0, #255
0x2F70	0xB280    UXTH	R0, R0
0x2F72	0x0601    LSLS	R1, R0, #24
0x2F74	0x9801    LDR	R0, [SP, #4]
0x2F76	0x4308    ORRS	R0, R1
0x2F78	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x2F7A	0x2101    MOVS	R1, #1
0x2F7C	0xB249    SXTB	R1, R1
0x2F7E	0x4805    LDR	R0, [PC, #20]
0x2F80	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x2F82	0xF000F9A1  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x2F86	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x2F88	0xF8DDE000  LDR	LR, [SP, #0]
0x2F8C	0xB002    ADD	SP, SP, #8
0x2F8E	0x4770    BX	LR
0x2F90	0x02A04242  	TFT_RST+0
0x2F94	0x02BC4242  	TFT_CS+0
0x2F98	0x40342000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0B54	0xB081    SUB	SP, SP, #4
0x0B56	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x0B5A	0x2200    MOVS	R2, #0
0x0B5C	0xB252    SXTB	R2, R2
0x0B5E	0x4908    LDR	R1, [PC, #32]
0x0B60	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0B62	0xF7FFFC75  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x0B66	0x2200    MOVS	R2, #0
0x0B68	0xB252    SXTB	R2, R2
0x0B6A	0x4906    LDR	R1, [PC, #24]
0x0B6C	0x600A    STR	R2, [R1, #0]
0x0B6E	0xBF00    NOP
0x0B70	0x2201    MOVS	R2, #1
0x0B72	0xB252    SXTB	R2, R2
0x0B74	0x4903    LDR	R1, [PC, #12]
0x0B76	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x0B78	0xF8DDE000  LDR	LR, [SP, #0]
0x0B7C	0xB001    ADD	SP, SP, #4
0x0B7E	0x4770    BX	LR
0x0B80	0x02B04242  	TFT_RS+0
0x0B84	0x02AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0450	0x4A04    LDR	R2, [PC, #16]
0x0452	0x8811    LDRH	R1, [R2, #0]
0x0454	0xF401417F  AND	R1, R1, #65280
0x0458	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x045A	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x045E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0460	0x4770    BX	LR
0x0462	0xBF00    NOP
0x0464	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x1778	0xB081    SUB	SP, SP, #4
0x177A	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x177E	0x2201    MOVS	R2, #1
0x1780	0xB252    SXTB	R2, R2
0x1782	0x4908    LDR	R1, [PC, #32]
0x1784	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x1786	0xF7FEFE63  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x178A	0x2200    MOVS	R2, #0
0x178C	0xB252    SXTB	R2, R2
0x178E	0x4906    LDR	R1, [PC, #24]
0x1790	0x600A    STR	R2, [R1, #0]
0x1792	0xBF00    NOP
0x1794	0x2201    MOVS	R2, #1
0x1796	0xB252    SXTB	R2, R2
0x1798	0x4903    LDR	R1, [PC, #12]
0x179A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x179C	0xF8DDE000  LDR	LR, [SP, #0]
0x17A0	0xB001    ADD	SP, SP, #4
0x17A2	0x4770    BX	LR
0x17A4	0x02B04242  	TFT_RS+0
0x17A8	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x17AC	0xB082    SUB	SP, SP, #8
0x17AE	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x17B2	0xF7FEFDFD  BL	_Delay_1us+0
0x17B6	0xF7FEFDFB  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x17BA	0x2300    MOVS	R3, #0
0x17BC	0xB25B    SXTB	R3, R3
0x17BE	0x490C    LDR	R1, [PC, #48]
0x17C0	0x9101    STR	R1, [SP, #4]
0x17C2	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x17C4	0x2201    MOVS	R2, #1
0x17C6	0xB252    SXTB	R2, R2
0x17C8	0x490A    LDR	R1, [PC, #40]
0x17CA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x17CC	0x490A    LDR	R1, [PC, #40]
0x17CE	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x17D0	0xF7FEFE3E  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x17D4	0x2200    MOVS	R2, #0
0x17D6	0xB252    SXTB	R2, R2
0x17D8	0x4908    LDR	R1, [PC, #32]
0x17DA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x17DC	0x2201    MOVS	R2, #1
0x17DE	0xB252    SXTB	R2, R2
0x17E0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x17E2	0x9901    LDR	R1, [SP, #4]
0x17E4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x17E6	0xF8DDE000  LDR	LR, [SP, #0]
0x17EA	0xB002    ADD	SP, SP, #8
0x17EC	0x4770    BX	LR
0x17EE	0xBF00    NOP
0x17F0	0x02BC4242  	TFT_CS+0
0x17F4	0x02A84242  	TFT_RD+0
0x17F8	0x02B04242  	TFT_RS+0
0x17FC	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x03B0	0xF2400703  MOVW	R7, #3
0x03B4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x03B8	0x1E7F    SUBS	R7, R7, #1
0x03BA	0xD1FD    BNE	L_Delay_1us0
0x03BC	0xBF00    NOP
0x03BE	0xBF00    NOP
0x03C0	0xBF00    NOP
0x03C2	0xBF00    NOP
0x03C4	0xBF00    NOP
0x03C6	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x03C8	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x1658	0xB082    SUB	SP, SP, #8
0x165A	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x165E	0x2200    MOVS	R2, #0
0x1660	0xB252    SXTB	R2, R2
0x1662	0x490E    LDR	R1, [PC, #56]
0x1664	0x9101    STR	R1, [SP, #4]
0x1666	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x1668	0x2201    MOVS	R2, #1
0x166A	0xB252    SXTB	R2, R2
0x166C	0x490C    LDR	R1, [PC, #48]
0x166E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x1670	0x490C    LDR	R1, [PC, #48]
0x1672	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x1674	0xF7FEFEEC  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x1678	0x2200    MOVS	R2, #0
0x167A	0xB252    SXTB	R2, R2
0x167C	0x490A    LDR	R1, [PC, #40]
0x167E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x1680	0x2201    MOVS	R2, #1
0x1682	0xB252    SXTB	R2, R2
0x1684	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x1686	0x9901    LDR	R1, [SP, #4]
0x1688	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x168A	0xF7FEFE91  BL	_Delay_1us+0
0x168E	0xF7FEFE8F  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x1692	0xF8DDE000  LDR	LR, [SP, #0]
0x1696	0xB002    ADD	SP, SP, #8
0x1698	0x4770    BX	LR
0x169A	0xBF00    NOP
0x169C	0x02BC4242  	TFT_CS+0
0x16A0	0x02A84242  	TFT_RD+0
0x16A4	0x02B04242  	TFT_RS+0
0x16A8	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x1594	0xB081    SUB	SP, SP, #4
0x1596	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x159A	0xF2410014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x159E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x15A2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x15A6	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x15AA	0x4A25    LDR	R2, [PC, #148]
0x15AC	0xB289    UXTH	R1, R1
0x15AE	0xF001FB69  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x15B2	0x2100    MOVS	R1, #0
0x15B4	0xB249    SXTB	R1, R1
0x15B6	0x4823    LDR	R0, [PC, #140]
0x15B8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x15BA	0xF2410014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x15BE	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x15C2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x15C6	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x15CA	0x4A1D    LDR	R2, [PC, #116]
0x15CC	0xB289    UXTH	R1, R1
0x15CE	0xF001FB59  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x15D2	0x2101    MOVS	R1, #1
0x15D4	0xB249    SXTB	R1, R1
0x15D6	0x481C    LDR	R0, [PC, #112]
0x15D8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x15DA	0xF2410014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x15DE	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x15E2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x15E6	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x15EA	0x4A15    LDR	R2, [PC, #84]
0x15EC	0xB289    UXTH	R1, R1
0x15EE	0xF001FB49  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x15F2	0x2101    MOVS	R1, #1
0x15F4	0xB249    SXTB	R1, R1
0x15F6	0x4815    LDR	R0, [PC, #84]
0x15F8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x15FA	0xF2410014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x15FE	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x1602	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x1606	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x160A	0x4A0D    LDR	R2, [PC, #52]
0x160C	0xB289    UXTH	R1, R1
0x160E	0xF001FB39  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x1612	0xF2410014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x1616	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x161A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x161E	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1622	0x4A07    LDR	R2, [PC, #28]
0x1624	0xB289    UXTH	R1, R1
0x1626	0xF001FB2D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x162A	0x2101    MOVS	R1, #1
0x162C	0xB249    SXTB	R1, R1
0x162E	0x4808    LDR	R0, [PC, #32]
0x1630	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x1632	0x4808    LDR	R0, [PC, #32]
0x1634	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x1636	0xF8DDE000  LDR	LR, [SP, #0]
0x163A	0xB001    ADD	SP, SP, #4
0x163C	0x4770    BX	LR
0x163E	0xBF00    NOP
0x1640	0x00140008  	#524308
0x1644	0x02A04242  	TFT_RST+0
0x1648	0x02B04242  	TFT_RS+0
0x164C	0x02BC4242  	TFT_CS+0
0x1650	0x02A84242  	TFT_RD+0
0x1654	0x02AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x16AC	0xB082    SUB	SP, SP, #8
0x16AE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x16B2	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x16B6	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x16BA	0x4806    LDR	R0, [PC, #24]
0x16BC	0x8800    LDRH	R0, [R0, #0]
0x16BE	0x9101    STR	R1, [SP, #4]
0x16C0	0xF04F0242  MOV	R2, #66
0x16C4	0xB281    UXTH	R1, R0
0x16C6	0x9801    LDR	R0, [SP, #4]
0x16C8	0xF001FADC  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x16CC	0xF8DDE000  LDR	LR, [SP, #0]
0x16D0	0xB002    ADD	SP, SP, #8
0x16D2	0x4770    BX	LR
0x16D4	0x01562000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
0x173C	0x2104    MOVS	R1, #4
0x173E	0x480B    LDR	R0, [PC, #44]
0x1740	0x1A40    SUB	R0, R0, R1
; dataPort start address is: 8 (R2)
0x1742	0x4602    MOV	R2, R0
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x1744	0x2101    MOVS	R1, #1
0x1746	0xB249    SXTB	R1, R1
0x1748	0x4809    LDR	R0, [PC, #36]
0x174A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x174C	0x2100    MOVS	R1, #0
0x174E	0xB249    SXTB	R1, R1
0x1750	0x4808    LDR	R0, [PC, #32]
0x1752	0x6001    STR	R1, [R0, #0]
0x1754	0xBF00    NOP
0x1756	0xBF00    NOP
0x1758	0xBF00    NOP
0x175A	0xBF00    NOP
0x175C	0xBF00    NOP
0x175E	0x2101    MOVS	R1, #1
0x1760	0xB249    SXTB	R1, R1
0x1762	0x4804    LDR	R0, [PC, #16]
0x1764	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x1766	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x1768	0x4770    BX	LR
0x176A	0xBF00    NOP
0x176C	0x10144002  	TFT_DataPort+0
0x1770	0x02B04242  	TFT_RS+0
0x1774	0x02A84242  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x2F9C	0xB081    SUB	SP, SP, #4
0x2F9E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x2FA2	0xF7FEFAF7  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x2FA6	0x2101    MOVS	R1, #1
0x2FA8	0xB249    SXTB	R1, R1
0x2FAA	0x4894    LDR	R0, [PC, #592]
0x2FAC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x2FAE	0xF7FDFD7F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x2FB2	0x2100    MOVS	R1, #0
0x2FB4	0xB249    SXTB	R1, R1
0x2FB6	0x4891    LDR	R0, [PC, #580]
0x2FB8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x2FBA	0xF7FDFB01  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x2FBE	0x2101    MOVS	R1, #1
0x2FC0	0xB249    SXTB	R1, R1
0x2FC2	0x488E    LDR	R0, [PC, #568]
0x2FC4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x2FC6	0xF7FDFAFB  BL	_Delay_100ms+0
0x2FCA	0xF7FDFD71  BL	_Delay_10ms+0
0x2FCE	0xF7FDFD6F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x2FD2	0x2100    MOVS	R1, #0
0x2FD4	0xB249    SXTB	R1, R1
0x2FD6	0x488A    LDR	R0, [PC, #552]
0x2FD8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x2FDA	0x2011    MOVS	R0, #17
0x2FDC	0x4C89    LDR	R4, [PC, #548]
0x2FDE	0x6824    LDR	R4, [R4, #0]
0x2FE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x2FE2	0xF7FDFAED  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x2FE6	0xF7FDFD63  BL	_Delay_10ms+0
0x2FEA	0xF7FDFD61  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x2FEE	0x2036    MOVS	R0, #54
0x2FF0	0x4C84    LDR	R4, [PC, #528]
0x2FF2	0x6824    LDR	R4, [R4, #0]
0x2FF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x2FF6	0x2000    MOVS	R0, #0
0x2FF8	0x4C83    LDR	R4, [PC, #524]
0x2FFA	0x6824    LDR	R4, [R4, #0]
0x2FFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x2FFE	0x203A    MOVS	R0, #58
0x3000	0x4C80    LDR	R4, [PC, #512]
0x3002	0x6824    LDR	R4, [R4, #0]
0x3004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x3006	0x2005    MOVS	R0, #5
0x3008	0x4C7F    LDR	R4, [PC, #508]
0x300A	0x6824    LDR	R4, [R4, #0]
0x300C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x300E	0x20B2    MOVS	R0, #178
0x3010	0x4C7C    LDR	R4, [PC, #496]
0x3012	0x6824    LDR	R4, [R4, #0]
0x3014	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x3016	0x200C    MOVS	R0, #12
0x3018	0x4C7B    LDR	R4, [PC, #492]
0x301A	0x6824    LDR	R4, [R4, #0]
0x301C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x301E	0x200C    MOVS	R0, #12
0x3020	0x4C79    LDR	R4, [PC, #484]
0x3022	0x6824    LDR	R4, [R4, #0]
0x3024	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x3026	0x2000    MOVS	R0, #0
0x3028	0x4C77    LDR	R4, [PC, #476]
0x302A	0x6824    LDR	R4, [R4, #0]
0x302C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x302E	0x2033    MOVS	R0, #51
0x3030	0x4C75    LDR	R4, [PC, #468]
0x3032	0x6824    LDR	R4, [R4, #0]
0x3034	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x3036	0x2033    MOVS	R0, #51
0x3038	0x4C73    LDR	R4, [PC, #460]
0x303A	0x6824    LDR	R4, [R4, #0]
0x303C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x303E	0x20B7    MOVS	R0, #183
0x3040	0x4C70    LDR	R4, [PC, #448]
0x3042	0x6824    LDR	R4, [R4, #0]
0x3044	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x3046	0x2070    MOVS	R0, #112
0x3048	0x4C6F    LDR	R4, [PC, #444]
0x304A	0x6824    LDR	R4, [R4, #0]
0x304C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x304E	0x20BB    MOVS	R0, #187
0x3050	0x4C6C    LDR	R4, [PC, #432]
0x3052	0x6824    LDR	R4, [R4, #0]
0x3054	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x3056	0x201B    MOVS	R0, #27
0x3058	0x4C6B    LDR	R4, [PC, #428]
0x305A	0x6824    LDR	R4, [R4, #0]
0x305C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x305E	0x20C0    MOVS	R0, #192
0x3060	0x4C68    LDR	R4, [PC, #416]
0x3062	0x6824    LDR	R4, [R4, #0]
0x3064	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x3066	0x202C    MOVS	R0, #44
0x3068	0x4C67    LDR	R4, [PC, #412]
0x306A	0x6824    LDR	R4, [R4, #0]
0x306C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x306E	0x20C2    MOVS	R0, #194
0x3070	0x4C64    LDR	R4, [PC, #400]
0x3072	0x6824    LDR	R4, [R4, #0]
0x3074	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x3076	0x2001    MOVS	R0, #1
0x3078	0x4C63    LDR	R4, [PC, #396]
0x307A	0x6824    LDR	R4, [R4, #0]
0x307C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x307E	0x20C3    MOVS	R0, #195
0x3080	0x4C60    LDR	R4, [PC, #384]
0x3082	0x6824    LDR	R4, [R4, #0]
0x3084	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x3086	0x200B    MOVS	R0, #11
0x3088	0x4C5F    LDR	R4, [PC, #380]
0x308A	0x6824    LDR	R4, [R4, #0]
0x308C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x308E	0x20C4    MOVS	R0, #196
0x3090	0x4C5C    LDR	R4, [PC, #368]
0x3092	0x6824    LDR	R4, [R4, #0]
0x3094	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x3096	0x2027    MOVS	R0, #39
0x3098	0x4C5B    LDR	R4, [PC, #364]
0x309A	0x6824    LDR	R4, [R4, #0]
0x309C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x309E	0x20C6    MOVS	R0, #198
0x30A0	0x4C58    LDR	R4, [PC, #352]
0x30A2	0x6824    LDR	R4, [R4, #0]
0x30A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x30A6	0x200F    MOVS	R0, #15
0x30A8	0x4C57    LDR	R4, [PC, #348]
0x30AA	0x6824    LDR	R4, [R4, #0]
0x30AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x30AE	0x20D0    MOVS	R0, #208
0x30B0	0x4C54    LDR	R4, [PC, #336]
0x30B2	0x6824    LDR	R4, [R4, #0]
0x30B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x30B6	0x20A4    MOVS	R0, #164
0x30B8	0x4C53    LDR	R4, [PC, #332]
0x30BA	0x6824    LDR	R4, [R4, #0]
0x30BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x30BE	0x20A1    MOVS	R0, #161
0x30C0	0x4C51    LDR	R4, [PC, #324]
0x30C2	0x6824    LDR	R4, [R4, #0]
0x30C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x30C6	0x20E0    MOVS	R0, #224
0x30C8	0x4C4E    LDR	R4, [PC, #312]
0x30CA	0x6824    LDR	R4, [R4, #0]
0x30CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x30CE	0x20D0    MOVS	R0, #208
0x30D0	0x4C4D    LDR	R4, [PC, #308]
0x30D2	0x6824    LDR	R4, [R4, #0]
0x30D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x30D6	0x2006    MOVS	R0, #6
0x30D8	0x4C4B    LDR	R4, [PC, #300]
0x30DA	0x6824    LDR	R4, [R4, #0]
0x30DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x30DE	0x200B    MOVS	R0, #11
0x30E0	0x4C49    LDR	R4, [PC, #292]
0x30E2	0x6824    LDR	R4, [R4, #0]
0x30E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x30E6	0x2009    MOVS	R0, #9
0x30E8	0x4C47    LDR	R4, [PC, #284]
0x30EA	0x6824    LDR	R4, [R4, #0]
0x30EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x30EE	0x2008    MOVS	R0, #8
0x30F0	0x4C45    LDR	R4, [PC, #276]
0x30F2	0x6824    LDR	R4, [R4, #0]
0x30F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x30F6	0x2030    MOVS	R0, #48
0x30F8	0x4C43    LDR	R4, [PC, #268]
0x30FA	0x6824    LDR	R4, [R4, #0]
0x30FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x30FE	0x2030    MOVS	R0, #48
0x3100	0x4C41    LDR	R4, [PC, #260]
0x3102	0x6824    LDR	R4, [R4, #0]
0x3104	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x3106	0x205B    MOVS	R0, #91
0x3108	0x4C3F    LDR	R4, [PC, #252]
0x310A	0x6824    LDR	R4, [R4, #0]
0x310C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x310E	0x204B    MOVS	R0, #75
0x3110	0x4C3D    LDR	R4, [PC, #244]
0x3112	0x6824    LDR	R4, [R4, #0]
0x3114	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x3116	0x2018    MOVS	R0, #24
0x3118	0x4C3B    LDR	R4, [PC, #236]
0x311A	0x6824    LDR	R4, [R4, #0]
0x311C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x311E	0x2014    MOVS	R0, #20
0x3120	0x4C39    LDR	R4, [PC, #228]
0x3122	0x6824    LDR	R4, [R4, #0]
0x3124	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x3126	0x2014    MOVS	R0, #20
0x3128	0x4C37    LDR	R4, [PC, #220]
0x312A	0x6824    LDR	R4, [R4, #0]
0x312C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x312E	0x202C    MOVS	R0, #44
0x3130	0x4C35    LDR	R4, [PC, #212]
0x3132	0x6824    LDR	R4, [R4, #0]
0x3134	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x3136	0x2032    MOVS	R0, #50
0x3138	0x4C33    LDR	R4, [PC, #204]
0x313A	0x6824    LDR	R4, [R4, #0]
0x313C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x313E	0x20E1    MOVS	R0, #225
0x3140	0x4C30    LDR	R4, [PC, #192]
0x3142	0x6824    LDR	R4, [R4, #0]
0x3144	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x3146	0x20D0    MOVS	R0, #208
0x3148	0x4C2F    LDR	R4, [PC, #188]
0x314A	0x6824    LDR	R4, [R4, #0]
0x314C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x314E	0x2005    MOVS	R0, #5
0x3150	0x4C2D    LDR	R4, [PC, #180]
0x3152	0x6824    LDR	R4, [R4, #0]
0x3154	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x3156	0x200A    MOVS	R0, #10
0x3158	0x4C2B    LDR	R4, [PC, #172]
0x315A	0x6824    LDR	R4, [R4, #0]
0x315C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x315E	0x200A    MOVS	R0, #10
0x3160	0x4C29    LDR	R4, [PC, #164]
0x3162	0x6824    LDR	R4, [R4, #0]
0x3164	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x3166	0x2007    MOVS	R0, #7
0x3168	0x4C27    LDR	R4, [PC, #156]
0x316A	0x6824    LDR	R4, [R4, #0]
0x316C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x316E	0x2028    MOVS	R0, #40
0x3170	0x4C25    LDR	R4, [PC, #148]
0x3172	0x6824    LDR	R4, [R4, #0]
0x3174	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x3176	0x2032    MOVS	R0, #50
0x3178	0x4C23    LDR	R4, [PC, #140]
0x317A	0x6824    LDR	R4, [R4, #0]
0x317C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x317E	0x202C    MOVS	R0, #44
0x3180	0x4C21    LDR	R4, [PC, #132]
0x3182	0x6824    LDR	R4, [R4, #0]
0x3184	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x3186	0x2049    MOVS	R0, #73
0x3188	0x4C1F    LDR	R4, [PC, #124]
0x318A	0x6824    LDR	R4, [R4, #0]
0x318C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x318E	0x2018    MOVS	R0, #24
0x3190	0x4C1D    LDR	R4, [PC, #116]
0x3192	0x6824    LDR	R4, [R4, #0]
0x3194	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x3196	0x2013    MOVS	R0, #19
0x3198	0x4C1B    LDR	R4, [PC, #108]
0x319A	0x6824    LDR	R4, [R4, #0]
0x319C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x319E	0x2013    MOVS	R0, #19
0x31A0	0x4C19    LDR	R4, [PC, #100]
0x31A2	0x6824    LDR	R4, [R4, #0]
0x31A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x31A6	0x202C    MOVS	R0, #44
0x31A8	0x4C17    LDR	R4, [PC, #92]
0x31AA	0x6824    LDR	R4, [R4, #0]
0x31AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x31AE	0x2033    MOVS	R0, #51
0x31B0	0x4C15    LDR	R4, [PC, #84]
0x31B2	0x6824    LDR	R4, [R4, #0]
0x31B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x31B6	0x2021    MOVS	R0, #33
0x31B8	0x4C12    LDR	R4, [PC, #72]
0x31BA	0x6824    LDR	R4, [R4, #0]
0x31BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x31BE	0x202A    MOVS	R0, #42
0x31C0	0x4C10    LDR	R4, [PC, #64]
0x31C2	0x6824    LDR	R4, [R4, #0]
0x31C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x31C6	0x2000    MOVS	R0, #0
0x31C8	0x4C0F    LDR	R4, [PC, #60]
0x31CA	0x6824    LDR	R4, [R4, #0]
0x31CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x31CE	0x2000    MOVS	R0, #0
0x31D0	0x4C0D    LDR	R4, [PC, #52]
0x31D2	0x6824    LDR	R4, [R4, #0]
0x31D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x31D6	0x480D    LDR	R0, [PC, #52]
0x31D8	0x8800    LDRH	R0, [R0, #0]
0x31DA	0x0A04    LSRS	R4, R0, #8
0x31DC	0xB2E0    UXTB	R0, R4
0x31DE	0x4C0A    LDR	R4, [PC, #40]
0x31E0	0x6824    LDR	R4, [R4, #0]
0x31E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x31E4	0x4809    LDR	R0, [PC, #36]
0x31E6	0x8804    LDRH	R4, [R0, #0]
0x31E8	0xB2E0    UXTB	R0, R4
0x31EA	0x4C07    LDR	R4, [PC, #28]
0x31EC	0x6824    LDR	R4, [R4, #0]
0x31EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x31F0	0x202B    MOVS	R0, #43
0x31F2	0x4C04    LDR	R4, [PC, #16]
0x31F4	0x6824    LDR	R4, [R4, #0]
0x31F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x31F8	0x2000    MOVS	R0, #0
0x31FA	0xE009    B	#18
0x31FC	0x02A04242  	TFT_RST+0
0x3200	0x02BC4242  	TFT_CS+0
0x3204	0x40342000  	_TFT_Set_Index_Ptr+0
0x3208	0x40382000  	_TFT_Write_Command_Ptr+0
0x320C	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x3210	0x4C22    LDR	R4, [PC, #136]
0x3212	0x6824    LDR	R4, [R4, #0]
0x3214	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x3216	0x2000    MOVS	R0, #0
0x3218	0x4C20    LDR	R4, [PC, #128]
0x321A	0x6824    LDR	R4, [R4, #0]
0x321C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x321E	0x4820    LDR	R0, [PC, #128]
0x3220	0x8800    LDRH	R0, [R0, #0]
0x3222	0x0A04    LSRS	R4, R0, #8
0x3224	0xB2E0    UXTB	R0, R4
0x3226	0x4C1D    LDR	R4, [PC, #116]
0x3228	0x6824    LDR	R4, [R4, #0]
0x322A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x322C	0x481C    LDR	R0, [PC, #112]
0x322E	0x8804    LDRH	R4, [R0, #0]
0x3230	0xB2E0    UXTB	R0, R4
0x3232	0x4C1A    LDR	R4, [PC, #104]
0x3234	0x6824    LDR	R4, [R4, #0]
0x3236	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x3238	0x2036    MOVS	R0, #54
0x323A	0x4C1A    LDR	R4, [PC, #104]
0x323C	0x6824    LDR	R4, [R4, #0]
0x323E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x3240	0x4819    LDR	R0, [PC, #100]
0x3242	0x7800    LDRB	R0, [R0, #0]
0x3244	0x285A    CMP	R0, #90
0x3246	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x3248	0xF7FDF9C8  BL	_Is_TFT_Rotated_180+0
0x324C	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x324E	0x20C0    MOVS	R0, #192
0x3250	0x4C12    LDR	R4, [PC, #72]
0x3252	0x6824    LDR	R4, [R4, #0]
0x3254	0x47A0    BLX	R4
0x3256	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x3258	0x2000    MOVS	R0, #0
0x325A	0x4C10    LDR	R4, [PC, #64]
0x325C	0x6824    LDR	R4, [R4, #0]
0x325E	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x3260	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x3262	0xF7FDF9BB  BL	_Is_TFT_Rotated_180+0
0x3266	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x3268	0x20A0    MOVS	R0, #160
0x326A	0x4C0C    LDR	R4, [PC, #48]
0x326C	0x6824    LDR	R4, [R4, #0]
0x326E	0x47A0    BLX	R4
0x3270	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x3272	0x2060    MOVS	R0, #96
0x3274	0x4C09    LDR	R4, [PC, #36]
0x3276	0x6824    LDR	R4, [R4, #0]
0x3278	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x327A	0x2029    MOVS	R0, #41
0x327C	0x4C09    LDR	R4, [PC, #36]
0x327E	0x6824    LDR	R4, [R4, #0]
0x3280	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x3282	0x202C    MOVS	R0, #44
0x3284	0x4C07    LDR	R4, [PC, #28]
0x3286	0x6824    LDR	R4, [R4, #0]
0x3288	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x328A	0x2101    MOVS	R1, #1
0x328C	0xB249    SXTB	R1, R1
0x328E	0x4807    LDR	R0, [PC, #28]
0x3290	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x3292	0xF8DDE000  LDR	LR, [SP, #0]
0x3296	0xB001    ADD	SP, SP, #4
0x3298	0x4770    BX	LR
0x329A	0xBF00    NOP
0x329C	0x40382000  	_TFT_Write_Command_Ptr+0
0x32A0	0x3FFC2000  	_TFT_DISP_HEIGHT+0
0x32A4	0x40342000  	_TFT_Set_Index_Ptr+0
0x32A8	0x01582000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x32AC	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0AB0	0xF24D0753  MOVW	R7, #53331
0x0AB4	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x0AB8	0x1E7F    SUBS	R7, R7, #1
0x0ABA	0xD1FD    BNE	L_Delay_10ms22
0x0ABC	0xBF00    NOP
0x0ABE	0xBF00    NOP
0x0AC0	0xBF00    NOP
0x0AC2	0xBF00    NOP
0x0AC4	0xBF00    NOP
0x0AC6	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0AC8	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x05C0	0xF2423753  MOVW	R7, #9043
0x05C4	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x05C8	0x1E7F    SUBS	R7, R7, #1
0x05CA	0xD1FD    BNE	L_Delay_100ms20
0x05CC	0xBF00    NOP
0x05CE	0xBF00    NOP
0x05D0	0xBF00    NOP
0x05D2	0xBF00    NOP
0x05D4	0xBF00    NOP
0x05D6	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x05D8	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x05DC	0x4801    LDR	R0, [PC, #4]
0x05DE	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x05E0	0x4770    BX	LR
0x05E2	0xBF00    NOP
0x05E4	0x01592000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x25C8	0xB081    SUB	SP, SP, #4
0x25CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x25CE	0xF7FEFFE1  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x25D2	0xF7FDFFF5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x25D6	0x2101    MOVS	R1, #1
0x25D8	0xB249    SXTB	R1, R1
0x25DA	0x4895    LDR	R0, [PC, #596]
0x25DC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x25DE	0xF7FDFFEF  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x25E2	0xF7FDFFED  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x25E6	0x2100    MOVS	R1, #0
0x25E8	0xB249    SXTB	R1, R1
0x25EA	0x4892    LDR	R0, [PC, #584]
0x25EC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x25EE	0x2001    MOVS	R0, #1
0x25F0	0x4C91    LDR	R4, [PC, #580]
0x25F2	0x6824    LDR	R4, [R4, #0]
0x25F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x25F6	0xF7FDFFD7  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x25FA	0x2028    MOVS	R0, #40
0x25FC	0x4C8E    LDR	R4, [PC, #568]
0x25FE	0x6824    LDR	R4, [R4, #0]
0x2600	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x2602	0x20CF    MOVS	R0, #207
0x2604	0x4C8C    LDR	R4, [PC, #560]
0x2606	0x6824    LDR	R4, [R4, #0]
0x2608	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x260A	0x2000    MOVS	R0, #0
0x260C	0x4C8B    LDR	R4, [PC, #556]
0x260E	0x6824    LDR	R4, [R4, #0]
0x2610	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x2612	0x2083    MOVS	R0, #131
0x2614	0x4C89    LDR	R4, [PC, #548]
0x2616	0x6824    LDR	R4, [R4, #0]
0x2618	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x261A	0x2030    MOVS	R0, #48
0x261C	0x4C87    LDR	R4, [PC, #540]
0x261E	0x6824    LDR	R4, [R4, #0]
0x2620	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x2622	0x20ED    MOVS	R0, #237
0x2624	0x4C84    LDR	R4, [PC, #528]
0x2626	0x6824    LDR	R4, [R4, #0]
0x2628	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x262A	0x2064    MOVS	R0, #100
0x262C	0x4C83    LDR	R4, [PC, #524]
0x262E	0x6824    LDR	R4, [R4, #0]
0x2630	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x2632	0x2003    MOVS	R0, #3
0x2634	0x4C81    LDR	R4, [PC, #516]
0x2636	0x6824    LDR	R4, [R4, #0]
0x2638	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x263A	0x2012    MOVS	R0, #18
0x263C	0x4C7F    LDR	R4, [PC, #508]
0x263E	0x6824    LDR	R4, [R4, #0]
0x2640	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x2642	0x2081    MOVS	R0, #129
0x2644	0x4C7D    LDR	R4, [PC, #500]
0x2646	0x6824    LDR	R4, [R4, #0]
0x2648	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x264A	0x20E8    MOVS	R0, #232
0x264C	0x4C7A    LDR	R4, [PC, #488]
0x264E	0x6824    LDR	R4, [R4, #0]
0x2650	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x2652	0x2085    MOVS	R0, #133
0x2654	0x4C79    LDR	R4, [PC, #484]
0x2656	0x6824    LDR	R4, [R4, #0]
0x2658	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x265A	0x2001    MOVS	R0, #1
0x265C	0x4C77    LDR	R4, [PC, #476]
0x265E	0x6824    LDR	R4, [R4, #0]
0x2660	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x2662	0x2079    MOVS	R0, #121
0x2664	0x4C75    LDR	R4, [PC, #468]
0x2666	0x6824    LDR	R4, [R4, #0]
0x2668	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x266A	0x20CB    MOVS	R0, #203
0x266C	0x4C72    LDR	R4, [PC, #456]
0x266E	0x6824    LDR	R4, [R4, #0]
0x2670	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x2672	0x2039    MOVS	R0, #57
0x2674	0x4C71    LDR	R4, [PC, #452]
0x2676	0x6824    LDR	R4, [R4, #0]
0x2678	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x267A	0x202C    MOVS	R0, #44
0x267C	0x4C6F    LDR	R4, [PC, #444]
0x267E	0x6824    LDR	R4, [R4, #0]
0x2680	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x2682	0x2000    MOVS	R0, #0
0x2684	0x4C6D    LDR	R4, [PC, #436]
0x2686	0x6824    LDR	R4, [R4, #0]
0x2688	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x268A	0x2034    MOVS	R0, #52
0x268C	0x4C6B    LDR	R4, [PC, #428]
0x268E	0x6824    LDR	R4, [R4, #0]
0x2690	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x2692	0x2002    MOVS	R0, #2
0x2694	0x4C69    LDR	R4, [PC, #420]
0x2696	0x6824    LDR	R4, [R4, #0]
0x2698	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x269A	0x20F7    MOVS	R0, #247
0x269C	0x4C66    LDR	R4, [PC, #408]
0x269E	0x6824    LDR	R4, [R4, #0]
0x26A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x26A2	0x2020    MOVS	R0, #32
0x26A4	0x4C65    LDR	R4, [PC, #404]
0x26A6	0x6824    LDR	R4, [R4, #0]
0x26A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x26AA	0x20EA    MOVS	R0, #234
0x26AC	0x4C62    LDR	R4, [PC, #392]
0x26AE	0x6824    LDR	R4, [R4, #0]
0x26B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x26B2	0x2000    MOVS	R0, #0
0x26B4	0x4C61    LDR	R4, [PC, #388]
0x26B6	0x6824    LDR	R4, [R4, #0]
0x26B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x26BA	0x2000    MOVS	R0, #0
0x26BC	0x4C5F    LDR	R4, [PC, #380]
0x26BE	0x6824    LDR	R4, [R4, #0]
0x26C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x26C2	0x20C0    MOVS	R0, #192
0x26C4	0x4C5C    LDR	R4, [PC, #368]
0x26C6	0x6824    LDR	R4, [R4, #0]
0x26C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x26CA	0x2026    MOVS	R0, #38
0x26CC	0x4C5B    LDR	R4, [PC, #364]
0x26CE	0x6824    LDR	R4, [R4, #0]
0x26D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x26D2	0x20C1    MOVS	R0, #193
0x26D4	0x4C58    LDR	R4, [PC, #352]
0x26D6	0x6824    LDR	R4, [R4, #0]
0x26D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x26DA	0x2011    MOVS	R0, #17
0x26DC	0x4C57    LDR	R4, [PC, #348]
0x26DE	0x6824    LDR	R4, [R4, #0]
0x26E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x26E2	0x20C5    MOVS	R0, #197
0x26E4	0x4C54    LDR	R4, [PC, #336]
0x26E6	0x6824    LDR	R4, [R4, #0]
0x26E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x26EA	0x2035    MOVS	R0, #53
0x26EC	0x4C53    LDR	R4, [PC, #332]
0x26EE	0x6824    LDR	R4, [R4, #0]
0x26F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x26F2	0x203E    MOVS	R0, #62
0x26F4	0x4C51    LDR	R4, [PC, #324]
0x26F6	0x6824    LDR	R4, [R4, #0]
0x26F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x26FA	0x20C7    MOVS	R0, #199
0x26FC	0x4C4E    LDR	R4, [PC, #312]
0x26FE	0x6824    LDR	R4, [R4, #0]
0x2700	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x2702	0x20BE    MOVS	R0, #190
0x2704	0x4C4D    LDR	R4, [PC, #308]
0x2706	0x6824    LDR	R4, [R4, #0]
0x2708	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x270A	0x2036    MOVS	R0, #54
0x270C	0x4C4A    LDR	R4, [PC, #296]
0x270E	0x6824    LDR	R4, [R4, #0]
0x2710	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x2712	0x484B    LDR	R0, [PC, #300]
0x2714	0x7800    LDRB	R0, [R0, #0]
0x2716	0x285A    CMP	R0, #90
0x2718	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x271A	0xF7FDFF5F  BL	_Is_TFT_Rotated_180+0
0x271E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x2720	0x2088    MOVS	R0, #136
0x2722	0x4C46    LDR	R4, [PC, #280]
0x2724	0x6824    LDR	R4, [R4, #0]
0x2726	0x47A0    BLX	R4
0x2728	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x272A	0x2048    MOVS	R0, #72
0x272C	0x4C43    LDR	R4, [PC, #268]
0x272E	0x6824    LDR	R4, [R4, #0]
0x2730	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x2732	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x2734	0xF7FDFF52  BL	_Is_TFT_Rotated_180+0
0x2738	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x273A	0x20E8    MOVS	R0, #232
0x273C	0x4C3F    LDR	R4, [PC, #252]
0x273E	0x6824    LDR	R4, [R4, #0]
0x2740	0x47A0    BLX	R4
0x2742	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x2744	0x2028    MOVS	R0, #40
0x2746	0x4C3D    LDR	R4, [PC, #244]
0x2748	0x6824    LDR	R4, [R4, #0]
0x274A	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x274C	0x203A    MOVS	R0, #58
0x274E	0x4C3A    LDR	R4, [PC, #232]
0x2750	0x6824    LDR	R4, [R4, #0]
0x2752	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x2754	0x2055    MOVS	R0, #85
0x2756	0x4C39    LDR	R4, [PC, #228]
0x2758	0x6824    LDR	R4, [R4, #0]
0x275A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x275C	0x20B1    MOVS	R0, #177
0x275E	0x4C36    LDR	R4, [PC, #216]
0x2760	0x6824    LDR	R4, [R4, #0]
0x2762	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x2764	0x2000    MOVS	R0, #0
0x2766	0x4C35    LDR	R4, [PC, #212]
0x2768	0x6824    LDR	R4, [R4, #0]
0x276A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x276C	0x201B    MOVS	R0, #27
0x276E	0x4C33    LDR	R4, [PC, #204]
0x2770	0x6824    LDR	R4, [R4, #0]
0x2772	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x2774	0x20F2    MOVS	R0, #242
0x2776	0x4C30    LDR	R4, [PC, #192]
0x2778	0x6824    LDR	R4, [R4, #0]
0x277A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x277C	0x2008    MOVS	R0, #8
0x277E	0x4C2F    LDR	R4, [PC, #188]
0x2780	0x6824    LDR	R4, [R4, #0]
0x2782	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x2784	0x2026    MOVS	R0, #38
0x2786	0x4C2C    LDR	R4, [PC, #176]
0x2788	0x6824    LDR	R4, [R4, #0]
0x278A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x278C	0x2001    MOVS	R0, #1
0x278E	0x4C2B    LDR	R4, [PC, #172]
0x2790	0x6824    LDR	R4, [R4, #0]
0x2792	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x2794	0x20E0    MOVS	R0, #224
0x2796	0x4C28    LDR	R4, [PC, #160]
0x2798	0x6824    LDR	R4, [R4, #0]
0x279A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x279C	0x201F    MOVS	R0, #31
0x279E	0x4C27    LDR	R4, [PC, #156]
0x27A0	0x6824    LDR	R4, [R4, #0]
0x27A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x27A4	0x201A    MOVS	R0, #26
0x27A6	0x4C25    LDR	R4, [PC, #148]
0x27A8	0x6824    LDR	R4, [R4, #0]
0x27AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x27AC	0x2018    MOVS	R0, #24
0x27AE	0x4C23    LDR	R4, [PC, #140]
0x27B0	0x6824    LDR	R4, [R4, #0]
0x27B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x27B4	0x200A    MOVS	R0, #10
0x27B6	0x4C21    LDR	R4, [PC, #132]
0x27B8	0x6824    LDR	R4, [R4, #0]
0x27BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x27BC	0x200F    MOVS	R0, #15
0x27BE	0x4C1F    LDR	R4, [PC, #124]
0x27C0	0x6824    LDR	R4, [R4, #0]
0x27C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x27C4	0x2006    MOVS	R0, #6
0x27C6	0x4C1D    LDR	R4, [PC, #116]
0x27C8	0x6824    LDR	R4, [R4, #0]
0x27CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x27CC	0x2045    MOVS	R0, #69
0x27CE	0x4C1B    LDR	R4, [PC, #108]
0x27D0	0x6824    LDR	R4, [R4, #0]
0x27D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x27D4	0x2087    MOVS	R0, #135
0x27D6	0x4C19    LDR	R4, [PC, #100]
0x27D8	0x6824    LDR	R4, [R4, #0]
0x27DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x27DC	0x2032    MOVS	R0, #50
0x27DE	0x4C17    LDR	R4, [PC, #92]
0x27E0	0x6824    LDR	R4, [R4, #0]
0x27E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x27E4	0x200A    MOVS	R0, #10
0x27E6	0x4C15    LDR	R4, [PC, #84]
0x27E8	0x6824    LDR	R4, [R4, #0]
0x27EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x27EC	0x2007    MOVS	R0, #7
0x27EE	0x4C13    LDR	R4, [PC, #76]
0x27F0	0x6824    LDR	R4, [R4, #0]
0x27F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x27F4	0x2002    MOVS	R0, #2
0x27F6	0x4C11    LDR	R4, [PC, #68]
0x27F8	0x6824    LDR	R4, [R4, #0]
0x27FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x27FC	0x2007    MOVS	R0, #7
0x27FE	0x4C0F    LDR	R4, [PC, #60]
0x2800	0x6824    LDR	R4, [R4, #0]
0x2802	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x2804	0x2005    MOVS	R0, #5
0x2806	0x4C0D    LDR	R4, [PC, #52]
0x2808	0x6824    LDR	R4, [R4, #0]
0x280A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x280C	0x2000    MOVS	R0, #0
0x280E	0x4C0B    LDR	R4, [PC, #44]
0x2810	0x6824    LDR	R4, [R4, #0]
0x2812	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x2814	0x20E1    MOVS	R0, #225
0x2816	0x4C08    LDR	R4, [PC, #32]
0x2818	0x6824    LDR	R4, [R4, #0]
0x281A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x281C	0x2000    MOVS	R0, #0
0x281E	0x4C07    LDR	R4, [PC, #28]
0x2820	0x6824    LDR	R4, [R4, #0]
0x2822	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x2824	0x2025    MOVS	R0, #37
0x2826	0x4C05    LDR	R4, [PC, #20]
0x2828	0x6824    LDR	R4, [R4, #0]
0x282A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x282C	0x2027    MOVS	R0, #39
0x282E	0xE009    B	#18
0x2830	0x02A04242  	TFT_RST+0
0x2834	0x02BC4242  	TFT_CS+0
0x2838	0x40342000  	_TFT_Set_Index_Ptr+0
0x283C	0x40382000  	_TFT_Write_Command_Ptr+0
0x2840	0x01582000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2844	0x4C4F    LDR	R4, [PC, #316]
0x2846	0x6824    LDR	R4, [R4, #0]
0x2848	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x284A	0x2005    MOVS	R0, #5
0x284C	0x4C4D    LDR	R4, [PC, #308]
0x284E	0x6824    LDR	R4, [R4, #0]
0x2850	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x2852	0x2010    MOVS	R0, #16
0x2854	0x4C4B    LDR	R4, [PC, #300]
0x2856	0x6824    LDR	R4, [R4, #0]
0x2858	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x285A	0x2009    MOVS	R0, #9
0x285C	0x4C49    LDR	R4, [PC, #292]
0x285E	0x6824    LDR	R4, [R4, #0]
0x2860	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x2862	0x203A    MOVS	R0, #58
0x2864	0x4C47    LDR	R4, [PC, #284]
0x2866	0x6824    LDR	R4, [R4, #0]
0x2868	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x286A	0x2078    MOVS	R0, #120
0x286C	0x4C45    LDR	R4, [PC, #276]
0x286E	0x6824    LDR	R4, [R4, #0]
0x2870	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x2872	0x204D    MOVS	R0, #77
0x2874	0x4C43    LDR	R4, [PC, #268]
0x2876	0x6824    LDR	R4, [R4, #0]
0x2878	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x287A	0x2005    MOVS	R0, #5
0x287C	0x4C41    LDR	R4, [PC, #260]
0x287E	0x6824    LDR	R4, [R4, #0]
0x2880	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x2882	0x2018    MOVS	R0, #24
0x2884	0x4C3F    LDR	R4, [PC, #252]
0x2886	0x6824    LDR	R4, [R4, #0]
0x2888	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x288A	0x200D    MOVS	R0, #13
0x288C	0x4C3D    LDR	R4, [PC, #244]
0x288E	0x6824    LDR	R4, [R4, #0]
0x2890	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x2892	0x2038    MOVS	R0, #56
0x2894	0x4C3B    LDR	R4, [PC, #236]
0x2896	0x6824    LDR	R4, [R4, #0]
0x2898	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x289A	0x203A    MOVS	R0, #58
0x289C	0x4C39    LDR	R4, [PC, #228]
0x289E	0x6824    LDR	R4, [R4, #0]
0x28A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x28A2	0x201F    MOVS	R0, #31
0x28A4	0x4C37    LDR	R4, [PC, #220]
0x28A6	0x6824    LDR	R4, [R4, #0]
0x28A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x28AA	0x202A    MOVS	R0, #42
0x28AC	0x4C36    LDR	R4, [PC, #216]
0x28AE	0x6824    LDR	R4, [R4, #0]
0x28B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x28B2	0x2000    MOVS	R0, #0
0x28B4	0x4C33    LDR	R4, [PC, #204]
0x28B6	0x6824    LDR	R4, [R4, #0]
0x28B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x28BA	0x2000    MOVS	R0, #0
0x28BC	0x4C31    LDR	R4, [PC, #196]
0x28BE	0x6824    LDR	R4, [R4, #0]
0x28C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x28C2	0x4832    LDR	R0, [PC, #200]
0x28C4	0x8800    LDRH	R0, [R0, #0]
0x28C6	0x1E40    SUBS	R0, R0, #1
0x28C8	0xB280    UXTH	R0, R0
0x28CA	0x0A04    LSRS	R4, R0, #8
0x28CC	0xB2E0    UXTB	R0, R4
0x28CE	0x4C2D    LDR	R4, [PC, #180]
0x28D0	0x6824    LDR	R4, [R4, #0]
0x28D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x28D4	0x482D    LDR	R0, [PC, #180]
0x28D6	0x8800    LDRH	R0, [R0, #0]
0x28D8	0x1E44    SUBS	R4, R0, #1
0x28DA	0xB2E0    UXTB	R0, R4
0x28DC	0x4C29    LDR	R4, [PC, #164]
0x28DE	0x6824    LDR	R4, [R4, #0]
0x28E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x28E2	0x202B    MOVS	R0, #43
0x28E4	0x4C28    LDR	R4, [PC, #160]
0x28E6	0x6824    LDR	R4, [R4, #0]
0x28E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x28EA	0x2000    MOVS	R0, #0
0x28EC	0x4C25    LDR	R4, [PC, #148]
0x28EE	0x6824    LDR	R4, [R4, #0]
0x28F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x28F2	0x2000    MOVS	R0, #0
0x28F4	0x4C23    LDR	R4, [PC, #140]
0x28F6	0x6824    LDR	R4, [R4, #0]
0x28F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x28FA	0x4825    LDR	R0, [PC, #148]
0x28FC	0x8800    LDRH	R0, [R0, #0]
0x28FE	0x1E40    SUBS	R0, R0, #1
0x2900	0xB280    UXTH	R0, R0
0x2902	0x0A04    LSRS	R4, R0, #8
0x2904	0xB2E0    UXTB	R0, R4
0x2906	0x4C1F    LDR	R4, [PC, #124]
0x2908	0x6824    LDR	R4, [R4, #0]
0x290A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x290C	0x4820    LDR	R0, [PC, #128]
0x290E	0x8800    LDRH	R0, [R0, #0]
0x2910	0x1E44    SUBS	R4, R0, #1
0x2912	0xB2E0    UXTB	R0, R4
0x2914	0x4C1B    LDR	R4, [PC, #108]
0x2916	0x6824    LDR	R4, [R4, #0]
0x2918	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x291A	0x20B7    MOVS	R0, #183
0x291C	0x4C1A    LDR	R4, [PC, #104]
0x291E	0x6824    LDR	R4, [R4, #0]
0x2920	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x2922	0x2007    MOVS	R0, #7
0x2924	0x4C17    LDR	R4, [PC, #92]
0x2926	0x6824    LDR	R4, [R4, #0]
0x2928	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x292A	0x20B6    MOVS	R0, #182
0x292C	0x4C16    LDR	R4, [PC, #88]
0x292E	0x6824    LDR	R4, [R4, #0]
0x2930	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x2932	0x200A    MOVS	R0, #10
0x2934	0x4C13    LDR	R4, [PC, #76]
0x2936	0x6824    LDR	R4, [R4, #0]
0x2938	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x293A	0x2082    MOVS	R0, #130
0x293C	0x4C11    LDR	R4, [PC, #68]
0x293E	0x6824    LDR	R4, [R4, #0]
0x2940	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x2942	0x2027    MOVS	R0, #39
0x2944	0x4C0F    LDR	R4, [PC, #60]
0x2946	0x6824    LDR	R4, [R4, #0]
0x2948	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x294A	0x2000    MOVS	R0, #0
0x294C	0x4C0D    LDR	R4, [PC, #52]
0x294E	0x6824    LDR	R4, [R4, #0]
0x2950	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x2952	0x2011    MOVS	R0, #17
0x2954	0x4C0C    LDR	R4, [PC, #48]
0x2956	0x6824    LDR	R4, [R4, #0]
0x2958	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x295A	0xF7FDFE31  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x295E	0x2029    MOVS	R0, #41
0x2960	0x4C09    LDR	R4, [PC, #36]
0x2962	0x6824    LDR	R4, [R4, #0]
0x2964	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x2966	0xF7FDFE2B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x296A	0x202C    MOVS	R0, #44
0x296C	0x4C06    LDR	R4, [PC, #24]
0x296E	0x6824    LDR	R4, [R4, #0]
0x2970	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x2972	0x2101    MOVS	R1, #1
0x2974	0xB249    SXTB	R1, R1
0x2976	0x4807    LDR	R0, [PC, #28]
0x2978	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x297A	0xF8DDE000  LDR	LR, [SP, #0]
0x297E	0xB001    ADD	SP, SP, #4
0x2980	0x4770    BX	LR
0x2982	0xBF00    NOP
0x2984	0x40382000  	_TFT_Write_Command_Ptr+0
0x2988	0x40342000  	_TFT_Set_Index_Ptr+0
0x298C	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x2990	0x3FFC2000  	_TFT_DISP_HEIGHT+0
0x2994	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x05A8	0xF6460729  MOVW	R7, #26665
0x05AC	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x05B0	0x1E7F    SUBS	R7, R7, #1
0x05B2	0xD1FD    BNE	L_Delay_5ms16
0x05B4	0xBF00    NOP
0x05B6	0xBF00    NOP
0x05B8	0xBF00    NOP
0x05BA	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x05BC	0x4770    BX	LR
; end of _Delay_5ms
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x47FC	0xB084    SUB	SP, SP, #16
0x47FE	0xF8CDE000  STR	LR, [SP, #0]
0x4802	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x4806	0x2200    MOVS	R2, #0
0x4808	0xB252    SXTB	R2, R2
0x480A	0x491A    LDR	R1, [PC, #104]
0x480C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x480E	0xF7FFF873  BL	__Lib_TFT_Is_SSD1963_Set+0
0x4812	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x4814	0x4918    LDR	R1, [PC, #96]
0x4816	0x8809    LDRH	R1, [R1, #0]
0x4818	0x1E4C    SUBS	R4, R1, #1
0x481A	0x4918    LDR	R1, [PC, #96]
0x481C	0x8809    LDRH	R1, [R1, #0]
0x481E	0x1E49    SUBS	R1, R1, #1
0x4820	0xB2A3    UXTH	R3, R4
0x4822	0xB28A    UXTH	R2, R1
0x4824	0x2100    MOVS	R1, #0
0x4826	0x2000    MOVS	R0, #0
0x4828	0x4C15    LDR	R4, [PC, #84]
0x482A	0x6824    LDR	R4, [R4, #0]
0x482C	0x47A0    BLX	R4
0x482E	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x4830	0x2100    MOVS	R1, #0
0x4832	0x2000    MOVS	R0, #0
0x4834	0x4C13    LDR	R4, [PC, #76]
0x4836	0x6824    LDR	R4, [R4, #0]
0x4838	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x483A	0x4910    LDR	R1, [PC, #64]
0x483C	0x880A    LDRH	R2, [R1, #0]
0x483E	0x490E    LDR	R1, [PC, #56]
0x4840	0x8809    LDRH	R1, [R1, #0]
0x4842	0x4351    MULS	R1, R2, R1
0x4844	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x4846	0x2100    MOVS	R1, #0
0x4848	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x484A	0x9A02    LDR	R2, [SP, #8]
0x484C	0x9901    LDR	R1, [SP, #4]
0x484E	0x4291    CMP	R1, R2
0x4850	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x4852	0xF8BD000C  LDRH	R0, [SP, #12]
0x4856	0x4C0C    LDR	R4, [PC, #48]
0x4858	0x6824    LDR	R4, [R4, #0]
0x485A	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x485C	0x9901    LDR	R1, [SP, #4]
0x485E	0x1C49    ADDS	R1, R1, #1
0x4860	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x4862	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x4864	0x2201    MOVS	R2, #1
0x4866	0xB252    SXTB	R2, R2
0x4868	0x4902    LDR	R1, [PC, #8]
0x486A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x486C	0xF8DDE000  LDR	LR, [SP, #0]
0x4870	0xB004    ADD	SP, SP, #16
0x4872	0x4770    BX	LR
0x4874	0x02BC4242  	TFT_CS+0
0x4878	0x3FFC2000  	_TFT_DISP_HEIGHT+0
0x487C	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x4880	0x40002000  	_TFT_SSD1963_Set_Address_Ptr+0
0x4884	0x40042000  	_TFT_Set_Address_Ptr+0
0x4888	0x40082000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x2408	0xB083    SUB	SP, SP, #12
0x240A	0xF8CDE000  STR	LR, [SP, #0]
0x240E	0xB29E    UXTH	R6, R3
0x2410	0xB293    UXTH	R3, R2
0x2412	0xB28A    UXTH	R2, R1
0x2414	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x2416	0x4C49    LDR	R4, [PC, #292]
0x2418	0x8824    LDRH	R4, [R4, #0]
0x241A	0xF5B47FF0  CMP	R4, #480
0x241E	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x2420	0x4C47    LDR	R4, [PC, #284]
0x2422	0x8824    LDRH	R4, [R4, #0]
0x2424	0xF5B47FF0  CMP	R4, #480
0x2428	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x242A	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x242C	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x2430	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x2434	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x2436	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x243A	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x243E	0x4C41    LDR	R4, [PC, #260]
0x2440	0x7824    LDRB	R4, [R4, #0]
0x2442	0x2C5A    CMP	R4, #90
0x2444	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x2446	0xF7FEF8C9  BL	_Is_TFT_Rotated_180+0
0x244A	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x244C	0xF1A80501  SUB	R5, R8, #1
0x2450	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x2452	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2454	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x2458	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x245A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x245E	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x2462	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x2466	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2468	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x246C	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x2470	0x1E7D    SUBS	R5, R7, #1
0x2472	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x2474	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x2476	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x247A	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x247C	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x2480	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2482	0xF7FEF8AB  BL	_Is_TFT_Rotated_180+0
0x2486	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x2488	0xF1A80501  SUB	R5, R8, #1
0x248C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x248E	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x2490	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x2494	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x2496	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x249A	0x1E7D    SUBS	R5, R7, #1
0x249C	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x249E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x24A0	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x24A4	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x24A6	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x24AA	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x24AC	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x24B0	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x24B4	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x24B8	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x24BC	0x202A    MOVS	R0, #42
0x24BE	0x4C22    LDR	R4, [PC, #136]
0x24C0	0x6824    LDR	R4, [R4, #0]
0x24C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x24C4	0xF8BD4004  LDRH	R4, [SP, #4]
0x24C8	0x0A24    LSRS	R4, R4, #8
0x24CA	0xB2E0    UXTB	R0, R4
0x24CC	0x4C1F    LDR	R4, [PC, #124]
0x24CE	0x6824    LDR	R4, [R4, #0]
0x24D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x24D2	0xF8BD0004  LDRH	R0, [SP, #4]
0x24D6	0x4C1D    LDR	R4, [PC, #116]
0x24D8	0x6824    LDR	R4, [R4, #0]
0x24DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x24DC	0xF8BD4006  LDRH	R4, [SP, #6]
0x24E0	0x0A24    LSRS	R4, R4, #8
0x24E2	0xB2E0    UXTB	R0, R4
0x24E4	0x4C19    LDR	R4, [PC, #100]
0x24E6	0x6824    LDR	R4, [R4, #0]
0x24E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x24EA	0xF8BD0006  LDRH	R0, [SP, #6]
0x24EE	0x4C17    LDR	R4, [PC, #92]
0x24F0	0x6824    LDR	R4, [R4, #0]
0x24F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x24F4	0x202B    MOVS	R0, #43
0x24F6	0x4C14    LDR	R4, [PC, #80]
0x24F8	0x6824    LDR	R4, [R4, #0]
0x24FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x24FC	0xF8BD4008  LDRH	R4, [SP, #8]
0x2500	0x0A24    LSRS	R4, R4, #8
0x2502	0xB2E0    UXTB	R0, R4
0x2504	0x4C11    LDR	R4, [PC, #68]
0x2506	0x6824    LDR	R4, [R4, #0]
0x2508	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x250A	0xF8BD0008  LDRH	R0, [SP, #8]
0x250E	0x4C0F    LDR	R4, [PC, #60]
0x2510	0x6824    LDR	R4, [R4, #0]
0x2512	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x2514	0xF8BD400A  LDRH	R4, [SP, #10]
0x2518	0x0A24    LSRS	R4, R4, #8
0x251A	0xB2E0    UXTB	R0, R4
0x251C	0x4C0B    LDR	R4, [PC, #44]
0x251E	0x6824    LDR	R4, [R4, #0]
0x2520	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x2522	0xF8BD000A  LDRH	R0, [SP, #10]
0x2526	0x4C09    LDR	R4, [PC, #36]
0x2528	0x6824    LDR	R4, [R4, #0]
0x252A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x252C	0x202C    MOVS	R0, #44
0x252E	0x4C06    LDR	R4, [PC, #24]
0x2530	0x6824    LDR	R4, [R4, #0]
0x2532	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x2534	0xF8DDE000  LDR	LR, [SP, #0]
0x2538	0xB003    ADD	SP, SP, #12
0x253A	0x4770    BX	LR
0x253C	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x2540	0x3FFC2000  	_TFT_DISP_HEIGHT+0
0x2544	0x01582000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2548	0x40342000  	_TFT_Set_Index_Ptr+0
0x254C	0x40382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x2550	0xB083    SUB	SP, SP, #12
0x2552	0xF8CDE000  STR	LR, [SP, #0]
0x2556	0xF8AD0004  STRH	R0, [SP, #4]
0x255A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x255E	0x2002    MOVS	R0, #2
0x2560	0x4C17    LDR	R4, [PC, #92]
0x2562	0x6824    LDR	R4, [R4, #0]
0x2564	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x2566	0xF8BD2004  LDRH	R2, [SP, #4]
0x256A	0x0A14    LSRS	R4, R2, #8
0x256C	0xB2E0    UXTB	R0, R4
0x256E	0x4C15    LDR	R4, [PC, #84]
0x2570	0x6824    LDR	R4, [R4, #0]
0x2572	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x2574	0x2003    MOVS	R0, #3
0x2576	0x4C12    LDR	R4, [PC, #72]
0x2578	0x6824    LDR	R4, [R4, #0]
0x257A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x257C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2580	0x4C10    LDR	R4, [PC, #64]
0x2582	0x6824    LDR	R4, [R4, #0]
0x2584	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x2586	0x2006    MOVS	R0, #6
0x2588	0x4C0D    LDR	R4, [PC, #52]
0x258A	0x6824    LDR	R4, [R4, #0]
0x258C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x258E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2592	0x0A14    LSRS	R4, R2, #8
0x2594	0xB2E0    UXTB	R0, R4
0x2596	0x4C0B    LDR	R4, [PC, #44]
0x2598	0x6824    LDR	R4, [R4, #0]
0x259A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x259C	0x2007    MOVS	R0, #7
0x259E	0x4C08    LDR	R4, [PC, #32]
0x25A0	0x6824    LDR	R4, [R4, #0]
0x25A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x25A4	0xF8BD0008  LDRH	R0, [SP, #8]
0x25A8	0x4C06    LDR	R4, [PC, #24]
0x25AA	0x6824    LDR	R4, [R4, #0]
0x25AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x25AE	0x2022    MOVS	R0, #34
0x25B0	0x4C03    LDR	R4, [PC, #12]
0x25B2	0x6824    LDR	R4, [R4, #0]
0x25B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x25B6	0xF8DDE000  LDR	LR, [SP, #0]
0x25BA	0xB003    ADD	SP, SP, #12
0x25BC	0x4770    BX	LR
0x25BE	0xBF00    NOP
0x25C0	0x40342000  	_TFT_Set_Index_Ptr+0
0x25C4	0x40382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x29CC	0xB083    SUB	SP, SP, #12
0x29CE	0xF8CDE000  STR	LR, [SP, #0]
0x29D2	0xF8AD0004  STRH	R0, [SP, #4]
0x29D6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x29DA	0x202A    MOVS	R0, #42
0x29DC	0x4C13    LDR	R4, [PC, #76]
0x29DE	0x6824    LDR	R4, [R4, #0]
0x29E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x29E2	0xF8BD2004  LDRH	R2, [SP, #4]
0x29E6	0x0A14    LSRS	R4, R2, #8
0x29E8	0xB2E0    UXTB	R0, R4
0x29EA	0x4C11    LDR	R4, [PC, #68]
0x29EC	0x6824    LDR	R4, [R4, #0]
0x29EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x29F0	0xF8BD0004  LDRH	R0, [SP, #4]
0x29F4	0x4C0E    LDR	R4, [PC, #56]
0x29F6	0x6824    LDR	R4, [R4, #0]
0x29F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x29FA	0x202B    MOVS	R0, #43
0x29FC	0x4C0B    LDR	R4, [PC, #44]
0x29FE	0x6824    LDR	R4, [R4, #0]
0x2A00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x2A02	0xF8BD2008  LDRH	R2, [SP, #8]
0x2A06	0x0A14    LSRS	R4, R2, #8
0x2A08	0xB2E0    UXTB	R0, R4
0x2A0A	0x4C09    LDR	R4, [PC, #36]
0x2A0C	0x6824    LDR	R4, [R4, #0]
0x2A0E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x2A10	0xF8BD0008  LDRH	R0, [SP, #8]
0x2A14	0x4C06    LDR	R4, [PC, #24]
0x2A16	0x6824    LDR	R4, [R4, #0]
0x2A18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x2A1A	0x202C    MOVS	R0, #44
0x2A1C	0x4C03    LDR	R4, [PC, #12]
0x2A1E	0x6824    LDR	R4, [R4, #0]
0x2A20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x2A22	0xF8DDE000  LDR	LR, [SP, #0]
0x2A26	0xB003    ADD	SP, SP, #12
0x2A28	0x4770    BX	LR
0x2A2A	0xBF00    NOP
0x2A2C	0x40342000  	_TFT_Set_Index_Ptr+0
0x2A30	0x40382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x2B04	0xB083    SUB	SP, SP, #12
0x2B06	0xF8CDE000  STR	LR, [SP, #0]
0x2B0A	0xF8AD0004  STRH	R0, [SP, #4]
0x2B0E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x2B12	0x4A2E    LDR	R2, [PC, #184]
0x2B14	0x7812    LDRB	R2, [R2, #0]
0x2B16	0x2A5A    CMP	R2, #90
0x2B18	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x2B1A	0x2002    MOVS	R0, #2
0x2B1C	0x4C2C    LDR	R4, [PC, #176]
0x2B1E	0x6824    LDR	R4, [R4, #0]
0x2B20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x2B22	0xF8BD2004  LDRH	R2, [SP, #4]
0x2B26	0x0A14    LSRS	R4, R2, #8
0x2B28	0xB2E0    UXTB	R0, R4
0x2B2A	0x4C2A    LDR	R4, [PC, #168]
0x2B2C	0x6824    LDR	R4, [R4, #0]
0x2B2E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x2B30	0x2003    MOVS	R0, #3
0x2B32	0x4C27    LDR	R4, [PC, #156]
0x2B34	0x6824    LDR	R4, [R4, #0]
0x2B36	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x2B38	0xF8BD0004  LDRH	R0, [SP, #4]
0x2B3C	0x4C25    LDR	R4, [PC, #148]
0x2B3E	0x6824    LDR	R4, [R4, #0]
0x2B40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x2B42	0x2006    MOVS	R0, #6
0x2B44	0x4C22    LDR	R4, [PC, #136]
0x2B46	0x6824    LDR	R4, [R4, #0]
0x2B48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x2B4A	0xF8BD2008  LDRH	R2, [SP, #8]
0x2B4E	0x0A14    LSRS	R4, R2, #8
0x2B50	0xB2E0    UXTB	R0, R4
0x2B52	0x4C20    LDR	R4, [PC, #128]
0x2B54	0x6824    LDR	R4, [R4, #0]
0x2B56	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x2B58	0x2007    MOVS	R0, #7
0x2B5A	0x4C1D    LDR	R4, [PC, #116]
0x2B5C	0x6824    LDR	R4, [R4, #0]
0x2B5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x2B60	0xF8BD0008  LDRH	R0, [SP, #8]
0x2B64	0x4C1B    LDR	R4, [PC, #108]
0x2B66	0x6824    LDR	R4, [R4, #0]
0x2B68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x2B6A	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x2B6C	0x2002    MOVS	R0, #2
0x2B6E	0x4C18    LDR	R4, [PC, #96]
0x2B70	0x6824    LDR	R4, [R4, #0]
0x2B72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x2B74	0xF8BD2008  LDRH	R2, [SP, #8]
0x2B78	0x0A14    LSRS	R4, R2, #8
0x2B7A	0xB2E0    UXTB	R0, R4
0x2B7C	0x4C15    LDR	R4, [PC, #84]
0x2B7E	0x6824    LDR	R4, [R4, #0]
0x2B80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x2B82	0x2003    MOVS	R0, #3
0x2B84	0x4C12    LDR	R4, [PC, #72]
0x2B86	0x6824    LDR	R4, [R4, #0]
0x2B88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x2B8A	0xF8BD0008  LDRH	R0, [SP, #8]
0x2B8E	0x4C11    LDR	R4, [PC, #68]
0x2B90	0x6824    LDR	R4, [R4, #0]
0x2B92	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x2B94	0x2006    MOVS	R0, #6
0x2B96	0x4C0E    LDR	R4, [PC, #56]
0x2B98	0x6824    LDR	R4, [R4, #0]
0x2B9A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x2B9C	0xF8BD2004  LDRH	R2, [SP, #4]
0x2BA0	0x0A14    LSRS	R4, R2, #8
0x2BA2	0xB2E0    UXTB	R0, R4
0x2BA4	0x4C0B    LDR	R4, [PC, #44]
0x2BA6	0x6824    LDR	R4, [R4, #0]
0x2BA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x2BAA	0x2007    MOVS	R0, #7
0x2BAC	0x4C08    LDR	R4, [PC, #32]
0x2BAE	0x6824    LDR	R4, [R4, #0]
0x2BB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x2BB2	0xF8BD0004  LDRH	R0, [SP, #4]
0x2BB6	0x4C07    LDR	R4, [PC, #28]
0x2BB8	0x6824    LDR	R4, [R4, #0]
0x2BBA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x2BBC	0x2022    MOVS	R0, #34
0x2BBE	0x4C04    LDR	R4, [PC, #16]
0x2BC0	0x6824    LDR	R4, [R4, #0]
0x2BC2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x2BC4	0xF8DDE000  LDR	LR, [SP, #0]
0x2BC8	0xB003    ADD	SP, SP, #12
0x2BCA	0x4770    BX	LR
0x2BCC	0x01582000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2BD0	0x40342000  	_TFT_Set_Index_Ptr+0
0x2BD4	0x40382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x2BD8	0xB083    SUB	SP, SP, #12
0x2BDA	0xF8CDE000  STR	LR, [SP, #0]
0x2BDE	0xF8AD0004  STRH	R0, [SP, #4]
0x2BE2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x2BE6	0x202A    MOVS	R0, #42
0x2BE8	0x4C13    LDR	R4, [PC, #76]
0x2BEA	0x6824    LDR	R4, [R4, #0]
0x2BEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x2BEE	0xF8BD2004  LDRH	R2, [SP, #4]
0x2BF2	0x0A14    LSRS	R4, R2, #8
0x2BF4	0xB2E0    UXTB	R0, R4
0x2BF6	0x4C11    LDR	R4, [PC, #68]
0x2BF8	0x6824    LDR	R4, [R4, #0]
0x2BFA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x2BFC	0xF8BD0004  LDRH	R0, [SP, #4]
0x2C00	0x4C0E    LDR	R4, [PC, #56]
0x2C02	0x6824    LDR	R4, [R4, #0]
0x2C04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x2C06	0x202B    MOVS	R0, #43
0x2C08	0x4C0B    LDR	R4, [PC, #44]
0x2C0A	0x6824    LDR	R4, [R4, #0]
0x2C0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x2C0E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2C12	0x0A14    LSRS	R4, R2, #8
0x2C14	0xB2E0    UXTB	R0, R4
0x2C16	0x4C09    LDR	R4, [PC, #36]
0x2C18	0x6824    LDR	R4, [R4, #0]
0x2C1A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x2C1C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2C20	0x4C06    LDR	R4, [PC, #24]
0x2C22	0x6824    LDR	R4, [R4, #0]
0x2C24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x2C26	0x202C    MOVS	R0, #44
0x2C28	0x4C03    LDR	R4, [PC, #12]
0x2C2A	0x6824    LDR	R4, [R4, #0]
0x2C2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x2C2E	0xF8DDE000  LDR	LR, [SP, #0]
0x2C32	0xB003    ADD	SP, SP, #12
0x2C34	0x4770    BX	LR
0x2C36	0xBF00    NOP
0x2C38	0x40342000  	_TFT_Set_Index_Ptr+0
0x2C3C	0x40382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x2A34	0xB083    SUB	SP, SP, #12
0x2A36	0xF8CDE000  STR	LR, [SP, #0]
0x2A3A	0xF8AD0004  STRH	R0, [SP, #4]
0x2A3E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x2A42	0x202A    MOVS	R0, #42
0x2A44	0x4C13    LDR	R4, [PC, #76]
0x2A46	0x6824    LDR	R4, [R4, #0]
0x2A48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x2A4A	0xF8BD2004  LDRH	R2, [SP, #4]
0x2A4E	0x0A14    LSRS	R4, R2, #8
0x2A50	0xB2E0    UXTB	R0, R4
0x2A52	0x4C11    LDR	R4, [PC, #68]
0x2A54	0x6824    LDR	R4, [R4, #0]
0x2A56	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x2A58	0xF8BD0004  LDRH	R0, [SP, #4]
0x2A5C	0x4C0E    LDR	R4, [PC, #56]
0x2A5E	0x6824    LDR	R4, [R4, #0]
0x2A60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x2A62	0x202B    MOVS	R0, #43
0x2A64	0x4C0B    LDR	R4, [PC, #44]
0x2A66	0x6824    LDR	R4, [R4, #0]
0x2A68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x2A6A	0xF8BD2008  LDRH	R2, [SP, #8]
0x2A6E	0x0A14    LSRS	R4, R2, #8
0x2A70	0xB2E0    UXTB	R0, R4
0x2A72	0x4C09    LDR	R4, [PC, #36]
0x2A74	0x6824    LDR	R4, [R4, #0]
0x2A76	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x2A78	0xF8BD0008  LDRH	R0, [SP, #8]
0x2A7C	0x4C06    LDR	R4, [PC, #24]
0x2A7E	0x6824    LDR	R4, [R4, #0]
0x2A80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x2A82	0x202C    MOVS	R0, #44
0x2A84	0x4C03    LDR	R4, [PC, #12]
0x2A86	0x6824    LDR	R4, [R4, #0]
0x2A88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x2A8A	0xF8DDE000  LDR	LR, [SP, #0]
0x2A8E	0xB003    ADD	SP, SP, #12
0x2A90	0x4770    BX	LR
0x2A92	0xBF00    NOP
0x2A94	0x40342000  	_TFT_Set_Index_Ptr+0
0x2A98	0x40382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x2A9C	0xB083    SUB	SP, SP, #12
0x2A9E	0xF8CDE000  STR	LR, [SP, #0]
0x2AA2	0xF8AD0004  STRH	R0, [SP, #4]
0x2AA6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x2AAA	0x202A    MOVS	R0, #42
0x2AAC	0x4C13    LDR	R4, [PC, #76]
0x2AAE	0x6824    LDR	R4, [R4, #0]
0x2AB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x2AB2	0xF8BD2004  LDRH	R2, [SP, #4]
0x2AB6	0x0A14    LSRS	R4, R2, #8
0x2AB8	0xB2E0    UXTB	R0, R4
0x2ABA	0x4C11    LDR	R4, [PC, #68]
0x2ABC	0x6824    LDR	R4, [R4, #0]
0x2ABE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x2AC0	0xF8BD0004  LDRH	R0, [SP, #4]
0x2AC4	0x4C0E    LDR	R4, [PC, #56]
0x2AC6	0x6824    LDR	R4, [R4, #0]
0x2AC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x2ACA	0x202B    MOVS	R0, #43
0x2ACC	0x4C0B    LDR	R4, [PC, #44]
0x2ACE	0x6824    LDR	R4, [R4, #0]
0x2AD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x2AD2	0xF8BD2008  LDRH	R2, [SP, #8]
0x2AD6	0x0A14    LSRS	R4, R2, #8
0x2AD8	0xB2E0    UXTB	R0, R4
0x2ADA	0x4C09    LDR	R4, [PC, #36]
0x2ADC	0x6824    LDR	R4, [R4, #0]
0x2ADE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x2AE0	0xF8BD0008  LDRH	R0, [SP, #8]
0x2AE4	0x4C06    LDR	R4, [PC, #24]
0x2AE6	0x6824    LDR	R4, [R4, #0]
0x2AE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x2AEA	0x202C    MOVS	R0, #44
0x2AEC	0x4C03    LDR	R4, [PC, #12]
0x2AEE	0x6824    LDR	R4, [R4, #0]
0x2AF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x2AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x2AF6	0xB003    ADD	SP, SP, #12
0x2AF8	0x4770    BX	LR
0x2AFA	0xBF00    NOP
0x2AFC	0x40342000  	_TFT_Set_Index_Ptr+0
0x2B00	0x40382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x39B0	0xB083    SUB	SP, SP, #12
0x39B2	0xF8CDE000  STR	LR, [SP, #0]
0x39B6	0xF8AD0004  STRH	R0, [SP, #4]
0x39BA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x39BE	0x202A    MOVS	R0, #42
0x39C0	0x4C13    LDR	R4, [PC, #76]
0x39C2	0x6824    LDR	R4, [R4, #0]
0x39C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x39C6	0xF8BD2004  LDRH	R2, [SP, #4]
0x39CA	0x0A14    LSRS	R4, R2, #8
0x39CC	0xB2E0    UXTB	R0, R4
0x39CE	0x4C11    LDR	R4, [PC, #68]
0x39D0	0x6824    LDR	R4, [R4, #0]
0x39D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x39D4	0xF8BD0004  LDRH	R0, [SP, #4]
0x39D8	0x4C0E    LDR	R4, [PC, #56]
0x39DA	0x6824    LDR	R4, [R4, #0]
0x39DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x39DE	0x202B    MOVS	R0, #43
0x39E0	0x4C0B    LDR	R4, [PC, #44]
0x39E2	0x6824    LDR	R4, [R4, #0]
0x39E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x39E6	0xF8BD2008  LDRH	R2, [SP, #8]
0x39EA	0x0A14    LSRS	R4, R2, #8
0x39EC	0xB2E0    UXTB	R0, R4
0x39EE	0x4C09    LDR	R4, [PC, #36]
0x39F0	0x6824    LDR	R4, [R4, #0]
0x39F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x39F4	0xF8BD0008  LDRH	R0, [SP, #8]
0x39F8	0x4C06    LDR	R4, [PC, #24]
0x39FA	0x6824    LDR	R4, [R4, #0]
0x39FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x39FE	0x202C    MOVS	R0, #44
0x3A00	0x4C03    LDR	R4, [PC, #12]
0x3A02	0x6824    LDR	R4, [R4, #0]
0x3A04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x3A06	0xF8DDE000  LDR	LR, [SP, #0]
0x3A0A	0xB003    ADD	SP, SP, #12
0x3A0C	0x4770    BX	LR
0x3A0E	0xBF00    NOP
0x3A10	0x40342000  	_TFT_Set_Index_Ptr+0
0x3A14	0x40382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x3940	0xB081    SUB	SP, SP, #4
0x3942	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x3946	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3948	0x4803    LDR	R0, [PC, #12]
0x394A	0xF7FCFFC1  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x394E	0xF8DDE000  LDR	LR, [SP, #0]
0x3952	0xB001    ADD	SP, SP, #4
0x3954	0x4770    BX	LR
0x3956	0xBF00    NOP
0x3958	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x08D0	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x08D2	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x08D6	0x4601    MOV	R1, R0
0x08D8	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x08DC	0x680B    LDR	R3, [R1, #0]
0x08DE	0xF3C312C0  UBFX	R2, R3, #7, #1
0x08E2	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x08E4	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x08E6	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x08E8	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x08EA	0xB001    ADD	SP, SP, #4
0x08EC	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x395C	0xB081    SUB	SP, SP, #4
0x395E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x3962	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3964	0x4803    LDR	R0, [PC, #12]
0x3966	0xF7FCFFB3  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x396A	0xF8DDE000  LDR	LR, [SP, #0]
0x396E	0xB001    ADD	SP, SP, #4
0x3970	0x4770    BX	LR
0x3972	0xBF00    NOP
0x3974	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x3924	0xB081    SUB	SP, SP, #4
0x3926	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x392A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x392C	0x4803    LDR	R0, [PC, #12]
0x392E	0xF7FCFFCF  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x3932	0xF8DDE000  LDR	LR, [SP, #0]
0x3936	0xB001    ADD	SP, SP, #4
0x3938	0x4770    BX	LR
0x393A	0xBF00    NOP
0x393C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x3994	0xB081    SUB	SP, SP, #4
0x3996	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x399A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x399C	0x4803    LDR	R0, [PC, #12]
0x399E	0xF7FCFF97  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x39A2	0xF8DDE000  LDR	LR, [SP, #0]
0x39A6	0xB001    ADD	SP, SP, #4
0x39A8	0x4770    BX	LR
0x39AA	0xBF00    NOP
0x39AC	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x3978	0xB081    SUB	SP, SP, #4
0x397A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x397E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3980	0x4803    LDR	R0, [PC, #12]
0x3982	0xF7FCFFA5  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x3986	0xF8DDE000  LDR	LR, [SP, #0]
0x398A	0xB001    ADD	SP, SP, #4
0x398C	0x4770    BX	LR
0x398E	0xBF00    NOP
0x3990	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x3908	0xB081    SUB	SP, SP, #4
0x390A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x390E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3910	0x4803    LDR	R0, [PC, #12]
0x3912	0xF7FCFFDD  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x3916	0xF8DDE000  LDR	LR, [SP, #0]
0x391A	0xB001    ADD	SP, SP, #4
0x391C	0x4770    BX	LR
0x391E	0xBF00    NOP
0x3920	0x14004001  	USART6_SR+0
; end of _UART6_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x3384	0xB083    SUB	SP, SP, #12
0x3386	0xF8CDE000  STR	LR, [SP, #0]
0x338A	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x338E	0x2201    MOVS	R2, #1
0x3390	0xB252    SXTB	R2, R2
0x3392	0x4912    LDR	R1, [PC, #72]
0x3394	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x3396	0xA901    ADD	R1, SP, #4
0x3398	0x9102    STR	R1, [SP, #8]
0x339A	0x1C49    ADDS	R1, R1, #1
0x339C	0x7809    LDRB	R1, [R1, #0]
0x339E	0xB2C8    UXTB	R0, R1
0x33A0	0xF7FDF856  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x33A4	0x2200    MOVS	R2, #0
0x33A6	0xB252    SXTB	R2, R2
0x33A8	0x490D    LDR	R1, [PC, #52]
0x33AA	0x600A    STR	R2, [R1, #0]
0x33AC	0xBF00    NOP
0x33AE	0x2201    MOVS	R2, #1
0x33B0	0xB252    SXTB	R2, R2
0x33B2	0x490B    LDR	R1, [PC, #44]
0x33B4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x33B6	0x9902    LDR	R1, [SP, #8]
0x33B8	0x7809    LDRB	R1, [R1, #0]
0x33BA	0xB2C8    UXTB	R0, R1
0x33BC	0xF7FDF848  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x33C0	0x2200    MOVS	R2, #0
0x33C2	0xB252    SXTB	R2, R2
0x33C4	0x4906    LDR	R1, [PC, #24]
0x33C6	0x600A    STR	R2, [R1, #0]
0x33C8	0xBF00    NOP
0x33CA	0x2201    MOVS	R2, #1
0x33CC	0xB252    SXTB	R2, R2
0x33CE	0x4904    LDR	R1, [PC, #16]
0x33D0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x33D2	0xF8DDE000  LDR	LR, [SP, #0]
0x33D6	0xB003    ADD	SP, SP, #12
0x33D8	0x4770    BX	LR
0x33DA	0xBF00    NOP
0x33DC	0x02B04242  	TFT_RS+0
0x33E0	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x3358	0x2201    MOVS	R2, #1
0x335A	0xB252    SXTB	R2, R2
0x335C	0x4906    LDR	R1, [PC, #24]
0x335E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x3360	0x4906    LDR	R1, [PC, #24]
0x3362	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x3364	0x2200    MOVS	R2, #0
0x3366	0xB252    SXTB	R2, R2
0x3368	0x4905    LDR	R1, [PC, #20]
0x336A	0x600A    STR	R2, [R1, #0]
0x336C	0xBF00    NOP
0x336E	0x2201    MOVS	R2, #1
0x3370	0xB252    SXTB	R2, R2
0x3372	0x4903    LDR	R1, [PC, #12]
0x3374	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x3376	0x4770    BX	LR
0x3378	0x02B04242  	TFT_RS+0
0x337C	0x10144002  	TFT_DataPort+0
0x3380	0x02AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x32F8	0xB081    SUB	SP, SP, #4
0x32FA	0xF8CDE000  STR	LR, [SP, #0]
0x32FE	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x3300	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x3302	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x3304	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x3306	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x3308	0x09E1    LSRS	R1, R4, #7
0x330A	0xB2C9    UXTB	R1, R1
0x330C	0x2901    CMP	R1, #1
0x330E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x3310	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x3312	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x3314	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x3316	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x3318	0xF7FEF99E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x331C	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x331E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x3320	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x3322	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x3324	0x09E1    LSRS	R1, R4, #7
0x3326	0xB2C9    UXTB	R1, R1
0x3328	0x2901    CMP	R1, #1
0x332A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x332C	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x332E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x3330	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x3332	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x3334	0xF7FEF990  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x3338	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x333A	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x333C	0x09D9    LSRS	R1, R3, #7
0x333E	0xB2C9    UXTB	R1, R1
0x3340	0x2901    CMP	R1, #1
0x3342	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x3344	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x3346	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x3348	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x334A	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x334C	0xF7FEF984  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x3350	0xF8DDE000  LDR	LR, [SP, #0]
0x3354	0xB001    ADD	SP, SP, #4
0x3356	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x38F8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x38FA	0x4802    LDR	R0, [PC, #8]
0x38FC	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x38FE	0xB001    ADD	SP, SP, #4
0x3900	0x4770    BX	LR
0x3902	0xBF00    NOP
0x3904	0x01542000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Write_Text:
;__Lib_TFT.c, 1275 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4ADC	0xB083    SUB	SP, SP, #12
0x4ADE	0xF8CDE000  STR	LR, [SP, #0]
0x4AE2	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1278 :: 		
0x4AE4	0x4B1C    LDR	R3, [PC, #112]
0x4AE6	0x881B    LDRH	R3, [R3, #0]
0x4AE8	0x4299    CMP	R1, R3
0x4AEA	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1279 :: 		
0x4AEC	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1280 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4AEE	0x4B1B    LDR	R3, [PC, #108]
0x4AF0	0x881B    LDRH	R3, [R3, #0]
0x4AF2	0x429A    CMP	R2, R3
0x4AF4	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1281 :: 		
0x4AF6	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1283 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4AF8	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1284 :: 		
0x4AFA	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x4AFE	0xB288    UXTH	R0, R1
0x4B00	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x4B02	0xF7FEFBD5  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x4B06	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1285 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x4B0A	0x9B02    LDR	R3, [SP, #8]
0x4B0C	0x181B    ADDS	R3, R3, R0
0x4B0E	0x781B    LDRB	R3, [R3, #0]
0x4B10	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1286 :: 		
0x4B12	0x4B13    LDR	R3, [PC, #76]
0x4B14	0x781B    LDRB	R3, [R3, #0]
0x4B16	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1287 :: 		
0x4B18	0x9B02    LDR	R3, [SP, #8]
0x4B1A	0x181B    ADDS	R3, R3, R0
0x4B1C	0x781B    LDRB	R3, [R3, #0]
0x4B1E	0xF8AD0004  STRH	R0, [SP, #4]
0x4B22	0xB298    UXTH	R0, R3
0x4B24	0xF7FEFD5E  BL	__Lib_TFT__TFT_Write_Char_E+0
0x4B28	0xF8BD0004  LDRH	R0, [SP, #4]
0x4B2C	0x1C41    ADDS	R1, R0, #1
0x4B2E	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x4B30	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1289 :: 		
; i start address is: 0 (R0)
0x4B32	0x9B02    LDR	R3, [SP, #8]
0x4B34	0x181B    ADDS	R3, R3, R0
0x4B36	0x781B    LDRB	R3, [R3, #0]
0x4B38	0xF8AD0004  STRH	R0, [SP, #4]
0x4B3C	0xB298    UXTH	R0, R3
0x4B3E	0xF7FEFC51  BL	__Lib_TFT__TFT_Write_Char+0
0x4B42	0xF8BD0004  LDRH	R0, [SP, #4]
0x4B46	0x1C41    ADDS	R1, R0, #1
0x4B48	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x4B4A	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x4B4C	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1290 :: 		
L_end_TFT_Write_Text:
0x4B4E	0xF8DDE000  LDR	LR, [SP, #0]
0x4B52	0xB003    ADD	SP, SP, #12
0x4B54	0x4770    BX	LR
0x4B56	0xBF00    NOP
0x4B58	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x4B5C	0x3FFC2000  	_TFT_DISP_HEIGHT+0
0x4B60	0x40272000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3370 :: 		
; ch start address is: 0 (R0)
0x35E4	0xB08B    SUB	SP, SP, #44
0x35E6	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3372 :: 		
;__Lib_TFT.c, 3374 :: 		
0x35EA	0xF2400100  MOVW	R1, #0
0x35EE	0xF8AD1026  STRH	R1, [SP, #38]
0x35F2	0x2100    MOVS	R1, #0
0x35F4	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3375 :: 		
;__Lib_TFT.c, 3382 :: 		
0x35F8	0x49B5    LDR	R1, [PC, #724]
0x35FA	0x8809    LDRH	R1, [R1, #0]
0x35FC	0x4288    CMP	R0, R1
0x35FE	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3383 :: 		
0x3600	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3384 :: 		
; ch start address is: 0 (R0)
0x3602	0x49B4    LDR	R1, [PC, #720]
0x3604	0x8809    LDRH	R1, [R1, #0]
0x3606	0x4288    CMP	R0, R1
0x3608	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3385 :: 		
0x360A	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3388 :: 		
; ch start address is: 0 (R0)
0x360C	0x49B0    LDR	R1, [PC, #704]
0x360E	0x8809    LDRH	R1, [R1, #0]
0x3610	0x1A41    SUB	R1, R0, R1
0x3612	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x3614	0x008A    LSLS	R2, R1, #2
0x3616	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3389 :: 		
0x3618	0x49AF    LDR	R1, [PC, #700]
0x361A	0x6809    LDR	R1, [R1, #0]
0x361C	0x3108    ADDS	R1, #8
0x361E	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3392 :: 		
0x3620	0x4608    MOV	R0, R1
0x3622	0x2104    MOVS	R1, #4
0x3624	0xF7FEF858  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3393 :: 		
; ptr start address is: 0 (R0)
0x3628	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3395 :: 		
0x362A	0x7803    LDRB	R3, [R0, #0]
0x362C	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3397 :: 		
0x3630	0x1C41    ADDS	R1, R0, #1
0x3632	0x7809    LDRB	R1, [R1, #0]
0x3634	0xB2CA    UXTB	R2, R1
0x3636	0x1C81    ADDS	R1, R0, #2
0x3638	0x7809    LDRB	R1, [R1, #0]
0x363A	0x0209    LSLS	R1, R1, #8
0x363C	0x1852    ADDS	R2, R2, R1
0x363E	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x3640	0x7809    LDRB	R1, [R1, #0]
0x3642	0x0409    LSLS	R1, R1, #16
0x3644	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3399 :: 		
0x3646	0x49A4    LDR	R1, [PC, #656]
0x3648	0x6809    LDR	R1, [R1, #0]
0x364A	0x1889    ADDS	R1, R1, R2
0x364C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3401 :: 		
0x364E	0x08DA    LSRS	R2, R3, #3
0x3650	0xB2D2    UXTB	R2, R2
0x3652	0x49A3    LDR	R1, [PC, #652]
0x3654	0x8809    LDRH	R1, [R1, #0]
0x3656	0x4351    MULS	R1, R2, R1
0x3658	0xB289    UXTH	R1, R1
0x365A	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3402 :: 		
0x365C	0xF0030107  AND	R1, R3, #7
0x3660	0xB2C9    UXTB	R1, R1
0x3662	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3403 :: 		
0x3664	0x499E    LDR	R1, [PC, #632]
0x3666	0x880A    LDRH	R2, [R1, #0]
0x3668	0x9906    LDR	R1, [SP, #24]
0x366A	0x1889    ADDS	R1, R1, R2
0x366C	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3404 :: 		
0x366E	0x9906    LDR	R1, [SP, #24]
0x3670	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3405 :: 		
0x3672	0xAC05    ADD	R4, SP, #20
0x3674	0x4622    MOV	R2, R4
0x3676	0x9906    LDR	R1, [SP, #24]
0x3678	0x9804    LDR	R0, [SP, #16]
0x367A	0x4C9A    LDR	R4, [PC, #616]
0x367C	0x6824    LDR	R4, [R4, #0]
0x367E	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x3680	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3406 :: 		
0x3682	0x9A05    LDR	R2, [SP, #20]
0x3684	0x9904    LDR	R1, [SP, #16]
0x3686	0x1889    ADDS	R1, R1, R2
0x3688	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3407 :: 		
0x368A	0x9A05    LDR	R2, [SP, #20]
0x368C	0x9906    LDR	R1, [SP, #24]
0x368E	0x1A89    SUB	R1, R1, R2
0x3690	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3409 :: 		
0x3692	0x2100    MOVS	R1, #0
0x3694	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3410 :: 		
0x3696	0x4994    LDR	R1, [PC, #592]
0x3698	0x7809    LDRB	R1, [R1, #0]
0x369A	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x369C	0x4992    LDR	R1, [PC, #584]
0x369E	0x7809    LDRB	R1, [R1, #0]
0x36A0	0x2902    CMP	R1, #2
0x36A2	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x36A4	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3411 :: 		
0x36A6	0x4991    LDR	R1, [PC, #580]
0x36A8	0x8809    LDRH	R1, [R1, #0]
0x36AA	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x36AE	0x2100    MOVS	R1, #0
0x36B0	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x36B4	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x36B6	0x498A    LDR	R1, [PC, #552]
0x36B8	0x880A    LDRH	R2, [R1, #0]
0x36BA	0xF89D1009  LDRB	R1, [SP, #9]
0x36BE	0x4291    CMP	R1, R2
0x36C0	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3413 :: 		
0x36C4	0x498A    LDR	R1, [PC, #552]
0x36C6	0x8809    LDRH	R1, [R1, #0]
0x36C8	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3414 :: 		
0x36CC	0x2100    MOVS	R1, #0
0x36CE	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x36D2	0x2100    MOVS	R1, #0
0x36D4	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x36D8	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x36DA	0xF89D2024  LDRB	R2, [SP, #36]
0x36DE	0xF89D1008  LDRB	R1, [SP, #8]
0x36E2	0x4291    CMP	R1, R2
0x36E4	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3416 :: 		
0x36E6	0xF89D100C  LDRB	R1, [SP, #12]
0x36EA	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3417 :: 		
0x36EC	0x9907    LDR	R1, [SP, #28]
0x36EE	0x1C49    ADDS	R1, R1, #1
0x36F0	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3418 :: 		
0x36F2	0x9A08    LDR	R2, [SP, #32]
0x36F4	0x9905    LDR	R1, [SP, #20]
0x36F6	0x4291    CMP	R1, R2
0x36F8	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3419 :: 		
0x36FA	0x9A05    LDR	R2, [SP, #20]
0x36FC	0x9907    LDR	R1, [SP, #28]
0x36FE	0x4291    CMP	R1, R2
0x3700	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3420 :: 		
0x3702	0x2101    MOVS	R1, #1
0x3704	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3421 :: 		
0x3706	0xAC05    ADD	R4, SP, #20
0x3708	0x4622    MOV	R2, R4
0x370A	0x9906    LDR	R1, [SP, #24]
0x370C	0x9804    LDR	R0, [SP, #16]
0x370E	0x4C75    LDR	R4, [PC, #468]
0x3710	0x6824    LDR	R4, [R4, #0]
0x3712	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x3714	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3422 :: 		
0x3716	0x9906    LDR	R1, [SP, #24]
0x3718	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3423 :: 		
0x371A	0x9A05    LDR	R2, [SP, #20]
0x371C	0x9904    LDR	R1, [SP, #16]
0x371E	0x1889    ADDS	R1, R1, R2
0x3720	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3424 :: 		
0x3722	0x9A05    LDR	R2, [SP, #20]
0x3724	0x9906    LDR	R1, [SP, #24]
0x3726	0x1A89    SUB	R1, R1, R2
0x3728	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x372A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
0x372C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3419 :: 		
0x372E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3426 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x3730	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3418 :: 		
0x3732	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3426 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3427 :: 		
; ptr start address is: 0 (R0)
0x3734	0x7801    LDRB	R1, [R0, #0]
0x3736	0xF88D1028  STRB	R1, [SP, #40]
0x373A	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3428 :: 		
0x373C	0x2101    MOVS	R1, #1
0x373E	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3429 :: 		
0x3742	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3416 :: 		
0x3744	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3429 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3431 :: 		
; ptr start address is: 0 (R0)
0x3746	0xF89D200C  LDRB	R2, [SP, #12]
0x374A	0xF89D1028  LDRB	R1, [SP, #40]
0x374E	0x4011    ANDS	R1, R2
0x3750	0xB2C9    UXTB	R1, R1
0x3752	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3432 :: 		
0x3754	0x4967    LDR	R1, [PC, #412]
0x3756	0x8809    LDRH	R1, [R1, #0]
0x3758	0x9001    STR	R0, [SP, #4]
0x375A	0xB28A    UXTH	R2, R1
0x375C	0xF8BD100A  LDRH	R1, [SP, #10]
0x3760	0xF8BD0026  LDRH	R0, [SP, #38]
0x3764	0xF7FDFA10  BL	_TFT_Dot+0
0x3768	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3433 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3435 :: 		
0x376A	0xF8BD1026  LDRH	R1, [SP, #38]
0x376E	0x1C49    ADDS	R1, R1, #1
0x3770	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3436 :: 		
0x3774	0xF89D100C  LDRB	R1, [SP, #12]
0x3778	0x0049    LSLS	R1, R1, #1
0x377A	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x377E	0xF89D1008  LDRB	R1, [SP, #8]
0x3782	0x1C49    ADDS	R1, R1, #1
0x3784	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3437 :: 		
0x3788	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x378A	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3438 :: 		
; ptr start address is: 16 (R4)
0x378C	0xF8BD100A  LDRH	R1, [SP, #10]
0x3790	0x1C49    ADDS	R1, R1, #1
0x3792	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x3796	0xF89D1009  LDRB	R1, [SP, #9]
0x379A	0x1C49    ADDS	R1, R1, #1
0x379C	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3439 :: 		
0x37A0	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x37A2	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3441 :: 		
0x37A4	0x4950    LDR	R1, [PC, #320]
0x37A6	0x7809    LDRB	R1, [R1, #0]
0x37A8	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3442 :: 		
0x37AA	0xF8BD1026  LDRH	R1, [SP, #38]
0x37AE	0x1C4A    ADDS	R2, R1, #1
0x37B0	0x494F    LDR	R1, [PC, #316]
0x37B2	0x800A    STRH	R2, [R1, #0]
0x37B4	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3444 :: 		
0x37B6	0xF8BD200A  LDRH	R2, [SP, #10]
0x37BA	0x494C    LDR	R1, [PC, #304]
0x37BC	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3445 :: 		
0x37BE	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3446 :: 		
; ptr start address is: 16 (R4)
0x37C0	0x494B    LDR	R1, [PC, #300]
0x37C2	0x8809    LDRH	R1, [R1, #0]
0x37C4	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x37C8	0x2100    MOVS	R1, #0
0x37CA	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x37CE	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x37D0	0x4943    LDR	R1, [PC, #268]
0x37D2	0x880A    LDRH	R2, [R1, #0]
0x37D4	0xF89D1009  LDRB	R1, [SP, #9]
0x37D8	0x4291    CMP	R1, R2
0x37DA	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3448 :: 		
0x37DE	0x4943    LDR	R1, [PC, #268]
0x37E0	0x8809    LDRH	R1, [R1, #0]
0x37E2	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3449 :: 		
0x37E6	0x2100    MOVS	R1, #0
0x37E8	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x37EC	0x2100    MOVS	R1, #0
0x37EE	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x37F2	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x37F4	0xF89D2024  LDRB	R2, [SP, #36]
0x37F8	0xF89D1008  LDRB	R1, [SP, #8]
0x37FC	0x4291    CMP	R1, R2
0x37FE	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3451 :: 		
0x3800	0xF89D100C  LDRB	R1, [SP, #12]
0x3804	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3452 :: 		
0x3806	0x9907    LDR	R1, [SP, #28]
0x3808	0x1C49    ADDS	R1, R1, #1
0x380A	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3453 :: 		
0x380C	0x9A08    LDR	R2, [SP, #32]
0x380E	0x9905    LDR	R1, [SP, #20]
0x3810	0x4291    CMP	R1, R2
0x3812	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3454 :: 		
0x3814	0x9A05    LDR	R2, [SP, #20]
0x3816	0x9907    LDR	R1, [SP, #28]
0x3818	0x4291    CMP	R1, R2
0x381A	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3455 :: 		
0x381C	0x2101    MOVS	R1, #1
0x381E	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3456 :: 		
0x3820	0xAC05    ADD	R4, SP, #20
0x3822	0x4622    MOV	R2, R4
0x3824	0x9906    LDR	R1, [SP, #24]
0x3826	0x9804    LDR	R0, [SP, #16]
0x3828	0x4C2E    LDR	R4, [PC, #184]
0x382A	0x6824    LDR	R4, [R4, #0]
0x382C	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x382E	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3457 :: 		
0x3830	0x9906    LDR	R1, [SP, #24]
0x3832	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3458 :: 		
0x3834	0x9A05    LDR	R2, [SP, #20]
0x3836	0x9904    LDR	R1, [SP, #16]
0x3838	0x1889    ADDS	R1, R1, R2
0x383A	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3459 :: 		
0x383C	0x9A05    LDR	R2, [SP, #20]
0x383E	0x9906    LDR	R1, [SP, #24]
0x3840	0x1A89    SUB	R1, R1, R2
0x3842	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x3844	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
0x3846	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3454 :: 		
0x3848	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3461 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x384A	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3453 :: 		
0x384C	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3461 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3462 :: 		
; ptr start address is: 0 (R0)
0x384E	0x7801    LDRB	R1, [R0, #0]
0x3850	0xF88D1028  STRB	R1, [SP, #40]
0x3854	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3463 :: 		
0x3856	0x2101    MOVS	R1, #1
0x3858	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3464 :: 		
0x385C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3451 :: 		
0x385E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3464 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3466 :: 		
; ptr start address is: 0 (R0)
0x3860	0xF89D200C  LDRB	R2, [SP, #12]
0x3864	0xF89D1028  LDRB	R1, [SP, #40]
0x3868	0x4011    ANDS	R1, R2
0x386A	0xB2C9    UXTB	R1, R1
0x386C	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3467 :: 		
0x386E	0x4921    LDR	R1, [PC, #132]
0x3870	0x8809    LDRH	R1, [R1, #0]
0x3872	0x9001    STR	R0, [SP, #4]
0x3874	0xB28A    UXTH	R2, R1
0x3876	0xF8BD1026  LDRH	R1, [SP, #38]
0x387A	0xF8BD000A  LDRH	R0, [SP, #10]
0x387E	0xF7FDF983  BL	_TFT_Dot+0
0x3882	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3468 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3470 :: 		
0x3884	0xF8BD1026  LDRH	R1, [SP, #38]
0x3888	0x1E49    SUBS	R1, R1, #1
0x388A	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3471 :: 		
0x388E	0xF89D100C  LDRB	R1, [SP, #12]
0x3892	0x0049    LSLS	R1, R1, #1
0x3894	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x3898	0xF89D1008  LDRB	R1, [SP, #8]
0x389C	0x1C49    ADDS	R1, R1, #1
0x389E	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3472 :: 		
0x38A2	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x38A4	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3474 :: 		
; ptr start address is: 16 (R4)
0x38A6	0xF8BD100A  LDRH	R1, [SP, #10]
0x38AA	0x1C49    ADDS	R1, R1, #1
0x38AC	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x38B0	0xF89D1009  LDRB	R1, [SP, #9]
0x38B4	0x1C49    ADDS	R1, R1, #1
0x38B6	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3475 :: 		
0x38BA	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x38BC	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3478 :: 		
0x38BE	0xF8BD1026  LDRH	R1, [SP, #38]
0x38C2	0x1E4A    SUBS	R2, R1, #1
0x38C4	0x4909    LDR	R1, [PC, #36]
0x38C6	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3479 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3480 :: 		
L_end__TFT_Write_Char_E:
0x38C8	0xF8DDE000  LDR	LR, [SP, #0]
0x38CC	0xB00B    ADD	SP, SP, #44
0x38CE	0x4770    BX	LR
0x38D0	0x40122000  	__Lib_TFT__fontFirstChar+0
0x38D4	0x40142000  	__Lib_TFT__fontLastChar+0
0x38D8	0x40182000  	__Lib_TFT_activeExtFont+0
0x38DC	0x401C2000  	__Lib_TFT_headerBuffer+0
0x38E0	0x40162000  	__Lib_TFT__fontHeight+0
0x38E4	0x40282000  	_TFT_Get_Ext_Data_Ptr+0
0x38E8	0x40262000  	__Lib_TFT_FontOrientation+0
0x38EC	0x3FF82000  	__Lib_TFT_y_cord+0
0x38F0	0x3FF62000  	__Lib_TFT_x_cord+0
0x38F4	0x402C2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3334 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x16D8	0xB085    SUB	SP, SP, #20
0x16DA	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3338 :: 		
; ptrH start address is: 20 (R5)
0x16DE	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x16E0	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3339 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x16E2	0x2900    CMP	R1, #0
0x16E4	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3340 :: 		
0x16E6	0xAC04    ADD	R4, SP, #16
0x16E8	0x9301    STR	R3, [SP, #4]
0x16EA	0xF8AD1008  STRH	R1, [SP, #8]
0x16EE	0x9503    STR	R5, [SP, #12]
0x16F0	0x4622    MOV	R2, R4
0x16F2	0x4618    MOV	R0, R3
0x16F4	0x4C10    LDR	R4, [PC, #64]
0x16F6	0x6824    LDR	R4, [R4, #0]
0x16F8	0x47A0    BLX	R4
0x16FA	0x9D03    LDR	R5, [SP, #12]
0x16FC	0xF8BD1008  LDRH	R1, [SP, #8]
0x1700	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x1702	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3341 :: 		
; i start address is: 0 (R0)
0x1704	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x1706	0xF8BD2010  LDRH	R2, [SP, #16]
0x170A	0x4290    CMP	R0, R2
0x170C	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3342 :: 		
0x170E	0x7822    LDRB	R2, [R4, #0]
0x1710	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3343 :: 		
0x1712	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3344 :: 		
0x1714	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3341 :: 		
0x1716	0x1C40    ADDS	R0, R0, #1
0x1718	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3345 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x171A	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3346 :: 		
0x171C	0xF8BD2010  LDRH	R2, [SP, #16]
0x1720	0x1A89    SUB	R1, R1, R2
0x1722	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3347 :: 		
0x1724	0xF8BD2010  LDRH	R2, [SP, #16]
0x1728	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3348 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x172A	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3350 :: 		
L_end__TFT_getHeader:
0x172C	0xF8DDE000  LDR	LR, [SP, #0]
0x1730	0xB005    ADD	SP, SP, #20
0x1732	0x4770    BX	LR
0x1734	0x401C2000  	__Lib_TFT_headerBuffer+0
0x1738	0x40282000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0B88	0xB082    SUB	SP, SP, #8
0x0B8A	0xF8CDE000  STR	LR, [SP, #0]
0x0B8E	0xF8AD2004  STRH	R2, [SP, #4]
0x0B92	0xB20A    SXTH	R2, R1
0x0B94	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x0B96	0x2900    CMP	R1, #0
0x0B98	0xDB04    BLT	L__TFT_Dot949
0x0B9A	0x4B17    LDR	R3, [PC, #92]
0x0B9C	0x881B    LDRH	R3, [R3, #0]
0x0B9E	0x4299    CMP	R1, R3
0x0BA0	0xD200    BCS	L__TFT_Dot948
0x0BA2	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x0BA4	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0BA6	0x2A00    CMP	R2, #0
0x0BA8	0xDB04    BLT	L__TFT_Dot951
0x0BAA	0x4B14    LDR	R3, [PC, #80]
0x0BAC	0x881B    LDRH	R3, [R3, #0]
0x0BAE	0x429A    CMP	R2, R3
0x0BB0	0xD200    BCS	L__TFT_Dot950
0x0BB2	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x0BB4	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0BB6	0x2400    MOVS	R4, #0
0x0BB8	0xB264    SXTB	R4, R4
0x0BBA	0x4B11    LDR	R3, [PC, #68]
0x0BBC	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x0BBE	0xF002FE9B  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0BC2	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x0BC4	0xB293    UXTH	R3, R2
0x0BC6	0xB28A    UXTH	R2, R1
0x0BC8	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0BCA	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0BCC	0x4C0D    LDR	R4, [PC, #52]
0x0BCE	0x6824    LDR	R4, [R4, #0]
0x0BD0	0x47A0    BLX	R4
0x0BD2	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0BD4	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0BD6	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0BD8	0x4C0B    LDR	R4, [PC, #44]
0x0BDA	0x6824    LDR	R4, [R4, #0]
0x0BDC	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x0BDE	0xF8BD0004  LDRH	R0, [SP, #4]
0x0BE2	0x4C0A    LDR	R4, [PC, #40]
0x0BE4	0x6824    LDR	R4, [R4, #0]
0x0BE6	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x0BE8	0x2401    MOVS	R4, #1
0x0BEA	0xB264    SXTB	R4, R4
0x0BEC	0x4B04    LDR	R3, [PC, #16]
0x0BEE	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x0BF0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF4	0xB002    ADD	SP, SP, #8
0x0BF6	0x4770    BX	LR
0x0BF8	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x0BFC	0x3FFC2000  	_TFT_DISP_HEIGHT+0
0x0C00	0x02BC4242  	TFT_CS+0
0x0C04	0x40002000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0C08	0x40042000  	_TFT_Set_Address_Ptr+0
0x0C0C	0x40082000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1158 :: 		
; ch start address is: 0 (R0)
0x33E4	0xB086    SUB	SP, SP, #24
0x33E6	0xF8CDE000  STR	LR, [SP, #0]
0x33EA	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1160 :: 		
;__Lib_TFT.c, 1162 :: 		
; x start address is: 20 (R5)
0x33EC	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1163 :: 		
; temp start address is: 24 (R6)
0x33F0	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1169 :: 		
0x33F2	0x4972    LDR	R1, [PC, #456]
0x33F4	0x7809    LDRB	R1, [R1, #0]
0x33F6	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1170 :: 		
0x33F8	0x4971    LDR	R1, [PC, #452]
0x33FA	0x2200    MOVS	R2, #0
0x33FC	0x4608    MOV	R0, R1
0x33FE	0xF2400100  MOVW	R1, #0
0x3402	0xF7FDFB71  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1171 :: 		
0x3406	0x2201    MOVS	R2, #1
0x3408	0x496C    LDR	R1, [PC, #432]
0x340A	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1172 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1174 :: 		
0x340C	0x496D    LDR	R1, [PC, #436]
0x340E	0x8809    LDRH	R1, [R1, #0]
0x3410	0x428F    CMP	R7, R1
0x3412	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1175 :: 		
0x3414	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1176 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x3416	0x496C    LDR	R1, [PC, #432]
0x3418	0x8809    LDRH	R1, [R1, #0]
0x341A	0x428F    CMP	R7, R1
0x341C	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1177 :: 		
0x341E	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1180 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x3420	0x4968    LDR	R1, [PC, #416]
0x3422	0x8809    LDRH	R1, [R1, #0]
0x3424	0x1A79    SUB	R1, R7, R1
0x3426	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x3428	0x008A    LSLS	R2, R1, #2
0x342A	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1181 :: 		
0x342C	0x4C67    LDR	R4, [PC, #412]
0x342E	0x6821    LDR	R1, [R4, #0]
0x3430	0x3108    ADDS	R1, #8
0x3432	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1182 :: 		
0x3434	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1184 :: 		
0x3436	0x1C59    ADDS	R1, R3, #1
0x3438	0x7809    LDRB	R1, [R1, #0]
0x343A	0xB2CA    UXTB	R2, R1
0x343C	0x1C99    ADDS	R1, R3, #2
0x343E	0x7809    LDRB	R1, [R1, #0]
0x3440	0x0209    LSLS	R1, R1, #8
0x3442	0x1852    ADDS	R2, R2, R1
0x3444	0x1CD9    ADDS	R1, R3, #3
0x3446	0x7809    LDRB	R1, [R1, #0]
0x3448	0x0409    LSLS	R1, R1, #16
0x344A	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1186 :: 		
0x344C	0x4621    MOV	R1, R4
0x344E	0x6809    LDR	R1, [R1, #0]
0x3450	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1188 :: 		
0x3452	0x495F    LDR	R1, [PC, #380]
0x3454	0x7809    LDRB	R1, [R1, #0]
0x3456	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x3458	0x495D    LDR	R1, [PC, #372]
0x345A	0x7809    LDRB	R1, [R1, #0]
0x345C	0x2902    CMP	R1, #2
0x345E	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x3460	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1189 :: 		
0x3462	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x3464	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1190 :: 		
; yCnt start address is: 8 (R2)
0x3466	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x3468	0x46A0    MOV	R8, R4
0x346A	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x346C	0x495A    LDR	R1, [PC, #360]
0x346E	0x8809    LDRH	R1, [R1, #0]
0x3470	0x428A    CMP	R2, R1
0x3472	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1191 :: 		
0x3474	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x3476	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1192 :: 		
; mask start address is: 28 (R7)
0x3478	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1193 :: 		
; xCnt start address is: 16 (R4)
0x347A	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x347C	0x4284    CMP	R4, R0
0x347E	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1194 :: 		
0x3480	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1195 :: 		
0x3482	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x3486	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1196 :: 		
; mask start address is: 28 (R7)
0x348A	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1197 :: 		
0x348C	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1194 :: 		
;__Lib_TFT.c, 1197 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1199 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x348E	0xEA060107  AND	R1, R6, R7, LSL #0
0x3492	0xB2C9    UXTB	R1, R1
0x3494	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1200 :: 		
0x3496	0x4952    LDR	R1, [PC, #328]
0x3498	0x8809    LDRH	R1, [R1, #0]
0x349A	0xF88D6004  STRB	R6, [SP, #4]
0x349E	0xF8CD8008  STR	R8, [SP, #8]
0x34A2	0xF88D700C  STRB	R7, [SP, #12]
0x34A6	0xF88D200D  STRB	R2, [SP, #13]
0x34AA	0xF8AD300E  STRH	R3, [SP, #14]
0x34AE	0xF88D0010  STRB	R0, [SP, #16]
0x34B2	0xF8AD5012  STRH	R5, [SP, #18]
0x34B6	0xF88D4014  STRB	R4, [SP, #20]
0x34BA	0xB28A    UXTH	R2, R1
0x34BC	0xB219    SXTH	R1, R3
0x34BE	0xB228    SXTH	R0, R5
0x34C0	0xF7FDFB62  BL	_TFT_Dot+0
0x34C4	0xF89D4014  LDRB	R4, [SP, #20]
0x34C8	0xF8BD5012  LDRH	R5, [SP, #18]
0x34CC	0xF89D0010  LDRB	R0, [SP, #16]
0x34D0	0xF8BD300E  LDRH	R3, [SP, #14]
0x34D4	0xF89D200D  LDRB	R2, [SP, #13]
0x34D8	0xF89D700C  LDRB	R7, [SP, #12]
0x34DC	0xF8DD8008  LDR	R8, [SP, #8]
0x34E0	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1201 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1203 :: 		
0x34E4	0x1C6D    ADDS	R5, R5, #1
0x34E6	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1204 :: 		
0x34E8	0x0079    LSLS	R1, R7, #1
0x34EA	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1193 :: 		
0x34EC	0x1C64    ADDS	R4, R4, #1
0x34EE	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1205 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x34F0	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1206 :: 		
0x34F2	0x1C5B    ADDS	R3, R3, #1
0x34F4	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1190 :: 		
0x34F6	0x1C52    ADDS	R2, R2, #1
0x34F8	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1207 :: 		
0x34FA	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x34FC	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1209 :: 		
; x start address is: 16 (R4)
0x34FE	0x4934    LDR	R1, [PC, #208]
0x3500	0x7809    LDRB	R1, [R1, #0]
0x3502	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1210 :: 		
0x3504	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x3506	0x4935    LDR	R1, [PC, #212]
0x3508	0x800A    STRH	R2, [R1, #0]
0x350A	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1212 :: 		
; y start address is: 12 (R3)
0x350C	0x4931    LDR	R1, [PC, #196]
0x350E	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1213 :: 		
0x3510	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1214 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x3512	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x3514	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1215 :: 		
; yCnt start address is: 8 (R2)
0x3516	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x3518	0x492F    LDR	R1, [PC, #188]
0x351A	0x8809    LDRH	R1, [R1, #0]
0x351C	0x428A    CMP	R2, R1
0x351E	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1216 :: 		
0x3520	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x3522	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1217 :: 		
; mask start address is: 28 (R7)
0x3524	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1218 :: 		
; xCnt start address is: 4 (R1)
0x3526	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x3528	0x46A0    MOV	R8, R4
0x352A	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x352C	0x4284    CMP	R4, R0
0x352E	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1219 :: 		
0x3530	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1220 :: 		
0x3532	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x3536	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1221 :: 		
; mask start address is: 28 (R7)
0x353A	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1222 :: 		
0x353C	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1219 :: 		
;__Lib_TFT.c, 1222 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1224 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x353E	0xEA060107  AND	R1, R6, R7, LSL #0
0x3542	0xB2C9    UXTB	R1, R1
0x3544	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1225 :: 		
0x3546	0x4926    LDR	R1, [PC, #152]
0x3548	0x8809    LDRH	R1, [R1, #0]
0x354A	0xF88D6004  STRB	R6, [SP, #4]
0x354E	0xF8CD8008  STR	R8, [SP, #8]
0x3552	0xF88D700C  STRB	R7, [SP, #12]
0x3556	0xF88D200D  STRB	R2, [SP, #13]
0x355A	0xF8AD300E  STRH	R3, [SP, #14]
0x355E	0xF88D0010  STRB	R0, [SP, #16]
0x3562	0xF8AD5012  STRH	R5, [SP, #18]
0x3566	0xF88D4014  STRB	R4, [SP, #20]
0x356A	0xB28A    UXTH	R2, R1
0x356C	0xB229    SXTH	R1, R5
0x356E	0xB218    SXTH	R0, R3
0x3570	0xF7FDFB0A  BL	_TFT_Dot+0
0x3574	0xF89D4014  LDRB	R4, [SP, #20]
0x3578	0xF8BD5012  LDRH	R5, [SP, #18]
0x357C	0xF89D0010  LDRB	R0, [SP, #16]
0x3580	0xF8BD300E  LDRH	R3, [SP, #14]
0x3584	0xF89D200D  LDRB	R2, [SP, #13]
0x3588	0xF89D700C  LDRB	R7, [SP, #12]
0x358C	0xF8DD8008  LDR	R8, [SP, #8]
0x3590	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1226 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1228 :: 		
0x3594	0x1E6D    SUBS	R5, R5, #1
0x3596	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1229 :: 		
0x3598	0x0079    LSLS	R1, R7, #1
0x359A	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1218 :: 		
0x359C	0x1C64    ADDS	R4, R4, #1
0x359E	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1230 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x35A0	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1232 :: 		
0x35A2	0x1C5B    ADDS	R3, R3, #1
0x35A4	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1215 :: 		
0x35A6	0x1C52    ADDS	R2, R2, #1
0x35A8	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1233 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x35AA	0x4644    MOV	R4, R8
0x35AC	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1236 :: 		
0x35AE	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x35B0	0x4908    LDR	R1, [PC, #32]
0x35B2	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1237 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1238 :: 		
L_end__TFT_Write_Char:
0x35B4	0xF8DDE000  LDR	LR, [SP, #0]
0x35B8	0xB006    ADD	SP, SP, #24
0x35BA	0x4770    BX	LR
0x35BC	0x01552000  	__Lib_TFT_FontInitialized+0
0x35C0	0x61540000  	_TFT_defaultFont+0
0x35C4	0x40122000  	__Lib_TFT__fontFirstChar+0
0x35C8	0x40142000  	__Lib_TFT__fontLastChar+0
0x35CC	0x40302000  	__Lib_TFT__font+0
0x35D0	0x40262000  	__Lib_TFT_FontOrientation+0
0x35D4	0x3FF82000  	__Lib_TFT_y_cord+0
0x35D8	0x40162000  	__Lib_TFT__fontHeight+0
0x35DC	0x3FF62000  	__Lib_TFT_x_cord+0
0x35E0	0x402C2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_TFT_Set_Font:
;__Lib_TFT.c, 178 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x0AE8	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 179 :: 		
0x0AEA	0x4B12    LDR	R3, [PC, #72]
0x0AEC	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 180 :: 		
0x0AEE	0x1C83    ADDS	R3, R0, #2
0x0AF0	0x781C    LDRB	R4, [R3, #0]
0x0AF2	0x1CC3    ADDS	R3, R0, #3
0x0AF4	0x781B    LDRB	R3, [R3, #0]
0x0AF6	0x021B    LSLS	R3, R3, #8
0x0AF8	0xB29B    UXTH	R3, R3
0x0AFA	0x18E4    ADDS	R4, R4, R3
0x0AFC	0x4B0E    LDR	R3, [PC, #56]
0x0AFE	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 181 :: 		
0x0B00	0x1D03    ADDS	R3, R0, #4
0x0B02	0x781C    LDRB	R4, [R3, #0]
0x0B04	0x1D43    ADDS	R3, R0, #5
0x0B06	0x781B    LDRB	R3, [R3, #0]
0x0B08	0x021B    LSLS	R3, R3, #8
0x0B0A	0xB29B    UXTH	R3, R3
0x0B0C	0x18E4    ADDS	R4, R4, R3
0x0B0E	0x4B0B    LDR	R3, [PC, #44]
0x0B10	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 182 :: 		
0x0B12	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x0B14	0x781C    LDRB	R4, [R3, #0]
0x0B16	0x4B0A    LDR	R3, [PC, #40]
0x0B18	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 184 :: 		
0x0B1A	0x4B0A    LDR	R3, [PC, #40]
0x0B1C	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 185 :: 		
0x0B1E	0x4B0A    LDR	R3, [PC, #40]
0x0B20	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 186 :: 		
0x0B22	0x2401    MOVS	R4, #1
0x0B24	0x4B09    LDR	R3, [PC, #36]
0x0B26	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 187 :: 		
0x0B28	0x2400    MOVS	R4, #0
0x0B2A	0x4B09    LDR	R3, [PC, #36]
0x0B2C	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 188 :: 		
L_end_TFT_Set_Font:
0x0B2E	0xB001    ADD	SP, SP, #4
0x0B30	0x4770    BX	LR
0x0B32	0xBF00    NOP
0x0B34	0x40302000  	__Lib_TFT__font+0
0x0B38	0x40122000  	__Lib_TFT__fontFirstChar+0
0x0B3C	0x40142000  	__Lib_TFT__fontLastChar+0
0x0B40	0x40162000  	__Lib_TFT__fontHeight+0
0x0B44	0x402C2000  	__Lib_TFT_FontColor+0
0x0B48	0x40262000  	__Lib_TFT_FontOrientation+0
0x0B4C	0x01552000  	__Lib_TFT_FontInitialized+0
0x0B50	0x40272000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x4968	0xB081    SUB	SP, SP, #4
0x496A	0xF8CDE000  STR	LR, [SP, #0]
0x496E	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x4972	0xF3CB0100  UBFX	R1, R11, #0, #1
0x4976	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x4978	0xF2400101  MOVW	R1, #1
0x497C	0x4853    LDR	R0, [PC, #332]
0x497E	0xF7FDF9DB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x4982	0xF3CB0140  UBFX	R1, R11, #1, #1
0x4986	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x4988	0xF2400102  MOVW	R1, #2
0x498C	0x484F    LDR	R0, [PC, #316]
0x498E	0xF7FDF9D3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x4992	0xF3CB0180  UBFX	R1, R11, #2, #1
0x4996	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x4998	0xF2400104  MOVW	R1, #4
0x499C	0x484B    LDR	R0, [PC, #300]
0x499E	0xF7FDF9CB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x49A2	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x49A6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x49A8	0xF2400108  MOVW	R1, #8
0x49AC	0x4847    LDR	R0, [PC, #284]
0x49AE	0xF7FDF9C3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x49B2	0xF3CB1100  UBFX	R1, R11, #4, #1
0x49B6	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x49B8	0xF2400110  MOVW	R1, #16
0x49BC	0x4843    LDR	R0, [PC, #268]
0x49BE	0xF7FDF9BB  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x49C2	0xF2400140  MOVW	R1, #64
0x49C6	0x4842    LDR	R0, [PC, #264]
0x49C8	0xF7FDF9B6  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x49CC	0xF3CB1140  UBFX	R1, R11, #5, #1
0x49D0	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x49D2	0xF2400120  MOVW	R1, #32
0x49D6	0x483D    LDR	R0, [PC, #244]
0x49D8	0xF7FDF9AE  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x49DC	0xF2400180  MOVW	R1, #128
0x49E0	0x483B    LDR	R0, [PC, #236]
0x49E2	0xF7FDF9A9  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x49E6	0xF3CB1180  UBFX	R1, R11, #6, #1
0x49EA	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x49EC	0xF2400140  MOVW	R1, #64
0x49F0	0x4836    LDR	R0, [PC, #216]
0x49F2	0xF7FDF9A1  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x49F6	0xF2401100  MOVW	R1, #256
0x49FA	0x4835    LDR	R0, [PC, #212]
0x49FC	0xF7FDF99C  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x4A00	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x4A04	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x4A06	0xF2400180  MOVW	R1, #128
0x4A0A	0x4830    LDR	R0, [PC, #192]
0x4A0C	0xF7FDF994  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x4A10	0xF2402100  MOVW	R1, #512
0x4A14	0x482E    LDR	R0, [PC, #184]
0x4A16	0xF7FDF98F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x4A1A	0xF3CB2100  UBFX	R1, R11, #8, #1
0x4A1E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x4A20	0xF2400101  MOVW	R1, #1
0x4A24	0x482B    LDR	R0, [PC, #172]
0x4A26	0xF7FDF987  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x4A2A	0xF2404100  MOVW	R1, #1024
0x4A2E	0x4828    LDR	R0, [PC, #160]
0x4A30	0xF7FDF982  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x4A34	0xF3CB2140  UBFX	R1, R11, #9, #1
0x4A38	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x4A3A	0xF2400102  MOVW	R1, #2
0x4A3E	0x4825    LDR	R0, [PC, #148]
0x4A40	0xF7FDF97A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x4A44	0xF2400108  MOVW	R1, #8
0x4A48	0x4821    LDR	R0, [PC, #132]
0x4A4A	0xF7FDF975  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x4A4E	0xF3CB2180  UBFX	R1, R11, #10, #1
0x4A52	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x4A54	0xF2400101  MOVW	R1, #1
0x4A58	0x481F    LDR	R0, [PC, #124]
0x4A5A	0xF7FDF96D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x4A5E	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x4A62	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x4A64	0xF2400102  MOVW	R1, #2
0x4A68	0x481B    LDR	R0, [PC, #108]
0x4A6A	0xF7FDF965  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x4A6E	0xF3CB3100  UBFX	R1, R11, #12, #1
0x4A72	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x4A74	0xF2400104  MOVW	R1, #4
0x4A78	0x4817    LDR	R0, [PC, #92]
0x4A7A	0xF7FDF95D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x4A7E	0xF3CB3140  UBFX	R1, R11, #13, #1
0x4A82	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x4A84	0xF2400108  MOVW	R1, #8
0x4A88	0x4813    LDR	R0, [PC, #76]
0x4A8A	0xF7FDF955  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x4A8E	0xF3CB3180  UBFX	R1, R11, #14, #1
0x4A92	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x4A94	0xF2400110  MOVW	R1, #16
0x4A98	0x480F    LDR	R0, [PC, #60]
0x4A9A	0xF7FDF94D  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x4A9E	0xF2400110  MOVW	R1, #16
0x4AA2	0x480B    LDR	R0, [PC, #44]
0x4AA4	0xF7FDF948  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x4AA8	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x4AAC	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x4AAE	0xF2400120  MOVW	R1, #32
0x4AB2	0x4809    LDR	R0, [PC, #36]
0x4AB4	0xF7FDF940  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x4AB8	0xF2400120  MOVW	R1, #32
0x4ABC	0x4804    LDR	R0, [PC, #16]
0x4ABE	0xF7FDF93B  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x4AC2	0xF8DDE000  LDR	LR, [SP, #0]
0x4AC6	0xB001    ADD	SP, SP, #4
0x4AC8	0x4770    BX	LR
0x4ACA	0xBF00    NOP
0x4ACC	0x00004002  	GPIOA_BASE+0
0x4AD0	0x14004002  	GPIOF_BASE+0
0x4AD4	0x04004002  	GPIOB_BASE+0
0x4AD8	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1D38	0xB081    SUB	SP, SP, #4
0x1D3A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x1D3E	0xF04F0201  MOV	R2, #1
0x1D42	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1D44	0xF000FF9E  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x1D48	0xF8DDE000  LDR	LR, [SP, #0]
0x1D4C	0xB001    ADD	SP, SP, #4
0x1D4E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_Init_ADC:
;touch.c, 31 :: 		void Init_ADC(void) {
0x5988	0xB081    SUB	SP, SP, #4
0x598A	0xF8CDE000  STR	LR, [SP, #0]
;touch.c, 32 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x598E	0xF2403000  MOVW	R0, #768
0x5992	0xF7FEFFE9  BL	_ADC_Set_Input_Channel+0
;touch.c, 33 :: 		ADC1_Init();
0x5996	0xF7FCF9B5  BL	_ADC1_Init+0
;touch.c, 34 :: 		Delay_ms(100);
0x599A	0xF2423753  MOVW	R7, #9043
0x599E	0xF2C00708  MOVT	R7, #8
L_Init_ADC4:
0x59A2	0x1E7F    SUBS	R7, R7, #1
0x59A4	0xD1FD    BNE	L_Init_ADC4
0x59A6	0xBF00    NOP
0x59A8	0xBF00    NOP
0x59AA	0xBF00    NOP
0x59AC	0xBF00    NOP
0x59AE	0xBF00    NOP
0x59B0	0xBF00    NOP
;touch.c, 35 :: 		}
L_end_Init_ADC:
0x59B2	0xF8DDE000  LDR	LR, [SP, #0]
0x59B6	0xB001    ADD	SP, SP, #4
0x59B8	0x4770    BX	LR
; end of _Init_ADC
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x1D04	0xB081    SUB	SP, SP, #4
0x1D06	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x1D0A	0x4907    LDR	R1, [PC, #28]
0x1D0C	0x4807    LDR	R0, [PC, #28]
0x1D0E	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x1D10	0x2101    MOVS	R1, #1
0x1D12	0xB249    SXTB	R1, R1
0x1D14	0x4806    LDR	R0, [PC, #24]
0x1D16	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x1D18	0x4806    LDR	R0, [PC, #24]
0x1D1A	0xF7FEFC65  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x1D1E	0xF8DDE000  LDR	LR, [SP, #0]
0x1D22	0xB001    ADD	SP, SP, #4
0x1D24	0x4770    BX	LR
0x1D26	0xBF00    NOP
0x1D28	0x04B10000  	_ADC1_Get_Sample+0
0x1D2C	0x3FE02000  	_ADC_Get_Sample_Ptr+0
0x1D30	0x08A04247  	RCC_APB2ENRbits+0
0x1D34	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x05E8	0xB086    SUB	SP, SP, #24
0x05EA	0xF8CDE000  STR	LR, [SP, #0]
0x05EE	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x05F0	0xA901    ADD	R1, SP, #4
0x05F2	0x4608    MOV	R0, R1
0x05F4	0xF7FFFEEA  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x05F8	0x9A04    LDR	R2, [SP, #16]
0x05FA	0x4939    LDR	R1, [PC, #228]
0x05FC	0x428A    CMP	R2, R1
0x05FE	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x0600	0x2201    MOVS	R2, #1
0x0602	0xB252    SXTB	R2, R2
0x0604	0x4937    LDR	R1, [PC, #220]
0x0606	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x0608	0x4937    LDR	R1, [PC, #220]
0x060A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x060C	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x060E	0x9A04    LDR	R2, [SP, #16]
0x0610	0x4936    LDR	R1, [PC, #216]
0x0612	0x428A    CMP	R2, R1
0x0614	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x0616	0x2200    MOVS	R2, #0
0x0618	0xB252    SXTB	R2, R2
0x061A	0x4932    LDR	R1, [PC, #200]
0x061C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x061E	0x2201    MOVS	R2, #1
0x0620	0xB252    SXTB	R2, R2
0x0622	0x4931    LDR	R1, [PC, #196]
0x0624	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x0626	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x0628	0x9A04    LDR	R2, [SP, #16]
0x062A	0x4931    LDR	R1, [PC, #196]
0x062C	0x428A    CMP	R2, R1
0x062E	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x0630	0x2201    MOVS	R2, #1
0x0632	0xB252    SXTB	R2, R2
0x0634	0x492B    LDR	R1, [PC, #172]
0x0636	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x0638	0x2200    MOVS	R2, #0
0x063A	0xB252    SXTB	R2, R2
0x063C	0x492A    LDR	R1, [PC, #168]
0x063E	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x0640	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x0642	0x2200    MOVS	R2, #0
0x0644	0xB252    SXTB	R2, R2
0x0646	0x4927    LDR	R1, [PC, #156]
0x0648	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x064A	0x4927    LDR	R1, [PC, #156]
0x064C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x064E	0x1D23    ADDS	R3, R4, #4
0x0650	0x681A    LDR	R2, [R3, #0]
0x0652	0x4928    LDR	R1, [PC, #160]
0x0654	0xEA020101  AND	R1, R2, R1, LSL #0
0x0658	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x065A	0xF2040308  ADDW	R3, R4, #8
0x065E	0x681A    LDR	R2, [R3, #0]
0x0660	0x4925    LDR	R1, [PC, #148]
0x0662	0xEA020101  AND	R1, R2, R1, LSL #0
0x0666	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x0668	0x1D23    ADDS	R3, R4, #4
0x066A	0x2200    MOVS	R2, #0
0x066C	0x6819    LDR	R1, [R3, #0]
0x066E	0xF3622108  BFI	R1, R2, #8, #1
0x0672	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x0674	0xF2040308  ADDW	R3, R4, #8
0x0678	0x2200    MOVS	R2, #0
0x067A	0x6819    LDR	R1, [R3, #0]
0x067C	0xF3620141  BFI	R1, R2, #1, #1
0x0680	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x0682	0xF2040308  ADDW	R3, R4, #8
0x0686	0x2200    MOVS	R2, #0
0x0688	0x6819    LDR	R1, [R3, #0]
0x068A	0xF36221CB  BFI	R1, R2, #11, #1
0x068E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x0690	0xF204032C  ADDW	R3, R4, #44
0x0694	0x2200    MOVS	R2, #0
0x0696	0x6819    LDR	R1, [R3, #0]
0x0698	0xF3625114  BFI	R1, R2, #20, #1
0x069C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x069E	0xF204032C  ADDW	R3, R4, #44
0x06A2	0x2200    MOVS	R2, #0
0x06A4	0x6819    LDR	R1, [R3, #0]
0x06A6	0xF3625155  BFI	R1, R2, #21, #1
0x06AA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x06AC	0xF204032C  ADDW	R3, R4, #44
0x06B0	0x2200    MOVS	R2, #0
0x06B2	0x6819    LDR	R1, [R3, #0]
0x06B4	0xF3625196  BFI	R1, R2, #22, #1
0x06B8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x06BA	0xF204032C  ADDW	R3, R4, #44
0x06BE	0x2200    MOVS	R2, #0
0x06C0	0x6819    LDR	R1, [R3, #0]
0x06C2	0xF36251D7  BFI	R1, R2, #23, #1
0x06C6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x06C8	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x06CC	0x2201    MOVS	R2, #1
0x06CE	0x6819    LDR	R1, [R3, #0]
0x06D0	0xF3620100  BFI	R1, R2, #0, #1
0x06D4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x06D6	0xF8DDE000  LDR	LR, [SP, #0]
0x06DA	0xB006    ADD	SP, SP, #24
0x06DC	0x4770    BX	LR
0x06DE	0xBF00    NOP
0x06E0	0x95000ABA  	#180000000
0x06E4	0x60C04224  	ADC_CCR+0
0x06E8	0x60C44224  	ADC_CCR+0
0x06EC	0x0E000727  	#120000000
0x06F0	0x87000393  	#60000000
0x06F4	0xFEFFFFF0  	#-983297
0x06F8	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x03CC	0xB082    SUB	SP, SP, #8
0x03CE	0xF8CDE000  STR	LR, [SP, #0]
0x03D2	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x03D4	0x4619    MOV	R1, R3
0x03D6	0x9101    STR	R1, [SP, #4]
0x03D8	0xF7FFFFB8  BL	_Get_Fosc_kHz+0
0x03DC	0xF24031E8  MOVW	R1, #1000
0x03E0	0xFB00F201  MUL	R2, R0, R1
0x03E4	0x9901    LDR	R1, [SP, #4]
0x03E6	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x03E8	0x4917    LDR	R1, [PC, #92]
0x03EA	0x6809    LDR	R1, [R1, #0]
0x03EC	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x03F0	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x03F2	0x4916    LDR	R1, [PC, #88]
0x03F4	0x1889    ADDS	R1, R1, R2
0x03F6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03F8	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x03FA	0x1D1A    ADDS	R2, R3, #4
0x03FC	0x6819    LDR	R1, [R3, #0]
0x03FE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0400	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0402	0x4911    LDR	R1, [PC, #68]
0x0404	0x6809    LDR	R1, [R1, #0]
0x0406	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x040A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x040C	0x490F    LDR	R1, [PC, #60]
0x040E	0x1889    ADDS	R1, R1, R2
0x0410	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0412	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0414	0xF2030208  ADDW	R2, R3, #8
0x0418	0x1D19    ADDS	R1, R3, #4
0x041A	0x6809    LDR	R1, [R1, #0]
0x041C	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x041E	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0420	0x4909    LDR	R1, [PC, #36]
0x0422	0x6809    LDR	R1, [R1, #0]
0x0424	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0428	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x042A	0x4908    LDR	R1, [PC, #32]
0x042C	0x1889    ADDS	R1, R1, R2
0x042E	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0430	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x0432	0xF203020C  ADDW	R2, R3, #12
0x0436	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0438	0x6809    LDR	R1, [R1, #0]
0x043A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x043C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x043E	0xF8DDE000  LDR	LR, [SP, #0]
0x0442	0xB002    ADD	SP, SP, #8
0x0444	0x4770    BX	LR
0x0446	0xBF00    NOP
0x0448	0x38084002  	RCC_CFGR+0
0x044C	0x01402000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x034C	0x4801    LDR	R0, [PC, #4]
0x034E	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0350	0x4770    BX	LR
0x0352	0xBF00    NOP
0x0354	0x3FEC2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x5898	0xB083    SUB	SP, SP, #12
0x589A	0xF8CDE000  STR	LR, [SP, #0]
0x589E	0xFA1FFB80  UXTH	R11, R0
0x58A2	0xFA1FFC81  UXTH	R12, R1
0x58A6	0xF88D2004  STRB	R2, [SP, #4]
0x58AA	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x58AE	0xF2404014  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x58B2	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x58B6	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x58BA	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x58BE	0x4A27    LDR	R2, [PC, #156]
0x58C0	0xB289    UXTH	R1, R1
0x58C2	0xF7FDF9DF  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x58C6	0x2500    MOVS	R5, #0
0x58C8	0xB26D    SXTB	R5, R5
0x58CA	0x4C25    LDR	R4, [PC, #148]
0x58CC	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x58CE	0xF2404014  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x58D2	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x58D6	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x58DA	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x58DE	0x4A1F    LDR	R2, [PC, #124]
0x58E0	0xB289    UXTH	R1, R1
0x58E2	0xF7FDF9CF  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x58E6	0x2500    MOVS	R5, #0
0x58E8	0xB26D    SXTB	R5, R5
0x58EA	0x4C1E    LDR	R4, [PC, #120]
0x58EC	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x58EE	0xF2404014  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x58F2	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x58F6	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x58FA	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x58FE	0xF04F0241  MOV	R2, #65
0x5902	0xB289    UXTH	R1, R1
0x5904	0xF7FDF9BE  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x5908	0xF2404014  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x590C	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x5910	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x5914	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x5918	0xF04F0241  MOV	R2, #65
0x591C	0xB289    UXTH	R1, R1
0x591E	0xF7FDF9B1  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x5922	0xF2403584  MOVW	R5, #900
0x5926	0xB22D    SXTH	R5, R5
0x5928	0x4C0F    LDR	R4, [PC, #60]
0x592A	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x592C	0x4C0F    LDR	R4, [PC, #60]
0x592E	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x5932	0x4C0F    LDR	R4, [PC, #60]
0x5934	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x5938	0xF89D5004  LDRB	R5, [SP, #4]
0x593C	0x4C0D    LDR	R4, [PC, #52]
0x593E	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x5940	0xF89D5008  LDRB	R5, [SP, #8]
0x5944	0x4C0C    LDR	R4, [PC, #48]
0x5946	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x5948	0x2500    MOVS	R5, #0
0x594A	0x4C0C    LDR	R4, [PC, #48]
0x594C	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x594E	0x2500    MOVS	R5, #0
0x5950	0x4C0B    LDR	R4, [PC, #44]
0x5952	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x5954	0xF8DDE000  LDR	LR, [SP, #0]
0x5958	0xB003    ADD	SP, SP, #12
0x595A	0x4770    BX	LR
0x595C	0x00140008  	#524308
0x5960	0x82A04240  	DriveX_Right+0
0x5964	0x82A44240  	DriveY_Up+0
0x5968	0x40402000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x596C	0x40422000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x5970	0x40442000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x5974	0x402E2000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x5978	0x402F2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x597C	0x40462000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x5980	0x40482000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x5B48	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x5B4A	0x4902    LDR	R1, [PC, #8]
0x5B4C	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x5B4E	0xB001    ADD	SP, SP, #4
0x5B50	0x4770    BX	LR
0x5B52	0xBF00    NOP
0x5B54	0x40402000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_Calibrate:
;touch.c, 2 :: 		void Calibrate(void) {
0x59C0	0xB081    SUB	SP, SP, #4
0x59C2	0xF8CDE000  STR	LR, [SP, #0]
;touch.c, 3 :: 		TFT_Set_Pen(CL_WHITE, 3);
0x59C6	0x2103    MOVS	R1, #3
0x59C8	0xF64F70FF  MOVW	R0, #65535
0x59CC	0xF7FDF940  BL	_TFT_Set_Pen+0
;touch.c, 4 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL);
0x59D0	0x2200    MOVS	R2, #0
0x59D2	0xF64F71FF  MOVW	R1, #65535
0x59D6	0x4857    LDR	R0, [PC, #348]
0x59D8	0xF7FBF886  BL	_TFT_Set_Font+0
;touch.c, 5 :: 		TFT_Write_Text("Touch selected corners for calibration", 50, 80);
0x59DC	0x4856    LDR	R0, [PC, #344]
0x59DE	0x2250    MOVS	R2, #80
0x59E0	0x2132    MOVS	R1, #50
0x59E2	0xF7FFF87B  BL	_TFT_Write_Text+0
;touch.c, 6 :: 		TFT_Line(315, 239, 319, 239);
0x59E6	0x23EF    MOVS	R3, #239
0x59E8	0xB21B    SXTH	R3, R3
0x59EA	0xF240123F  MOVW	R2, #319
0x59EE	0xB212    SXTH	R2, R2
0x59F0	0x21EF    MOVS	R1, #239
0x59F2	0xB209    SXTH	R1, R1
0x59F4	0xF240103B  MOVW	R0, #315
0x59F8	0xB200    SXTH	R0, R0
0x59FA	0xF7FCF837  BL	_TFT_Line+0
;touch.c, 7 :: 		TFT_Line(309, 229, 319, 239);
0x59FE	0x23EF    MOVS	R3, #239
0x5A00	0xB21B    SXTH	R3, R3
0x5A02	0xF240123F  MOVW	R2, #319
0x5A06	0xB212    SXTH	R2, R2
0x5A08	0x21E5    MOVS	R1, #229
0x5A0A	0xB209    SXTH	R1, R1
0x5A0C	0xF2401035  MOVW	R0, #309
0x5A10	0xB200    SXTH	R0, R0
0x5A12	0xF7FCF82B  BL	_TFT_Line+0
;touch.c, 8 :: 		TFT_Line(319, 234, 319, 239);
0x5A16	0x23EF    MOVS	R3, #239
0x5A18	0xB21B    SXTH	R3, R3
0x5A1A	0xF240123F  MOVW	R2, #319
0x5A1E	0xB212    SXTH	R2, R2
0x5A20	0x21EA    MOVS	R1, #234
0x5A22	0xB209    SXTH	R1, R1
0x5A24	0xF240103F  MOVW	R0, #319
0x5A28	0xB200    SXTH	R0, R0
0x5A2A	0xF7FCF81F  BL	_TFT_Line+0
;touch.c, 9 :: 		TFT_Write_Text("first here",235,220);
0x5A2E	0x4843    LDR	R0, [PC, #268]
0x5A30	0x22DC    MOVS	R2, #220
0x5A32	0x21EB    MOVS	R1, #235
0x5A34	0xF7FFF852  BL	_TFT_Write_Text+0
;touch.c, 11 :: 		TP_TFT_Calibrate_Min();                      // Calibration of bottom left corner
0x5A38	0xF7FCFC44  BL	_TP_TFT_Calibrate_Min+0
;touch.c, 12 :: 		Delay_ms(500);
0x5A3C	0xF24B07A9  MOVW	R7, #45225
0x5A40	0xF2C00728  MOVT	R7, #40
0x5A44	0xBF00    NOP
0x5A46	0xBF00    NOP
L_Calibrate0:
0x5A48	0x1E7F    SUBS	R7, R7, #1
0x5A4A	0xD1FD    BNE	L_Calibrate0
0x5A4C	0xBF00    NOP
0x5A4E	0xBF00    NOP
;touch.c, 13 :: 		TFT_Set_Pen(CL_BLACK, 3);
0x5A50	0x2103    MOVS	R1, #3
0x5A52	0xF2400000  MOVW	R0, #0
0x5A56	0xF7FDF8FB  BL	_TFT_Set_Pen+0
;touch.c, 14 :: 		TFT_Set_Font(TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x5A5A	0x2200    MOVS	R2, #0
0x5A5C	0xF2400100  MOVW	R1, #0
0x5A60	0x4834    LDR	R0, [PC, #208]
0x5A62	0xF7FBF841  BL	_TFT_Set_Font+0
;touch.c, 15 :: 		TFT_Line(315, 239, 319, 239);
0x5A66	0x23EF    MOVS	R3, #239
0x5A68	0xB21B    SXTH	R3, R3
0x5A6A	0xF240123F  MOVW	R2, #319
0x5A6E	0xB212    SXTH	R2, R2
0x5A70	0x21EF    MOVS	R1, #239
0x5A72	0xB209    SXTH	R1, R1
0x5A74	0xF240103B  MOVW	R0, #315
0x5A78	0xB200    SXTH	R0, R0
0x5A7A	0xF7FBFFF7  BL	_TFT_Line+0
;touch.c, 16 :: 		TFT_Line(309, 229, 319, 239);
0x5A7E	0x23EF    MOVS	R3, #239
0x5A80	0xB21B    SXTH	R3, R3
0x5A82	0xF240123F  MOVW	R2, #319
0x5A86	0xB212    SXTH	R2, R2
0x5A88	0x21E5    MOVS	R1, #229
0x5A8A	0xB209    SXTH	R1, R1
0x5A8C	0xF2401035  MOVW	R0, #309
0x5A90	0xB200    SXTH	R0, R0
0x5A92	0xF7FBFFEB  BL	_TFT_Line+0
;touch.c, 17 :: 		TFT_Line(319, 234, 319, 239);
0x5A96	0x23EF    MOVS	R3, #239
0x5A98	0xB21B    SXTH	R3, R3
0x5A9A	0xF240123F  MOVW	R2, #319
0x5A9E	0xB212    SXTH	R2, R2
0x5AA0	0x21EA    MOVS	R1, #234
0x5AA2	0xB209    SXTH	R1, R1
0x5AA4	0xF240103F  MOVW	R0, #319
0x5AA8	0xB200    SXTH	R0, R0
0x5AAA	0xF7FBFFDF  BL	_TFT_Line+0
;touch.c, 18 :: 		TFT_Write_Text("first here",235,220);
0x5AAE	0x4824    LDR	R0, [PC, #144]
0x5AB0	0x22DC    MOVS	R2, #220
0x5AB2	0x21EB    MOVS	R1, #235
0x5AB4	0xF7FFF812  BL	_TFT_Write_Text+0
;touch.c, 20 :: 		TFT_Set_Pen(CL_WHITE, 3);
0x5AB8	0x2103    MOVS	R1, #3
0x5ABA	0xF64F70FF  MOVW	R0, #65535
0x5ABE	0xF7FDF8C7  BL	_TFT_Set_Pen+0
;touch.c, 21 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL);
0x5AC2	0x2200    MOVS	R2, #0
0x5AC4	0xF64F71FF  MOVW	R1, #65535
0x5AC8	0x481A    LDR	R0, [PC, #104]
0x5ACA	0xF7FBF80D  BL	_TFT_Set_Font+0
;touch.c, 22 :: 		TFT_Write_Text("now here ", 20, 5);
0x5ACE	0x481D    LDR	R0, [PC, #116]
0x5AD0	0x2205    MOVS	R2, #5
0x5AD2	0x2114    MOVS	R1, #20
0x5AD4	0xF7FFF802  BL	_TFT_Write_Text+0
;touch.c, 23 :: 		TFT_Line(0, 0, 5, 0);
0x5AD8	0x2300    MOVS	R3, #0
0x5ADA	0xB21B    SXTH	R3, R3
0x5ADC	0x2205    MOVS	R2, #5
0x5ADE	0xB212    SXTH	R2, R2
0x5AE0	0x2100    MOVS	R1, #0
0x5AE2	0xB209    SXTH	R1, R1
0x5AE4	0x2000    MOVS	R0, #0
0x5AE6	0xB200    SXTH	R0, R0
0x5AE8	0xF7FBFFC0  BL	_TFT_Line+0
;touch.c, 24 :: 		TFT_Line(0, 0, 0, 5);
0x5AEC	0x2305    MOVS	R3, #5
0x5AEE	0xB21B    SXTH	R3, R3
0x5AF0	0x2200    MOVS	R2, #0
0x5AF2	0xB212    SXTH	R2, R2
0x5AF4	0x2100    MOVS	R1, #0
0x5AF6	0xB209    SXTH	R1, R1
0x5AF8	0x2000    MOVS	R0, #0
0x5AFA	0xB200    SXTH	R0, R0
0x5AFC	0xF7FBFFB6  BL	_TFT_Line+0
;touch.c, 25 :: 		TFT_Line(0, 0, 10, 10);
0x5B00	0x230A    MOVS	R3, #10
0x5B02	0xB21B    SXTH	R3, R3
0x5B04	0x220A    MOVS	R2, #10
0x5B06	0xB212    SXTH	R2, R2
0x5B08	0x2100    MOVS	R1, #0
0x5B0A	0xB209    SXTH	R1, R1
0x5B0C	0x2000    MOVS	R0, #0
0x5B0E	0xB200    SXTH	R0, R0
0x5B10	0xF7FBFFAC  BL	_TFT_Line+0
;touch.c, 27 :: 		TP_TFT_Calibrate_Max();                      // Calibration of bottom left corner
0x5B14	0xF7FCFBBE  BL	_TP_TFT_Calibrate_Max+0
;touch.c, 28 :: 		Delay_ms(500);
0x5B18	0xF24B07A9  MOVW	R7, #45225
0x5B1C	0xF2C00728  MOVT	R7, #40
L_Calibrate2:
0x5B20	0x1E7F    SUBS	R7, R7, #1
0x5B22	0xD1FD    BNE	L_Calibrate2
0x5B24	0xBF00    NOP
0x5B26	0xBF00    NOP
0x5B28	0xBF00    NOP
0x5B2A	0xBF00    NOP
;touch.c, 29 :: 		}
L_end_Calibrate:
0x5B2C	0xF8DDE000  LDR	LR, [SP, #0]
0x5B30	0xB001    ADD	SP, SP, #4
0x5B32	0x4770    BX	LR
0x5B34	0x61540000  	_TFT_defaultFont+0
0x5B38	0x00D02000  	?lstr1_touch+0
0x5B3C	0x00F72000  	?lstr2_touch+0
0x5B40	0x01022000  	?lstr3_touch+0
0x5B44	0x010D2000  	?lstr4_touch+0
; end of _Calibrate
_TFT_Line:
;__Lib_TFT.c, 657 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
0x1A6C	0xB088    SUB	SP, SP, #32
0x1A6E	0xF8CDE000  STR	LR, [SP, #0]
0x1A72	0xF8AD0018  STRH	R0, [SP, #24]
0x1A76	0xF8AD101C  STRH	R1, [SP, #28]
0x1A7A	0xB215    SXTH	R5, R2
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; x2 start address is: 20 (R5)
; y2 start address is: 12 (R3)
;__Lib_TFT.c, 667 :: 		
0x1A7C	0xB299    UXTH	R1, R3
0x1A7E	0xB2A8    UXTH	R0, R5
0x1A80	0xF001FC16  BL	_TFT_Move_Cursor+0
;__Lib_TFT.c, 670 :: 		
0x1A84	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1A88	0x42AC    CMP	R4, R5
0x1A8A	0xD107    BNE	L_TFT_Line53
; x2 end address is: 20 (R5)
;__Lib_TFT.c, 671 :: 		
0x1A8C	0xF9BD2018  LDRSH	R2, [SP, #24]
0x1A90	0xB219    SXTH	R1, R3
; y2 end address is: 12 (R3)
0x1A92	0xF9BD001C  LDRSH	R0, [SP, #28]
0x1A96	0xF7FEFF4B  BL	_TFT_V_Line+0
;__Lib_TFT.c, 672 :: 		
0x1A9A	0xE12A    B	L_end_TFT_Line
;__Lib_TFT.c, 673 :: 		
L_TFT_Line53:
;__Lib_TFT.c, 675 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x1A9C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1AA0	0x429C    CMP	R4, R3
0x1AA2	0xD107    BNE	L_TFT_Line54
; y2 end address is: 12 (R3)
;__Lib_TFT.c, 676 :: 		
0x1AA4	0xF9BD201C  LDRSH	R2, [SP, #28]
0x1AA8	0xB229    SXTH	R1, R5
; x2 end address is: 20 (R5)
0x1AAA	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1AAE	0xF7FEFE25  BL	_TFT_H_Line+0
;__Lib_TFT.c, 677 :: 		
0x1AB2	0xE11E    B	L_end_TFT_Line
;__Lib_TFT.c, 678 :: 		
L_TFT_Line54:
;__Lib_TFT.c, 681 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x1AB4	0x2400    MOVS	R4, #0
0x1AB6	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 682 :: 		
0x1ABA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1ABE	0x1B2C    SUB	R4, R5, R4
0x1AC0	0xB224    SXTH	R4, R4
; x2 end address is: 20 (R5)
0x1AC2	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 683 :: 		
0x1AC6	0x2C00    CMP	R4, #0
0x1AC8	0xDA0A    BGE	L_TFT_Line55
;__Lib_TFT.c, 684 :: 		
0x1ACA	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1ACE	0x4264    RSBS	R4, R4, #0
0x1AD0	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 685 :: 		
0x1AD4	0xF8BD4012  LDRH	R4, [SP, #18]
0x1AD8	0x1E64    SUBS	R4, R4, #1
0x1ADA	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 686 :: 		
0x1ADE	0xE004    B	L_TFT_Line56
L_TFT_Line55:
;__Lib_TFT.c, 687 :: 		
0x1AE0	0xF8BD4012  LDRH	R4, [SP, #18]
0x1AE4	0x1C64    ADDS	R4, R4, #1
0x1AE6	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 688 :: 		
L_TFT_Line56:
;__Lib_TFT.c, 690 :: 		
0x1AEA	0x2400    MOVS	R4, #0
0x1AEC	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 691 :: 		
0x1AF0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1AF4	0x1B1C    SUB	R4, R3, R4
0x1AF6	0xB224    SXTH	R4, R4
; y2 end address is: 12 (R3)
0x1AF8	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 692 :: 		
0x1AFC	0x2C00    CMP	R4, #0
0x1AFE	0xDA0A    BGE	L_TFT_Line57
;__Lib_TFT.c, 693 :: 		
0x1B00	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1B04	0x4264    RSBS	R4, R4, #0
0x1B06	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 694 :: 		
0x1B0A	0xF8BD4014  LDRH	R4, [SP, #20]
0x1B0E	0x1E64    SUBS	R4, R4, #1
0x1B10	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 695 :: 		
0x1B14	0xE004    B	L_TFT_Line58
L_TFT_Line57:
;__Lib_TFT.c, 696 :: 		
0x1B16	0xF8BD4014  LDRH	R4, [SP, #20]
0x1B1A	0x1C64    ADDS	R4, R4, #1
0x1B1C	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 697 :: 		
L_TFT_Line58:
;__Lib_TFT.c, 699 :: 		
0x1B20	0x2400    MOVS	R4, #0
0x1B22	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 700 :: 		
0x1B26	0xF9BD500A  LDRSH	R5, [SP, #10]
0x1B2A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1B2E	0x42AC    CMP	R4, R5
0x1B30	0xDA46    BGE	L_TFT_Line59
;__Lib_TFT.c, 701 :: 		
0x1B32	0xF8BD4016  LDRH	R4, [SP, #22]
0x1B36	0x1C64    ADDS	R4, R4, #1
0x1B38	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 702 :: 		
; temp start address is: 0 (R0)
0x1B3C	0xF9BD0008  LDRSH	R0, [SP, #8]
;__Lib_TFT.c, 703 :: 		
0x1B40	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1B44	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 704 :: 		
0x1B48	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 705 :: 		
0x1B4C	0xF9BD0018  LDRSH	R0, [SP, #24]
;__Lib_TFT.c, 706 :: 		
0x1B50	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1B54	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 707 :: 		
0x1B58	0xF8AD001C  STRH	R0, [SP, #28]
;__Lib_TFT.c, 708 :: 		
0x1B5C	0xF8BD0012  LDRH	R0, [SP, #18]
;__Lib_TFT.c, 709 :: 		
0x1B60	0xF8BD4014  LDRH	R4, [SP, #20]
0x1B64	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 710 :: 		
0x1B68	0xF8AD0014  STRH	R0, [SP, #20]
; temp end address is: 0 (R0)
;__Lib_TFT.c, 711 :: 		
; thick start address is: 40 (R10)
0x1B6C	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x1B70	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line60:
; thick start address is: 0 (R0)
0x1B74	0x4C61    LDR	R4, [PC, #388]
0x1B76	0x7824    LDRB	R4, [R4, #0]
0x1B78	0x42A0    CMP	R0, R4
0x1B7A	0xD820    BHI	L_TFT_Line61
;__Lib_TFT.c, 712 :: 		
; offset start address is: 4 (R1)
0x1B7C	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 713 :: 		
0x1B7E	0xF0010401  AND	R4, R1, #1
0x1B82	0xB224    SXTH	R4, R4
0x1B84	0xB91C    CBNZ	R4, L__TFT_Line962
;__Lib_TFT.c, 714 :: 		
0x1B86	0x424A    RSBS	R2, R1, #0
0x1B88	0xB212    SXTH	R2, R2
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
; offset end address is: 8 (R2)
0x1B8A	0xB211    SXTH	R1, R2
0x1B8C	0xE7FF    B	L_TFT_Line63
L__TFT_Line962:
;__Lib_TFT.c, 713 :: 		
;__Lib_TFT.c, 714 :: 		
L_TFT_Line63:
;__Lib_TFT.c, 715 :: 		
; offset start address is: 4 (R1)
0x1B8E	0x104E    ASRS	R6, R1, #1
0x1B90	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 717 :: 		
0x1B92	0x4C5B    LDR	R4, [PC, #364]
0x1B94	0x8825    LDRH	R5, [R4, #0]
0x1B96	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1B9A	0x19A4    ADDS	R4, R4, R6
0x1B9C	0xF88D0004  STRB	R0, [SP, #4]
0x1BA0	0xB2AA    UXTH	R2, R5
0x1BA2	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1BA6	0xB220    SXTH	R0, R4
0x1BA8	0xF7FEFFEE  BL	_TFT_Dot+0
0x1BAC	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 711 :: 		
0x1BB0	0xF1000A01  ADD	R10, R0, #1
0x1BB4	0xFA5FFA8A  UXTB	R10, R10
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
;__Lib_TFT.c, 718 :: 		
0x1BB8	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x1BBC	0xE7DA    B	L_TFT_Line60
L_TFT_Line61:
;__Lib_TFT.c, 719 :: 		
0x1BBE	0xE027    B	L_TFT_Line64
L_TFT_Line59:
;__Lib_TFT.c, 720 :: 		
; thick start address is: 40 (R10)
0x1BC0	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x1BC4	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line65:
; thick start address is: 0 (R0)
0x1BC8	0x4C4C    LDR	R4, [PC, #304]
0x1BCA	0x7824    LDRB	R4, [R4, #0]
0x1BCC	0x42A0    CMP	R0, R4
0x1BCE	0xD81F    BHI	L_TFT_Line66
;__Lib_TFT.c, 721 :: 		
; offset start address is: 4 (R1)
0x1BD0	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 722 :: 		
0x1BD2	0xF0010401  AND	R4, R1, #1
0x1BD6	0xB224    SXTH	R4, R4
0x1BD8	0xB91C    CBNZ	R4, L__TFT_Line963
;__Lib_TFT.c, 723 :: 		
0x1BDA	0x424C    RSBS	R4, R1, #0
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
0x1BDC	0xB222    SXTH	R2, R4
; offset end address is: 8 (R2)
0x1BDE	0xB211    SXTH	R1, R2
0x1BE0	0xE7FF    B	L_TFT_Line68
L__TFT_Line963:
;__Lib_TFT.c, 722 :: 		
;__Lib_TFT.c, 723 :: 		
L_TFT_Line68:
;__Lib_TFT.c, 724 :: 		
; offset start address is: 4 (R1)
0x1BE2	0x104E    ASRS	R6, R1, #1
0x1BE4	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 726 :: 		
0x1BE6	0x4C46    LDR	R4, [PC, #280]
0x1BE8	0x8825    LDRH	R5, [R4, #0]
0x1BEA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1BEE	0x19A4    ADDS	R4, R4, R6
0x1BF0	0xF88D0004  STRB	R0, [SP, #4]
0x1BF4	0xB2AA    UXTH	R2, R5
0x1BF6	0xB221    SXTH	R1, R4
0x1BF8	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1BFC	0xF7FEFFC4  BL	_TFT_Dot+0
0x1C00	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 720 :: 		
0x1C04	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
0x1C06	0xFA5FFA84  UXTB	R10, R4
;__Lib_TFT.c, 727 :: 		
0x1C0A	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x1C0E	0xE7DB    B	L_TFT_Line65
L_TFT_Line66:
;__Lib_TFT.c, 728 :: 		
L_TFT_Line64:
;__Lib_TFT.c, 731 :: 		
0x1C10	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1C14	0x0064    LSLS	R4, R4, #1
0x1C16	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 734 :: 		
0x1C1A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1C1E	0x0065    LSLS	R5, R4, #1
0x1C20	0xB22D    SXTH	R5, R5
0x1C22	0xF8AD500E  STRH	R5, [SP, #14]
;__Lib_TFT.c, 737 :: 		
0x1C26	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1C2A	0x1B2C    SUB	R4, R5, R4
0x1C2C	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 739 :: 		
L_TFT_Line69:
0x1C30	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1C34	0x1E64    SUBS	R4, R4, #1
0x1C36	0xB224    SXTH	R4, R4
0x1C38	0xF8AD4008  STRH	R4, [SP, #8]
0x1C3C	0x2C00    CMP	R4, #0
0x1C3E	0xDB58    BLT	L_TFT_Line70
;__Lib_TFT.c, 740 :: 		
0x1C40	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1C44	0x2C00    CMP	R4, #0
0x1C46	0xDB0D    BLT	L_TFT_Line71
;__Lib_TFT.c, 741 :: 		
0x1C48	0xF8BD5014  LDRH	R5, [SP, #20]
0x1C4C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1C50	0x1964    ADDS	R4, R4, R5
0x1C52	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 742 :: 		
0x1C56	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1C5A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1C5E	0x1B64    SUB	R4, R4, R5
0x1C60	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 743 :: 		
L_TFT_Line71:
;__Lib_TFT.c, 745 :: 		
0x1C64	0xF8BD5012  LDRH	R5, [SP, #18]
0x1C68	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1C6C	0x1964    ADDS	R4, R4, R5
0x1C6E	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 746 :: 		
0x1C72	0xF9BD500E  LDRSH	R5, [SP, #14]
0x1C76	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1C7A	0x1964    ADDS	R4, R4, R5
0x1C7C	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 748 :: 		
; thick start address is: 0 (R0)
0x1C80	0x2001    MOVS	R0, #1
; thick end address is: 0 (R0)
L_TFT_Line72:
; thick start address is: 0 (R0)
0x1C82	0x4C1E    LDR	R4, [PC, #120]
0x1C84	0x7824    LDRB	R4, [R4, #0]
0x1C86	0x42A0    CMP	R0, R4
0x1C88	0xD832    BHI	L_TFT_Line73
;__Lib_TFT.c, 749 :: 		
; offset start address is: 20 (R5)
0x1C8A	0xB2C5    UXTB	R5, R0
;__Lib_TFT.c, 750 :: 		
0x1C8C	0xF0050401  AND	R4, R5, #1
0x1C90	0xB224    SXTH	R4, R4
0x1C92	0xB914    CBNZ	R4, L__TFT_Line964
;__Lib_TFT.c, 751 :: 		
0x1C94	0x4269    RSBS	R1, R5, #0
0x1C96	0xB209    SXTH	R1, R1
; offset end address is: 20 (R5)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x1C98	0xE000    B	L_TFT_Line75
L__TFT_Line964:
;__Lib_TFT.c, 750 :: 		
0x1C9A	0xB229    SXTH	R1, R5
;__Lib_TFT.c, 751 :: 		
L_TFT_Line75:
;__Lib_TFT.c, 752 :: 		
; offset start address is: 4 (R1)
0x1C9C	0x1049    ASRS	R1, R1, #1
0x1C9E	0xB209    SXTH	R1, R1
;__Lib_TFT.c, 754 :: 		
0x1CA0	0xF8BD4016  LDRH	R4, [SP, #22]
0x1CA4	0xB17C    CBZ	R4, L_TFT_Line76
;__Lib_TFT.c, 755 :: 		
0x1CA6	0x4C16    LDR	R4, [PC, #88]
0x1CA8	0x8825    LDRH	R5, [R4, #0]
0x1CAA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1CAE	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x1CB0	0xF88D0004  STRB	R0, [SP, #4]
0x1CB4	0xB2AA    UXTH	R2, R5
0x1CB6	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1CBA	0xB220    SXTH	R0, R4
0x1CBC	0xF7FEFF64  BL	_TFT_Dot+0
0x1CC0	0xF89D0004  LDRB	R0, [SP, #4]
0x1CC4	0xE00E    B	L_TFT_Line77
L_TFT_Line76:
;__Lib_TFT.c, 757 :: 		
; offset start address is: 4 (R1)
0x1CC6	0x4C0E    LDR	R4, [PC, #56]
0x1CC8	0x8825    LDRH	R5, [R4, #0]
0x1CCA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1CCE	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x1CD0	0xF88D0004  STRB	R0, [SP, #4]
0x1CD4	0xB2AA    UXTH	R2, R5
0x1CD6	0xB221    SXTH	R1, R4
0x1CD8	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1CDC	0xF7FEFF54  BL	_TFT_Dot+0
0x1CE0	0xF89D0004  LDRB	R0, [SP, #4]
L_TFT_Line77:
;__Lib_TFT.c, 748 :: 		
0x1CE4	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 32 (R8)
0x1CE6	0xFA5FF884  UXTB	R8, R4
;__Lib_TFT.c, 759 :: 		
0x1CEA	0xFA5FF088  UXTB	R0, R8
; thick end address is: 32 (R8)
0x1CEE	0xE7C8    B	L_TFT_Line72
L_TFT_Line73:
;__Lib_TFT.c, 760 :: 		
0x1CF0	0xE79E    B	L_TFT_Line69
L_TFT_Line70:
;__Lib_TFT.c, 761 :: 		
L_end_TFT_Line:
0x1CF2	0xF8DDE000  LDR	LR, [SP, #0]
0x1CF6	0xB008    ADD	SP, SP, #32
0x1CF8	0x4770    BX	LR
0x1CFA	0xBF00    NOP
0x1CFC	0x3FEA2000  	__Lib_TFT_PenWidth+0
0x1D00	0x3FF42000  	__Lib_TFT_PenColor+0
; end of _TFT_Line
_TFT_V_Line:
;__Lib_TFT.c, 621 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x0930	0xB086    SUB	SP, SP, #24
0x0932	0xF8CDE000  STR	LR, [SP, #0]
0x0936	0xF8AD1004  STRH	R1, [SP, #4]
0x093A	0xB201    SXTH	R1, R0
0x093C	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 626 :: 		
0x0940	0x4281    CMP	R1, R0
0x0942	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 627 :: 		
; loc start address is: 12 (R3)
0x0944	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 628 :: 		
0x0946	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 629 :: 		
0x0948	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 630 :: 		
0x094A	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 626 :: 		
;__Lib_TFT.c, 630 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 632 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x094C	0x2900    CMP	R1, #0
0x094E	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 633 :: 		
0x0950	0x2100    MOVS	R1, #0
0x0952	0xB209    SXTH	R1, R1
0x0954	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 634 :: 		
0x0956	0x4B2F    LDR	R3, [PC, #188]
0x0958	0x881B    LDRH	R3, [R3, #0]
0x095A	0x4299    CMP	R1, R3
0x095C	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 635 :: 		
0x095E	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 637 :: 		
; y_start start address is: 4 (R1)
0x0960	0x2800    CMP	R0, #0
0x0962	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 638 :: 		
0x0964	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 639 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x0966	0x4B2B    LDR	R3, [PC, #172]
0x0968	0x881B    LDRH	R3, [R3, #0]
0x096A	0x4298    CMP	R0, R3
0x096C	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 640 :: 		
0x096E	0x4B29    LDR	R3, [PC, #164]
0x0970	0x881B    LDRH	R3, [R3, #0]
0x0972	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0974	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x0976	0xB203    SXTH	R3, R0
0x0978	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 639 :: 		
0x097A	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 640 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 642 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x097C	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x097E	0xB215    SXTH	R5, R2
0x0980	0xB20A    SXTH	R2, R1
0x0982	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0984	0x4B24    LDR	R3, [PC, #144]
0x0986	0x781B    LDRB	R3, [R3, #0]
0x0988	0x4298    CMP	R0, R3
0x098A	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 643 :: 		
; offset start address is: 16 (R4)
0x098C	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 644 :: 		
0x098E	0xF0040301  AND	R3, R4, #1
0x0992	0xB21B    SXTH	R3, R3
0x0994	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 645 :: 		
0x0996	0x4264    RSBS	R4, R4, #0
0x0998	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x099A	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 644 :: 		
;__Lib_TFT.c, 645 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 646 :: 		
; offset start address is: 16 (R4)
0x099C	0x1063    ASRS	R3, R4, #1
0x099E	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x09A0	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 648 :: 		
0x09A2	0x18EB    ADDS	R3, R5, R3
0x09A4	0xB21B    SXTH	R3, R3
0x09A6	0x2B00    CMP	R3, #0
0x09A8	0xDB06    BLT	L__TFT_V_Line958
0x09AA	0x19AC    ADDS	R4, R5, R6
0x09AC	0xB224    SXTH	R4, R4
0x09AE	0x4B1B    LDR	R3, [PC, #108]
0x09B0	0x881B    LDRH	R3, [R3, #0]
0x09B2	0x429C    CMP	R4, R3
0x09B4	0xD200    BCS	L__TFT_V_Line957
0x09B6	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 649 :: 		
0x09B8	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 651 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x09BA	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x09BC	0x428F    CMP	R7, R1
0x09BE	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 652 :: 		
; offset start address is: 24 (R6)
0x09C0	0x4B17    LDR	R3, [PC, #92]
0x09C2	0x881C    LDRH	R4, [R3, #0]
0x09C4	0x19AB    ADDS	R3, R5, R6
0x09C6	0xF88D0004  STRB	R0, [SP, #4]
0x09CA	0xF8AD1008  STRH	R1, [SP, #8]
0x09CE	0xF8AD200C  STRH	R2, [SP, #12]
0x09D2	0xF8AD5010  STRH	R5, [SP, #16]
0x09D6	0xF8AD6012  STRH	R6, [SP, #18]
0x09DA	0xF8AD7014  STRH	R7, [SP, #20]
0x09DE	0xB2A2    UXTH	R2, R4
0x09E0	0xB239    SXTH	R1, R7
0x09E2	0xB218    SXTH	R0, R3
0x09E4	0xF000F8D0  BL	_TFT_Dot+0
0x09E8	0xF8BD7014  LDRH	R7, [SP, #20]
0x09EC	0xF9BD6012  LDRSH	R6, [SP, #18]
0x09F0	0xF9BD5010  LDRSH	R5, [SP, #16]
0x09F4	0xF9BD200C  LDRSH	R2, [SP, #12]
0x09F8	0xF9BD1008  LDRSH	R1, [SP, #8]
0x09FC	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 651 :: 		
0x0A00	0x1C7F    ADDS	R7, R7, #1
0x0A02	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 653 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0A04	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 654 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 642 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0A06	0x1C40    ADDS	R0, R0, #1
0x0A08	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 654 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x0A0A	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 655 :: 		
L_end_TFT_V_Line:
0x0A0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A10	0xB006    ADD	SP, SP, #24
0x0A12	0x4770    BX	LR
0x0A14	0x3FFC2000  	_TFT_DISP_HEIGHT+0
0x0A18	0x3FEA2000  	__Lib_TFT_PenWidth+0
0x0A1C	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x0A20	0x3FF42000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_H_Line:
;__Lib_TFT.c, 571 :: 		
0x06FC	0xB086    SUB	SP, SP, #24
0x06FE	0xF8CDE000  STR	LR, [SP, #0]
0x0702	0xF8AD000C  STRH	R0, [SP, #12]
0x0706	0xF8AD1010  STRH	R1, [SP, #16]
0x070A	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 576 :: 		
0x070E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0712	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0716	0x42A3    CMP	R3, R4
0x0718	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 577 :: 		
; loc start address is: 0 (R0)
0x071A	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 578 :: 		
0x071E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0722	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 579 :: 		
0x0726	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 580 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 582 :: 		
0x072A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x072E	0x2B00    CMP	R3, #0
0x0730	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 583 :: 		
0x0732	0x2300    MOVS	R3, #0
0x0734	0xB21B    SXTH	R3, R3
0x0736	0xF8AD300C  STRH	R3, [SP, #12]
0x073A	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 584 :: 		
0x073C	0x4B4B    LDR	R3, [PC, #300]
0x073E	0x881C    LDRH	R4, [R3, #0]
0x0740	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0744	0x42A3    CMP	R3, R4
0x0746	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 585 :: 		
0x0748	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 587 :: 		
0x074A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x074E	0x2B00    CMP	R3, #0
0x0750	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 588 :: 		
0x0752	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 589 :: 		
0x0754	0x4B45    LDR	R3, [PC, #276]
0x0756	0x881C    LDRH	R4, [R3, #0]
0x0758	0xF9BD3010  LDRSH	R3, [SP, #16]
0x075C	0x42A3    CMP	R3, R4
0x075E	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 590 :: 		
0x0760	0x4B42    LDR	R3, [PC, #264]
0x0762	0x881B    LDRH	R3, [R3, #0]
0x0764	0x1E5B    SUBS	R3, R3, #1
0x0766	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 592 :: 		
0x076A	0x2301    MOVS	R3, #1
0x076C	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x0770	0x4B3F    LDR	R3, [PC, #252]
0x0772	0x781C    LDRB	R4, [R3, #0]
0x0774	0xF89D3008  LDRB	R3, [SP, #8]
0x0778	0x42A3    CMP	R3, R4
0x077A	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 593 :: 		
; offset start address is: 0 (R0)
0x077E	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 594 :: 		
0x0782	0xF0000301  AND	R3, R0, #1
0x0786	0xB21B    SXTH	R3, R3
0x0788	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 595 :: 		
0x078A	0x4241    RSBS	R1, R0, #0
0x078C	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x078E	0xB208    SXTH	R0, R1
0x0790	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 594 :: 		
;__Lib_TFT.c, 595 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 596 :: 		
; offset start address is: 0 (R0)
0x0792	0x1044    ASRS	R4, R0, #1
0x0794	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x0796	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 598 :: 		
0x0798	0xF9BD3014  LDRSH	R3, [SP, #20]
0x079C	0x191B    ADDS	R3, R3, R4
0x079E	0xB21B    SXTH	R3, R3
0x07A0	0x2B00    CMP	R3, #0
0x07A2	0xDB08    BLT	L__TFT_H_Line954
0x07A4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x07A8	0x185C    ADDS	R4, R3, R1
0x07AA	0xB224    SXTH	R4, R4
0x07AC	0x4B31    LDR	R3, [PC, #196]
0x07AE	0x881B    LDRH	R3, [R3, #0]
0x07B0	0x429C    CMP	R4, R3
0x07B2	0xD200    BCS	L__TFT_H_Line953
0x07B4	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 599 :: 		
0x07B6	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 601 :: 		
; offset start address is: 4 (R1)
0x07B8	0x4B2F    LDR	R3, [PC, #188]
0x07BA	0x781B    LDRB	R3, [R3, #0]
0x07BC	0x2B00    CMP	R3, #0
0x07BE	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 602 :: 		
0x07C0	0x2400    MOVS	R4, #0
0x07C2	0xB264    SXTB	R4, R4
0x07C4	0x4B2D    LDR	R3, [PC, #180]
0x07C6	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 603 :: 		
0x07C8	0xF003F896  BL	__Lib_TFT_Is_SSD1963_Set+0
0x07CC	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 604 :: 		
0x07CE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x07D2	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x07D4	0xB2A3    UXTH	R3, R4
0x07D6	0xF9BD2010  LDRSH	R2, [SP, #16]
0x07DA	0xB2A1    UXTH	R1, R4
0x07DC	0xF9BD000C  LDRSH	R0, [SP, #12]
0x07E0	0x4C27    LDR	R4, [PC, #156]
0x07E2	0x6824    LDR	R4, [R4, #0]
0x07E4	0x47A0    BLX	R4
0x07E6	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 606 :: 		
; offset start address is: 4 (R1)
0x07E8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x07EC	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x07EE	0xB2A1    UXTH	R1, R4
0x07F0	0xF9BD000C  LDRSH	R0, [SP, #12]
0x07F4	0x4C23    LDR	R4, [PC, #140]
0x07F6	0x6824    LDR	R4, [R4, #0]
0x07F8	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 607 :: 		
; loc start address is: 0 (R0)
0x07FA	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x07FE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0802	0x4298    CMP	R0, R3
0x0804	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 608 :: 		
0x0806	0x4B20    LDR	R3, [PC, #128]
0x0808	0x881C    LDRH	R4, [R3, #0]
0x080A	0xF8AD0004  STRH	R0, [SP, #4]
0x080E	0xB2A0    UXTH	R0, R4
0x0810	0x4C1E    LDR	R4, [PC, #120]
0x0812	0x6824    LDR	R4, [R4, #0]
0x0814	0x47A0    BLX	R4
0x0816	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 607 :: 		
0x081A	0x1C41    ADDS	R1, R0, #1
0x081C	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 609 :: 		
0x081E	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0820	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 610 :: 		
0x0822	0x2401    MOVS	R4, #1
0x0824	0xB264    SXTB	R4, R4
0x0826	0x4B15    LDR	R3, [PC, #84]
0x0828	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 611 :: 		
0x082A	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 612 :: 		
; loc start address is: 0 (R0)
0x082C	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x0830	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0834	0x4298    CMP	R0, R3
0x0836	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 613 :: 		
0x0838	0x4B13    LDR	R3, [PC, #76]
0x083A	0x881B    LDRH	R3, [R3, #0]
0x083C	0xF8AD0004  STRH	R0, [SP, #4]
0x0840	0xB29A    UXTH	R2, R3
0x0842	0xF9BD1014  LDRSH	R1, [SP, #20]
0x0846	0xB200    SXTH	R0, R0
0x0848	0xF000F99E  BL	_TFT_Dot+0
0x084C	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 612 :: 		
0x0850	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x0852	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 614 :: 		
0x0854	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0856	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 615 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 616 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 592 :: 		
0x0858	0xF89D3008  LDRB	R3, [SP, #8]
0x085C	0x1C5B    ADDS	R3, R3, #1
0x085E	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 616 :: 		
0x0862	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 617 :: 		
L_end_TFT_H_Line:
0x0864	0xF8DDE000  LDR	LR, [SP, #0]
0x0868	0xB006    ADD	SP, SP, #24
0x086A	0x4770    BX	LR
0x086C	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x0870	0x3FEA2000  	__Lib_TFT_PenWidth+0
0x0874	0x3FFC2000  	_TFT_DISP_HEIGHT+0
0x0878	0x01502000  	__Lib_TFT___no_acceleration+0
0x087C	0x02BC4242  	TFT_CS+0
0x0880	0x40002000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0884	0x40042000  	_TFT_Set_Address_Ptr+0
0x0888	0x3FF42000  	__Lib_TFT_PenColor+0
0x088C	0x40082000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TP_TFT_Calibrate_Min:
;__Lib_TouchPanel_TFT.c, 238 :: 		
0x22C4	0xB081    SUB	SP, SP, #4
0x22C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 239 :: 		
L_TP_TFT_Calibrate_Min17:
0x22CA	0xF7FEFBAB  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x22CE	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Min18
;__Lib_TouchPanel_TFT.c, 240 :: 		
0x22D0	0xE7FB    B	L_TP_TFT_Calibrate_Min17
L_TP_TFT_Calibrate_Min18:
;__Lib_TouchPanel_TFT.c, 241 :: 		
0x22D2	0xF7FEFADD  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x22D6	0x4905    LDR	R1, [PC, #20]
0x22D8	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 242 :: 		
0x22DA	0xF7FEFB09  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x22DE	0x4904    LDR	R1, [PC, #16]
0x22E0	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 243 :: 		
L_end_TP_TFT_Calibrate_Min:
0x22E2	0xF8DDE000  LDR	LR, [SP, #0]
0x22E6	0xB001    ADD	SP, SP, #4
0x22E8	0x4770    BX	LR
0x22EA	0xBF00    NOP
0x22EC	0x404A2000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x22F0	0x404C2000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
; end of _TP_TFT_Calibrate_Min
__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal:
;__Lib_TouchPanel_TFT.c, 216 :: 		
0x0A24	0xB082    SUB	SP, SP, #8
0x0A26	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 221 :: 		
0x0A2A	0x2100    MOVS	R1, #0
0x0A2C	0xB249    SXTB	R1, R1
0x0A2E	0x481A    LDR	R0, [PC, #104]
0x0A30	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 222 :: 		
0x0A32	0x481A    LDR	R0, [PC, #104]
0x0A34	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 224 :: 		
0x0A36	0xF7FFFDB7  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 226 :: 		
0x0A3A	0x4819    LDR	R0, [PC, #100]
0x0A3C	0x7804    LDRB	R4, [R0, #0]
0x0A3E	0xB2A0    UXTH	R0, R4
0x0A40	0x4C18    LDR	R4, [PC, #96]
0x0A42	0x6824    LDR	R4, [R4, #0]
0x0A44	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 227 :: 		
0x0A46	0x4918    LDR	R1, [PC, #96]
0x0A48	0xF9B11000  LDRSH	R1, [R1, #0]
0x0A4C	0xB200    SXTH	R0, R0
0x0A4E	0x4288    CMP	R0, R1
0x0A50	0xF2400000  MOVW	R0, #0
0x0A54	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48
0x0A56	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48:
; result start address is: 8 (R2)
0x0A58	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 230 :: 		
0x0A5A	0xF7FFFC99  BL	_Delay_1ms+0
0x0A5E	0xF7FFFC97  BL	_Delay_1ms+0
;__Lib_TouchPanel_TFT.c, 232 :: 		
0x0A62	0x480F    LDR	R0, [PC, #60]
0x0A64	0x7804    LDRB	R4, [R0, #0]
0x0A66	0xF88D2004  STRB	R2, [SP, #4]
0x0A6A	0xB2A0    UXTH	R0, R4
0x0A6C	0x4C0D    LDR	R4, [PC, #52]
0x0A6E	0x6824    LDR	R4, [R4, #0]
0x0A70	0x47A0    BLX	R4
0x0A72	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 233 :: 		
0x0A76	0x490C    LDR	R1, [PC, #48]
0x0A78	0xF9B11000  LDRSH	R1, [R1, #0]
0x0A7C	0xB200    SXTH	R0, R0
0x0A7E	0x4288    CMP	R0, R1
0x0A80	0xF2400000  MOVW	R0, #0
0x0A84	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49
0x0A86	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49:
0x0A88	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 234 :: 		
0x0A8C	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 235 :: 		
L_end_TP_TFT_Press_Detect_Cal:
0x0A8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A92	0xB002    ADD	SP, SP, #8
0x0A94	0x4770    BX	LR
0x0A96	0xBF00    NOP
0x0A98	0x82A04240  	DriveX_Right+0
0x0A9C	0x82A44240  	DriveY_Up+0
0x0AA0	0x402F2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x0AA4	0x3FE02000  	_ADC_Get_Sample_Ptr+0
0x0AA8	0x40402000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x04B0	0xB081    SUB	SP, SP, #4
0x04B2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x04B6	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x04B8	0x4803    LDR	R0, [PC, #12]
0x04BA	0xF7FFFE73  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x04BE	0xF8DDE000  LDR	LR, [SP, #0]
0x04C2	0xB001    ADD	SP, SP, #4
0x04C4	0x4770    BX	LR
0x04C6	0xBF00    NOP
0x04C8	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x01A4	0xB081    SUB	SP, SP, #4
0x01A6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x01AA	0xF2000434  ADDW	R4, R0, #52
0x01AE	0x090A    LSRS	R2, R1, #4
0x01B0	0xB292    UXTH	R2, R2
0x01B2	0xB293    UXTH	R3, R2
0x01B4	0x6822    LDR	R2, [R4, #0]
0x01B6	0xF3631204  BFI	R2, R3, #4, #1
0x01BA	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x01BC	0xF2000434  ADDW	R4, R0, #52
0x01C0	0x08CA    LSRS	R2, R1, #3
0x01C2	0xB292    UXTH	R2, R2
0x01C4	0xB293    UXTH	R3, R2
0x01C6	0x6822    LDR	R2, [R4, #0]
0x01C8	0xF36302C3  BFI	R2, R3, #3, #1
0x01CC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x01CE	0xF2000434  ADDW	R4, R0, #52
0x01D2	0x088A    LSRS	R2, R1, #2
0x01D4	0xB292    UXTH	R2, R2
0x01D6	0xB293    UXTH	R3, R2
0x01D8	0x6822    LDR	R2, [R4, #0]
0x01DA	0xF3630282  BFI	R2, R3, #2, #1
0x01DE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x01E0	0xF2000434  ADDW	R4, R0, #52
0x01E4	0x084A    LSRS	R2, R1, #1
0x01E6	0xB292    UXTH	R2, R2
0x01E8	0xB293    UXTH	R3, R2
0x01EA	0x6822    LDR	R2, [R4, #0]
0x01EC	0xF3630241  BFI	R2, R3, #1, #1
0x01F0	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x01F2	0xF2000434  ADDW	R4, R0, #52
0x01F6	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x01F8	0x6822    LDR	R2, [R4, #0]
0x01FA	0xF3630200  BFI	R2, R3, #0, #1
0x01FE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x0200	0xF2000408  ADDW	R4, R0, #8
0x0204	0x2301    MOVS	R3, #1
0x0206	0x6822    LDR	R2, [R4, #0]
0x0208	0xF363729E  BFI	R2, R3, #30, #1
0x020C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x020E	0xF000F8CF  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x0212	0x6803    LDR	R3, [R0, #0]
0x0214	0xF3C30240  UBFX	R2, R3, #1, #1
0x0218	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x021A	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x021C	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0220	0x6812    LDR	R2, [R2, #0]
0x0222	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0224	0xF8DDE000  LDR	LR, [SP, #0]
0x0228	0xB001    ADD	SP, SP, #4
0x022A	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_ADC2_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 262 :: 		
; channel start address is: 0 (R0)
0x0358	0xB081    SUB	SP, SP, #4
0x035A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 263 :: 		
0x035E	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0360	0x4803    LDR	R0, [PC, #12]
0x0362	0xF7FFFF1F  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 270 :: 		
L_end_ADC2_Get_Sample:
0x0366	0xF8DDE000  LDR	LR, [SP, #0]
0x036A	0xB001    ADD	SP, SP, #4
0x036C	0x4770    BX	LR
0x036E	0xBF00    NOP
0x0370	0x21004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_ADC3_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 345 :: 		
; channel start address is: 0 (R0)
0x0374	0xB081    SUB	SP, SP, #4
0x0376	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 346 :: 		
0x037A	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x037C	0x4803    LDR	R0, [PC, #12]
0x037E	0xF7FFFF11  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 353 :: 		
L_end_ADC3_Get_Sample:
0x0382	0xF8DDE000  LDR	LR, [SP, #0]
0x0386	0xB001    ADD	SP, SP, #4
0x0388	0x4770    BX	LR
0x038A	0xBF00    NOP
0x038C	0x22004001  	ADC3_SR+0
; end of _ADC3_Get_Sample
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0390	0xF24147D3  MOVW	R7, #5331
0x0394	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x0398	0x1E7F    SUBS	R7, R7, #1
0x039A	0xD1FD    BNE	L_Delay_1ms14
0x039C	0xBF00    NOP
0x039E	0xBF00    NOP
0x03A0	0xBF00    NOP
0x03A2	0xBF00    NOP
0x03A4	0xBF00    NOP
0x03A6	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x03A8	0x4770    BX	LR
; end of _Delay_1ms
__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal:
;__Lib_TouchPanel_TFT.c, 193 :: 		
0x0890	0xB081    SUB	SP, SP, #4
0x0892	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 196 :: 		
0x0896	0x2101    MOVS	R1, #1
0x0898	0xB249    SXTB	R1, R1
0x089A	0x4809    LDR	R0, [PC, #36]
0x089C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 197 :: 		
0x089E	0x2100    MOVS	R1, #0
0x08A0	0xB249    SXTB	R1, R1
0x08A2	0x4808    LDR	R0, [PC, #32]
0x08A4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 199 :: 		
0x08A6	0xF7FFFE7F  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 201 :: 		
0x08AA	0x4807    LDR	R0, [PC, #28]
0x08AC	0x7804    LDRB	R4, [R0, #0]
0x08AE	0xB2A0    UXTH	R0, R4
0x08B0	0x4C06    LDR	R4, [PC, #24]
0x08B2	0x6824    LDR	R4, [R4, #0]
0x08B4	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 202 :: 		
;__Lib_TouchPanel_TFT.c, 203 :: 		
L_end_TP_TFT_GetX_Cal:
0x08B6	0xF8DDE000  LDR	LR, [SP, #0]
0x08BA	0xB001    ADD	SP, SP, #4
0x08BC	0x4770    BX	LR
0x08BE	0xBF00    NOP
0x08C0	0x82A04240  	DriveX_Right+0
0x08C4	0x82A44240  	DriveY_Up+0
0x08C8	0x402E2000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x08CC	0x3FE02000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal:
;__Lib_TouchPanel_TFT.c, 205 :: 		
0x08F0	0xB081    SUB	SP, SP, #4
0x08F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 208 :: 		
0x08F6	0x2100    MOVS	R1, #0
0x08F8	0xB249    SXTB	R1, R1
0x08FA	0x4809    LDR	R0, [PC, #36]
0x08FC	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 209 :: 		
0x08FE	0x2101    MOVS	R1, #1
0x0900	0xB249    SXTB	R1, R1
0x0902	0x4808    LDR	R0, [PC, #32]
0x0904	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 210 :: 		
0x0906	0xF7FFFE4F  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 212 :: 		
0x090A	0x4807    LDR	R0, [PC, #28]
0x090C	0x7804    LDRB	R4, [R0, #0]
0x090E	0xB2A0    UXTH	R0, R4
0x0910	0x4C06    LDR	R4, [PC, #24]
0x0912	0x6824    LDR	R4, [R4, #0]
0x0914	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 213 :: 		
;__Lib_TouchPanel_TFT.c, 214 :: 		
L_end_TP_TFT_GetY_Cal:
0x0916	0xF8DDE000  LDR	LR, [SP, #0]
0x091A	0xB001    ADD	SP, SP, #4
0x091C	0x4770    BX	LR
0x091E	0xBF00    NOP
0x0920	0x82A04240  	DriveX_Right+0
0x0924	0x82A44240  	DriveY_Up+0
0x0928	0x402F2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x092C	0x3FE02000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
_TP_TFT_Calibrate_Max:
;__Lib_TouchPanel_TFT.c, 246 :: 		
0x2294	0xB081    SUB	SP, SP, #4
0x2296	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 247 :: 		
L_TP_TFT_Calibrate_Max19:
0x229A	0xF7FEFBC3  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x229E	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Max20
;__Lib_TouchPanel_TFT.c, 248 :: 		
0x22A0	0xE7FB    B	L_TP_TFT_Calibrate_Max19
L_TP_TFT_Calibrate_Max20:
;__Lib_TouchPanel_TFT.c, 249 :: 		
0x22A2	0xF7FEFAF5  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x22A6	0x4905    LDR	R1, [PC, #20]
0x22A8	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 250 :: 		
0x22AA	0xF7FEFB21  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x22AE	0x4904    LDR	R1, [PC, #16]
0x22B0	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 251 :: 		
L_end_TP_TFT_Calibrate_Max:
0x22B2	0xF8DDE000  LDR	LR, [SP, #0]
0x22B6	0xB001    ADD	SP, SP, #4
0x22B8	0x4770    BX	LR
0x22BA	0xBF00    NOP
0x22BC	0x403C2000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x22C0	0x403E2000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
; end of _TP_TFT_Calibrate_Max
_module1:
;modules_screens.c, 4 :: 		void module1 ()
0x57FC	0xB081    SUB	SP, SP, #4
0x57FE	0xF8CDE000  STR	LR, [SP, #0]
;modules_screens.c, 6 :: 		y_tft=500;
0x5802	0xF24011F4  MOVW	R1, #500
0x5806	0xB209    SXTH	R1, R1
0x5808	0x481D    LDR	R0, [PC, #116]
0x580A	0x8001    STRH	R1, [R0, #0]
;modules_screens.c, 7 :: 		x_tft=500;
0x580C	0xF24011F4  MOVW	R1, #500
0x5810	0xB209    SXTH	R1, R1
0x5812	0x481C    LDR	R0, [PC, #112]
0x5814	0x8001    STRH	R1, [R0, #0]
;modules_screens.c, 8 :: 		TFT_Set_Pen(CL_WHITE, 3);
0x5816	0x2103    MOVS	R1, #3
0x5818	0xF64F70FF  MOVW	R0, #65535
0x581C	0xF7FDFA18  BL	_TFT_Set_Pen+0
;modules_screens.c, 9 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL);
0x5820	0x2200    MOVS	R2, #0
0x5822	0xF64F71FF  MOVW	R1, #65535
0x5826	0x4818    LDR	R0, [PC, #96]
0x5828	0xF7FBF95E  BL	_TFT_Set_Font+0
;modules_screens.c, 10 :: 		TFT_Write_Text("GAMES",120,60);
0x582C	0x4817    LDR	R0, [PC, #92]
0x582E	0x223C    MOVS	R2, #60
0x5830	0x2178    MOVS	R1, #120
0x5832	0xF7FFF953  BL	_TFT_Write_Text+0
;modules_screens.c, 11 :: 		TFT_Line(0,80,320,80);
0x5836	0x2350    MOVS	R3, #80
0x5838	0xB21B    SXTH	R3, R3
0x583A	0xF2401240  MOVW	R2, #320
0x583E	0xB212    SXTH	R2, R2
0x5840	0x2150    MOVS	R1, #80
0x5842	0xB209    SXTH	R1, R1
0x5844	0x2000    MOVS	R0, #0
0x5846	0xB200    SXTH	R0, R0
0x5848	0xF7FCF910  BL	_TFT_Line+0
;modules_screens.c, 12 :: 		TFT_Write_Text("comm",120,120);
0x584C	0x4810    LDR	R0, [PC, #64]
0x584E	0x2278    MOVS	R2, #120
0x5850	0x2178    MOVS	R1, #120
0x5852	0xF7FFF943  BL	_TFT_Write_Text+0
;modules_screens.c, 13 :: 		TFT_Line(0,150,320,150);
0x5856	0x2396    MOVS	R3, #150
0x5858	0xB21B    SXTH	R3, R3
0x585A	0xF2401240  MOVW	R2, #320
0x585E	0xB212    SXTH	R2, R2
0x5860	0x2196    MOVS	R1, #150
0x5862	0xB209    SXTH	R1, R1
0x5864	0x2000    MOVS	R0, #0
0x5866	0xB200    SXTH	R0, R0
0x5868	0xF7FCF900  BL	_TFT_Line+0
;modules_screens.c, 14 :: 		TFT_Write_Text("paint",120,180);
0x586C	0x4809    LDR	R0, [PC, #36]
0x586E	0x22B4    MOVS	R2, #180
0x5870	0x2178    MOVS	R1, #120
0x5872	0xF7FFF933  BL	_TFT_Write_Text+0
;modules_screens.c, 17 :: 		}
L_end_module1:
0x5876	0xF8DDE000  LDR	LR, [SP, #0]
0x587A	0xB001    ADD	SP, SP, #4
0x587C	0x4770    BX	LR
0x587E	0xBF00    NOP
0x5880	0x00282000  	_y_tft+0
0x5884	0x00262000  	_x_tft+0
0x5888	0x61540000  	_TFT_defaultFont+0
0x588C	0x002F2000  	?lstr1_modules_screens+0
0x5890	0x00352000  	?lstr2_modules_screens+0
0x5894	0x003A2000  	?lstr3_modules_screens+0
; end of _module1
_TP_TFT_Press_Detect:
;__Lib_TouchPanel_TFT.c, 116 :: 		
0x4E3C	0xB082    SUB	SP, SP, #8
0x4E3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 121 :: 		
0x4E42	0x2100    MOVS	R1, #0
0x4E44	0xB249    SXTB	R1, R1
0x4E46	0x4819    LDR	R0, [PC, #100]
0x4E48	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 122 :: 		
0x4E4A	0x4819    LDR	R0, [PC, #100]
0x4E4C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 124 :: 		
0x4E4E	0xF7FDFAAD  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 126 :: 		
0x4E52	0x4818    LDR	R0, [PC, #96]
0x4E54	0x7804    LDRB	R4, [R0, #0]
0x4E56	0xB2A0    UXTH	R0, R4
0x4E58	0x4C17    LDR	R4, [PC, #92]
0x4E5A	0x6824    LDR	R4, [R4, #0]
0x4E5C	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 127 :: 		
0x4E5E	0x4917    LDR	R1, [PC, #92]
0x4E60	0xF9B11000  LDRSH	R1, [R1, #0]
0x4E64	0xB200    SXTH	R0, R0
0x4E66	0x4288    CMP	R0, R1
0x4E68	0xF2400000  MOVW	R0, #0
0x4E6C	0xDD00    BLE	L__TP_TFT_Press_Detect42
0x4E6E	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect42:
; result start address is: 8 (R2)
0x4E70	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 129 :: 		
0x4E72	0xF7FDFA9B  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 131 :: 		
0x4E76	0x480F    LDR	R0, [PC, #60]
0x4E78	0x7804    LDRB	R4, [R0, #0]
0x4E7A	0xF88D2004  STRB	R2, [SP, #4]
0x4E7E	0xB2A0    UXTH	R0, R4
0x4E80	0x4C0D    LDR	R4, [PC, #52]
0x4E82	0x6824    LDR	R4, [R4, #0]
0x4E84	0x47A0    BLX	R4
0x4E86	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 132 :: 		
0x4E8A	0x490C    LDR	R1, [PC, #48]
0x4E8C	0xF9B11000  LDRSH	R1, [R1, #0]
0x4E90	0xB200    SXTH	R0, R0
0x4E92	0x4288    CMP	R0, R1
0x4E94	0xF2400000  MOVW	R0, #0
0x4E98	0xDD00    BLE	L__TP_TFT_Press_Detect43
0x4E9A	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect43:
0x4E9C	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 133 :: 		
0x4EA0	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 134 :: 		
L_end_TP_TFT_Press_Detect:
0x4EA2	0xF8DDE000  LDR	LR, [SP, #0]
0x4EA6	0xB002    ADD	SP, SP, #8
0x4EA8	0x4770    BX	LR
0x4EAA	0xBF00    NOP
0x4EAC	0x82A04240  	DriveX_Right+0
0x4EB0	0x82A44240  	DriveY_Up+0
0x4EB4	0x402F2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x4EB8	0x3FE02000  	_ADC_Get_Sample_Ptr+0
0x4EBC	0x40402000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Press_Detect
__Lib_TouchPanel_TFT_Delay_300us:
;__Lib_TouchPanel_TFT.c, 22 :: 		
0x23AC	0xB081    SUB	SP, SP, #4
0x23AE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 23 :: 		
0x23B2	0xF7FEF8ED  BL	_Delay_50us+0
0x23B6	0xF7FEF8EB  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 24 :: 		
0x23BA	0xF7FEF8E9  BL	_Delay_50us+0
0x23BE	0xF7FEF8E7  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 25 :: 		
0x23C2	0xF7FEF8E5  BL	_Delay_50us+0
0x23C6	0xF7FEF8E3  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 26 :: 		
L_end_Delay_300us:
0x23CA	0xF8DDE000  LDR	LR, [SP, #0]
0x23CE	0xB001    ADD	SP, SP, #4
0x23D0	0x4770    BX	LR
; end of __Lib_TouchPanel_TFT_Delay_300us
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0590	0xF2401709  MOVW	R7, #265
0x0594	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x0598	0x1E7F    SUBS	R7, R7, #1
0x059A	0xD1FD    BNE	L_Delay_50us6
0x059C	0xBF00    NOP
0x059E	0xBF00    NOP
0x05A0	0xBF00    NOP
0x05A2	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x05A4	0x4770    BX	LR
; end of _Delay_50us
_TP_TFT_Get_Coordinates:
;__Lib_TouchPanel_TFT.c, 136 :: 		
; y_coordinate start address is: 4 (R1)
; x_coordinate start address is: 0 (R0)
0x4C0C	0xB084    SUB	SP, SP, #16
0x4C0E	0xF8CDE000  STR	LR, [SP, #0]
0x4C12	0x4688    MOV	R8, R1
0x4C14	0x4601    MOV	R1, R0
; y_coordinate end address is: 4 (R1)
; x_coordinate end address is: 0 (R0)
; x_coordinate start address is: 4 (R1)
; y_coordinate start address is: 32 (R8)
;__Lib_TouchPanel_TFT.c, 141 :: 		
0x4C16	0xF8CD8004  STR	R8, [SP, #4]
0x4C1A	0x9102    STR	R1, [SP, #8]
0x4C1C	0xF7FDF8B8  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX+0
0x4C20	0x9902    LDR	R1, [SP, #8]
0x4C22	0xF8DD8004  LDR	R8, [SP, #4]
0x4C26	0x4A7C    LDR	R2, [PC, #496]
0x4C28	0x8812    LDRH	R2, [R2, #0]
0x4C2A	0x1A82    SUB	R2, R0, R2
; x_coord_int start address is: 16 (R4)
0x4C2C	0xB214    SXTH	R4, R2
;__Lib_TouchPanel_TFT.c, 142 :: 		
0x4C2E	0xF8AD4004  STRH	R4, [SP, #4]
0x4C32	0xF8CD8008  STR	R8, [SP, #8]
0x4C36	0x9103    STR	R1, [SP, #12]
0x4C38	0xF7FDF88A  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY+0
0x4C3C	0x9903    LDR	R1, [SP, #12]
0x4C3E	0xF8DD8008  LDR	R8, [SP, #8]
0x4C42	0xF9BD4004  LDRSH	R4, [SP, #4]
0x4C46	0x4A75    LDR	R2, [PC, #468]
0x4C48	0x8812    LDRH	R2, [R2, #0]
0x4C4A	0x1A80    SUB	R0, R0, R2
0x4C4C	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 144 :: 		
0x4C4E	0x4A74    LDR	R2, [PC, #464]
0x4C50	0x7812    LDRB	R2, [R2, #0]
0x4C52	0x2A01    CMP	R2, #1
0x4C54	0xF0408050  BNE	L_TP_TFT_Get_Coordinates0
;__Lib_TouchPanel_TFT.c, 145 :: 		
0x4C58	0x4A72    LDR	R2, [PC, #456]
0x4C5A	0x8813    LDRH	R3, [R2, #0]
0x4C5C	0x4A72    LDR	R2, [PC, #456]
0x4C5E	0x8812    LDRH	R2, [R2, #0]
0x4C60	0x429A    CMP	R2, R3
0x4C62	0xD91E    BLS	L_TP_TFT_Get_Coordinates1
;__Lib_TouchPanel_TFT.c, 146 :: 		
; tmp start address is: 20 (R5)
0x4C64	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 147 :: 		
0x4C66	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x4C68	0x4A6E    LDR	R2, [PC, #440]
0x4C6A	0x8812    LDRH	R2, [R2, #0]
0x4C6C	0xFB03F402  MUL	R4, R3, R2
0x4C70	0x4A69    LDR	R2, [PC, #420]
0x4C72	0x8813    LDRH	R3, [R2, #0]
0x4C74	0x4A6D    LDR	R2, [PC, #436]
0x4C76	0x8812    LDRH	R2, [R2, #0]
0x4C78	0x1AD2    SUB	R2, R2, R3
0x4C7A	0xB292    UXTH	R2, R2
0x4C7C	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x4C80	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 148 :: 		
0x4C82	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x4C84	0x4A68    LDR	R2, [PC, #416]
0x4C86	0x8812    LDRH	R2, [R2, #0]
0x4C88	0xFB03F402  MUL	R4, R3, R2
0x4C8C	0x4A63    LDR	R2, [PC, #396]
0x4C8E	0x8813    LDRH	R3, [R2, #0]
0x4C90	0x4A67    LDR	R2, [PC, #412]
0x4C92	0x8812    LDRH	R2, [R2, #0]
0x4C94	0x1AD2    SUB	R2, R2, R3
0x4C96	0xB292    UXTH	R2, R2
0x4C98	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 8 (R2)
0x4C9C	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 149 :: 		
0x4C9E	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
0x4CA0	0xE029    B	L_TP_TFT_Get_Coordinates2
L_TP_TFT_Get_Coordinates1:
;__Lib_TouchPanel_TFT.c, 150 :: 		
; x_coord_int start address is: 16 (R4)
0x4CA2	0x4A61    LDR	R2, [PC, #388]
0x4CA4	0x8813    LDRH	R3, [R2, #0]
0x4CA6	0x4A5F    LDR	R2, [PC, #380]
0x4CA8	0x8812    LDRH	R2, [R2, #0]
0x4CAA	0x429A    CMP	R2, R3
0x4CAC	0xD921    BLS	L__TP_TFT_Get_Coordinates32
;__Lib_TouchPanel_TFT.c, 151 :: 		
0x4CAE	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x4CB0	0x4E5D    LDR	R6, [PC, #372]
0x4CB2	0x8832    LDRH	R2, [R6, #0]
0x4CB4	0xFB03F402  MUL	R4, R3, R2
0x4CB8	0x4A57    LDR	R2, [PC, #348]
0x4CBA	0x8813    LDRH	R3, [R2, #0]
0x4CBC	0x4A5B    LDR	R2, [PC, #364]
0x4CBE	0x8812    LDRH	R2, [R2, #0]
0x4CC0	0x1AD2    SUB	R2, R2, R3
0x4CC2	0xB292    UXTH	R2, R2
0x4CC4	0xFB94F5F2  SDIV	R5, R4, R2
;__Lib_TouchPanel_TFT.c, 152 :: 		
0x4CC8	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x4CCA	0x4A56    LDR	R2, [PC, #344]
0x4CCC	0x8812    LDRH	R2, [R2, #0]
0x4CCE	0xFB03F402  MUL	R4, R3, R2
0x4CD2	0x4A52    LDR	R2, [PC, #328]
0x4CD4	0x8813    LDRH	R3, [R2, #0]
0x4CD6	0x4A56    LDR	R2, [PC, #344]
0x4CD8	0x8812    LDRH	R2, [R2, #0]
0x4CDA	0x1AD2    SUB	R2, R2, R3
0x4CDC	0xB292    UXTH	R2, R2
0x4CDE	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x4CE2	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 153 :: 		
0x4CE4	0xB2AB    UXTH	R3, R5
0x4CE6	0x4632    MOV	R2, R6
0x4CE8	0x8812    LDRH	R2, [R2, #0]
0x4CEA	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 12 (R3)
0x4CEC	0xB213    SXTH	R3, R2
; x_coord_int end address is: 12 (R3)
; y_coord_int end address is: 0 (R0)
0x4CEE	0xB21A    SXTH	R2, R3
;__Lib_TouchPanel_TFT.c, 154 :: 		
0x4CF0	0xE000    B	L_TP_TFT_Get_Coordinates3
L__TP_TFT_Get_Coordinates32:
;__Lib_TouchPanel_TFT.c, 150 :: 		
0x4CF2	0xB222    SXTH	R2, R4
;__Lib_TouchPanel_TFT.c, 154 :: 		
L_TP_TFT_Get_Coordinates3:
; x_coord_int start address is: 8 (R2)
; y_coord_int start address is: 0 (R0)
0x4CF4	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
; y_coord_int end address is: 0 (R0)
L_TP_TFT_Get_Coordinates2:
;__Lib_TouchPanel_TFT.c, 155 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
; x_coord_int end address is: 24 (R6)
0x4CF6	0xE058    B	L_TP_TFT_Get_Coordinates4
L_TP_TFT_Get_Coordinates0:
;__Lib_TouchPanel_TFT.c, 157 :: 		
; x_coord_int start address is: 16 (R4)
0x4CF8	0x4A4A    LDR	R2, [PC, #296]
0x4CFA	0x8813    LDRH	R3, [R2, #0]
0x4CFC	0x4A4A    LDR	R2, [PC, #296]
0x4CFE	0x8812    LDRH	R2, [R2, #0]
0x4D00	0x429A    CMP	R2, R3
0x4D02	0xD926    BLS	L_TP_TFT_Get_Coordinates5
;__Lib_TouchPanel_TFT.c, 158 :: 		
; tmp start address is: 20 (R5)
0x4D04	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 159 :: 		
0x4D06	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x4D08	0x4F46    LDR	R7, [PC, #280]
0x4D0A	0x883A    LDRH	R2, [R7, #0]
0x4D0C	0xFB03F402  MUL	R4, R3, R2
0x4D10	0x4A41    LDR	R2, [PC, #260]
0x4D12	0x8813    LDRH	R3, [R2, #0]
0x4D14	0x4A45    LDR	R2, [PC, #276]
0x4D16	0x8812    LDRH	R2, [R2, #0]
0x4D18	0x1AD2    SUB	R2, R2, R3
0x4D1A	0xB292    UXTH	R2, R2
0x4D1C	0xFB94F6F2  SDIV	R6, R4, R2
;__Lib_TouchPanel_TFT.c, 160 :: 		
0x4D20	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x4D22	0x4D41    LDR	R5, [PC, #260]
0x4D24	0x882A    LDRH	R2, [R5, #0]
0x4D26	0xFB03F402  MUL	R4, R3, R2
0x4D2A	0x4A3C    LDR	R2, [PC, #240]
0x4D2C	0x8813    LDRH	R3, [R2, #0]
0x4D2E	0x4A40    LDR	R2, [PC, #256]
0x4D30	0x8812    LDRH	R2, [R2, #0]
0x4D32	0x1AD2    SUB	R2, R2, R3
0x4D34	0xB292    UXTH	R2, R2
0x4D36	0xFB94F4F2  SDIV	R4, R4, R2
;__Lib_TouchPanel_TFT.c, 161 :: 		
0x4D3A	0xB2B3    UXTH	R3, R6
0x4D3C	0x463A    MOV	R2, R7
0x4D3E	0x8812    LDRH	R2, [R2, #0]
0x4D40	0x1AD0    SUB	R0, R2, R3
0x4D42	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 162 :: 		
0x4D44	0xB2A3    UXTH	R3, R4
0x4D46	0x462A    MOV	R2, R5
0x4D48	0x8812    LDRH	R2, [R2, #0]
0x4D4A	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 8 (R2)
0x4D4C	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 163 :: 		
; x_coord_int end address is: 8 (R2)
0x4D4E	0xB216    SXTH	R6, R2
0x4D50	0xE02B    B	L_TP_TFT_Get_Coordinates6
L_TP_TFT_Get_Coordinates5:
; x_coord_int start address is: 16 (R4)
0x4D52	0x4A35    LDR	R2, [PC, #212]
0x4D54	0x8813    LDRH	R3, [R2, #0]
0x4D56	0x4A33    LDR	R2, [PC, #204]
0x4D58	0x8812    LDRH	R2, [R2, #0]
0x4D5A	0x429A    CMP	R2, R3
0x4D5C	0xD921    BLS	L__TP_TFT_Get_Coordinates33
;__Lib_TouchPanel_TFT.c, 164 :: 		
0x4D5E	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x4D60	0x4A31    LDR	R2, [PC, #196]
0x4D62	0x8812    LDRH	R2, [R2, #0]
0x4D64	0xFB03F402  MUL	R4, R3, R2
0x4D68	0x4A2B    LDR	R2, [PC, #172]
0x4D6A	0x8813    LDRH	R3, [R2, #0]
0x4D6C	0x4A2F    LDR	R2, [PC, #188]
0x4D6E	0x8812    LDRH	R2, [R2, #0]
0x4D70	0x1AD2    SUB	R2, R2, R3
0x4D72	0xB292    UXTH	R2, R2
0x4D74	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 24 (R6)
0x4D78	0xB216    SXTH	R6, R2
;__Lib_TouchPanel_TFT.c, 165 :: 		
0x4D7A	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x4D7C	0x4D29    LDR	R5, [PC, #164]
0x4D7E	0x882A    LDRH	R2, [R5, #0]
0x4D80	0xFB03F402  MUL	R4, R3, R2
0x4D84	0x4A25    LDR	R2, [PC, #148]
0x4D86	0x8813    LDRH	R3, [R2, #0]
0x4D88	0x4A29    LDR	R2, [PC, #164]
0x4D8A	0x8812    LDRH	R2, [R2, #0]
0x4D8C	0x1AD2    SUB	R2, R2, R3
0x4D8E	0xB292    UXTH	R2, R2
0x4D90	0xFB94F3F2  SDIV	R3, R4, R2
0x4D94	0x462A    MOV	R2, R5
0x4D96	0x8812    LDRH	R2, [R2, #0]
0x4D98	0x1AD2    SUB	R2, R2, R3
; y_coord_int start address is: 0 (R0)
0x4D9A	0xB210    SXTH	R0, R2
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
0x4D9C	0xB202    SXTH	R2, R0
0x4D9E	0xB230    SXTH	R0, R6
;__Lib_TouchPanel_TFT.c, 166 :: 		
0x4DA0	0xE001    B	L_TP_TFT_Get_Coordinates7
L__TP_TFT_Get_Coordinates33:
;__Lib_TouchPanel_TFT.c, 163 :: 		
0x4DA2	0xB202    SXTH	R2, R0
0x4DA4	0xB220    SXTH	R0, R4
;__Lib_TouchPanel_TFT.c, 166 :: 		
L_TP_TFT_Get_Coordinates7:
; y_coord_int start address is: 8 (R2)
; x_coord_int start address is: 0 (R0)
0x4DA6	0xB206    SXTH	R6, R0
; y_coord_int end address is: 8 (R2)
; x_coord_int end address is: 0 (R0)
0x4DA8	0xB210    SXTH	R0, R2
L_TP_TFT_Get_Coordinates6:
;__Lib_TouchPanel_TFT.c, 167 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L_TP_TFT_Get_Coordinates4:
;__Lib_TouchPanel_TFT.c, 168 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
0x4DAA	0x2E00    CMP	R6, #0
0x4DAC	0xDB04    BLT	L__TP_TFT_Get_Coordinates25
0x4DAE	0x4A1E    LDR	R2, [PC, #120]
0x4DB0	0x8812    LDRH	R2, [R2, #0]
0x4DB2	0x4296    CMP	R6, R2
0x4DB4	0xD200    BCS	L__TP_TFT_Get_Coordinates24
0x4DB6	0xE001    B	L_TP_TFT_Get_Coordinates10
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates25:
L__TP_TFT_Get_Coordinates24:
;__Lib_TouchPanel_TFT.c, 169 :: 		
0x4DB8	0x2001    MOVS	R0, #1
0x4DBA	0xE028    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates10:
;__Lib_TouchPanel_TFT.c, 170 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x4DBC	0x2800    CMP	R0, #0
0x4DBE	0xDB04    BLT	L__TP_TFT_Get_Coordinates27
0x4DC0	0x4A18    LDR	R2, [PC, #96]
0x4DC2	0x8812    LDRH	R2, [R2, #0]
0x4DC4	0x4290    CMP	R0, R2
0x4DC6	0xD200    BCS	L__TP_TFT_Get_Coordinates26
0x4DC8	0xE001    B	L_TP_TFT_Get_Coordinates13
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates27:
L__TP_TFT_Get_Coordinates26:
;__Lib_TouchPanel_TFT.c, 171 :: 		
0x4DCA	0x2001    MOVS	R0, #1
0x4DCC	0xE01F    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates13:
;__Lib_TouchPanel_TFT.c, 175 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x4DCE	0x4D19    LDR	R5, [PC, #100]
0x4DD0	0x882A    LDRH	R2, [R5, #0]
0x4DD2	0x1AB4    SUB	R4, R6, R2
; x_coord_diff start address is: 28 (R7)
0x4DD4	0xB227    SXTH	R7, R4
;__Lib_TouchPanel_TFT.c, 176 :: 		
0x4DD6	0x4B18    LDR	R3, [PC, #96]
0x4DD8	0x881A    LDRH	R2, [R3, #0]
0x4DDA	0x1A82    SUB	R2, R0, R2
; y_coord_diff start address is: 36 (R9)
0x4DDC	0xFA0FF982  SXTH	R9, R2
;__Lib_TouchPanel_TFT.c, 177 :: 		
0x4DE0	0x802E    STRH	R6, [R5, #0]
;__Lib_TouchPanel_TFT.c, 178 :: 		
0x4DE2	0x8018    STRH	R0, [R3, #0]
;__Lib_TouchPanel_TFT.c, 181 :: 		
0x4DE4	0xB222    SXTH	R2, R4
0x4DE6	0x2A05    CMP	R2, #5
0x4DE8	0xDC0B    BGT	L__TP_TFT_Get_Coordinates31
0x4DEA	0xF1B90F05  CMP	R9, #5
0x4DEE	0xDC08    BGT	L__TP_TFT_Get_Coordinates30
;__Lib_TouchPanel_TFT.c, 182 :: 		
0x4DF0	0xF06F0204  MVN	R2, #4
0x4DF4	0x4297    CMP	R7, R2
0x4DF6	0xDB04    BLT	L__TP_TFT_Get_Coordinates29
; x_coord_diff end address is: 28 (R7)
0x4DF8	0xF06F0204  MVN	R2, #4
0x4DFC	0x4591    CMP	R9, R2
0x4DFE	0xDB00    BLT	L__TP_TFT_Get_Coordinates28
; y_coord_diff end address is: 36 (R9)
0x4E00	0xE001    B	L_TP_TFT_Get_Coordinates16
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 181 :: 		
L__TP_TFT_Get_Coordinates31:
L__TP_TFT_Get_Coordinates30:
;__Lib_TouchPanel_TFT.c, 182 :: 		
L__TP_TFT_Get_Coordinates29:
L__TP_TFT_Get_Coordinates28:
;__Lib_TouchPanel_TFT.c, 183 :: 		
0x4E02	0x2001    MOVS	R0, #1
0x4E04	0xE003    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates16:
;__Lib_TouchPanel_TFT.c, 185 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x4E06	0x800E    STRH	R6, [R1, #0]
; x_coordinate end address is: 4 (R1)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 186 :: 		
0x4E08	0xF8A80000  STRH	R0, [R8, #0]
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 187 :: 		
0x4E0C	0x2000    MOVS	R0, #0
;__Lib_TouchPanel_TFT.c, 188 :: 		
L_end_TP_TFT_Get_Coordinates:
0x4E0E	0xF8DDE000  LDR	LR, [SP, #0]
0x4E12	0xB004    ADD	SP, SP, #16
0x4E14	0x4770    BX	LR
0x4E16	0xBF00    NOP
0x4E18	0x404A2000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x4E1C	0x404C2000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
0x4E20	0x015A2000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
0x4E24	0x40442000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x4E28	0x40422000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x4E2C	0x403C2000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x4E30	0x403E2000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
0x4E34	0x40462000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x4E38	0x40482000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Get_Coordinates
__Lib_TouchPanel_TFT_TP_TFT_GetX:
;__Lib_TouchPanel_TFT.c, 92 :: 		
0x1D90	0xB081    SUB	SP, SP, #4
0x1D92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 95 :: 		
0x1D96	0x2101    MOVS	R1, #1
0x1D98	0xB249    SXTB	R1, R1
0x1D9A	0x4809    LDR	R0, [PC, #36]
0x1D9C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 96 :: 		
0x1D9E	0x2100    MOVS	R1, #0
0x1DA0	0xB249    SXTB	R1, R1
0x1DA2	0x4808    LDR	R0, [PC, #32]
0x1DA4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 98 :: 		
0x1DA6	0xF000FB01  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 100 :: 		
0x1DAA	0x4807    LDR	R0, [PC, #28]
0x1DAC	0x7804    LDRB	R4, [R0, #0]
0x1DAE	0xB2A0    UXTH	R0, R4
0x1DB0	0x4C06    LDR	R4, [PC, #24]
0x1DB2	0x6824    LDR	R4, [R4, #0]
0x1DB4	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 101 :: 		
;__Lib_TouchPanel_TFT.c, 102 :: 		
L_end_TP_TFT_GetX:
0x1DB6	0xF8DDE000  LDR	LR, [SP, #0]
0x1DBA	0xB001    ADD	SP, SP, #4
0x1DBC	0x4770    BX	LR
0x1DBE	0xBF00    NOP
0x1DC0	0x82A04240  	DriveX_Right+0
0x1DC4	0x82A44240  	DriveY_Up+0
0x1DC8	0x402E2000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x1DCC	0x3FE02000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX
__Lib_TouchPanel_TFT_TP_TFT_GetY:
;__Lib_TouchPanel_TFT.c, 104 :: 		
0x1D50	0xB081    SUB	SP, SP, #4
0x1D52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 107 :: 		
0x1D56	0x2100    MOVS	R1, #0
0x1D58	0xB249    SXTB	R1, R1
0x1D5A	0x4809    LDR	R0, [PC, #36]
0x1D5C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 108 :: 		
0x1D5E	0x2101    MOVS	R1, #1
0x1D60	0xB249    SXTB	R1, R1
0x1D62	0x4808    LDR	R0, [PC, #32]
0x1D64	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 110 :: 		
0x1D66	0xF000FB21  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 112 :: 		
0x1D6A	0x4807    LDR	R0, [PC, #28]
0x1D6C	0x7804    LDRB	R4, [R0, #0]
0x1D6E	0xB2A0    UXTH	R0, R4
0x1D70	0x4C06    LDR	R4, [PC, #24]
0x1D72	0x6824    LDR	R4, [R4, #0]
0x1D74	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 113 :: 		
;__Lib_TouchPanel_TFT.c, 114 :: 		
L_end_TP_TFT_GetY:
0x1D76	0xF8DDE000  LDR	LR, [SP, #0]
0x1D7A	0xB001    ADD	SP, SP, #4
0x1D7C	0x4770    BX	LR
0x1D7E	0xBF00    NOP
0x1D80	0x82A04240  	DriveX_Right+0
0x1D84	0x82A44240  	DriveY_Up+0
0x1D88	0x402F2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x1D8C	0x3FE02000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY
_Games_Module:
;modules_screens.c, 18 :: 		void Games_Module()
0x57A4	0xB081    SUB	SP, SP, #4
0x57A6	0xF8CDE000  STR	LR, [SP, #0]
;modules_screens.c, 20 :: 		TFT_Fill_Screen(CL_Blue);
0x57AA	0xF240001F  MOVW	R0, #31
0x57AE	0xF7FFF825  BL	_TFT_Fill_Screen+0
;modules_screens.c, 21 :: 		TFT_Write_Text("Dofd3",120,60);
0x57B2	0x480F    LDR	R0, [PC, #60]
0x57B4	0x223C    MOVS	R2, #60
0x57B6	0x2178    MOVS	R1, #120
0x57B8	0xF7FFF990  BL	_TFT_Write_Text+0
;modules_screens.c, 22 :: 		TFT_Write_Text("bouncing",120,180);
0x57BC	0x480D    LDR	R0, [PC, #52]
0x57BE	0x22B4    MOVS	R2, #180
0x57C0	0x2178    MOVS	R1, #120
0x57C2	0xF7FFF98B  BL	_TFT_Write_Text+0
;modules_screens.c, 23 :: 		TFT_Line(0,120,320,120);
0x57C6	0x2378    MOVS	R3, #120
0x57C8	0xB21B    SXTH	R3, R3
0x57CA	0xF2401240  MOVW	R2, #320
0x57CE	0xB212    SXTH	R2, R2
0x57D0	0x2178    MOVS	R1, #120
0x57D2	0xB209    SXTH	R1, R1
0x57D4	0x2000    MOVS	R0, #0
0x57D6	0xB200    SXTH	R0, R0
0x57D8	0xF7FCF948  BL	_TFT_Line+0
;modules_screens.c, 25 :: 		TFT_Write_Text("here to back",235,220);
0x57DC	0x4806    LDR	R0, [PC, #24]
0x57DE	0x22DC    MOVS	R2, #220
0x57E0	0x21EB    MOVS	R1, #235
0x57E2	0xF7FFF97B  BL	_TFT_Write_Text+0
;modules_screens.c, 27 :: 		}
L_end_Games_Module:
0x57E6	0xF8DDE000  LDR	LR, [SP, #0]
0x57EA	0xB001    ADD	SP, SP, #4
0x57EC	0x4770    BX	LR
0x57EE	0xBF00    NOP
0x57F0	0x00812000  	?lstr4_modules_screens+0
0x57F4	0x00872000  	?lstr5_modules_screens+0
0x57F8	0x00902000  	?lstr6_modules_screens+0
; end of _Games_Module
_snake:
;snake.c, 23 :: 		void snake()
0x4EC0	0xB089    SUB	SP, SP, #36
0x4EC2	0xF8CDE000  STR	LR, [SP, #0]
;snake.c, 27 :: 		u8 R=0;
;snake.c, 28 :: 		u8 L=0;
;snake.c, 29 :: 		u8 U=0;
;snake.c, 30 :: 		u8 D=0;
;snake.c, 31 :: 		u8 value=0;
;snake.c, 35 :: 		u8 out1=0;
0x4EC6	0x2000    MOVS	R0, #0
0x4EC8	0xF88D0019  STRB	R0, [SP, #25]
0x4ECC	0x2000    MOVS	R0, #0
0x4ECE	0xF88D001A  STRB	R0, [SP, #26]
;snake.c, 36 :: 		u8 exit=0;
;snake.c, 37 :: 		TFT_Fill_Screen(CL_RED);
0x4ED2	0xF64F0000  MOVW	R0, #63488
0x4ED6	0xF7FFFC91  BL	_TFT_Fill_Screen+0
;snake.c, 38 :: 		TFT_Write_Text("let's play",150,120);
0x4EDA	0x48CF    LDR	R0, [PC, #828]
0x4EDC	0x2278    MOVS	R2, #120
0x4EDE	0x2196    MOVS	R1, #150
0x4EE0	0xF7FFFDFC  BL	_TFT_Write_Text+0
;snake.c, 39 :: 		Delay_ms(1000);
0x4EE4	0xF2461753  MOVW	R7, #24915
0x4EE8	0xF2C00751  MOVT	R7, #81
0x4EEC	0xBF00    NOP
0x4EEE	0xBF00    NOP
L_snake0:
0x4EF0	0x1E7F    SUBS	R7, R7, #1
0x4EF2	0xD1FD    BNE	L_snake0
0x4EF4	0xBF00    NOP
0x4EF6	0xBF00    NOP
0x4EF8	0xBF00    NOP
0x4EFA	0xBF00    NOP
;snake.c, 40 :: 		TFT_Fill_Screen(CL_RED);
0x4EFC	0xF64F0000  MOVW	R0, #63488
0x4F00	0xF7FFFC7C  BL	_TFT_Fill_Screen+0
;snake.c, 41 :: 		TFT_Set_Pen(CL_GRAY,size_snake);
0x4F04	0x48C5    LDR	R0, [PC, #788]
0x4F06	0x7800    LDRB	R0, [R0, #0]
0x4F08	0xB2C1    UXTB	R1, R0
0x4F0A	0xF2484010  MOVW	R0, #33808
0x4F0E	0xF7FDFE9F  BL	_TFT_Set_Pen+0
;snake.c, 42 :: 		TFT_Circle(x, y, 0);
0x4F12	0x48C3    LDR	R0, [PC, #780]
0x4F14	0x8801    LDRH	R1, [R0, #0]
0x4F16	0x48C3    LDR	R0, [PC, #780]
0x4F18	0x8800    LDRH	R0, [R0, #0]
0x4F1A	0x2200    MOVS	R2, #0
0x4F1C	0xB212    SXTH	R2, R2
0x4F1E	0xF7FCFFAF  BL	_TFT_Circle+0
;snake.c, 43 :: 		TFT_Set_Pen(CL_Black,7);
0x4F22	0x2107    MOVS	R1, #7
0x4F24	0xF2400000  MOVW	R0, #0
0x4F28	0xF7FDFE92  BL	_TFT_Set_Pen+0
;snake.c, 44 :: 		TFT_Circle(xRandom, yRandom, 0);
0x4F2C	0xA904    ADD	R1, SP, #16
0x4F2E	0xF10D000A  ADD	R0, SP, #10
0x4F32	0x2200    MOVS	R2, #0
0x4F34	0xB212    SXTH	R2, R2
0x4F36	0xB209    SXTH	R1, R1
0x4F38	0xB200    SXTH	R0, R0
0x4F3A	0xF7FCFFA1  BL	_TFT_Circle+0
;snake.c, 45 :: 		TFT_Set_Pen(CL_GRAY,size_snake);
0x4F3E	0x48B7    LDR	R0, [PC, #732]
0x4F40	0x7800    LDRB	R0, [R0, #0]
0x4F42	0xB2C1    UXTB	R1, R0
0x4F44	0xF2484010  MOVW	R0, #33808
0x4F48	0xF7FDFE82  BL	_TFT_Set_Pen+0
;snake.c, 47 :: 		if(out1==0)
0x4F4C	0xF89D0019  LDRB	R0, [SP, #25]
0x4F50	0xBBD8    CBNZ	R0, L_snake2
;snake.c, 50 :: 		for(i=0;i<3;i++)
; i start address is: 12 (R3)
0x4F52	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_snake3:
; i start address is: 12 (R3)
0x4F54	0x2B03    CMP	R3, #3
0x4F56	0xD238    BCS	L_snake4
;snake.c, 52 :: 		xRandom[i]=rand()/200;
0x4F58	0xF10D010A  ADD	R1, SP, #10
0x4F5C	0x0058    LSLS	R0, R3, #1
0x4F5E	0x1808    ADDS	R0, R1, R0
0x4F60	0x9008    STR	R0, [SP, #32]
0x4F62	0xF7FCFF6B  BL	_rand+0
0x4F66	0x21C8    MOVS	R1, #200
0x4F68	0xB209    SXTH	R1, R1
0x4F6A	0xFB90F1F1  SDIV	R1, R0, R1
0x4F6E	0x9808    LDR	R0, [SP, #32]
0x4F70	0x8001    STRH	R1, [R0, #0]
;snake.c, 53 :: 		yRandom[i]=rand()/200;
0x4F72	0xA904    ADD	R1, SP, #16
0x4F74	0x0058    LSLS	R0, R3, #1
0x4F76	0x1808    ADDS	R0, R1, R0
0x4F78	0x9008    STR	R0, [SP, #32]
0x4F7A	0xF7FCFF5F  BL	_rand+0
0x4F7E	0x21C8    MOVS	R1, #200
0x4F80	0xB209    SXTH	R1, R1
0x4F82	0xFB90F1F1  SDIV	R1, R0, R1
0x4F86	0x9808    LDR	R0, [SP, #32]
0x4F88	0x8001    STRH	R1, [R0, #0]
;snake.c, 54 :: 		TFT_Set_Pen(CL_Black,7);
0x4F8A	0x2107    MOVS	R1, #7
0x4F8C	0xF2400000  MOVW	R0, #0
0x4F90	0xF7FDFE5E  BL	_TFT_Set_Pen+0
;snake.c, 55 :: 		TFT_Circle(xRandom[i], yRandom[i], 0);
0x4F94	0xA804    ADD	R0, SP, #16
0x4F96	0x005A    LSLS	R2, R3, #1
0x4F98	0x1880    ADDS	R0, R0, R2
0x4F9A	0x8800    LDRH	R0, [R0, #0]
0x4F9C	0xB201    SXTH	R1, R0
0x4F9E	0xF10D000A  ADD	R0, SP, #10
0x4FA2	0x1880    ADDS	R0, R0, R2
0x4FA4	0x8800    LDRH	R0, [R0, #0]
0x4FA6	0xB200    SXTH	R0, R0
0x4FA8	0xF88D3004  STRB	R3, [SP, #4]
0x4FAC	0x2200    MOVS	R2, #0
0x4FAE	0xB212    SXTH	R2, R2
0x4FB0	0xF7FCFF66  BL	_TFT_Circle+0
0x4FB4	0xF89D3004  LDRB	R3, [SP, #4]
;snake.c, 56 :: 		flag_food[i]=1;
0x4FB8	0xF10D0016  ADD	R0, SP, #22
0x4FBC	0x18C1    ADDS	R1, R0, R3
0x4FBE	0x2001    MOVS	R0, #1
0x4FC0	0x7008    STRB	R0, [R1, #0]
;snake.c, 50 :: 		for(i=0;i<3;i++)
0x4FC2	0x1C58    ADDS	R0, R3, #1
0x4FC4	0xB2C0    UXTB	R0, R0
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;snake.c, 57 :: 		}
0x4FC6	0xB2C3    UXTB	R3, R0
; i end address is: 0 (R0)
0x4FC8	0xE7C4    B	L_snake3
L_snake4:
;snake.c, 58 :: 		}
L_snake2:
;snake.c, 59 :: 		while(dofd3_flag==1)
L_snake6:
0x4FCA	0x4897    LDR	R0, [PC, #604]
0x4FCC	0x7800    LDRB	R0, [R0, #0]
0x4FCE	0x2801    CMP	R0, #1
0x4FD0	0xF04083B5  BNE	L_snake7
;snake.c, 62 :: 		R=Button(&GPIOA_IDR,6,delay_time,active_stateJ);
0x4FD4	0x2300    MOVS	R3, #0
0x4FD6	0x2264    MOVS	R2, #100
0x4FD8	0x2106    MOVS	R1, #6
0x4FDA	0x4894    LDR	R0, [PC, #592]
0x4FDC	0xF7FCFEF8  BL	_Button+0
; R start address is: 24 (R6)
0x4FE0	0xB2C6    UXTB	R6, R0
;snake.c, 63 :: 		L=Button(&GPIOD_IDR,2,delay_time,active_stateJ);
0x4FE2	0x2300    MOVS	R3, #0
0x4FE4	0x2264    MOVS	R2, #100
0x4FE6	0x2102    MOVS	R1, #2
0x4FE8	0x4891    LDR	R0, [PC, #580]
0x4FEA	0xF7FCFEF1  BL	_Button+0
; L start address is: 32 (R8)
0x4FEE	0xFA5FF880  UXTB	R8, R0
;snake.c, 64 :: 		U=Button(&GPIOD_IDR,4,delay_time,active_stateJ);
0x4FF2	0x2300    MOVS	R3, #0
0x4FF4	0x2264    MOVS	R2, #100
0x4FF6	0x2104    MOVS	R1, #4
0x4FF8	0x488D    LDR	R0, [PC, #564]
0x4FFA	0xF7FCFEE9  BL	_Button+0
; U start address is: 36 (R9)
0x4FFE	0xFA5FF980  UXTB	R9, R0
;snake.c, 65 :: 		D=Button(&GPIOB_IDR,5,delay_time,active_stateJ);
0x5002	0x2300    MOVS	R3, #0
0x5004	0x2264    MOVS	R2, #100
0x5006	0x2105    MOVS	R1, #5
0x5008	0x488A    LDR	R0, [PC, #552]
0x500A	0xF7FCFEE1  BL	_Button+0
; D start address is: 40 (R10)
0x500E	0xFA5FFA80  UXTB	R10, R0
;snake.c, 66 :: 		value= Button(&GPIOB_IDR,0,delay_time,active_stateB);
0x5012	0x2301    MOVS	R3, #1
0x5014	0x2264    MOVS	R2, #100
0x5016	0x2100    MOVS	R1, #0
0x5018	0x4886    LDR	R0, [PC, #536]
0x501A	0xF7FCFED9  BL	_Button+0
;snake.c, 68 :: 		if(R==255)
0x501E	0xF1B60FFF  CMP	R6, #255
0x5022	0xF04080D8  BNE	L_snake8
; R end address is: 24 (R6)
; L end address is: 32 (R8)
; U end address is: 36 (R9)
; D end address is: 40 (R10)
;snake.c, 70 :: 		while(Button(&GPIOD_IDR,2,delay_time,active_stateJ)==0&& Button(&GPIOD_IDR,4,delay_time,active_stateJ)==0 &&Button(&GPIOB_IDR,5,delay_time,active_stateJ)==0)
L_snake9:
0x5026	0x2300    MOVS	R3, #0
0x5028	0x2264    MOVS	R2, #100
0x502A	0x2102    MOVS	R1, #2
0x502C	0x4880    LDR	R0, [PC, #512]
0x502E	0xF7FCFECF  BL	_Button+0
0x5032	0x2800    CMP	R0, #0
0x5034	0xF04080CE  BNE	L__snake168
0x5038	0x2300    MOVS	R3, #0
0x503A	0x2264    MOVS	R2, #100
0x503C	0x2104    MOVS	R1, #4
0x503E	0x487C    LDR	R0, [PC, #496]
0x5040	0xF7FCFEC6  BL	_Button+0
0x5044	0x2800    CMP	R0, #0
0x5046	0xF04080C5  BNE	L__snake167
0x504A	0x2300    MOVS	R3, #0
0x504C	0x2264    MOVS	R2, #100
0x504E	0x2105    MOVS	R1, #5
0x5050	0x4878    LDR	R0, [PC, #480]
0x5052	0xF7FCFEBD  BL	_Button+0
0x5056	0x2800    CMP	R0, #0
0x5058	0xF04080BC  BNE	L__snake166
L__snake159:
;snake.c, 72 :: 		for(j=0;j<3;j++)
0x505C	0x2000    MOVS	R0, #0
0x505E	0xF88D0008  STRB	R0, [SP, #8]
L_snake13:
0x5062	0xF89D0008  LDRB	R0, [SP, #8]
0x5066	0x2803    CMP	R0, #3
0x5068	0xF0808088  BCS	L_snake14
;snake.c, 74 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x506C	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_snake16:
; i start address is: 8 (R2)
0x506E	0x2A0A    CMP	R2, #10
0x5070	0xD239    BCS	L_snake17
;snake.c, 76 :: 		if((y==yRandom[j]+i)&&(x==xRandom[j])&&(flag_food[j]==1)) {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
0x5072	0xA904    ADD	R1, SP, #16
0x5074	0xF89D0008  LDRB	R0, [SP, #8]
0x5078	0x0040    LSLS	R0, R0, #1
0x507A	0x1808    ADDS	R0, R1, R0
0x507C	0x8800    LDRH	R0, [R0, #0]
0x507E	0x1881    ADDS	R1, R0, R2
0x5080	0xB289    UXTH	R1, R1
0x5082	0x4867    LDR	R0, [PC, #412]
0x5084	0x8800    LDRH	R0, [R0, #0]
0x5086	0x4288    CMP	R0, R1
0x5088	0xD129    BNE	L__snake162
0x508A	0xF10D010A  ADD	R1, SP, #10
0x508E	0xF89D0008  LDRB	R0, [SP, #8]
0x5092	0x0040    LSLS	R0, R0, #1
0x5094	0x1808    ADDS	R0, R1, R0
0x5096	0x8801    LDRH	R1, [R0, #0]
0x5098	0x4862    LDR	R0, [PC, #392]
0x509A	0x8800    LDRH	R0, [R0, #0]
0x509C	0x4288    CMP	R0, R1
0x509E	0xD11E    BNE	L__snake161
0x50A0	0xF10D0116  ADD	R1, SP, #22
0x50A4	0xF89D0008  LDRB	R0, [SP, #8]
0x50A8	0x1808    ADDS	R0, R1, R0
0x50AA	0x7800    LDRB	R0, [R0, #0]
0x50AC	0x2801    CMP	R0, #1
0x50AE	0xD116    BNE	L__snake160
L__snake158:
0x50B0	0x495A    LDR	R1, [PC, #360]
0x50B2	0x7808    LDRB	R0, [R1, #0]
0x50B4	0x1D40    ADDS	R0, R0, #5
0x50B6	0x7008    STRB	R0, [R1, #0]
0x50B8	0xF10D0116  ADD	R1, SP, #22
0x50BC	0xF89D0008  LDRB	R0, [SP, #8]
0x50C0	0x1809    ADDS	R1, R1, R0
0x50C2	0x2000    MOVS	R0, #0
0x50C4	0x7008    STRB	R0, [R1, #0]
0x50C6	0xF89D001A  LDRB	R0, [SP, #26]
0x50CA	0x1C40    ADDS	R0, R0, #1
0x50CC	0xB2C0    UXTB	R0, R0
0x50CE	0xF88D001A  STRB	R0, [SP, #26]
0x50D2	0x2803    CMP	R0, #3
0x50D4	0xD103    BNE	L_snake22
; i end address is: 8 (R2)
;snake.c, 78 :: 		dofd3_flag=0;
0x50D6	0x2100    MOVS	R1, #0
0x50D8	0x4853    LDR	R0, [PC, #332]
0x50DA	0x7001    STRB	R1, [R0, #0]
;snake.c, 79 :: 		break;
0x50DC	0xE003    B	L_snake17
;snake.c, 80 :: 		}
L_snake22:
;snake.c, 76 :: 		if((y==yRandom[j]+i)&&(x==xRandom[j])&&(flag_food[j]==1)) {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
; i start address is: 8 (R2)
L__snake162:
L__snake161:
L__snake160:
;snake.c, 74 :: 		for(i=0;i<10;i++)
0x50DE	0x1C50    ADDS	R0, R2, #1
0x50E0	0xB2C0    UXTB	R0, R0
; i end address is: 8 (R2)
; i start address is: 0 (R0)
;snake.c, 82 :: 		}
0x50E2	0xB2C2    UXTB	R2, R0
; i end address is: 0 (R0)
0x50E4	0xE7C3    B	L_snake16
L_snake17:
;snake.c, 83 :: 		if( dofd3_flag==0)   break;
0x50E6	0x4850    LDR	R0, [PC, #320]
0x50E8	0x7800    LDRB	R0, [R0, #0]
0x50EA	0xB900    CBNZ	R0, L_snake23
0x50EC	0xE046    B	L_snake14
L_snake23:
;snake.c, 84 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x50EE	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_snake24:
; i start address is: 8 (R2)
0x50F0	0x2A0A    CMP	R2, #10
0x50F2	0xD23D    BCS	L_snake25
;snake.c, 86 :: 		if((y==yRandom[j]-i)&&(x==xRandom[j])&&(flag_food[j]==1)) {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
0x50F4	0xA904    ADD	R1, SP, #16
0x50F6	0xF89D0008  LDRB	R0, [SP, #8]
0x50FA	0x0040    LSLS	R0, R0, #1
0x50FC	0x1808    ADDS	R0, R1, R0
0x50FE	0x8800    LDRH	R0, [R0, #0]
0x5100	0x1A81    SUB	R1, R0, R2
0x5102	0xB289    UXTH	R1, R1
0x5104	0x4846    LDR	R0, [PC, #280]
0x5106	0x8800    LDRH	R0, [R0, #0]
0x5108	0x4288    CMP	R0, R1
0x510A	0xD129    BNE	L__snake165
0x510C	0xF10D010A  ADD	R1, SP, #10
0x5110	0xF89D0008  LDRB	R0, [SP, #8]
0x5114	0x0040    LSLS	R0, R0, #1
0x5116	0x1808    ADDS	R0, R1, R0
0x5118	0x8801    LDRH	R1, [R0, #0]
0x511A	0x4842    LDR	R0, [PC, #264]
0x511C	0x8800    LDRH	R0, [R0, #0]
0x511E	0x4288    CMP	R0, R1
0x5120	0xD11E    BNE	L__snake164
0x5122	0xF10D0116  ADD	R1, SP, #22
0x5126	0xF89D0008  LDRB	R0, [SP, #8]
0x512A	0x1808    ADDS	R0, R1, R0
0x512C	0x7800    LDRB	R0, [R0, #0]
0x512E	0x2801    CMP	R0, #1
0x5130	0xD116    BNE	L__snake163
L__snake157:
0x5132	0x493A    LDR	R1, [PC, #232]
0x5134	0x7808    LDRB	R0, [R1, #0]
0x5136	0x1D40    ADDS	R0, R0, #5
0x5138	0x7008    STRB	R0, [R1, #0]
0x513A	0xF10D0116  ADD	R1, SP, #22
0x513E	0xF89D0008  LDRB	R0, [SP, #8]
0x5142	0x1809    ADDS	R1, R1, R0
0x5144	0x2000    MOVS	R0, #0
0x5146	0x7008    STRB	R0, [R1, #0]
0x5148	0xF89D001A  LDRB	R0, [SP, #26]
0x514C	0x1C40    ADDS	R0, R0, #1
0x514E	0xB2C0    UXTB	R0, R0
0x5150	0xF88D001A  STRB	R0, [SP, #26]
0x5154	0x2803    CMP	R0, #3
0x5156	0xD103    BNE	L_snake30
; i end address is: 8 (R2)
;snake.c, 88 :: 		dofd3_flag=0;
0x5158	0x2100    MOVS	R1, #0
0x515A	0x4833    LDR	R0, [PC, #204]
0x515C	0x7001    STRB	R1, [R0, #0]
;snake.c, 89 :: 		break;
0x515E	0xE007    B	L_snake25
;snake.c, 90 :: 		}
L_snake30:
;snake.c, 86 :: 		if((y==yRandom[j]-i)&&(x==xRandom[j])&&(flag_food[j]==1)) {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
; i start address is: 8 (R2)
L__snake165:
L__snake164:
L__snake163:
;snake.c, 91 :: 		}   if( dofd3_flag==0)   break;
0x5160	0x4831    LDR	R0, [PC, #196]
0x5162	0x7800    LDRB	R0, [R0, #0]
0x5164	0xB900    CBNZ	R0, L_snake31
; i end address is: 8 (R2)
0x5166	0xE003    B	L_snake25
L_snake31:
;snake.c, 84 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x5168	0x1C50    ADDS	R0, R2, #1
0x516A	0xB2C0    UXTB	R0, R0
; i end address is: 8 (R2)
; i start address is: 0 (R0)
;snake.c, 92 :: 		}
0x516C	0xB2C2    UXTB	R2, R0
; i end address is: 0 (R0)
0x516E	0xE7BF    B	L_snake24
L_snake25:
;snake.c, 72 :: 		for(j=0;j<3;j++)
0x5170	0xF89D0008  LDRB	R0, [SP, #8]
0x5174	0x1C40    ADDS	R0, R0, #1
0x5176	0xF88D0008  STRB	R0, [SP, #8]
;snake.c, 93 :: 		}
0x517A	0xE772    B	L_snake13
L_snake14:
;snake.c, 94 :: 		if( dofd3_flag==0)   break;
0x517C	0x482A    LDR	R0, [PC, #168]
0x517E	0x7800    LDRB	R0, [R0, #0]
0x5180	0x2800    CMP	R0, #0
0x5182	0xD100    BNE	L_snake32
0x5184	0xE026    B	L_snake10
L_snake32:
;snake.c, 95 :: 		switch(x)
0x5186	0xE014    B	L_snake33
;snake.c, 97 :: 		case 320:   ams7();
L_snake35:
0x5188	0xF7FDF868  BL	_ams7+0
;snake.c, 98 :: 		x=0;
0x518C	0x2100    MOVS	R1, #0
0x518E	0x4825    LDR	R0, [PC, #148]
0x5190	0x8001    STRH	R1, [R0, #0]
;snake.c, 99 :: 		draw(size_snake);
0x5192	0x4822    LDR	R0, [PC, #136]
0x5194	0x7800    LDRB	R0, [R0, #0]
0x5196	0xF7FDF91D  BL	_draw+0
;snake.c, 100 :: 		break;
0x519A	0xE010    B	L_snake34
;snake.c, 101 :: 		default:    ams7();
L_snake36:
0x519C	0xF7FDF85E  BL	_ams7+0
;snake.c, 102 :: 		x+=1;
0x51A0	0x4920    LDR	R1, [PC, #128]
0x51A2	0x8808    LDRH	R0, [R1, #0]
0x51A4	0x1C40    ADDS	R0, R0, #1
0x51A6	0x8008    STRH	R0, [R1, #0]
;snake.c, 103 :: 		draw(size_snake);
0x51A8	0x481C    LDR	R0, [PC, #112]
0x51AA	0x7800    LDRB	R0, [R0, #0]
0x51AC	0xF7FDF912  BL	_draw+0
;snake.c, 104 :: 		break;
0x51B0	0xE005    B	L_snake34
;snake.c, 105 :: 		}
L_snake33:
0x51B2	0x481C    LDR	R0, [PC, #112]
0x51B4	0x8800    LDRH	R0, [R0, #0]
0x51B6	0xF5B07FA0  CMP	R0, #320
0x51BA	0xD0E5    BEQ	L_snake35
0x51BC	0xE7EE    B	L_snake36
L_snake34:
;snake.c, 106 :: 		Delay_ms(5);
0x51BE	0xF6460729  MOVW	R7, #26665
0x51C2	0xF2C00700  MOVT	R7, #0
0x51C6	0xBF00    NOP
0x51C8	0xBF00    NOP
L_snake37:
0x51CA	0x1E7F    SUBS	R7, R7, #1
0x51CC	0xD1FD    BNE	L_snake37
0x51CE	0xBF00    NOP
0x51D0	0xBF00    NOP
;snake.c, 108 :: 		}
0x51D2	0xE728    B	L_snake9
L_snake10:
;snake.c, 70 :: 		while(Button(&GPIOD_IDR,2,delay_time,active_stateJ)==0&& Button(&GPIOD_IDR,4,delay_time,active_stateJ)==0 &&Button(&GPIOB_IDR,5,delay_time,active_stateJ)==0)
L__snake168:
L__snake167:
L__snake166:
;snake.c, 109 :: 		}
0x51D4	0xE2B1    B	L_snake39
L_snake8:
;snake.c, 110 :: 		else if(L==255)
; D start address is: 40 (R10)
; U start address is: 36 (R9)
; L start address is: 32 (R8)
0x51D6	0xF1B80FFF  CMP	R8, #255
0x51DA	0xF04080E6  BNE	L_snake40
; L end address is: 32 (R8)
; U end address is: 36 (R9)
; D end address is: 40 (R10)
;snake.c, 112 :: 		while(Button(&GPIOA_IDR,6,delay_time,active_stateJ)==0&& Button(&GPIOD_IDR,4,delay_time,active_stateJ)==0 &&Button(&GPIOB_IDR,5,delay_time,active_stateJ)==0)
L_snake41:
0x51DE	0x2300    MOVS	R3, #0
0x51E0	0x2264    MOVS	R2, #100
0x51E2	0x2106    MOVS	R1, #6
0x51E4	0x4811    LDR	R0, [PC, #68]
0x51E6	0xF7FCFDF3  BL	_Button+0
0x51EA	0x2800    CMP	R0, #0
0x51EC	0xF04080DC  BNE	L__snake177
0x51F0	0x2300    MOVS	R3, #0
0x51F2	0x2264    MOVS	R2, #100
0x51F4	0x2104    MOVS	R1, #4
0x51F6	0x480E    LDR	R0, [PC, #56]
0x51F8	0xF7FCFDEA  BL	_Button+0
0x51FC	0x2800    CMP	R0, #0
0x51FE	0xF04080D3  BNE	L__snake176
0x5202	0x2300    MOVS	R3, #0
0x5204	0x2264    MOVS	R2, #100
0x5206	0x2105    MOVS	R1, #5
0x5208	0x480A    LDR	R0, [PC, #40]
0x520A	0xF7FCFDE1  BL	_Button+0
0x520E	0x2800    CMP	R0, #0
0x5210	0xF04080CA  BNE	L__snake175
0x5214	0xF000B810  B	#32
0x5218	0x009E2000  	?lstr1_snake+0
0x521C	0x00A92000  	_size_snake+0
0x5220	0x00AC2000  	_y+0
0x5224	0x00AA2000  	_x+0
0x5228	0x002B2000  	_dofd3_flag+0
0x522C	0x00104002  	GPIOA_IDR+0
0x5230	0x0C104002  	GPIOD_IDR+0
0x5234	0x04104002  	GPIOB_IDR+0
L__snake156:
;snake.c, 114 :: 		for(j=0;j<3;j++)
0x5238	0x2000    MOVS	R0, #0
0x523A	0xF88D0008  STRB	R0, [SP, #8]
L_snake45:
0x523E	0xF89D0008  LDRB	R0, [SP, #8]
0x5242	0x2803    CMP	R0, #3
0x5244	0xF0808084  BCS	L_snake46
;snake.c, 116 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x5248	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_snake48:
; i start address is: 8 (R2)
0x524A	0x2A0A    CMP	R2, #10
0x524C	0xD239    BCS	L_snake49
;snake.c, 118 :: 		if((y==yRandom[j]+i)&&(x==xRandom[j])&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
0x524E	0xA904    ADD	R1, SP, #16
0x5250	0xF89D0008  LDRB	R0, [SP, #8]
0x5254	0x0040    LSLS	R0, R0, #1
0x5256	0x1808    ADDS	R0, R1, R0
0x5258	0x8800    LDRH	R0, [R0, #0]
0x525A	0x1881    ADDS	R1, R0, R2
0x525C	0xB289    UXTH	R1, R1
0x525E	0x48CA    LDR	R0, [PC, #808]
0x5260	0x8800    LDRH	R0, [R0, #0]
0x5262	0x4288    CMP	R0, R1
0x5264	0xD129    BNE	L__snake171
0x5266	0xF10D010A  ADD	R1, SP, #10
0x526A	0xF89D0008  LDRB	R0, [SP, #8]
0x526E	0x0040    LSLS	R0, R0, #1
0x5270	0x1808    ADDS	R0, R1, R0
0x5272	0x8801    LDRH	R1, [R0, #0]
0x5274	0x48C5    LDR	R0, [PC, #788]
0x5276	0x8800    LDRH	R0, [R0, #0]
0x5278	0x4288    CMP	R0, R1
0x527A	0xD11E    BNE	L__snake170
0x527C	0xF10D0116  ADD	R1, SP, #22
0x5280	0xF89D0008  LDRB	R0, [SP, #8]
0x5284	0x1808    ADDS	R0, R1, R0
0x5286	0x7800    LDRB	R0, [R0, #0]
0x5288	0x2801    CMP	R0, #1
0x528A	0xD116    BNE	L__snake169
L__snake155:
0x528C	0x49C0    LDR	R1, [PC, #768]
0x528E	0x7808    LDRB	R0, [R1, #0]
0x5290	0x1D40    ADDS	R0, R0, #5
0x5292	0x7008    STRB	R0, [R1, #0]
0x5294	0xF10D0116  ADD	R1, SP, #22
0x5298	0xF89D0008  LDRB	R0, [SP, #8]
0x529C	0x1809    ADDS	R1, R1, R0
0x529E	0x2000    MOVS	R0, #0
0x52A0	0x7008    STRB	R0, [R1, #0]
0x52A2	0xF89D001A  LDRB	R0, [SP, #26]
0x52A6	0x1C40    ADDS	R0, R0, #1
0x52A8	0xB2C0    UXTB	R0, R0
0x52AA	0xF88D001A  STRB	R0, [SP, #26]
0x52AE	0x2803    CMP	R0, #3
0x52B0	0xD103    BNE	L_snake54
; i end address is: 8 (R2)
;snake.c, 120 :: 		dofd3_flag=0;
0x52B2	0x2100    MOVS	R1, #0
0x52B4	0x48B7    LDR	R0, [PC, #732]
0x52B6	0x7001    STRB	R1, [R0, #0]
;snake.c, 121 :: 		break;
0x52B8	0xE003    B	L_snake49
;snake.c, 122 :: 		}
L_snake54:
;snake.c, 118 :: 		if((y==yRandom[j]+i)&&(x==xRandom[j])&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
; i start address is: 8 (R2)
L__snake171:
L__snake170:
L__snake169:
;snake.c, 116 :: 		for(i=0;i<10;i++)
0x52BA	0x1C50    ADDS	R0, R2, #1
0x52BC	0xB2C0    UXTB	R0, R0
; i end address is: 8 (R2)
; i start address is: 0 (R0)
;snake.c, 124 :: 		}
0x52BE	0xB2C2    UXTB	R2, R0
; i end address is: 0 (R0)
0x52C0	0xE7C3    B	L_snake48
L_snake49:
;snake.c, 125 :: 		if( dofd3_flag==0)   break;
0x52C2	0x48B4    LDR	R0, [PC, #720]
0x52C4	0x7800    LDRB	R0, [R0, #0]
0x52C6	0xB900    CBNZ	R0, L_snake55
0x52C8	0xE042    B	L_snake46
L_snake55:
;snake.c, 126 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x52CA	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_snake56:
; i start address is: 8 (R2)
0x52CC	0x2A0A    CMP	R2, #10
0x52CE	0xD239    BCS	L_snake57
;snake.c, 128 :: 		if((y==yRandom[j]-i)&&(x==xRandom[j])&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
0x52D0	0xA904    ADD	R1, SP, #16
0x52D2	0xF89D0008  LDRB	R0, [SP, #8]
0x52D6	0x0040    LSLS	R0, R0, #1
0x52D8	0x1808    ADDS	R0, R1, R0
0x52DA	0x8800    LDRH	R0, [R0, #0]
0x52DC	0x1A81    SUB	R1, R0, R2
0x52DE	0xB289    UXTH	R1, R1
0x52E0	0x48A9    LDR	R0, [PC, #676]
0x52E2	0x8800    LDRH	R0, [R0, #0]
0x52E4	0x4288    CMP	R0, R1
0x52E6	0xD129    BNE	L__snake174
0x52E8	0xF10D010A  ADD	R1, SP, #10
0x52EC	0xF89D0008  LDRB	R0, [SP, #8]
0x52F0	0x0040    LSLS	R0, R0, #1
0x52F2	0x1808    ADDS	R0, R1, R0
0x52F4	0x8801    LDRH	R1, [R0, #0]
0x52F6	0x48A5    LDR	R0, [PC, #660]
0x52F8	0x8800    LDRH	R0, [R0, #0]
0x52FA	0x4288    CMP	R0, R1
0x52FC	0xD11E    BNE	L__snake173
0x52FE	0xF10D0116  ADD	R1, SP, #22
0x5302	0xF89D0008  LDRB	R0, [SP, #8]
0x5306	0x1808    ADDS	R0, R1, R0
0x5308	0x7800    LDRB	R0, [R0, #0]
0x530A	0x2801    CMP	R0, #1
0x530C	0xD116    BNE	L__snake172
L__snake154:
0x530E	0x49A0    LDR	R1, [PC, #640]
0x5310	0x7808    LDRB	R0, [R1, #0]
0x5312	0x1D40    ADDS	R0, R0, #5
0x5314	0x7008    STRB	R0, [R1, #0]
0x5316	0xF10D0116  ADD	R1, SP, #22
0x531A	0xF89D0008  LDRB	R0, [SP, #8]
0x531E	0x1809    ADDS	R1, R1, R0
0x5320	0x2000    MOVS	R0, #0
0x5322	0x7008    STRB	R0, [R1, #0]
0x5324	0xF89D001A  LDRB	R0, [SP, #26]
0x5328	0x1C40    ADDS	R0, R0, #1
0x532A	0xB2C0    UXTB	R0, R0
0x532C	0xF88D001A  STRB	R0, [SP, #26]
0x5330	0x2803    CMP	R0, #3
0x5332	0xD103    BNE	L_snake62
; i end address is: 8 (R2)
;snake.c, 130 :: 		dofd3_flag=0;
0x5334	0x2100    MOVS	R1, #0
0x5336	0x4897    LDR	R0, [PC, #604]
0x5338	0x7001    STRB	R1, [R0, #0]
;snake.c, 131 :: 		break;
0x533A	0xE003    B	L_snake57
;snake.c, 132 :: 		}
L_snake62:
;snake.c, 128 :: 		if((y==yRandom[j]-i)&&(x==xRandom[j])&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
; i start address is: 8 (R2)
L__snake174:
L__snake173:
L__snake172:
;snake.c, 126 :: 		for(i=0;i<10;i++)
0x533C	0x1C50    ADDS	R0, R2, #1
0x533E	0xB2C0    UXTB	R0, R0
; i end address is: 8 (R2)
; i start address is: 0 (R0)
;snake.c, 134 :: 		}
0x5340	0xB2C2    UXTB	R2, R0
; i end address is: 0 (R0)
0x5342	0xE7C3    B	L_snake56
L_snake57:
;snake.c, 114 :: 		for(j=0;j<3;j++)
0x5344	0xF89D0008  LDRB	R0, [SP, #8]
0x5348	0x1C40    ADDS	R0, R0, #1
0x534A	0xF88D0008  STRB	R0, [SP, #8]
;snake.c, 135 :: 		}
0x534E	0xE776    B	L_snake45
L_snake46:
;snake.c, 136 :: 		if( dofd3_flag==0)   break;
0x5350	0x4890    LDR	R0, [PC, #576]
0x5352	0x7800    LDRB	R0, [R0, #0]
0x5354	0x2800    CMP	R0, #0
0x5356	0xD100    BNE	L_snake63
0x5358	0xE026    B	L_snake42
L_snake63:
;snake.c, 137 :: 		switch(x)
0x535A	0xE015    B	L_snake64
;snake.c, 139 :: 		case 0:     ams7();
L_snake66:
0x535C	0xF7FCFF7E  BL	_ams7+0
;snake.c, 140 :: 		x=320;
0x5360	0xF2401140  MOVW	R1, #320
0x5364	0x4889    LDR	R0, [PC, #548]
0x5366	0x8001    STRH	R1, [R0, #0]
;snake.c, 141 :: 		draw(size_snake);
0x5368	0x4889    LDR	R0, [PC, #548]
0x536A	0x7800    LDRB	R0, [R0, #0]
0x536C	0xF7FDF832  BL	_draw+0
;snake.c, 142 :: 		break;
0x5370	0xE00F    B	L_snake65
;snake.c, 143 :: 		default:    ams7();
L_snake67:
0x5372	0xF7FCFF73  BL	_ams7+0
;snake.c, 144 :: 		x-=1;
0x5376	0x4985    LDR	R1, [PC, #532]
0x5378	0x8808    LDRH	R0, [R1, #0]
0x537A	0x1E40    SUBS	R0, R0, #1
0x537C	0x8008    STRH	R0, [R1, #0]
;snake.c, 145 :: 		draw(size_snake);
0x537E	0x4884    LDR	R0, [PC, #528]
0x5380	0x7800    LDRB	R0, [R0, #0]
0x5382	0xF7FDF827  BL	_draw+0
;snake.c, 146 :: 		break;
0x5386	0xE004    B	L_snake65
;snake.c, 147 :: 		}
L_snake64:
0x5388	0x4880    LDR	R0, [PC, #512]
0x538A	0x8800    LDRH	R0, [R0, #0]
0x538C	0x2800    CMP	R0, #0
0x538E	0xD0E5    BEQ	L_snake66
0x5390	0xE7EF    B	L_snake67
L_snake65:
;snake.c, 148 :: 		Delay_ms(5);
0x5392	0xF6460729  MOVW	R7, #26665
0x5396	0xF2C00700  MOVT	R7, #0
L_snake68:
0x539A	0x1E7F    SUBS	R7, R7, #1
0x539C	0xD1FD    BNE	L_snake68
0x539E	0xBF00    NOP
0x53A0	0xBF00    NOP
0x53A2	0xBF00    NOP
0x53A4	0xBF00    NOP
;snake.c, 150 :: 		}
0x53A6	0xE71A    B	L_snake41
L_snake42:
;snake.c, 112 :: 		while(Button(&GPIOA_IDR,6,delay_time,active_stateJ)==0&& Button(&GPIOD_IDR,4,delay_time,active_stateJ)==0 &&Button(&GPIOB_IDR,5,delay_time,active_stateJ)==0)
L__snake177:
L__snake176:
L__snake175:
;snake.c, 151 :: 		}
0x53A8	0xE1C7    B	L_snake70
L_snake40:
;snake.c, 152 :: 		else if(D==255)
; D start address is: 40 (R10)
; U start address is: 36 (R9)
0x53AA	0xF1BA0FFF  CMP	R10, #255
0x53AE	0xF04080DC  BNE	L_snake71
; U end address is: 36 (R9)
; D end address is: 40 (R10)
;snake.c, 154 :: 		while(Button(&GPIOA_IDR,6,delay_time,active_stateJ)==0&& Button(&GPIOD_IDR,4,delay_time,active_stateJ)==0 &&Button(&GPIOD_IDR,2,delay_time,active_stateJ)==0)
L_snake72:
0x53B2	0x2300    MOVS	R3, #0
0x53B4	0x2264    MOVS	R2, #100
0x53B6	0x2106    MOVS	R1, #6
0x53B8	0x4877    LDR	R0, [PC, #476]
0x53BA	0xF7FCFD09  BL	_Button+0
0x53BE	0x2800    CMP	R0, #0
0x53C0	0xF04080D2  BNE	L__snake186
0x53C4	0x2300    MOVS	R3, #0
0x53C6	0x2264    MOVS	R2, #100
0x53C8	0x2104    MOVS	R1, #4
0x53CA	0x4874    LDR	R0, [PC, #464]
0x53CC	0xF7FCFD00  BL	_Button+0
0x53D0	0x2800    CMP	R0, #0
0x53D2	0xF04080C9  BNE	L__snake185
0x53D6	0x2300    MOVS	R3, #0
0x53D8	0x2264    MOVS	R2, #100
0x53DA	0x2102    MOVS	R1, #2
0x53DC	0x486F    LDR	R0, [PC, #444]
0x53DE	0xF7FCFCF7  BL	_Button+0
0x53E2	0x2800    CMP	R0, #0
0x53E4	0xF04080C0  BNE	L__snake184
L__snake153:
;snake.c, 156 :: 		for(j=0;j<3;j++)
0x53E8	0x2000    MOVS	R0, #0
0x53EA	0xF88D0008  STRB	R0, [SP, #8]
L_snake76:
0x53EE	0xF89D0008  LDRB	R0, [SP, #8]
0x53F2	0x2803    CMP	R0, #3
0x53F4	0xF080808C  BCS	L_snake77
;snake.c, 158 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x53F8	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_snake79:
; i start address is: 8 (R2)
0x53FA	0x2A0A    CMP	R2, #10
0x53FC	0xD23D    BCS	L_snake80
;snake.c, 160 :: 		if((y==yRandom[j])&&(x==xRandom[j]+i)&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
0x53FE	0xA904    ADD	R1, SP, #16
0x5400	0xF89D0008  LDRB	R0, [SP, #8]
0x5404	0x0040    LSLS	R0, R0, #1
0x5406	0x1808    ADDS	R0, R1, R0
0x5408	0x8801    LDRH	R1, [R0, #0]
0x540A	0x485F    LDR	R0, [PC, #380]
0x540C	0x8800    LDRH	R0, [R0, #0]
0x540E	0x4288    CMP	R0, R1
0x5410	0xD12B    BNE	L__snake180
0x5412	0xF10D010A  ADD	R1, SP, #10
0x5416	0xF89D0008  LDRB	R0, [SP, #8]
0x541A	0x0040    LSLS	R0, R0, #1
0x541C	0x1808    ADDS	R0, R1, R0
0x541E	0x8800    LDRH	R0, [R0, #0]
0x5420	0x1881    ADDS	R1, R0, R2
0x5422	0xB289    UXTH	R1, R1
0x5424	0x4859    LDR	R0, [PC, #356]
0x5426	0x8800    LDRH	R0, [R0, #0]
0x5428	0x4288    CMP	R0, R1
0x542A	0xD11E    BNE	L__snake179
0x542C	0xF10D0116  ADD	R1, SP, #22
0x5430	0xF89D0008  LDRB	R0, [SP, #8]
0x5434	0x1808    ADDS	R0, R1, R0
0x5436	0x7800    LDRB	R0, [R0, #0]
0x5438	0x2801    CMP	R0, #1
0x543A	0xD116    BNE	L__snake178
L__snake152:
0x543C	0x4954    LDR	R1, [PC, #336]
0x543E	0x7808    LDRB	R0, [R1, #0]
0x5440	0x1D40    ADDS	R0, R0, #5
0x5442	0x7008    STRB	R0, [R1, #0]
0x5444	0xF10D0116  ADD	R1, SP, #22
0x5448	0xF89D0008  LDRB	R0, [SP, #8]
0x544C	0x1809    ADDS	R1, R1, R0
0x544E	0x2000    MOVS	R0, #0
0x5450	0x7008    STRB	R0, [R1, #0]
0x5452	0xF89D001A  LDRB	R0, [SP, #26]
0x5456	0x1C40    ADDS	R0, R0, #1
0x5458	0xB2C0    UXTB	R0, R0
0x545A	0xF88D001A  STRB	R0, [SP, #26]
0x545E	0x2803    CMP	R0, #3
0x5460	0xD103    BNE	L_snake85
; i end address is: 8 (R2)
;snake.c, 162 :: 		dofd3_flag=0;
0x5462	0x2100    MOVS	R1, #0
0x5464	0x484B    LDR	R0, [PC, #300]
0x5466	0x7001    STRB	R1, [R0, #0]
;snake.c, 163 :: 		break;
0x5468	0xE007    B	L_snake80
;snake.c, 164 :: 		}
L_snake85:
;snake.c, 160 :: 		if((y==yRandom[j])&&(x==xRandom[j]+i)&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
; i start address is: 8 (R2)
L__snake180:
L__snake179:
L__snake178:
;snake.c, 166 :: 		if( dofd3_flag==0)   break;
0x546A	0x484A    LDR	R0, [PC, #296]
0x546C	0x7800    LDRB	R0, [R0, #0]
0x546E	0xB900    CBNZ	R0, L_snake86
; i end address is: 8 (R2)
0x5470	0xE003    B	L_snake80
L_snake86:
;snake.c, 158 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x5472	0x1C50    ADDS	R0, R2, #1
0x5474	0xB2C0    UXTB	R0, R0
; i end address is: 8 (R2)
; i start address is: 0 (R0)
;snake.c, 167 :: 		}
0x5476	0xB2C2    UXTB	R2, R0
; i end address is: 0 (R0)
0x5478	0xE7BF    B	L_snake79
L_snake80:
;snake.c, 168 :: 		if( dofd3_flag==0)   break;
0x547A	0x4846    LDR	R0, [PC, #280]
0x547C	0x7800    LDRB	R0, [R0, #0]
0x547E	0xB900    CBNZ	R0, L_snake87
0x5480	0xE046    B	L_snake77
L_snake87:
;snake.c, 169 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x5482	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_snake88:
; i start address is: 8 (R2)
0x5484	0x2A0A    CMP	R2, #10
0x5486	0xD239    BCS	L_snake89
;snake.c, 171 :: 		if((y==yRandom[j])&&(x==xRandom[j]-i)&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
0x5488	0xA904    ADD	R1, SP, #16
0x548A	0xF89D0008  LDRB	R0, [SP, #8]
0x548E	0x0040    LSLS	R0, R0, #1
0x5490	0x1808    ADDS	R0, R1, R0
0x5492	0x8801    LDRH	R1, [R0, #0]
0x5494	0x483C    LDR	R0, [PC, #240]
0x5496	0x8800    LDRH	R0, [R0, #0]
0x5498	0x4288    CMP	R0, R1
0x549A	0xD12B    BNE	L__snake183
0x549C	0xF10D010A  ADD	R1, SP, #10
0x54A0	0xF89D0008  LDRB	R0, [SP, #8]
0x54A4	0x0040    LSLS	R0, R0, #1
0x54A6	0x1808    ADDS	R0, R1, R0
0x54A8	0x8800    LDRH	R0, [R0, #0]
0x54AA	0x1A81    SUB	R1, R0, R2
0x54AC	0xB289    UXTH	R1, R1
0x54AE	0x4837    LDR	R0, [PC, #220]
0x54B0	0x8800    LDRH	R0, [R0, #0]
0x54B2	0x4288    CMP	R0, R1
0x54B4	0xD11E    BNE	L__snake182
0x54B6	0xF10D0116  ADD	R1, SP, #22
0x54BA	0xF89D0008  LDRB	R0, [SP, #8]
0x54BE	0x1808    ADDS	R0, R1, R0
0x54C0	0x7800    LDRB	R0, [R0, #0]
0x54C2	0x2801    CMP	R0, #1
0x54C4	0xD116    BNE	L__snake181
L__snake151:
0x54C6	0x4932    LDR	R1, [PC, #200]
0x54C8	0x7808    LDRB	R0, [R1, #0]
0x54CA	0x1D40    ADDS	R0, R0, #5
0x54CC	0x7008    STRB	R0, [R1, #0]
0x54CE	0xF10D0116  ADD	R1, SP, #22
0x54D2	0xF89D0008  LDRB	R0, [SP, #8]
0x54D6	0x1809    ADDS	R1, R1, R0
0x54D8	0x2000    MOVS	R0, #0
0x54DA	0x7008    STRB	R0, [R1, #0]
0x54DC	0xF89D001A  LDRB	R0, [SP, #26]
0x54E0	0x1C40    ADDS	R0, R0, #1
0x54E2	0xB2C0    UXTB	R0, R0
0x54E4	0xF88D001A  STRB	R0, [SP, #26]
0x54E8	0x2803    CMP	R0, #3
0x54EA	0xD103    BNE	L_snake94
; i end address is: 8 (R2)
;snake.c, 173 :: 		dofd3_flag=0;
0x54EC	0x2100    MOVS	R1, #0
0x54EE	0x4829    LDR	R0, [PC, #164]
0x54F0	0x7001    STRB	R1, [R0, #0]
;snake.c, 174 :: 		break;
0x54F2	0xE003    B	L_snake89
;snake.c, 175 :: 		}
L_snake94:
;snake.c, 171 :: 		if((y==yRandom[j])&&(x==xRandom[j]-i)&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
; i start address is: 8 (R2)
L__snake183:
L__snake182:
L__snake181:
;snake.c, 169 :: 		for(i=0;i<10;i++)
0x54F4	0x1C50    ADDS	R0, R2, #1
0x54F6	0xB2C0    UXTB	R0, R0
; i end address is: 8 (R2)
; i start address is: 0 (R0)
;snake.c, 177 :: 		}
0x54F8	0xB2C2    UXTB	R2, R0
; i end address is: 0 (R0)
0x54FA	0xE7C3    B	L_snake88
L_snake89:
;snake.c, 178 :: 		if( dofd3_flag==0)   break;
0x54FC	0x4825    LDR	R0, [PC, #148]
0x54FE	0x7800    LDRB	R0, [R0, #0]
0x5500	0xB900    CBNZ	R0, L_snake95
0x5502	0xE005    B	L_snake77
L_snake95:
;snake.c, 156 :: 		for(j=0;j<3;j++)
0x5504	0xF89D0008  LDRB	R0, [SP, #8]
0x5508	0x1C40    ADDS	R0, R0, #1
0x550A	0xF88D0008  STRB	R0, [SP, #8]
;snake.c, 179 :: 		}
0x550E	0xE76E    B	L_snake76
L_snake77:
;snake.c, 180 :: 		if( dofd3_flag==0)   break;
0x5510	0x4820    LDR	R0, [PC, #128]
0x5512	0x7800    LDRB	R0, [R0, #0]
0x5514	0x2800    CMP	R0, #0
0x5516	0xD100    BNE	L_snake96
0x5518	0xE026    B	L_snake73
L_snake96:
;snake.c, 181 :: 		switch(y)
0x551A	0xE014    B	L_snake97
;snake.c, 183 :: 		case 320:   ams7();
L_snake99:
0x551C	0xF7FCFE9E  BL	_ams7+0
;snake.c, 184 :: 		y=0;
0x5520	0x2100    MOVS	R1, #0
0x5522	0x4819    LDR	R0, [PC, #100]
0x5524	0x8001    STRH	R1, [R0, #0]
;snake.c, 185 :: 		draw(size_snake);
0x5526	0x481A    LDR	R0, [PC, #104]
0x5528	0x7800    LDRB	R0, [R0, #0]
0x552A	0xF7FCFF53  BL	_draw+0
;snake.c, 186 :: 		break;
0x552E	0xE010    B	L_snake98
;snake.c, 187 :: 		default:    ams7();
L_snake100:
0x5530	0xF7FCFE94  BL	_ams7+0
;snake.c, 188 :: 		y+=1;
0x5534	0x4914    LDR	R1, [PC, #80]
0x5536	0x8808    LDRH	R0, [R1, #0]
0x5538	0x1C40    ADDS	R0, R0, #1
0x553A	0x8008    STRH	R0, [R1, #0]
;snake.c, 189 :: 		draw(size_snake);
0x553C	0x4814    LDR	R0, [PC, #80]
0x553E	0x7800    LDRB	R0, [R0, #0]
0x5540	0xF7FCFF48  BL	_draw+0
;snake.c, 190 :: 		break;
0x5544	0xE005    B	L_snake98
;snake.c, 191 :: 		}
L_snake97:
0x5546	0x4810    LDR	R0, [PC, #64]
0x5548	0x8800    LDRH	R0, [R0, #0]
0x554A	0xF5B07FA0  CMP	R0, #320
0x554E	0xD0E5    BEQ	L_snake99
0x5550	0xE7EE    B	L_snake100
L_snake98:
;snake.c, 192 :: 		Delay_ms(5);
0x5552	0xF6460729  MOVW	R7, #26665
0x5556	0xF2C00700  MOVT	R7, #0
L_snake101:
0x555A	0x1E7F    SUBS	R7, R7, #1
0x555C	0xD1FD    BNE	L_snake101
0x555E	0xBF00    NOP
0x5560	0xBF00    NOP
0x5562	0xBF00    NOP
0x5564	0xBF00    NOP
;snake.c, 193 :: 		}
0x5566	0xE724    B	L_snake72
L_snake73:
;snake.c, 154 :: 		while(Button(&GPIOA_IDR,6,delay_time,active_stateJ)==0&& Button(&GPIOD_IDR,4,delay_time,active_stateJ)==0 &&Button(&GPIOD_IDR,2,delay_time,active_stateJ)==0)
L__snake186:
L__snake185:
L__snake184:
;snake.c, 194 :: 		}
0x5568	0xE0E7    B	L_snake103
L_snake71:
;snake.c, 195 :: 		else if(U==255)
; U start address is: 36 (R9)
0x556A	0xF1B90FFF  CMP	R9, #255
0x556E	0xF04080E4  BNE	L_snake104
; U end address is: 36 (R9)
;snake.c, 197 :: 		while(Button(&GPIOA_IDR,6,delay_time,active_stateJ)==0&& Button(&GPIOD_IDR,2,delay_time,active_stateJ)==0 &&Button(&GPIOB_IDR,5,delay_time,active_stateJ)==0)
L_snake105:
0x5572	0x2300    MOVS	R3, #0
0x5574	0x2264    MOVS	R2, #100
0x5576	0x2106    MOVS	R1, #6
0x5578	0x4807    LDR	R0, [PC, #28]
0x557A	0xF7FCFC29  BL	_Button+0
0x557E	0x2800    CMP	R0, #0
0x5580	0xF04080DB  BNE	L__snake195
0x5584	0xF000B80C  B	#24
0x5588	0x00AC2000  	_y+0
0x558C	0x00AA2000  	_x+0
0x5590	0x00A92000  	_size_snake+0
0x5594	0x002B2000  	_dofd3_flag+0
0x5598	0x00104002  	GPIOA_IDR+0
0x559C	0x0C104002  	GPIOD_IDR+0
0x55A0	0x2300    MOVS	R3, #0
0x55A2	0x2264    MOVS	R2, #100
0x55A4	0x2102    MOVS	R1, #2
0x55A6	0x4876    LDR	R0, [PC, #472]
0x55A8	0xF7FCFC12  BL	_Button+0
0x55AC	0x2800    CMP	R0, #0
0x55AE	0xF04080C4  BNE	L__snake194
0x55B2	0x2300    MOVS	R3, #0
0x55B4	0x2264    MOVS	R2, #100
0x55B6	0x2105    MOVS	R1, #5
0x55B8	0x4872    LDR	R0, [PC, #456]
0x55BA	0xF7FCFC09  BL	_Button+0
0x55BE	0x2800    CMP	R0, #0
0x55C0	0xF04080BB  BNE	L__snake193
L__snake150:
;snake.c, 199 :: 		for(j=0;j<3;j++)
0x55C4	0x2000    MOVS	R0, #0
0x55C6	0xF88D0008  STRB	R0, [SP, #8]
L_snake109:
0x55CA	0xF89D0008  LDRB	R0, [SP, #8]
0x55CE	0x2803    CMP	R0, #3
0x55D0	0xF0808087  BCS	L_snake110
;snake.c, 201 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x55D4	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_snake112:
; i start address is: 8 (R2)
0x55D6	0x2A0A    CMP	R2, #10
0x55D8	0xD23D    BCS	L_snake113
;snake.c, 203 :: 		if((y==yRandom[j])&&(x==xRandom[j]+i)&&(flag_food[j]==1))
0x55DA	0xA904    ADD	R1, SP, #16
0x55DC	0xF89D0008  LDRB	R0, [SP, #8]
0x55E0	0x0040    LSLS	R0, R0, #1
0x55E2	0x1808    ADDS	R0, R1, R0
0x55E4	0x8801    LDRH	R1, [R0, #0]
0x55E6	0x4868    LDR	R0, [PC, #416]
0x55E8	0x8800    LDRH	R0, [R0, #0]
0x55EA	0x4288    CMP	R0, R1
0x55EC	0xD12B    BNE	L__snake189
0x55EE	0xF10D010A  ADD	R1, SP, #10
0x55F2	0xF89D0008  LDRB	R0, [SP, #8]
0x55F6	0x0040    LSLS	R0, R0, #1
0x55F8	0x1808    ADDS	R0, R1, R0
0x55FA	0x8800    LDRH	R0, [R0, #0]
0x55FC	0x1881    ADDS	R1, R0, R2
0x55FE	0xB289    UXTH	R1, R1
0x5600	0x4862    LDR	R0, [PC, #392]
0x5602	0x8800    LDRH	R0, [R0, #0]
0x5604	0x4288    CMP	R0, R1
0x5606	0xD11E    BNE	L__snake188
0x5608	0xF10D0116  ADD	R1, SP, #22
0x560C	0xF89D0008  LDRB	R0, [SP, #8]
0x5610	0x1808    ADDS	R0, R1, R0
0x5612	0x7800    LDRB	R0, [R0, #0]
0x5614	0x2801    CMP	R0, #1
0x5616	0xD116    BNE	L__snake187
L__snake149:
;snake.c, 205 :: 		size_snake+=5;
0x5618	0x495D    LDR	R1, [PC, #372]
0x561A	0x7808    LDRB	R0, [R1, #0]
0x561C	0x1D40    ADDS	R0, R0, #5
0x561E	0x7008    STRB	R0, [R1, #0]
;snake.c, 206 :: 		flag_food[j]=0;
0x5620	0xF10D0116  ADD	R1, SP, #22
0x5624	0xF89D0008  LDRB	R0, [SP, #8]
0x5628	0x1809    ADDS	R1, R1, R0
0x562A	0x2000    MOVS	R0, #0
0x562C	0x7008    STRB	R0, [R1, #0]
;snake.c, 207 :: 		exit++;
0x562E	0xF89D001A  LDRB	R0, [SP, #26]
0x5632	0x1C40    ADDS	R0, R0, #1
0x5634	0xB2C0    UXTB	R0, R0
0x5636	0xF88D001A  STRB	R0, [SP, #26]
;snake.c, 208 :: 		if(exit==3)
0x563A	0x2803    CMP	R0, #3
0x563C	0xD103    BNE	L_snake118
; i end address is: 8 (R2)
;snake.c, 210 :: 		dofd3_flag=0;
0x563E	0x2100    MOVS	R1, #0
0x5640	0x4854    LDR	R0, [PC, #336]
0x5642	0x7001    STRB	R1, [R0, #0]
;snake.c, 211 :: 		break;
0x5644	0xE007    B	L_snake113
;snake.c, 212 :: 		}
L_snake118:
;snake.c, 203 :: 		if((y==yRandom[j])&&(x==xRandom[j]+i)&&(flag_food[j]==1))
; i start address is: 8 (R2)
L__snake189:
L__snake188:
L__snake187:
;snake.c, 213 :: 		}  if( dofd3_flag==0)   break;
0x5646	0x4853    LDR	R0, [PC, #332]
0x5648	0x7800    LDRB	R0, [R0, #0]
0x564A	0xB900    CBNZ	R0, L_snake119
; i end address is: 8 (R2)
0x564C	0xE003    B	L_snake113
L_snake119:
;snake.c, 201 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x564E	0x1C50    ADDS	R0, R2, #1
0x5650	0xB2C0    UXTB	R0, R0
; i end address is: 8 (R2)
; i start address is: 0 (R0)
;snake.c, 214 :: 		}
0x5652	0xB2C2    UXTB	R2, R0
; i end address is: 0 (R0)
0x5654	0xE7BF    B	L_snake112
L_snake113:
;snake.c, 215 :: 		if( dofd3_flag==0)   break;
0x5656	0x484F    LDR	R0, [PC, #316]
0x5658	0x7800    LDRB	R0, [R0, #0]
0x565A	0xB900    CBNZ	R0, L_snake120
0x565C	0xE041    B	L_snake110
L_snake120:
;snake.c, 216 :: 		for(i=0;i<10;i++)
; i start address is: 8 (R2)
0x565E	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_snake121:
; i start address is: 8 (R2)
0x5660	0x2A0A    CMP	R2, #10
0x5662	0xD238    BCS	L_snake122
;snake.c, 218 :: 		if((y==yRandom[j])&&(x==xRandom[j]-i)&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
0x5664	0xA904    ADD	R1, SP, #16
0x5666	0xF89D0008  LDRB	R0, [SP, #8]
0x566A	0x0040    LSLS	R0, R0, #1
0x566C	0x1808    ADDS	R0, R1, R0
0x566E	0x8801    LDRH	R1, [R0, #0]
0x5670	0x4845    LDR	R0, [PC, #276]
0x5672	0x8800    LDRH	R0, [R0, #0]
0x5674	0x4288    CMP	R0, R1
0x5676	0xD12B    BNE	L__snake192
0x5678	0xF10D010A  ADD	R1, SP, #10
0x567C	0xF89D0008  LDRB	R0, [SP, #8]
0x5680	0x0040    LSLS	R0, R0, #1
0x5682	0x1808    ADDS	R0, R1, R0
0x5684	0x8800    LDRH	R0, [R0, #0]
0x5686	0x1A81    SUB	R1, R0, R2
0x5688	0xB289    UXTH	R1, R1
0x568A	0x4840    LDR	R0, [PC, #256]
0x568C	0x8800    LDRH	R0, [R0, #0]
0x568E	0x4288    CMP	R0, R1
0x5690	0xD11E    BNE	L__snake191
0x5692	0xF10D0116  ADD	R1, SP, #22
0x5696	0xF89D0008  LDRB	R0, [SP, #8]
0x569A	0x1808    ADDS	R0, R1, R0
0x569C	0x7800    LDRB	R0, [R0, #0]
0x569E	0x2801    CMP	R0, #1
0x56A0	0xD116    BNE	L__snake190
L__snake148:
0x56A2	0x493B    LDR	R1, [PC, #236]
0x56A4	0x7808    LDRB	R0, [R1, #0]
0x56A6	0x1D40    ADDS	R0, R0, #5
0x56A8	0x7008    STRB	R0, [R1, #0]
0x56AA	0xF10D0116  ADD	R1, SP, #22
0x56AE	0xF89D0008  LDRB	R0, [SP, #8]
0x56B2	0x1809    ADDS	R1, R1, R0
0x56B4	0x2000    MOVS	R0, #0
0x56B6	0x7008    STRB	R0, [R1, #0]
0x56B8	0xF89D001A  LDRB	R0, [SP, #26]
0x56BC	0x1C40    ADDS	R0, R0, #1
0x56BE	0xB2C0    UXTB	R0, R0
0x56C0	0xF88D001A  STRB	R0, [SP, #26]
0x56C4	0x2803    CMP	R0, #3
0x56C6	0xD103    BNE	L_snake127
; i end address is: 8 (R2)
;snake.c, 220 :: 		dofd3_flag=0;
0x56C8	0x2100    MOVS	R1, #0
0x56CA	0x4832    LDR	R0, [PC, #200]
0x56CC	0x7001    STRB	R1, [R0, #0]
;snake.c, 221 :: 		break;
0x56CE	0xE002    B	L_snake122
;snake.c, 222 :: 		}}
L_snake127:
;snake.c, 218 :: 		if((y==yRandom[j])&&(x==xRandom[j]-i)&&(flag_food[j]==1))  {size_snake+=5;flag_food[j]=0;exit++; if(exit==3)
; i start address is: 8 (R2)
L__snake192:
L__snake191:
L__snake190:
;snake.c, 216 :: 		for(i=0;i<10;i++)
0x56D0	0x1C50    ADDS	R0, R2, #1
; i end address is: 8 (R2)
; i start address is: 0 (R0)
;snake.c, 223 :: 		}
0x56D2	0xB2C2    UXTB	R2, R0
; i end address is: 0 (R0)
0x56D4	0xE7C4    B	L_snake121
L_snake122:
;snake.c, 199 :: 		for(j=0;j<3;j++)
0x56D6	0xF89D0008  LDRB	R0, [SP, #8]
0x56DA	0x1C40    ADDS	R0, R0, #1
0x56DC	0xF88D0008  STRB	R0, [SP, #8]
;snake.c, 224 :: 		}
0x56E0	0xE773    B	L_snake109
L_snake110:
;snake.c, 225 :: 		if( dofd3_flag==0)   break;
0x56E2	0x482C    LDR	R0, [PC, #176]
0x56E4	0x7800    LDRB	R0, [R0, #0]
0x56E6	0x2800    CMP	R0, #0
0x56E8	0xD100    BNE	L_snake128
0x56EA	0xE026    B	L_snake106
L_snake128:
;snake.c, 226 :: 		switch(y)
0x56EC	0xE015    B	L_snake129
;snake.c, 228 :: 		case 0:     ams7();
L_snake131:
0x56EE	0xF7FCFDB5  BL	_ams7+0
;snake.c, 229 :: 		y=320;
0x56F2	0xF2401140  MOVW	R1, #320
0x56F6	0x4824    LDR	R0, [PC, #144]
0x56F8	0x8001    STRH	R1, [R0, #0]
;snake.c, 230 :: 		draw(size_snake);
0x56FA	0x4825    LDR	R0, [PC, #148]
0x56FC	0x7800    LDRB	R0, [R0, #0]
0x56FE	0xF7FCFE69  BL	_draw+0
;snake.c, 231 :: 		break;
0x5702	0xE00F    B	L_snake130
;snake.c, 232 :: 		default:    ams7();
L_snake132:
0x5704	0xF7FCFDAA  BL	_ams7+0
;snake.c, 233 :: 		y-=1;
0x5708	0x491F    LDR	R1, [PC, #124]
0x570A	0x8808    LDRH	R0, [R1, #0]
0x570C	0x1E40    SUBS	R0, R0, #1
0x570E	0x8008    STRH	R0, [R1, #0]
;snake.c, 234 :: 		draw(size_snake);
0x5710	0x481F    LDR	R0, [PC, #124]
0x5712	0x7800    LDRB	R0, [R0, #0]
0x5714	0xF7FCFE5E  BL	_draw+0
;snake.c, 235 :: 		break;
0x5718	0xE004    B	L_snake130
;snake.c, 236 :: 		}
L_snake129:
0x571A	0x481B    LDR	R0, [PC, #108]
0x571C	0x8800    LDRH	R0, [R0, #0]
0x571E	0x2800    CMP	R0, #0
0x5720	0xD0E5    BEQ	L_snake131
0x5722	0xE7EF    B	L_snake132
L_snake130:
;snake.c, 237 :: 		Delay_ms(5);
0x5724	0xF6460729  MOVW	R7, #26665
0x5728	0xF2C00700  MOVT	R7, #0
0x572C	0xBF00    NOP
0x572E	0xBF00    NOP
L_snake133:
0x5730	0x1E7F    SUBS	R7, R7, #1
0x5732	0xD1FD    BNE	L_snake133
0x5734	0xBF00    NOP
0x5736	0xBF00    NOP
;snake.c, 239 :: 		}
0x5738	0xE71B    B	L_snake105
L_snake106:
;snake.c, 197 :: 		while(Button(&GPIOA_IDR,6,delay_time,active_stateJ)==0&& Button(&GPIOD_IDR,2,delay_time,active_stateJ)==0 &&Button(&GPIOB_IDR,5,delay_time,active_stateJ)==0)
L__snake195:
L__snake194:
L__snake193:
;snake.c, 240 :: 		}
L_snake104:
L_snake103:
L_snake70:
L_snake39:
;snake.c, 241 :: 		}
0x573A	0xF7FFBC46  B	L_snake6
L_snake7:
;snake.c, 246 :: 		TFT_Fill_Screen(CL_Green);
0x573E	0xF2404000  MOVW	R0, #1024
0x5742	0xF7FFF85B  BL	_TFT_Fill_Screen+0
;snake.c, 247 :: 		TFT_Write_Text("Good job ,Bro",150,120);
0x5746	0x4814    LDR	R0, [PC, #80]
0x5748	0x2278    MOVS	R2, #120
0x574A	0x2196    MOVS	R1, #150
0x574C	0xF7FFF9C6  BL	_TFT_Write_Text+0
;snake.c, 248 :: 		size_snake=20;
0x5750	0x2114    MOVS	R1, #20
0x5752	0x480F    LDR	R0, [PC, #60]
0x5754	0x7001    STRB	R1, [R0, #0]
;snake.c, 249 :: 		TFT_Set_Pen(CL_WHITE, 3);
0x5756	0x2103    MOVS	R1, #3
0x5758	0xF64F70FF  MOVW	R0, #65535
0x575C	0xF7FDFA78  BL	_TFT_Set_Pen+0
;snake.c, 250 :: 		x_tft=500;
0x5760	0xF24011F4  MOVW	R1, #500
0x5764	0xB209    SXTH	R1, R1
0x5766	0x480D    LDR	R0, [PC, #52]
0x5768	0x8001    STRH	R1, [R0, #0]
;snake.c, 251 :: 		y_tft=500;
0x576A	0xF24011F4  MOVW	R1, #500
0x576E	0xB209    SXTH	R1, R1
0x5770	0x480B    LDR	R0, [PC, #44]
0x5772	0x8001    STRH	R1, [R0, #0]
;snake.c, 252 :: 		after_snake();
0x5774	0xF7FCFDC0  BL	_after_snake+0
;snake.c, 253 :: 		}
L_end_snake:
0x5778	0xF8DDE000  LDR	LR, [SP, #0]
0x577C	0xB009    ADD	SP, SP, #36
0x577E	0x4770    BX	LR
0x5780	0x0C104002  	GPIOD_IDR+0
0x5784	0x04104002  	GPIOB_IDR+0
0x5788	0x00AC2000  	_y+0
0x578C	0x00AA2000  	_x+0
0x5790	0x00A92000  	_size_snake+0
0x5794	0x002B2000  	_dofd3_flag+0
0x5798	0x00AE2000  	?lstr2_snake+0
0x579C	0x00262000  	_x_tft+0
0x57A0	0x00282000  	_y_tft+0
; end of _snake
_TFT_Circle:
;__Lib_TFT.c, 858 :: 		
; radius start address is: 8 (R2)
0x1E80	0xB087    SUB	SP, SP, #28
0x1E82	0xF8CDE000  STR	LR, [SP, #0]
0x1E86	0xF8AD0014  STRH	R0, [SP, #20]
0x1E8A	0xB210    SXTH	R0, R2
0x1E8C	0xF8AD1018  STRH	R1, [SP, #24]
; radius end address is: 8 (R2)
; radius start address is: 0 (R0)
;__Lib_TFT.c, 864 :: 		
0x1E90	0x4BDC    LDR	R3, [PC, #880]
0x1E92	0x781B    LDRB	R3, [R3, #0]
0x1E94	0xB15B    CBZ	R3, L_TFT_Circle93
;__Lib_TFT.c, 865 :: 		
0x1E96	0xF8AD0004  STRH	R0, [SP, #4]
0x1E9A	0x2301    MOVS	R3, #1
0x1E9C	0xB202    SXTH	R2, R0
0x1E9E	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1EA2	0xF9BD0014  LDRSH	R0, [SP, #20]
0x1EA6	0xF7FEFEB3  BL	__Lib_TFT__TFT_Circle_Fill+0
0x1EAA	0xF9BD0004  LDRSH	R0, [SP, #4]
;__Lib_TFT.c, 866 :: 		
L_TFT_Circle93:
;__Lib_TFT.c, 869 :: 		
0x1EAE	0x4DD6    LDR	R5, [PC, #856]
0x1EB0	0x882B    LDRH	R3, [R5, #0]
0x1EB2	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_TFT.c, 870 :: 		
0x1EB6	0x4CD5    LDR	R4, [PC, #852]
0x1EB8	0x7823    LDRB	R3, [R4, #0]
0x1EBA	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_TFT.c, 871 :: 		
0x1EBE	0x4BD4    LDR	R3, [PC, #848]
0x1EC0	0x881B    LDRH	R3, [R3, #0]
0x1EC2	0x802B    STRH	R3, [R5, #0]
;__Lib_TFT.c, 872 :: 		
0x1EC4	0x2300    MOVS	R3, #0
0x1EC6	0x7023    STRB	R3, [R4, #0]
;__Lib_TFT.c, 874 :: 		
0x1EC8	0x0044    LSLS	R4, R0, #1
0x1ECA	0xB224    SXTH	R4, R4
0x1ECC	0x4BD1    LDR	R3, [PC, #836]
0x1ECE	0x781B    LDRB	R3, [R3, #0]
0x1ED0	0x42A3    CMP	R3, R4
0x1ED2	0xDD0D    BLE	L_TFT_Circle94
;__Lib_TFT.c, 875 :: 		
0x1ED4	0x4BCF    LDR	R3, [PC, #828]
0x1ED6	0x781B    LDRB	R3, [R3, #0]
0x1ED8	0x18C3    ADDS	R3, R0, R3
0x1EDA	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
0x1EDC	0x105B    ASRS	R3, R3, #1
0x1EDE	0xB21A    SXTH	R2, R3
0x1EE0	0x2301    MOVS	R3, #1
0x1EE2	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1EE6	0xF9BD0014  LDRSH	R0, [SP, #20]
0x1EEA	0xF7FEFE91  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 876 :: 		
0x1EEE	0xE1A4    B	L_TFT_Circle95
L_TFT_Circle94:
;__Lib_TFT.c, 880 :: 		
; radius start address is: 0 (R0)
0x1EF0	0x2300    MOVS	R3, #0
0x1EF2	0xB21B    SXTH	R3, R3
0x1EF4	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 881 :: 		
0x1EF8	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1EFC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F00	0x1B1B    SUB	R3, R3, R4
0x1F02	0xF8AD300E  STRH	R3, [SP, #14]
;__Lib_TFT.c, 882 :: 		
0x1F06	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 883 :: 		
0x1F0A	0x0043    LSLS	R3, R0, #1
0x1F0C	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
;__Lib_TFT.c, 884 :: 		
0x1F0E	0xF1C30303  RSB	R3, R3, #3
0x1F12	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 885 :: 		
L_TFT_Circle96:
0x1F16	0xF9BD300A  LDRSH	R3, [SP, #10]
0x1F1A	0x1C5C    ADDS	R4, R3, #1
0x1F1C	0xB224    SXTH	R4, R4
0x1F1E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1F22	0x42A3    CMP	R3, R4
0x1F24	0xF2808189  BGE	L_TFT_Circle97
;__Lib_TFT.c, 887 :: 		
0x1F28	0x4BBA    LDR	R3, [PC, #744]
0x1F2A	0x781B    LDRB	R3, [R3, #0]
0x1F2C	0xB903    CBNZ	R3, L_TFT_Circle98
;__Lib_TFT.c, 888 :: 		
0x1F2E	0xE184    B	L_TFT_Circle97
L_TFT_Circle98:
;__Lib_TFT.c, 889 :: 		
0x1F30	0x4BB8    LDR	R3, [PC, #736]
0x1F32	0x781B    LDRB	R3, [R3, #0]
0x1F34	0x2B01    CMP	R3, #1
0x1F36	0xF0408099  BNE	L_TFT_Circle99
;__Lib_TFT.c, 890 :: 		
0x1F3A	0x4BB5    LDR	R3, [PC, #724]
0x1F3C	0x881E    LDRH	R6, [R3, #0]
0x1F3E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F42	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F46	0x191D    ADDS	R5, R3, R4
0x1F48	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1F4C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1F50	0x191B    ADDS	R3, R3, R4
0x1F52	0xB2B2    UXTH	R2, R6
0x1F54	0xB229    SXTH	R1, R5
0x1F56	0xB218    SXTH	R0, R3
0x1F58	0xF7FEFE16  BL	_TFT_Dot+0
;__Lib_TFT.c, 891 :: 		
0x1F5C	0x4BAC    LDR	R3, [PC, #688]
0x1F5E	0x881E    LDRH	R6, [R3, #0]
0x1F60	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F64	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F68	0x1B1D    SUB	R5, R3, R4
0x1F6A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1F6E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1F72	0x191B    ADDS	R3, R3, R4
0x1F74	0xB2B2    UXTH	R2, R6
0x1F76	0xB229    SXTH	R1, R5
0x1F78	0xB218    SXTH	R0, R3
0x1F7A	0xF7FEFE05  BL	_TFT_Dot+0
;__Lib_TFT.c, 892 :: 		
0x1F7E	0x4BA4    LDR	R3, [PC, #656]
0x1F80	0x881E    LDRH	R6, [R3, #0]
0x1F82	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F86	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F8A	0x191D    ADDS	R5, R3, R4
0x1F8C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1F90	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1F94	0x1B1B    SUB	R3, R3, R4
0x1F96	0xB2B2    UXTH	R2, R6
0x1F98	0xB229    SXTH	R1, R5
0x1F9A	0xB218    SXTH	R0, R3
0x1F9C	0xF7FEFDF4  BL	_TFT_Dot+0
;__Lib_TFT.c, 893 :: 		
0x1FA0	0x4B9B    LDR	R3, [PC, #620]
0x1FA2	0x881E    LDRH	R6, [R3, #0]
0x1FA4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1FA8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1FAC	0x1B1D    SUB	R5, R3, R4
0x1FAE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1FB2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1FB6	0x1B1B    SUB	R3, R3, R4
0x1FB8	0xB2B2    UXTH	R2, R6
0x1FBA	0xB229    SXTH	R1, R5
0x1FBC	0xB218    SXTH	R0, R3
0x1FBE	0xF7FEFDE3  BL	_TFT_Dot+0
;__Lib_TFT.c, 894 :: 		
0x1FC2	0x4B93    LDR	R3, [PC, #588]
0x1FC4	0x881E    LDRH	R6, [R3, #0]
0x1FC6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1FCA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1FCE	0x191D    ADDS	R5, R3, R4
0x1FD0	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1FD4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1FD8	0x191C    ADDS	R4, R3, R4
0x1FDA	0xB224    SXTH	R4, R4
0x1FDC	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1FE0	0x1AE3    SUB	R3, R4, R3
0x1FE2	0xB2B2    UXTH	R2, R6
0x1FE4	0xB229    SXTH	R1, R5
0x1FE6	0xB218    SXTH	R0, R3
0x1FE8	0xF7FEFDCE  BL	_TFT_Dot+0
;__Lib_TFT.c, 895 :: 		
0x1FEC	0x4B88    LDR	R3, [PC, #544]
0x1FEE	0x881E    LDRH	R6, [R3, #0]
0x1FF0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1FF4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1FF8	0x1B1D    SUB	R5, R3, R4
0x1FFA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1FFE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2002	0x191C    ADDS	R4, R3, R4
0x2004	0xB224    SXTH	R4, R4
0x2006	0xF9BD300E  LDRSH	R3, [SP, #14]
0x200A	0x1AE3    SUB	R3, R4, R3
0x200C	0xB2B2    UXTH	R2, R6
0x200E	0xB229    SXTH	R1, R5
0x2010	0xB218    SXTH	R0, R3
0x2012	0xF7FEFDB9  BL	_TFT_Dot+0
;__Lib_TFT.c, 896 :: 		
0x2016	0x4B7E    LDR	R3, [PC, #504]
0x2018	0x881E    LDRH	R6, [R3, #0]
0x201A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x201E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2022	0x191D    ADDS	R5, R3, R4
0x2024	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2028	0xF9BD3018  LDRSH	R3, [SP, #24]
0x202C	0x1B1C    SUB	R4, R3, R4
0x202E	0xB224    SXTH	R4, R4
0x2030	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2034	0x1AE3    SUB	R3, R4, R3
0x2036	0xB2B2    UXTH	R2, R6
0x2038	0xB229    SXTH	R1, R5
0x203A	0xB218    SXTH	R0, R3
0x203C	0xF7FEFDA4  BL	_TFT_Dot+0
;__Lib_TFT.c, 897 :: 		
0x2040	0x4B73    LDR	R3, [PC, #460]
0x2042	0x881E    LDRH	R6, [R3, #0]
0x2044	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2048	0xF9BD3018  LDRSH	R3, [SP, #24]
0x204C	0x1B1D    SUB	R5, R3, R4
0x204E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2052	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2056	0x1B1C    SUB	R4, R3, R4
0x2058	0xB224    SXTH	R4, R4
0x205A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x205E	0x1AE3    SUB	R3, R4, R3
0x2060	0xB2B2    UXTH	R2, R6
0x2062	0xB229    SXTH	R1, R5
0x2064	0xB218    SXTH	R0, R3
0x2066	0xF7FEFD8F  BL	_TFT_Dot+0
;__Lib_TFT.c, 898 :: 		
0x206A	0xE0AF    B	L_TFT_Circle100
L_TFT_Circle99:
;__Lib_TFT.c, 899 :: 		
0x206C	0x4B69    LDR	R3, [PC, #420]
0x206E	0x781B    LDRB	R3, [R3, #0]
0x2070	0x085E    LSRS	R6, R3, #1
0x2072	0xB2F6    UXTB	R6, R6
0x2074	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2078	0xF9BD3018  LDRSH	R3, [SP, #24]
0x207C	0x191D    ADDS	R5, R3, R4
0x207E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2082	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2086	0x191B    ADDS	R3, R3, R4
0x2088	0xB2F2    UXTB	R2, R6
0x208A	0xB229    SXTH	R1, R5
0x208C	0xB218    SXTH	R0, R3
0x208E	0x2301    MOVS	R3, #1
0x2090	0xF7FEFDBE  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 900 :: 		
0x2094	0x4B5F    LDR	R3, [PC, #380]
0x2096	0x781B    LDRB	R3, [R3, #0]
0x2098	0x085E    LSRS	R6, R3, #1
0x209A	0xB2F6    UXTB	R6, R6
0x209C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x20A0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x20A4	0x1B1D    SUB	R5, R3, R4
0x20A6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x20AA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x20AE	0x191B    ADDS	R3, R3, R4
0x20B0	0xB2F2    UXTB	R2, R6
0x20B2	0xB229    SXTH	R1, R5
0x20B4	0xB218    SXTH	R0, R3
0x20B6	0x2301    MOVS	R3, #1
0x20B8	0xF7FEFDAA  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 901 :: 		
0x20BC	0x4B55    LDR	R3, [PC, #340]
0x20BE	0x781B    LDRB	R3, [R3, #0]
0x20C0	0x085E    LSRS	R6, R3, #1
0x20C2	0xB2F6    UXTB	R6, R6
0x20C4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x20C8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x20CC	0x191D    ADDS	R5, R3, R4
0x20CE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x20D2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x20D6	0x1B1B    SUB	R3, R3, R4
0x20D8	0xB2F2    UXTB	R2, R6
0x20DA	0xB229    SXTH	R1, R5
0x20DC	0xB218    SXTH	R0, R3
0x20DE	0x2301    MOVS	R3, #1
0x20E0	0xF7FEFD96  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 902 :: 		
0x20E4	0x4B4B    LDR	R3, [PC, #300]
0x20E6	0x781B    LDRB	R3, [R3, #0]
0x20E8	0x085E    LSRS	R6, R3, #1
0x20EA	0xB2F6    UXTB	R6, R6
0x20EC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x20F0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x20F4	0x1B1D    SUB	R5, R3, R4
0x20F6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x20FA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x20FE	0x1B1B    SUB	R3, R3, R4
0x2100	0xB2F2    UXTB	R2, R6
0x2102	0xB229    SXTH	R1, R5
0x2104	0xB218    SXTH	R0, R3
0x2106	0x2301    MOVS	R3, #1
0x2108	0xF7FEFD82  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 903 :: 		
0x210C	0x4B41    LDR	R3, [PC, #260]
0x210E	0x781B    LDRB	R3, [R3, #0]
0x2110	0x085E    LSRS	R6, R3, #1
0x2112	0xB2F6    UXTB	R6, R6
0x2114	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2118	0xF9BD3018  LDRSH	R3, [SP, #24]
0x211C	0x191D    ADDS	R5, R3, R4
0x211E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2122	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2126	0x191C    ADDS	R4, R3, R4
0x2128	0xB224    SXTH	R4, R4
0x212A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x212E	0x1AE3    SUB	R3, R4, R3
0x2130	0xB2F2    UXTB	R2, R6
0x2132	0xB229    SXTH	R1, R5
0x2134	0xB218    SXTH	R0, R3
0x2136	0x2301    MOVS	R3, #1
0x2138	0xF7FEFD6A  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 904 :: 		
0x213C	0x4B35    LDR	R3, [PC, #212]
0x213E	0x781B    LDRB	R3, [R3, #0]
0x2140	0x085E    LSRS	R6, R3, #1
0x2142	0xB2F6    UXTB	R6, R6
0x2144	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2148	0xF9BD3018  LDRSH	R3, [SP, #24]
0x214C	0x1B1D    SUB	R5, R3, R4
0x214E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2152	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2156	0x191C    ADDS	R4, R3, R4
0x2158	0xB224    SXTH	R4, R4
0x215A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x215E	0x1AE3    SUB	R3, R4, R3
0x2160	0xB2F2    UXTB	R2, R6
0x2162	0xB229    SXTH	R1, R5
0x2164	0xB218    SXTH	R0, R3
0x2166	0x2301    MOVS	R3, #1
0x2168	0xF7FEFD52  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 905 :: 		
0x216C	0x4B29    LDR	R3, [PC, #164]
0x216E	0x781B    LDRB	R3, [R3, #0]
0x2170	0x085E    LSRS	R6, R3, #1
0x2172	0xB2F6    UXTB	R6, R6
0x2174	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2178	0xF9BD3018  LDRSH	R3, [SP, #24]
0x217C	0x191D    ADDS	R5, R3, R4
0x217E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2182	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2186	0x1B1C    SUB	R4, R3, R4
0x2188	0xB224    SXTH	R4, R4
0x218A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x218E	0x1AE3    SUB	R3, R4, R3
0x2190	0xB2F2    UXTB	R2, R6
0x2192	0xB229    SXTH	R1, R5
0x2194	0xB218    SXTH	R0, R3
0x2196	0x2301    MOVS	R3, #1
0x2198	0xF7FEFD3A  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 906 :: 		
0x219C	0x4B1D    LDR	R3, [PC, #116]
0x219E	0x781B    LDRB	R3, [R3, #0]
0x21A0	0x085E    LSRS	R6, R3, #1
0x21A2	0xB2F6    UXTB	R6, R6
0x21A4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x21A8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x21AC	0x1B1D    SUB	R5, R3, R4
0x21AE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x21B2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x21B6	0x1B1C    SUB	R4, R3, R4
0x21B8	0xB224    SXTH	R4, R4
0x21BA	0xF9BD300E  LDRSH	R3, [SP, #14]
0x21BE	0x1AE3    SUB	R3, R4, R3
0x21C0	0xB2F2    UXTB	R2, R6
0x21C2	0xB229    SXTH	R1, R5
0x21C4	0xB218    SXTH	R0, R3
0x21C6	0x2301    MOVS	R3, #1
0x21C8	0xF7FEFD22  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 907 :: 		
L_TFT_Circle100:
;__Lib_TFT.c, 909 :: 		
0x21CC	0xF9BD3008  LDRSH	R3, [SP, #8]
0x21D0	0x2B00    CMP	R3, #0
0x21D2	0xDA0B    BGE	L_TFT_Circle101
;__Lib_TFT.c, 910 :: 		
0x21D4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x21D8	0x009B    LSLS	R3, R3, #2
0x21DA	0xB21B    SXTH	R3, R3
0x21DC	0x1D9C    ADDS	R4, R3, #6
0x21DE	0xB224    SXTH	R4, R4
0x21E0	0xF9BD3008  LDRSH	R3, [SP, #8]
0x21E4	0x191B    ADDS	R3, R3, R4
0x21E6	0xF8AD3008  STRH	R3, [SP, #8]
0x21EA	0xE020    B	L_TFT_Circle102
L_TFT_Circle101:
;__Lib_TFT.c, 912 :: 		
0x21EC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x21F0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x21F4	0x1B1B    SUB	R3, R3, R4
0x21F6	0xB21B    SXTH	R3, R3
0x21F8	0x009B    LSLS	R3, R3, #2
0x21FA	0xB21B    SXTH	R3, R3
0x21FC	0xF203040A  ADDW	R4, R3, #10
0x2200	0xF000B80A  B	#20
0x2204	0x3FEB2000  	__Lib_TFT_BrushEnabled+0
0x2208	0x40102000  	__Lib_TFT_BrushColor+0
0x220C	0x3FFE2000  	__Lib_TFT_GradientEnabled+0
0x2210	0x3FF42000  	__Lib_TFT_PenColor+0
0x2214	0x3FEA2000  	__Lib_TFT_PenWidth+0
0x2218	0xB224    SXTH	R4, R4
0x221A	0xF9BD3008  LDRSH	R3, [SP, #8]
0x221E	0x191B    ADDS	R3, R3, R4
0x2220	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 913 :: 		
0x2224	0xF9BD300A  LDRSH	R3, [SP, #10]
0x2228	0x1E5B    SUBS	R3, R3, #1
0x222A	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_TFT.c, 914 :: 		
L_TFT_Circle102:
;__Lib_TFT.c, 915 :: 		
0x222E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2232	0x1C5B    ADDS	R3, R3, #1
0x2234	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 916 :: 		
0x2238	0xE66D    B	L_TFT_Circle96
L_TFT_Circle97:
;__Lib_TFT.c, 917 :: 		
L_TFT_Circle95:
;__Lib_TFT.c, 919 :: 		
0x223A	0xF8BD4010  LDRH	R4, [SP, #16]
0x223E	0x4B05    LDR	R3, [PC, #20]
0x2240	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 920 :: 		
0x2242	0xF89D4012  LDRB	R4, [SP, #18]
0x2246	0x4B04    LDR	R3, [PC, #16]
0x2248	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 921 :: 		
L_end_TFT_Circle:
0x224A	0xF8DDE000  LDR	LR, [SP, #0]
0x224E	0xB007    ADD	SP, SP, #28
0x2250	0x4770    BX	LR
0x2252	0xBF00    NOP
0x2254	0x40102000  	__Lib_TFT_BrushColor+0
0x2258	0x3FFE2000  	__Lib_TFT_GradientEnabled+0
; end of _TFT_Circle
__Lib_TFT__TFT_Circle_Fill:
;__Lib_TFT.c, 779 :: 		
; radius start address is: 8 (R2)
0x0C10	0xB089    SUB	SP, SP, #36
0x0C12	0xF8CDE000  STR	LR, [SP, #0]
0x0C16	0xF8AD0018  STRH	R0, [SP, #24]
0x0C1A	0xF8AD101C  STRH	R1, [SP, #28]
0x0C1E	0xF88D3020  STRB	R3, [SP, #32]
; radius end address is: 8 (R2)
; radius start address is: 8 (R2)
;__Lib_TFT.c, 784 :: 		
0x0C22	0x4EE2    LDR	R6, [PC, #904]
0x0C24	0x7834    LDRB	R4, [R6, #0]
0x0C26	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 785 :: 		
0x0C2A	0x4DE1    LDR	R5, [PC, #900]
0x0C2C	0x882C    LDRH	R4, [R5, #0]
0x0C2E	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 786 :: 		
0x0C32	0x2401    MOVS	R4, #1
0x0C34	0x7034    STRB	R4, [R6, #0]
;__Lib_TFT.c, 787 :: 		
0x0C36	0x4CDF    LDR	R4, [PC, #892]
0x0C38	0x8824    LDRH	R4, [R4, #0]
0x0C3A	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 789 :: 		
0x0C3C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0C40	0x1AA4    SUB	R4, R4, R2
0x0C42	0xB224    SXTH	R4, R4
0x0C44	0x1C64    ADDS	R4, R4, #1
0x0C46	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 790 :: 		
0x0C4A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0C4E	0x18A4    ADDS	R4, R4, R2
0x0C50	0xB224    SXTH	R4, R4
0x0C52	0x1E64    SUBS	R4, R4, #1
0x0C54	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 791 :: 		
0x0C58	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C5C	0x1AA4    SUB	R4, R4, R2
0x0C5E	0xB224    SXTH	R4, R4
0x0C60	0x1C64    ADDS	R4, R4, #1
0x0C62	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 792 :: 		
0x0C66	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C6A	0x18A4    ADDS	R4, R4, R2
0x0C6C	0xB224    SXTH	R4, R4
0x0C6E	0x1E64    SUBS	R4, R4, #1
0x0C70	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 795 :: 		
0x0C74	0x2400    MOVS	R4, #0
0x0C76	0xB224    SXTH	R4, R4
0x0C78	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 796 :: 		
0x0C7C	0xF9BD5018  LDRSH	R5, [SP, #24]
0x0C80	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C84	0x1B64    SUB	R4, R4, R5
0x0C86	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 797 :: 		
0x0C8A	0xF8AD2006  STRH	R2, [SP, #6]
;__Lib_TFT.c, 798 :: 		
0x0C8E	0x0054    LSLS	R4, R2, #1
0x0C90	0xB224    SXTH	R4, R4
; radius end address is: 8 (R2)
;__Lib_TFT.c, 799 :: 		
0x0C92	0xF1C40403  RSB	R4, R4, #3
0x0C96	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 800 :: 		
L___Lib_TFT__TFT_Circle_Fill83:
0x0C9A	0xF9BD4006  LDRSH	R4, [SP, #6]
0x0C9E	0x1C65    ADDS	R5, R4, #1
0x0CA0	0xB22D    SXTH	R5, R5
0x0CA2	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0CA6	0x42AC    CMP	R4, R5
0x0CA8	0xF280829B  BGE	L___Lib_TFT__TFT_Circle_Fill84
;__Lib_TFT.c, 801 :: 		
0x0CAC	0x4CC2    LDR	R4, [PC, #776]
0x0CAE	0x7824    LDRB	R4, [R4, #0]
0x0CB0	0x2C00    CMP	R4, #0
0x0CB2	0xF00081AE  BEQ	L___Lib_TFT__TFT_Circle_Fill85
;__Lib_TFT.c, 802 :: 		
0x0CB6	0x4CC1    LDR	R4, [PC, #772]
0x0CB8	0x7824    LDRB	R4, [R4, #0]
0x0CBA	0x2C00    CMP	R4, #0
0x0CBC	0xF04080CD  BNE	L___Lib_TFT__TFT_Circle_Fill86
;__Lib_TFT.c, 804 :: 		
0x0CC0	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0CC4	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0CC8	0x1B67    SUB	R7, R4, R5
0x0CCA	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0CCE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CD2	0x1965    ADDS	R5, R4, R5
0x0CD4	0xB22D    SXTH	R5, R5
0x0CD6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0CDA	0x1B2E    SUB	R6, R5, R4
0x0CDC	0x4CB8    LDR	R4, [PC, #736]
0x0CDE	0x8825    LDRH	R5, [R4, #0]
0x0CE0	0x4CB8    LDR	R4, [PC, #736]
0x0CE2	0x8824    LDRH	R4, [R4, #0]
0x0CE4	0xB2BB    UXTH	R3, R7
0x0CE6	0xB2B2    UXTH	R2, R6
0x0CE8	0xB2A9    UXTH	R1, R5
0x0CEA	0xB2A0    UXTH	R0, R4
0x0CEC	0xF7FFFBEE  BL	_TFT_GetCurrentColor+0
0x0CF0	0x2101    MOVS	R1, #1
0x0CF2	0xF001FFAD  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 805 :: 		
0x0CF6	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0CFA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CFE	0x1967    ADDS	R7, R4, R5
0x0D00	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D04	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D08	0x1B66    SUB	R6, R4, R5
0x0D0A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D0E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D12	0x1964    ADDS	R4, R4, R5
0x0D14	0xB23A    SXTH	R2, R7
0x0D16	0xB231    SXTH	R1, R6
0x0D18	0xB220    SXTH	R0, R4
0x0D1A	0xF7FFFCEF  BL	_TFT_H_Line+0
;__Lib_TFT.c, 807 :: 		
0x0D1E	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0D22	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0D26	0x1B67    SUB	R7, R4, R5
0x0D28	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D2C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D30	0x1B65    SUB	R5, R4, R5
0x0D32	0xB22D    SXTH	R5, R5
0x0D34	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0D38	0x1B2E    SUB	R6, R5, R4
0x0D3A	0x4CA1    LDR	R4, [PC, #644]
0x0D3C	0x8825    LDRH	R5, [R4, #0]
0x0D3E	0x4CA1    LDR	R4, [PC, #644]
0x0D40	0x8824    LDRH	R4, [R4, #0]
0x0D42	0xB2BB    UXTH	R3, R7
0x0D44	0xB2B2    UXTH	R2, R6
0x0D46	0xB2A9    UXTH	R1, R5
0x0D48	0xB2A0    UXTH	R0, R4
0x0D4A	0xF7FFFBBF  BL	_TFT_GetCurrentColor+0
0x0D4E	0x2101    MOVS	R1, #1
0x0D50	0xF001FF7E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 808 :: 		
0x0D54	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D58	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D5C	0x1B67    SUB	R7, R4, R5
0x0D5E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D62	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D66	0x1B66    SUB	R6, R4, R5
0x0D68	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D6C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D70	0x1964    ADDS	R4, R4, R5
0x0D72	0xB23A    SXTH	R2, R7
0x0D74	0xB231    SXTH	R1, R6
0x0D76	0xB220    SXTH	R0, R4
0x0D78	0xF7FFFCC0  BL	_TFT_H_Line+0
;__Lib_TFT.c, 810 :: 		
0x0D7C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0D80	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0D84	0x1B67    SUB	R7, R4, R5
0x0D86	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D8A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D8E	0x1965    ADDS	R5, R4, R5
0x0D90	0xB22D    SXTH	R5, R5
0x0D92	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0D96	0x1B2E    SUB	R6, R5, R4
0x0D98	0x4C89    LDR	R4, [PC, #548]
0x0D9A	0x8825    LDRH	R5, [R4, #0]
0x0D9C	0x4C89    LDR	R4, [PC, #548]
0x0D9E	0x8824    LDRH	R4, [R4, #0]
0x0DA0	0xB2BB    UXTH	R3, R7
0x0DA2	0xB2B2    UXTH	R2, R6
0x0DA4	0xB2A9    UXTH	R1, R5
0x0DA6	0xB2A0    UXTH	R0, R4
0x0DA8	0xF7FFFB90  BL	_TFT_GetCurrentColor+0
0x0DAC	0x2101    MOVS	R1, #1
0x0DAE	0xF001FF4F  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 811 :: 		
0x0DB2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0DB6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DBA	0x1967    ADDS	R7, R4, R5
0x0DBC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0DC0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DC4	0x1B65    SUB	R5, R4, R5
0x0DC6	0xB22D    SXTH	R5, R5
0x0DC8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0DCC	0x1B2E    SUB	R6, R5, R4
0x0DCE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0DD2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DD6	0x1965    ADDS	R5, R4, R5
0x0DD8	0xB22D    SXTH	R5, R5
0x0DDA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0DDE	0x1B2C    SUB	R4, R5, R4
0x0DE0	0xB23A    SXTH	R2, R7
0x0DE2	0xB231    SXTH	R1, R6
0x0DE4	0xB220    SXTH	R0, R4
0x0DE6	0xF7FFFC89  BL	_TFT_H_Line+0
;__Lib_TFT.c, 813 :: 		
0x0DEA	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0DEE	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0DF2	0x1B67    SUB	R7, R4, R5
0x0DF4	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0DF8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DFC	0x1B65    SUB	R5, R4, R5
0x0DFE	0xB22D    SXTH	R5, R5
0x0E00	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0E04	0x1B2E    SUB	R6, R5, R4
0x0E06	0x4C6E    LDR	R4, [PC, #440]
0x0E08	0x8825    LDRH	R5, [R4, #0]
0x0E0A	0x4C6E    LDR	R4, [PC, #440]
0x0E0C	0x8824    LDRH	R4, [R4, #0]
0x0E0E	0xB2BB    UXTH	R3, R7
0x0E10	0xB2B2    UXTH	R2, R6
0x0E12	0xB2A9    UXTH	R1, R5
0x0E14	0xB2A0    UXTH	R0, R4
0x0E16	0xF7FFFB59  BL	_TFT_GetCurrentColor+0
0x0E1A	0x2101    MOVS	R1, #1
0x0E1C	0xF001FF18  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 814 :: 		
0x0E20	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0E24	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E28	0x1B67    SUB	R7, R4, R5
0x0E2A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0E2E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E32	0x1B65    SUB	R5, R4, R5
0x0E34	0xB22D    SXTH	R5, R5
0x0E36	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0E3A	0x1B2E    SUB	R6, R5, R4
0x0E3C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0E40	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E44	0x1965    ADDS	R5, R4, R5
0x0E46	0xB22D    SXTH	R5, R5
0x0E48	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0E4C	0x1B2C    SUB	R4, R5, R4
0x0E4E	0xB23A    SXTH	R2, R7
0x0E50	0xB231    SXTH	R1, R6
0x0E52	0xB220    SXTH	R0, R4
0x0E54	0xF7FFFC52  BL	_TFT_H_Line+0
;__Lib_TFT.c, 815 :: 		
0x0E58	0xE0DA    B	L___Lib_TFT__TFT_Circle_Fill87
L___Lib_TFT__TFT_Circle_Fill86:
;__Lib_TFT.c, 817 :: 		
0x0E5A	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0E5E	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0E62	0x1B67    SUB	R7, R4, R5
0x0E64	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0E68	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0E6C	0x1965    ADDS	R5, R4, R5
0x0E6E	0xB22D    SXTH	R5, R5
0x0E70	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0E74	0x1B2E    SUB	R6, R5, R4
0x0E76	0x4C52    LDR	R4, [PC, #328]
0x0E78	0x8825    LDRH	R5, [R4, #0]
0x0E7A	0x4C52    LDR	R4, [PC, #328]
0x0E7C	0x8824    LDRH	R4, [R4, #0]
0x0E7E	0xB2BB    UXTH	R3, R7
0x0E80	0xB2B2    UXTH	R2, R6
0x0E82	0xB2A9    UXTH	R1, R5
0x0E84	0xB2A0    UXTH	R0, R4
0x0E86	0xF7FFFB21  BL	_TFT_GetCurrentColor+0
0x0E8A	0x2101    MOVS	R1, #1
0x0E8C	0xF001FEE0  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 818 :: 		
0x0E90	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0E94	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0E98	0x1967    ADDS	R7, R4, R5
0x0E9A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0E9E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0EA2	0x1B66    SUB	R6, R4, R5
0x0EA4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0EA8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0EAC	0x1964    ADDS	R4, R4, R5
0x0EAE	0xB23A    SXTH	R2, R7
0x0EB0	0xB231    SXTH	R1, R6
0x0EB2	0xB220    SXTH	R0, R4
0x0EB4	0xF7FFFD3C  BL	_TFT_V_Line+0
;__Lib_TFT.c, 820 :: 		
0x0EB8	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0EBC	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0EC0	0x1B67    SUB	R7, R4, R5
0x0EC2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0EC6	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0ECA	0x1B65    SUB	R5, R4, R5
0x0ECC	0xB22D    SXTH	R5, R5
0x0ECE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0ED2	0x1B2E    SUB	R6, R5, R4
0x0ED4	0x4C3A    LDR	R4, [PC, #232]
0x0ED6	0x8825    LDRH	R5, [R4, #0]
0x0ED8	0x4C3A    LDR	R4, [PC, #232]
0x0EDA	0x8824    LDRH	R4, [R4, #0]
0x0EDC	0xB2BB    UXTH	R3, R7
0x0EDE	0xB2B2    UXTH	R2, R6
0x0EE0	0xB2A9    UXTH	R1, R5
0x0EE2	0xB2A0    UXTH	R0, R4
0x0EE4	0xF7FFFAF2  BL	_TFT_GetCurrentColor+0
0x0EE8	0x2101    MOVS	R1, #1
0x0EEA	0xF001FEB1  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 821 :: 		
0x0EEE	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0EF2	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0EF6	0x1B67    SUB	R7, R4, R5
0x0EF8	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0EFC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F00	0x1B66    SUB	R6, R4, R5
0x0F02	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0F06	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F0A	0x1964    ADDS	R4, R4, R5
0x0F0C	0xB23A    SXTH	R2, R7
0x0F0E	0xB231    SXTH	R1, R6
0x0F10	0xB220    SXTH	R0, R4
0x0F12	0xF7FFFD0D  BL	_TFT_V_Line+0
;__Lib_TFT.c, 823 :: 		
0x0F16	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0F1A	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0F1E	0x1B67    SUB	R7, R4, R5
0x0F20	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0F24	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F28	0x1965    ADDS	R5, R4, R5
0x0F2A	0xB22D    SXTH	R5, R5
0x0F2C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0F30	0x1B2D    SUB	R5, R5, R4
0x0F32	0xB22D    SXTH	R5, R5
0x0F34	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0F38	0x1B2E    SUB	R6, R5, R4
0x0F3A	0x4C21    LDR	R4, [PC, #132]
0x0F3C	0x8825    LDRH	R5, [R4, #0]
0x0F3E	0x4C21    LDR	R4, [PC, #132]
0x0F40	0x8824    LDRH	R4, [R4, #0]
0x0F42	0xB2BB    UXTH	R3, R7
0x0F44	0xB2B2    UXTH	R2, R6
0x0F46	0xB2A9    UXTH	R1, R5
0x0F48	0xB2A0    UXTH	R0, R4
0x0F4A	0xF7FFFABF  BL	_TFT_GetCurrentColor+0
0x0F4E	0x2101    MOVS	R1, #1
0x0F50	0xF001FE7E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 824 :: 		
0x0F54	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0F58	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F5C	0x1965    ADDS	R5, R4, R5
0x0F5E	0xB22D    SXTH	R5, R5
0x0F60	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0F64	0x1B2F    SUB	R7, R5, R4
0x0F66	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0F6A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F6E	0x1B66    SUB	R6, R4, R5
0x0F70	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0F74	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F78	0x1964    ADDS	R4, R4, R5
0x0F7A	0xB23A    SXTH	R2, R7
0x0F7C	0xB231    SXTH	R1, R6
0x0F7E	0xB220    SXTH	R0, R4
0x0F80	0xF7FFFCD6  BL	_TFT_V_Line+0
;__Lib_TFT.c, 826 :: 		
0x0F84	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0F88	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0F8C	0x1B67    SUB	R7, R4, R5
0x0F8E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0F92	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F96	0x1B65    SUB	R5, R4, R5
0x0F98	0xB22D    SXTH	R5, R5
0x0F9A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0F9E	0x1B2D    SUB	R5, R5, R4
0x0FA0	0xB22D    SXTH	R5, R5
0x0FA2	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0FA6	0x1B2E    SUB	R6, R5, R4
0x0FA8	0x4C05    LDR	R4, [PC, #20]
0x0FAA	0xE00D    B	#26
0x0FAC	0x3FEA2000  	__Lib_TFT_PenWidth+0
0x0FB0	0x3FF42000  	__Lib_TFT_PenColor+0
0x0FB4	0x40102000  	__Lib_TFT_BrushColor+0
0x0FB8	0x3FFE2000  	__Lib_TFT_GradientEnabled+0
0x0FBC	0x3FFF2000  	__Lib_TFT_GradientOrientation+0
0x0FC0	0x400E2000  	__Lib_TFT_GradColorTo+0
0x0FC4	0x400C2000  	__Lib_TFT_GradColorFrom+0
0x0FC8	0x8825    LDRH	R5, [R4, #0]
0x0FCA	0x4C8C    LDR	R4, [PC, #560]
0x0FCC	0x8824    LDRH	R4, [R4, #0]
0x0FCE	0xB2BB    UXTH	R3, R7
0x0FD0	0xB2B2    UXTH	R2, R6
0x0FD2	0xB2A9    UXTH	R1, R5
0x0FD4	0xB2A0    UXTH	R0, R4
0x0FD6	0xF7FFFA79  BL	_TFT_GetCurrentColor+0
0x0FDA	0x2101    MOVS	R1, #1
0x0FDC	0xF001FE38  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 827 :: 		
0x0FE0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0FE4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0FE8	0x1B65    SUB	R5, R4, R5
0x0FEA	0xB22D    SXTH	R5, R5
0x0FEC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0FF0	0x1B2F    SUB	R7, R5, R4
0x0FF2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0FF6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0FFA	0x1B66    SUB	R6, R4, R5
0x0FFC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1000	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1004	0x1964    ADDS	R4, R4, R5
0x1006	0xB23A    SXTH	R2, R7
0x1008	0xB231    SXTH	R1, R6
0x100A	0xB220    SXTH	R0, R4
0x100C	0xF7FFFC90  BL	_TFT_V_Line+0
;__Lib_TFT.c, 828 :: 		
L___Lib_TFT__TFT_Circle_Fill87:
;__Lib_TFT.c, 829 :: 		
0x1010	0xE0BC    B	L___Lib_TFT__TFT_Circle_Fill88
L___Lib_TFT__TFT_Circle_Fill85:
;__Lib_TFT.c, 830 :: 		
0x1012	0xF89D4020  LDRB	R4, [SP, #32]
0x1016	0x2C00    CMP	R4, #0
0x1018	0xD158    BNE	L___Lib_TFT__TFT_Circle_Fill89
;__Lib_TFT.c, 832 :: 		
0x101A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x101E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1022	0x1967    ADDS	R7, R4, R5
0x1024	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1028	0xF9BD401C  LDRSH	R4, [SP, #28]
0x102C	0x1B66    SUB	R6, R4, R5
0x102E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1032	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1036	0x1964    ADDS	R4, R4, R5
0x1038	0xB23A    SXTH	R2, R7
0x103A	0xB231    SXTH	R1, R6
0x103C	0xB220    SXTH	R0, R4
0x103E	0xF7FFFC77  BL	_TFT_V_Line+0
;__Lib_TFT.c, 833 :: 		
0x1042	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1046	0xF9BD4018  LDRSH	R4, [SP, #24]
0x104A	0x1B67    SUB	R7, R4, R5
0x104C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1050	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1054	0x1B66    SUB	R6, R4, R5
0x1056	0xF9BD5006  LDRSH	R5, [SP, #6]
0x105A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x105E	0x1964    ADDS	R4, R4, R5
0x1060	0xB23A    SXTH	R2, R7
0x1062	0xB231    SXTH	R1, R6
0x1064	0xB220    SXTH	R0, R4
0x1066	0xF7FFFC63  BL	_TFT_V_Line+0
;__Lib_TFT.c, 834 :: 		
0x106A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x106E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1072	0x1965    ADDS	R5, R4, R5
0x1074	0xB22D    SXTH	R5, R5
0x1076	0xF9BD400A  LDRSH	R4, [SP, #10]
0x107A	0x1B2F    SUB	R7, R5, R4
0x107C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1080	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1084	0x1B66    SUB	R6, R4, R5
0x1086	0xF9BD5008  LDRSH	R5, [SP, #8]
0x108A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x108E	0x1964    ADDS	R4, R4, R5
0x1090	0xB23A    SXTH	R2, R7
0x1092	0xB231    SXTH	R1, R6
0x1094	0xB220    SXTH	R0, R4
0x1096	0xF7FFFC4B  BL	_TFT_V_Line+0
;__Lib_TFT.c, 835 :: 		
0x109A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x109E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10A2	0x1B65    SUB	R5, R4, R5
0x10A4	0xB22D    SXTH	R5, R5
0x10A6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x10AA	0x1B2F    SUB	R7, R5, R4
0x10AC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x10B0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10B4	0x1B66    SUB	R6, R4, R5
0x10B6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x10BA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10BE	0x1964    ADDS	R4, R4, R5
0x10C0	0xB23A    SXTH	R2, R7
0x10C2	0xB231    SXTH	R1, R6
0x10C4	0xB220    SXTH	R0, R4
0x10C6	0xF7FFFC33  BL	_TFT_V_Line+0
;__Lib_TFT.c, 836 :: 		
0x10CA	0xE05F    B	L___Lib_TFT__TFT_Circle_Fill90
L___Lib_TFT__TFT_Circle_Fill89:
;__Lib_TFT.c, 838 :: 		
0x10CC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x10D0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10D4	0x1967    ADDS	R7, R4, R5
0x10D6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x10DA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x10DE	0x1B66    SUB	R6, R4, R5
0x10E0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x10E4	0xF9BD4018  LDRSH	R4, [SP, #24]
0x10E8	0x1964    ADDS	R4, R4, R5
0x10EA	0xB23A    SXTH	R2, R7
0x10EC	0xB231    SXTH	R1, R6
0x10EE	0xB220    SXTH	R0, R4
0x10F0	0xF7FFFB04  BL	_TFT_H_Line+0
;__Lib_TFT.c, 839 :: 		
0x10F4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x10F8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10FC	0x1B67    SUB	R7, R4, R5
0x10FE	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1102	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1106	0x1B66    SUB	R6, R4, R5
0x1108	0xF9BD5008  LDRSH	R5, [SP, #8]
0x110C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1110	0x1964    ADDS	R4, R4, R5
0x1112	0xB23A    SXTH	R2, R7
0x1114	0xB231    SXTH	R1, R6
0x1116	0xB220    SXTH	R0, R4
0x1118	0xF7FFFAF0  BL	_TFT_H_Line+0
;__Lib_TFT.c, 840 :: 		
0x111C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1120	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1124	0x1967    ADDS	R7, R4, R5
0x1126	0xF9BD5006  LDRSH	R5, [SP, #6]
0x112A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x112E	0x1B65    SUB	R5, R4, R5
0x1130	0xB22D    SXTH	R5, R5
0x1132	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1136	0x1B2E    SUB	R6, R5, R4
0x1138	0xF9BD5006  LDRSH	R5, [SP, #6]
0x113C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1140	0x1965    ADDS	R5, R4, R5
0x1142	0xB22D    SXTH	R5, R5
0x1144	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1148	0x1B2C    SUB	R4, R5, R4
0x114A	0xB23A    SXTH	R2, R7
0x114C	0xB231    SXTH	R1, R6
0x114E	0xB220    SXTH	R0, R4
0x1150	0xF7FFFAD4  BL	_TFT_H_Line+0
;__Lib_TFT.c, 841 :: 		
0x1154	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1158	0xF9BD401C  LDRSH	R4, [SP, #28]
0x115C	0x1B67    SUB	R7, R4, R5
0x115E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1162	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1166	0x1B65    SUB	R5, R4, R5
0x1168	0xB22D    SXTH	R5, R5
0x116A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x116E	0x1B2E    SUB	R6, R5, R4
0x1170	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1174	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1178	0x1965    ADDS	R5, R4, R5
0x117A	0xB22D    SXTH	R5, R5
0x117C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1180	0x1B2C    SUB	R4, R5, R4
0x1182	0xB23A    SXTH	R2, R7
0x1184	0xB231    SXTH	R1, R6
0x1186	0xB220    SXTH	R0, R4
0x1188	0xF7FFFAB8  BL	_TFT_H_Line+0
;__Lib_TFT.c, 842 :: 		
L___Lib_TFT__TFT_Circle_Fill90:
;__Lib_TFT.c, 843 :: 		
L___Lib_TFT__TFT_Circle_Fill88:
;__Lib_TFT.c, 845 :: 		
0x118C	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1190	0x2C00    CMP	R4, #0
0x1192	0xDA0B    BGE	L___Lib_TFT__TFT_Circle_Fill91
;__Lib_TFT.c, 846 :: 		
0x1194	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1198	0x00A4    LSLS	R4, R4, #2
0x119A	0xB224    SXTH	R4, R4
0x119C	0x1DA5    ADDS	R5, R4, #6
0x119E	0xB22D    SXTH	R5, R5
0x11A0	0xF9BD4004  LDRSH	R4, [SP, #4]
0x11A4	0x1964    ADDS	R4, R4, R5
0x11A6	0xF8AD4004  STRH	R4, [SP, #4]
0x11AA	0xE014    B	L___Lib_TFT__TFT_Circle_Fill92
L___Lib_TFT__TFT_Circle_Fill91:
;__Lib_TFT.c, 848 :: 		
0x11AC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x11B0	0xF9BD4008  LDRSH	R4, [SP, #8]
0x11B4	0x1B64    SUB	R4, R4, R5
0x11B6	0xB224    SXTH	R4, R4
0x11B8	0x00A4    LSLS	R4, R4, #2
0x11BA	0xB224    SXTH	R4, R4
0x11BC	0xF204050A  ADDW	R5, R4, #10
0x11C0	0xB22D    SXTH	R5, R5
0x11C2	0xF9BD4004  LDRSH	R4, [SP, #4]
0x11C6	0x1964    ADDS	R4, R4, R5
0x11C8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 849 :: 		
0x11CC	0xF9BD4006  LDRSH	R4, [SP, #6]
0x11D0	0x1E64    SUBS	R4, R4, #1
0x11D2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 850 :: 		
L___Lib_TFT__TFT_Circle_Fill92:
;__Lib_TFT.c, 851 :: 		
0x11D6	0xF9BD4008  LDRSH	R4, [SP, #8]
0x11DA	0x1C64    ADDS	R4, R4, #1
0x11DC	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 852 :: 		
0x11E0	0xE55B    B	L___Lib_TFT__TFT_Circle_Fill83
L___Lib_TFT__TFT_Circle_Fill84:
;__Lib_TFT.c, 854 :: 		
0x11E2	0xF89D5014  LDRB	R5, [SP, #20]
0x11E6	0x4C06    LDR	R4, [PC, #24]
0x11E8	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 855 :: 		
0x11EA	0xF8BD5016  LDRH	R5, [SP, #22]
0x11EE	0x4C05    LDR	R4, [PC, #20]
0x11F0	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 856 :: 		
L_end__TFT_Circle_Fill:
0x11F2	0xF8DDE000  LDR	LR, [SP, #0]
0x11F6	0xB009    ADD	SP, SP, #36
0x11F8	0x4770    BX	LR
0x11FA	0xBF00    NOP
0x11FC	0x400C2000  	__Lib_TFT_GradColorFrom+0
0x1200	0x3FEA2000  	__Lib_TFT_PenWidth+0
0x1204	0x3FF42000  	__Lib_TFT_PenColor+0
; end of __Lib_TFT__TFT_Circle_Fill
_TFT_GetCurrentColor:
;__Lib_TFT.c, 231 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x04CC	0xB083    SUB	SP, SP, #12
0x04CE	0xF8CDE000  STR	LR, [SP, #0]
0x04D2	0xB287    UXTH	R7, R0
0x04D4	0xFA1FF881  UXTH	R8, R1
0x04D8	0xFA1FF982  UXTH	R9, R2
0x04DC	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 237 :: 		
0x04E0	0xF1B90F00  CMP	R9, #0
0x04E4	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 238 :: 		
0x04E6	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x04E8	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 239 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x04EA	0x45D1    CMP	R9, R10
0x04EC	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 240 :: 		
0x04EE	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x04F2	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 242 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x04F4	0xAE02    ADD	R6, SP, #8
0x04F6	0xF10D0506  ADD	R5, SP, #6
0x04FA	0xAC01    ADD	R4, SP, #4
0x04FC	0x4633    MOV	R3, R6
0x04FE	0x462A    MOV	R2, R5
0x0500	0x4621    MOV	R1, R4
0x0502	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x0504	0xF7FFFE40  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 243 :: 		
0x0508	0xF10D0609  ADD	R6, SP, #9
0x050C	0xF10D0507  ADD	R5, SP, #7
0x0510	0xF10D0405  ADD	R4, SP, #5
0x0514	0x4633    MOV	R3, R6
0x0516	0x462A    MOV	R2, R5
0x0518	0x4621    MOV	R1, R4
0x051A	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x051E	0xF7FFFE33  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 245 :: 		
0x0522	0xFA1FF689  UXTH	R6, R9
0x0526	0xF89D5005  LDRB	R5, [SP, #5]
0x052A	0xF89D4004  LDRB	R4, [SP, #4]
0x052E	0x1B2C    SUB	R4, R5, R4
0x0530	0xB224    SXTH	R4, R4
0x0532	0x4374    MULS	R4, R6, R4
0x0534	0xFB94F5FA  SDIV	R5, R4, R10
0x0538	0xF89D4004  LDRB	R4, [SP, #4]
0x053C	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 246 :: 		
0x0540	0xFA1FF689  UXTH	R6, R9
0x0544	0xF89D5007  LDRB	R5, [SP, #7]
0x0548	0xF89D4006  LDRB	R4, [SP, #6]
0x054C	0x1B2C    SUB	R4, R5, R4
0x054E	0xB224    SXTH	R4, R4
0x0550	0x4374    MULS	R4, R6, R4
0x0552	0xFB94F5FA  SDIV	R5, R4, R10
0x0556	0xF89D4006  LDRB	R4, [SP, #6]
0x055A	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 247 :: 		
0x055C	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x0560	0xF89D5009  LDRB	R5, [SP, #9]
0x0564	0xF89D4008  LDRB	R4, [SP, #8]
0x0568	0x1B2C    SUB	R4, R5, R4
0x056A	0xB224    SXTH	R4, R4
0x056C	0x4374    MULS	R4, R6, R4
0x056E	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x0572	0xF89D4008  LDRB	R4, [SP, #8]
0x0576	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 248 :: 		
0x0578	0xB2E2    UXTB	R2, R4
0x057A	0xB2F9    UXTB	R1, R7
0x057C	0xFA5FF088  UXTB	R0, R8
0x0580	0xF7FFFED2  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 250 :: 		
L_end_TFT_GetCurrentColor:
0x0584	0xF8DDE000  LDR	LR, [SP, #0]
0x0588	0xB003    ADD	SP, SP, #12
0x058A	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 224 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 225 :: 		
0x018A	0x0AC4    LSRS	R4, R0, #11
0x018C	0xB2A4    UXTH	R4, R4
0x018E	0x00E4    LSLS	R4, R4, #3
0x0190	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 226 :: 		
0x0192	0x0944    LSRS	R4, R0, #5
0x0194	0xB2A4    UXTH	R4, R4
0x0196	0x00A4    LSLS	R4, R4, #2
0x0198	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 227 :: 		
0x019A	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x019C	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 228 :: 		
L_end_TFT_Color16bitToRGB:
0x019E	0xB001    ADD	SP, SP, #4
0x01A0	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 208 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x0328	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x032A	0x08C3    LSRS	R3, R0, #3
0x032C	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 212 :: 		
0x032E	0x02DC    LSLS	R4, R3, #11
0x0330	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 214 :: 		
0x0332	0x088B    LSRS	R3, R1, #2
0x0334	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 215 :: 		
0x0336	0x015B    LSLS	R3, R3, #5
0x0338	0xB29B    UXTH	R3, R3
0x033A	0x431C    ORRS	R4, R3
0x033C	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 218 :: 		
0x033E	0x08D3    LSRS	R3, R2, #3
0x0340	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 220 :: 		
0x0342	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 221 :: 		
0x0346	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 222 :: 		
L_end_TFT_RGBToColor16bit:
0x0348	0xB001    ADD	SP, SP, #4
0x034A	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_rand:
;__Lib_CStdlib.c, 307 :: 		
0x1E3C	0xB081    SUB	SP, SP, #4
0x1E3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_CStdlib.c, 308 :: 		
0x1E42	0x480C    LDR	R0, [PC, #48]
0x1E44	0xF9B00000  LDRSH	R0, [R0, #0]
0x1E48	0xB910    CBNZ	R0, L_rand75
;__Lib_CStdlib.c, 309 :: 		
0x1E4A	0x2001    MOVS	R0, #1
0x1E4C	0xF7FFF9F6  BL	_srand+0
L_rand75:
;__Lib_CStdlib.c, 310 :: 		
0x1E50	0x4A09    LDR	R2, [PC, #36]
0x1E52	0x6811    LDR	R1, [R2, #0]
0x1E54	0x4809    LDR	R0, [PC, #36]
0x1E56	0x4341    MULS	R1, R0, R1
0x1E58	0xF2430039  MOVW	R0, #12345
0x1E5C	0x1808    ADDS	R0, R1, R0
0x1E5E	0x1401    ASRS	R1, R0, #16
0x1E60	0xF64770FF  MOVW	R0, #32767
0x1E64	0xEA010000  AND	R0, R1, R0, LSL #0
0x1E68	0x6010    STR	R0, [R2, #0]
;__Lib_CStdlib.c, 311 :: 		
0x1E6A	0xB200    SXTH	R0, R0
;__Lib_CStdlib.c, 312 :: 		
L_end_rand:
0x1E6C	0xF8DDE000  LDR	LR, [SP, #0]
0x1E70	0xB001    ADD	SP, SP, #4
0x1E72	0x4770    BX	LR
0x1E74	0x3FE82000  	__Lib_CStdlib_randf+0
0x1E78	0x3FE42000  	__Lib_CStdlib_randx+0
0x1E7C	0x4E6D41C6  	#1103515245
; end of _rand
_srand:
;__Lib_CStdlib.c, 301 :: 		
; x start address is: 0 (R0)
0x123C	0xB081    SUB	SP, SP, #4
; x end address is: 0 (R0)
; x start address is: 0 (R0)
;__Lib_CStdlib.c, 302 :: 		
0x123E	0x4904    LDR	R1, [PC, #16]
0x1240	0x6008    STR	R0, [R1, #0]
; x end address is: 0 (R0)
;__Lib_CStdlib.c, 303 :: 		
0x1242	0x2201    MOVS	R2, #1
0x1244	0xB212    SXTH	R2, R2
0x1246	0x4903    LDR	R1, [PC, #12]
0x1248	0x800A    STRH	R2, [R1, #0]
;__Lib_CStdlib.c, 304 :: 		
L_end_srand:
0x124A	0xB001    ADD	SP, SP, #4
0x124C	0x4770    BX	LR
0x124E	0xBF00    NOP
0x1250	0x3FE42000  	__Lib_CStdlib_randx+0
0x1254	0x3FE82000  	__Lib_CStdlib_randf+0
; end of _srand
_Button:
;__Lib_Button.c, 6 :: 		
; active_state start address is: 12 (R3)
; time_ms start address is: 8 (R2)
; pin start address is: 4 (R1)
; port start address is: 0 (R0)
0x1DD0	0xB082    SUB	SP, SP, #8
0x1DD2	0xF8CDE000  STR	LR, [SP, #0]
0x1DD6	0x460D    MOV	R5, R1
0x1DD8	0x4611    MOV	R1, R2
; active_state end address is: 12 (R3)
; time_ms end address is: 8 (R2)
; pin end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin start address is: 20 (R5)
; time_ms start address is: 4 (R1)
; active_state start address is: 12 (R3)
;__Lib_Button.c, 8 :: 		
; rslt start address is: 8 (R2)
0x1DDA	0xF04F0200  MOV	R2, #0
;__Lib_Button.c, 11 :: 		
0x1DDE	0x2401    MOVS	R4, #1
0x1DE0	0xB224    SXTH	R4, R4
0x1DE2	0x40AC    LSLS	R4, R5
0x1DE4	0xB224    SXTH	R4, R4
; pin end address is: 20 (R5)
; pMask start address is: 20 (R5)
0x1DE6	0xB225    SXTH	R5, R4
;__Lib_Button.c, 13 :: 		
0x1DE8	0x6804    LDR	R4, [R0, #0]
0x1DEA	0x402C    ANDS	R4, R5
0x1DEC	0x2C00    CMP	R4, #0
0x1DEE	0xF2400400  MOVW	R4, #0
0x1DF2	0xD100    BNE	L__Button7
0x1DF4	0x2401    MOVS	R4, #1
L__Button7:
0x1DF6	0xB2E4    UXTB	R4, R4
0x1DF8	0x405C    EORS	R4, R3
0x1DFA	0xB1C4    CBZ	R4, L__Button5
; time_ms end address is: 4 (R1)
; pMask end address is: 20 (R5)
; rslt end address is: 8 (R2)
; active_state end address is: 12 (R3)
; port end address is: 0 (R0)
0x1DFC	0x9501    STR	R5, [SP, #4]
0x1DFE	0x460D    MOV	R5, R1
0x1E00	0x9901    LDR	R1, [SP, #4]
;__Lib_Button.c, 15 :: 		
L_Button1:
; pMask start address is: 4 (R1)
; rslt start address is: 8 (R2)
; active_state start address is: 12 (R3)
; time_ms start address is: 20 (R5)
; port start address is: 0 (R0)
0x1E02	0x2D00    CMP	R5, #0
0x1E04	0xD905    BLS	L_Button2
;__Lib_Button.c, 16 :: 		
0x1E06	0xF7FEFE63  BL	_Delay_500us+0
;__Lib_Button.c, 17 :: 		
0x1E0A	0xF7FEFE61  BL	_Delay_500us+0
;__Lib_Button.c, 18 :: 		
0x1E0E	0x1E6D    SUBS	R5, R5, #1
;__Lib_Button.c, 19 :: 		
; time_ms end address is: 20 (R5)
0x1E10	0xE7F7    B	L_Button1
L_Button2:
;__Lib_Button.c, 21 :: 		
0x1E12	0x6804    LDR	R4, [R0, #0]
; port end address is: 0 (R0)
0x1E14	0x400C    ANDS	R4, R1
; pMask end address is: 4 (R1)
0x1E16	0x2C00    CMP	R4, #0
0x1E18	0xF2400400  MOVW	R4, #0
0x1E1C	0xD100    BNE	L__Button8
0x1E1E	0x2401    MOVS	R4, #1
L__Button8:
0x1E20	0xB2E4    UXTB	R4, R4
0x1E22	0x405C    EORS	R4, R3
; active_state end address is: 12 (R3)
0x1E24	0xB10C    CBZ	R4, L__Button4
; rslt end address is: 8 (R2)
;__Lib_Button.c, 22 :: 		
; rslt start address is: 0 (R0)
0x1E26	0x20FF    MOVS	R0, #255
; rslt end address is: 0 (R0)
0x1E28	0xE000    B	L_Button3
L__Button4:
;__Lib_Button.c, 21 :: 		
0x1E2A	0x4610    MOV	R0, R2
;__Lib_Button.c, 22 :: 		
L_Button3:
;__Lib_Button.c, 23 :: 		
; rslt start address is: 0 (R0)
; rslt end address is: 0 (R0)
0x1E2C	0xE000    B	L_Button0
L__Button5:
;__Lib_Button.c, 13 :: 		
0x1E2E	0x4610    MOV	R0, R2
;__Lib_Button.c, 23 :: 		
L_Button0:
;__Lib_Button.c, 25 :: 		
; rslt start address is: 0 (R0)
0x1E30	0xB280    UXTH	R0, R0
; rslt end address is: 0 (R0)
;__Lib_Button.c, 26 :: 		
L_end_Button:
0x1E32	0xF8DDE000  LDR	LR, [SP, #0]
0x1E36	0xB002    ADD	SP, SP, #8
0x1E38	0x4770    BX	LR
; end of _Button
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x0AD0	0xF640275E  MOVW	R7, #2654
0x0AD4	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x0AD8	0x1E7F    SUBS	R7, R7, #1
0x0ADA	0xD1FD    BNE	L_Delay_500us10
0x0ADC	0xBF00    NOP
0x0ADE	0xBF00    NOP
0x0AE0	0xBF00    NOP
0x0AE2	0xBF00    NOP
0x0AE4	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x0AE6	0x4770    BX	LR
; end of _Delay_500us
_ams7:
;snake.c, 17 :: 		void ams7()
0x225C	0xB081    SUB	SP, SP, #4
0x225E	0xF8CDE000  STR	LR, [SP, #0]
;snake.c, 19 :: 		TFT_Set_Pen(CL_RED,size_snake);
0x2262	0x4809    LDR	R0, [PC, #36]
0x2264	0x7800    LDRB	R0, [R0, #0]
0x2266	0xB2C1    UXTB	R1, R0
0x2268	0xF64F0000  MOVW	R0, #63488
0x226C	0xF000FCF0  BL	_TFT_Set_Pen+0
;snake.c, 20 :: 		TFT_Circle(x, y, 0);
0x2270	0x4806    LDR	R0, [PC, #24]
0x2272	0x8801    LDRH	R1, [R0, #0]
0x2274	0x4806    LDR	R0, [PC, #24]
0x2276	0x8800    LDRH	R0, [R0, #0]
0x2278	0x2200    MOVS	R2, #0
0x227A	0xB212    SXTH	R2, R2
0x227C	0xF7FFFE00  BL	_TFT_Circle+0
;snake.c, 21 :: 		}
L_end_ams7:
0x2280	0xF8DDE000  LDR	LR, [SP, #0]
0x2284	0xB001    ADD	SP, SP, #4
0x2286	0x4770    BX	LR
0x2288	0x00A92000  	_size_snake+0
0x228C	0x00AC2000  	_y+0
0x2290	0x00AA2000  	_x+0
; end of _ams7
_draw:
;snake.c, 11 :: 		void draw(u8 sizeOFsnake)
; sizeOFsnake start address is: 0 (R0)
0x23D4	0xB081    SUB	SP, SP, #4
0x23D6	0xF8CDE000  STR	LR, [SP, #0]
; sizeOFsnake end address is: 0 (R0)
; sizeOFsnake start address is: 0 (R0)
;snake.c, 13 :: 		TFT_Set_Pen(CL_GRAY,sizeOFsnake);
0x23DA	0xB2C1    UXTB	R1, R0
; sizeOFsnake end address is: 0 (R0)
0x23DC	0xF2484010  MOVW	R0, #33808
0x23E0	0xF000FC36  BL	_TFT_Set_Pen+0
;snake.c, 14 :: 		TFT_Circle(x, y, 0);
0x23E4	0x4906    LDR	R1, [PC, #24]
0x23E6	0x880A    LDRH	R2, [R1, #0]
0x23E8	0x4906    LDR	R1, [PC, #24]
0x23EA	0x8809    LDRH	R1, [R1, #0]
0x23EC	0xB208    SXTH	R0, R1
0x23EE	0xB211    SXTH	R1, R2
0x23F0	0x2200    MOVS	R2, #0
0x23F2	0xB212    SXTH	R2, R2
0x23F4	0xF7FFFD44  BL	_TFT_Circle+0
;snake.c, 15 :: 		}
L_end_draw:
0x23F8	0xF8DDE000  LDR	LR, [SP, #0]
0x23FC	0xB001    ADD	SP, SP, #4
0x23FE	0x4770    BX	LR
0x2400	0x00AC2000  	_y+0
0x2404	0x00AA2000  	_x+0
; end of _draw
_after_snake:
;snake.c, 258 :: 		void after_snake()
0x22F8	0xB081    SUB	SP, SP, #4
0x22FA	0xF8CDE000  STR	LR, [SP, #0]
;snake.c, 260 :: 		Delay_ms(500);
0x22FE	0xF24B07A9  MOVW	R7, #45225
0x2302	0xF2C00728  MOVT	R7, #40
0x2306	0xBF00    NOP
0x2308	0xBF00    NOP
L_after_snake135:
0x230A	0x1E7F    SUBS	R7, R7, #1
0x230C	0xD1FD    BNE	L_after_snake135
0x230E	0xBF00    NOP
0x2310	0xBF00    NOP
;snake.c, 261 :: 		TFT_Fill_Screen(CL_Yellow);
0x2312	0xF64F70E0  MOVW	R0, #65504
0x2316	0xF002FA71  BL	_TFT_Fill_Screen+0
;snake.c, 262 :: 		TFT_Write_Text("again",120,60);
0x231A	0x481F    LDR	R0, [PC, #124]
0x231C	0x223C    MOVS	R2, #60
0x231E	0x2178    MOVS	R1, #120
0x2320	0xF002FBDC  BL	_TFT_Write_Text+0
;snake.c, 263 :: 		TFT_Write_Text("Back to games",120,180);
0x2324	0x481D    LDR	R0, [PC, #116]
0x2326	0x22B4    MOVS	R2, #180
0x2328	0x2178    MOVS	R1, #120
0x232A	0xF002FBD7  BL	_TFT_Write_Text+0
;snake.c, 264 :: 		TFT_Line(0,120,320,120);
0x232E	0x2378    MOVS	R3, #120
0x2330	0xB21B    SXTH	R3, R3
0x2332	0xF2401240  MOVW	R2, #320
0x2336	0xB212    SXTH	R2, R2
0x2338	0x2178    MOVS	R1, #120
0x233A	0xB209    SXTH	R1, R1
0x233C	0x2000    MOVS	R0, #0
0x233E	0xB200    SXTH	R0, R0
0x2340	0xF7FFFB94  BL	_TFT_Line+0
;snake.c, 265 :: 		while(x_tft==500&&y_tft==500)
L_after_snake137:
0x2344	0x4816    LDR	R0, [PC, #88]
0x2346	0xF9B00000  LDRSH	R0, [R0, #0]
0x234A	0xF5B07FFA  CMP	R0, #500
0x234E	0xD10D    BNE	L__after_snake147
0x2350	0x4814    LDR	R0, [PC, #80]
0x2352	0xF9B00000  LDRSH	R0, [R0, #0]
0x2356	0xF5B07FFA  CMP	R0, #500
0x235A	0xD107    BNE	L__after_snake146
L__after_snake145:
;snake.c, 267 :: 		if(TP_TFT_Press_Detect())
0x235C	0xF002FD6E  BL	_TP_TFT_Press_Detect+0
0x2360	0xB118    CBZ	R0, L_after_snake141
;snake.c, 269 :: 		TP_TFT_Get_Coordinates(&x_tft,&y_tft);
0x2362	0x4910    LDR	R1, [PC, #64]
0x2364	0x480E    LDR	R0, [PC, #56]
0x2366	0xF002FC51  BL	_TP_TFT_Get_Coordinates+0
;snake.c, 270 :: 		}
L_after_snake141:
;snake.c, 271 :: 		}
0x236A	0xE7EB    B	L_after_snake137
;snake.c, 265 :: 		while(x_tft==500&&y_tft==500)
L__after_snake147:
L__after_snake146:
;snake.c, 272 :: 		if(y_tft<120)
0x236C	0x480D    LDR	R0, [PC, #52]
0x236E	0xF9B00000  LDRSH	R0, [R0, #0]
0x2372	0x2878    CMP	R0, #120
0x2374	0xDA05    BGE	L_after_snake142
;snake.c, 274 :: 		dofd3_flag  =1;
0x2376	0x2101    MOVS	R1, #1
0x2378	0x480B    LDR	R0, [PC, #44]
0x237A	0x7001    STRB	R1, [R0, #0]
;snake.c, 275 :: 		snake();
0x237C	0xF002FDA0  BL	_snake+0
;snake.c, 276 :: 		}
0x2380	0xE006    B	L_after_snake143
L_after_snake142:
;snake.c, 277 :: 		else if(y_tft>120)
0x2382	0x4808    LDR	R0, [PC, #32]
0x2384	0xF9B00000  LDRSH	R0, [R0, #0]
0x2388	0x2878    CMP	R0, #120
0x238A	0xDD01    BLE	L_after_snake144
;snake.c, 278 :: 		Games_Module();
0x238C	0xF003FA0A  BL	_Games_Module+0
L_after_snake144:
L_after_snake143:
;snake.c, 281 :: 		}
L_end_after_snake:
0x2390	0xF8DDE000  LDR	LR, [SP, #0]
0x2394	0xB001    ADD	SP, SP, #4
0x2396	0x4770    BX	LR
0x2398	0x00BC2000  	?lstr3_snake+0
0x239C	0x00C22000  	?lstr4_snake+0
0x23A0	0x00262000  	_x_tft+0
0x23A4	0x00282000  	_y_tft+0
0x23A8	0x002B2000  	_dofd3_flag+0
; end of _after_snake
_paint_module:
;modules_screens.c, 28 :: 		void paint_module()
0x3EFC	0xB081    SUB	SP, SP, #4
0x3EFE	0xF8CDE000  STR	LR, [SP, #0]
;modules_screens.c, 30 :: 		TFT_Fill_Screen(CL_WHITE);
0x3F02	0xF64F70FF  MOVW	R0, #65535
0x3F06	0xF000FC79  BL	_TFT_Fill_Screen+0
;modules_screens.c, 31 :: 		TFT_Set_Pen(CL_BLACK, 3);
0x3F0A	0x2103    MOVS	R1, #3
0x3F0C	0xF2400000  MOVW	R0, #0
0x3F10	0xF7FEFE9E  BL	_TFT_Set_Pen+0
;modules_screens.c, 32 :: 		TFT_Set_Font(TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x3F14	0x2200    MOVS	R2, #0
0x3F16	0xF2400100  MOVW	R1, #0
0x3F1A	0x488E    LDR	R0, [PC, #568]
0x3F1C	0xF7FCFDE4  BL	_TFT_Set_Font+0
;modules_screens.c, 35 :: 		TFT_Rectangle(0,0, 42, 21);
0x3F20	0x2315    MOVS	R3, #21
0x3F22	0xB21B    SXTH	R3, R3
0x3F24	0x222A    MOVS	R2, #42
0x3F26	0xB212    SXTH	R2, R2
0x3F28	0x2100    MOVS	R1, #0
0x3F2A	0xB209    SXTH	R1, R1
0x3F2C	0x2000    MOVS	R0, #0
0x3F2E	0xB200    SXTH	R0, R0
0x3F30	0xF7FDFC66  BL	_TFT_Rectangle+0
;modules_screens.c, 36 :: 		TFT_Write_Text("Back", 2, 0);
0x3F34	0x4888    LDR	R0, [PC, #544]
0x3F36	0x2200    MOVS	R2, #0
0x3F38	0x2102    MOVS	R1, #2
0x3F3A	0xF000FDCF  BL	_TFT_Write_Text+0
;modules_screens.c, 37 :: 		TFT_Rectangle(0,21, 42, 42);
0x3F3E	0x232A    MOVS	R3, #42
0x3F40	0xB21B    SXTH	R3, R3
0x3F42	0x222A    MOVS	R2, #42
0x3F44	0xB212    SXTH	R2, R2
0x3F46	0x2115    MOVS	R1, #21
0x3F48	0xB209    SXTH	R1, R1
0x3F4A	0x2000    MOVS	R0, #0
0x3F4C	0xB200    SXTH	R0, R0
0x3F4E	0xF7FDFC57  BL	_TFT_Rectangle+0
;modules_screens.c, 38 :: 		TFT_Write_Text("Erase", 2, 21);
0x3F52	0x4882    LDR	R0, [PC, #520]
0x3F54	0x2215    MOVS	R2, #21
0x3F56	0x2102    MOVS	R1, #2
0x3F58	0xF000FDC0  BL	_TFT_Write_Text+0
;modules_screens.c, 40 :: 		TFT_Set_Pen(CL_AQUA, 30);
0x3F5C	0x211E    MOVS	R1, #30
0x3F5E	0xF64070FF  MOVW	R0, #4095
0x3F62	0xF7FEFE75  BL	_TFT_Set_Pen+0
;modules_screens.c, 41 :: 		TFT_Rectangle(60,0, 95, 30);
0x3F66	0x231E    MOVS	R3, #30
0x3F68	0xB21B    SXTH	R3, R3
0x3F6A	0x225F    MOVS	R2, #95
0x3F6C	0xB212    SXTH	R2, R2
0x3F6E	0x2100    MOVS	R1, #0
0x3F70	0xB209    SXTH	R1, R1
0x3F72	0x203C    MOVS	R0, #60
0x3F74	0xB200    SXTH	R0, R0
0x3F76	0xF7FDFC43  BL	_TFT_Rectangle+0
;modules_screens.c, 42 :: 		TFT_Set_Pen(CL_FUCHSIA, 30);
0x3F7A	0x211E    MOVS	R1, #30
0x3F7C	0xF64F001F  MOVW	R0, #63519
0x3F80	0xF7FEFE66  BL	_TFT_Set_Pen+0
;modules_screens.c, 43 :: 		TFT_Rectangle(115,0, 150, 30);
0x3F84	0x231E    MOVS	R3, #30
0x3F86	0xB21B    SXTH	R3, R3
0x3F88	0x2296    MOVS	R2, #150
0x3F8A	0xB212    SXTH	R2, R2
0x3F8C	0x2100    MOVS	R1, #0
0x3F8E	0xB209    SXTH	R1, R1
0x3F90	0x2073    MOVS	R0, #115
0x3F92	0xB200    SXTH	R0, R0
0x3F94	0xF7FDFC34  BL	_TFT_Rectangle+0
;modules_screens.c, 44 :: 		TFT_Set_Pen(CL_GRAY,30);
0x3F98	0x211E    MOVS	R1, #30
0x3F9A	0xF2484010  MOVW	R0, #33808
0x3F9E	0xF7FEFE57  BL	_TFT_Set_Pen+0
;modules_screens.c, 45 :: 		TFT_Rectangle(170,0, 205, 30);
0x3FA2	0x231E    MOVS	R3, #30
0x3FA4	0xB21B    SXTH	R3, R3
0x3FA6	0x22CD    MOVS	R2, #205
0x3FA8	0xB212    SXTH	R2, R2
0x3FAA	0x2100    MOVS	R1, #0
0x3FAC	0xB209    SXTH	R1, R1
0x3FAE	0x20AA    MOVS	R0, #170
0x3FB0	0xB200    SXTH	R0, R0
0x3FB2	0xF7FDFC25  BL	_TFT_Rectangle+0
;modules_screens.c, 46 :: 		TFT_Set_Pen(CL_RED, 30);
0x3FB6	0x211E    MOVS	R1, #30
0x3FB8	0xF64F0000  MOVW	R0, #63488
0x3FBC	0xF7FEFE48  BL	_TFT_Set_Pen+0
;modules_screens.c, 47 :: 		TFT_Rectangle(225,0, 260, 30);
0x3FC0	0x231E    MOVS	R3, #30
0x3FC2	0xB21B    SXTH	R3, R3
0x3FC4	0xF2401204  MOVW	R2, #260
0x3FC8	0xB212    SXTH	R2, R2
0x3FCA	0x2100    MOVS	R1, #0
0x3FCC	0xB209    SXTH	R1, R1
0x3FCE	0x20E1    MOVS	R0, #225
0x3FD0	0xB200    SXTH	R0, R0
0x3FD2	0xF7FDFC15  BL	_TFT_Rectangle+0
;modules_screens.c, 48 :: 		TFT_Set_Pen(CL_YELLOW, 30);
0x3FD6	0x211E    MOVS	R1, #30
0x3FD8	0xF64F70E0  MOVW	R0, #65504
0x3FDC	0xF7FEFE38  BL	_TFT_Set_Pen+0
;modules_screens.c, 49 :: 		TFT_Rectangle(280,0, 315, 30);
0x3FE0	0x231E    MOVS	R3, #30
0x3FE2	0xB21B    SXTH	R3, R3
0x3FE4	0xF240123B  MOVW	R2, #315
0x3FE8	0xB212    SXTH	R2, R2
0x3FEA	0x2100    MOVS	R1, #0
0x3FEC	0xB209    SXTH	R1, R1
0x3FEE	0xF2401018  MOVW	R0, #280
0x3FF2	0xB200    SXTH	R0, R0
0x3FF4	0xF7FDFC04  BL	_TFT_Rectangle+0
;modules_screens.c, 52 :: 		TFT_Set_Pen(CL_BLACK, 3);
0x3FF8	0x2103    MOVS	R1, #3
0x3FFA	0xF2400000  MOVW	R0, #0
0x3FFE	0xF7FEFE27  BL	_TFT_Set_Pen+0
;modules_screens.c, 53 :: 		TFT_Rectangle(0,42, 42,75);
0x4002	0x234B    MOVS	R3, #75
0x4004	0xB21B    SXTH	R3, R3
0x4006	0x222A    MOVS	R2, #42
0x4008	0xB212    SXTH	R2, R2
0x400A	0x212A    MOVS	R1, #42
0x400C	0xB209    SXTH	R1, R1
0x400E	0x2000    MOVS	R0, #0
0x4010	0xB200    SXTH	R0, R0
0x4012	0xF7FDFBF5  BL	_TFT_Rectangle+0
;modules_screens.c, 54 :: 		TFT_Set_Pen(CL_BLACK, 4);
0x4016	0x2104    MOVS	R1, #4
0x4018	0xF2400000  MOVW	R0, #0
0x401C	0xF7FEFE18  BL	_TFT_Set_Pen+0
;modules_screens.c, 55 :: 		TFT_Circle(21,58, 2);
0x4020	0x2202    MOVS	R2, #2
0x4022	0xB212    SXTH	R2, R2
0x4024	0x213A    MOVS	R1, #58
0x4026	0xB209    SXTH	R1, R1
0x4028	0x2015    MOVS	R0, #21
0x402A	0xB200    SXTH	R0, R0
0x402C	0xF7FDFF28  BL	_TFT_Circle+0
;modules_screens.c, 56 :: 		TFT_Set_Pen(CL_BLACK, 3);
0x4030	0x2103    MOVS	R1, #3
0x4032	0xF2400000  MOVW	R0, #0
0x4036	0xF7FEFE0B  BL	_TFT_Set_Pen+0
;modules_screens.c, 57 :: 		TFT_Rectangle(0,75, 42,108);
0x403A	0x236C    MOVS	R3, #108
0x403C	0xB21B    SXTH	R3, R3
0x403E	0x222A    MOVS	R2, #42
0x4040	0xB212    SXTH	R2, R2
0x4042	0x214B    MOVS	R1, #75
0x4044	0xB209    SXTH	R1, R1
0x4046	0x2000    MOVS	R0, #0
0x4048	0xB200    SXTH	R0, R0
0x404A	0xF7FDFBD9  BL	_TFT_Rectangle+0
;modules_screens.c, 58 :: 		TFT_Set_Pen(CL_BLACK, 9);
0x404E	0x2109    MOVS	R1, #9
0x4050	0xF2400000  MOVW	R0, #0
0x4054	0xF7FEFDFC  BL	_TFT_Set_Pen+0
;modules_screens.c, 59 :: 		TFT_Circle(21,91, 4);
0x4058	0x2204    MOVS	R2, #4
0x405A	0xB212    SXTH	R2, R2
0x405C	0x215B    MOVS	R1, #91
0x405E	0xB209    SXTH	R1, R1
0x4060	0x2015    MOVS	R0, #21
0x4062	0xB200    SXTH	R0, R0
0x4064	0xF7FDFF0C  BL	_TFT_Circle+0
;modules_screens.c, 60 :: 		TFT_Set_Pen(CL_BLACK, 3);
0x4068	0x2103    MOVS	R1, #3
0x406A	0xF2400000  MOVW	R0, #0
0x406E	0xF7FEFDEF  BL	_TFT_Set_Pen+0
;modules_screens.c, 61 :: 		TFT_Rectangle(0,108, 42,141);
0x4072	0x238D    MOVS	R3, #141
0x4074	0xB21B    SXTH	R3, R3
0x4076	0x222A    MOVS	R2, #42
0x4078	0xB212    SXTH	R2, R2
0x407A	0x216C    MOVS	R1, #108
0x407C	0xB209    SXTH	R1, R1
0x407E	0x2000    MOVS	R0, #0
0x4080	0xB200    SXTH	R0, R0
0x4082	0xF7FDFBBD  BL	_TFT_Rectangle+0
;modules_screens.c, 62 :: 		TFT_Set_Pen(CL_BLACK, 10);
0x4086	0x210A    MOVS	R1, #10
0x4088	0xF2400000  MOVW	R0, #0
0x408C	0xF7FEFDE0  BL	_TFT_Set_Pen+0
;modules_screens.c, 63 :: 		TFT_Circle(21,124, 5);
0x4090	0x2205    MOVS	R2, #5
0x4092	0xB212    SXTH	R2, R2
0x4094	0x217C    MOVS	R1, #124
0x4096	0xB209    SXTH	R1, R1
0x4098	0x2015    MOVS	R0, #21
0x409A	0xB200    SXTH	R0, R0
0x409C	0xF7FDFEF0  BL	_TFT_Circle+0
;modules_screens.c, 64 :: 		TFT_Set_Pen(CL_BLACK, 3);
0x40A0	0x2103    MOVS	R1, #3
0x40A2	0xF2400000  MOVW	R0, #0
0x40A6	0xF7FEFDD3  BL	_TFT_Set_Pen+0
;modules_screens.c, 65 :: 		TFT_Rectangle(0,141, 42,174);
0x40AA	0x23AE    MOVS	R3, #174
0x40AC	0xB21B    SXTH	R3, R3
0x40AE	0x222A    MOVS	R2, #42
0x40B0	0xB212    SXTH	R2, R2
0x40B2	0x218D    MOVS	R1, #141
0x40B4	0xB209    SXTH	R1, R1
0x40B6	0x2000    MOVS	R0, #0
0x40B8	0xB200    SXTH	R0, R0
0x40BA	0xF7FDFBA1  BL	_TFT_Rectangle+0
;modules_screens.c, 67 :: 		TFT_Rectangle(10,150,30 ,160);
0x40BE	0x23A0    MOVS	R3, #160
0x40C0	0xB21B    SXTH	R3, R3
0x40C2	0x221E    MOVS	R2, #30
0x40C4	0xB212    SXTH	R2, R2
0x40C6	0x2196    MOVS	R1, #150
0x40C8	0xB209    SXTH	R1, R1
0x40CA	0x200A    MOVS	R0, #10
0x40CC	0xB200    SXTH	R0, R0
0x40CE	0xF7FDFB97  BL	_TFT_Rectangle+0
;modules_screens.c, 69 :: 		TFT_Rectangle(0,174, 42,207);
0x40D2	0x23CF    MOVS	R3, #207
0x40D4	0xB21B    SXTH	R3, R3
0x40D6	0x222A    MOVS	R2, #42
0x40D8	0xB212    SXTH	R2, R2
0x40DA	0x21AE    MOVS	R1, #174
0x40DC	0xB209    SXTH	R1, R1
0x40DE	0x2000    MOVS	R0, #0
0x40E0	0xB200    SXTH	R0, R0
0x40E2	0xF7FDFB8D  BL	_TFT_Rectangle+0
;modules_screens.c, 71 :: 		TFT_Line(10, 202, 30, 202);
0x40E6	0x23CA    MOVS	R3, #202
0x40E8	0xB21B    SXTH	R3, R3
0x40EA	0x221E    MOVS	R2, #30
0x40EC	0xB212    SXTH	R2, R2
0x40EE	0x21CA    MOVS	R1, #202
0x40F0	0xB209    SXTH	R1, R1
0x40F2	0x200A    MOVS	R0, #10
0x40F4	0xB200    SXTH	R0, R0
0x40F6	0xF7FDFCB9  BL	_TFT_Line+0
;modules_screens.c, 72 :: 		TFT_Line(10,202, 20, 180);
0x40FA	0x23B4    MOVS	R3, #180
0x40FC	0xB21B    SXTH	R3, R3
0x40FE	0x2214    MOVS	R2, #20
0x4100	0xB212    SXTH	R2, R2
0x4102	0x21CA    MOVS	R1, #202
0x4104	0xB209    SXTH	R1, R1
0x4106	0x200A    MOVS	R0, #10
0x4108	0xB200    SXTH	R0, R0
0x410A	0xF7FDFCAF  BL	_TFT_Line+0
;modules_screens.c, 73 :: 		TFT_Line(20, 180, 30, 202);
0x410E	0x23CA    MOVS	R3, #202
0x4110	0xB21B    SXTH	R3, R3
0x4112	0x221E    MOVS	R2, #30
0x4114	0xB212    SXTH	R2, R2
0x4116	0x21B4    MOVS	R1, #180
0x4118	0xB209    SXTH	R1, R1
0x411A	0x2014    MOVS	R0, #20
0x411C	0xB200    SXTH	R0, R0
0x411E	0xF7FDFCA5  BL	_TFT_Line+0
;modules_screens.c, 75 :: 		TFT_Rectangle(0,207, 42,240);
0x4122	0x23F0    MOVS	R3, #240
0x4124	0xB21B    SXTH	R3, R3
0x4126	0x222A    MOVS	R2, #42
0x4128	0xB212    SXTH	R2, R2
0x412A	0x21CF    MOVS	R1, #207
0x412C	0xB209    SXTH	R1, R1
0x412E	0x2000    MOVS	R0, #0
0x4130	0xB200    SXTH	R0, R0
0x4132	0xF7FDFB65  BL	_TFT_Rectangle+0
;modules_screens.c, 76 :: 		TFT_Line(10, 210, 30, 232);
0x4136	0x23E8    MOVS	R3, #232
0x4138	0xB21B    SXTH	R3, R3
0x413A	0x221E    MOVS	R2, #30
0x413C	0xB212    SXTH	R2, R2
0x413E	0x21D2    MOVS	R1, #210
0x4140	0xB209    SXTH	R1, R1
0x4142	0x200A    MOVS	R0, #10
0x4144	0xB200    SXTH	R0, R0
0x4146	0xF7FDFC91  BL	_TFT_Line+0
;modules_screens.c, 78 :: 		}
L_end_paint_module:
0x414A	0xF8DDE000  LDR	LR, [SP, #0]
0x414E	0xB001    ADD	SP, SP, #4
0x4150	0x4770    BX	LR
0x4152	0xBF00    NOP
0x4154	0x61540000  	_TFT_defaultFont+0
0x4158	0x00402000  	?lstr7_modules_screens+0
0x415C	0x00452000  	?lstr8_modules_screens+0
; end of _paint_module
_TFT_Rectangle:
;__Lib_TFT.c, 925 :: 		
0x1800	0xB088    SUB	SP, SP, #32
0x1802	0xF8CDE000  STR	LR, [SP, #0]
0x1806	0xF8AD0010  STRH	R0, [SP, #16]
0x180A	0xF8AD1014  STRH	R1, [SP, #20]
0x180E	0xF8AD2018  STRH	R2, [SP, #24]
0x1812	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 931 :: 		
0x1816	0x4C8C    LDR	R4, [PC, #560]
0x1818	0x7824    LDRB	R4, [R4, #0]
0x181A	0x0865    LSRS	R5, R4, #1
0x181C	0xB2ED    UXTB	R5, R5
0x181E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1822	0x1B64    SUB	R4, R4, R5
0x1824	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x1826	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 932 :: 		
0x1828	0x2C00    CMP	R4, #0
0x182A	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 933 :: 		
0x182C	0x2300    MOVS	R3, #0
0x182E	0xB21B    SXTH	R3, R3
0x1830	0xB218    SXTH	R0, R3
0x1832	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 934 :: 		
0x1834	0x4C85    LDR	R4, [PC, #532]
0x1836	0x8824    LDRH	R4, [R4, #0]
0x1838	0x42A3    CMP	R3, R4
0x183A	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 935 :: 		
0x183C	0x4C83    LDR	R4, [PC, #524]
0x183E	0x8824    LDRH	R4, [R4, #0]
0x1840	0x1E63    SUBS	R3, R4, #1
0x1842	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x1844	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 934 :: 		
;__Lib_TFT.c, 935 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x1846	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 937 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x1848	0x4C7F    LDR	R4, [PC, #508]
0x184A	0x7824    LDRB	R4, [R4, #0]
0x184C	0x1E64    SUBS	R4, R4, #1
0x184E	0xB224    SXTH	R4, R4
0x1850	0x1065    ASRS	R5, R4, #1
0x1852	0xB22D    SXTH	R5, R5
0x1854	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1858	0x1964    ADDS	R4, R4, R5
0x185A	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x185C	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 938 :: 		
0x185E	0x2C00    CMP	R4, #0
0x1860	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 939 :: 		
0x1862	0x2500    MOVS	R5, #0
0x1864	0xB22D    SXTH	R5, R5
0x1866	0xB229    SXTH	R1, R5
0x1868	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 940 :: 		
0x186A	0x4C78    LDR	R4, [PC, #480]
0x186C	0x8824    LDRH	R4, [R4, #0]
0x186E	0x42A5    CMP	R5, R4
0x1870	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 941 :: 		
0x1872	0x4C76    LDR	R4, [PC, #472]
0x1874	0x8824    LDRH	R4, [R4, #0]
0x1876	0x1E65    SUBS	R5, R4, #1
0x1878	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x187A	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 940 :: 		
;__Lib_TFT.c, 941 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x187C	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 943 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x187E	0x4C72    LDR	R4, [PC, #456]
0x1880	0x7824    LDRB	R4, [R4, #0]
0x1882	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 944 :: 		
0x1884	0xF8AD1004  STRH	R1, [SP, #4]
0x1888	0xF8AD0006  STRH	R0, [SP, #6]
0x188C	0xF9BD2014  LDRSH	R2, [SP, #20]
0x1890	0xF7FEFF34  BL	_TFT_H_Line+0
0x1894	0xF9BD0006  LDRSH	R0, [SP, #6]
0x1898	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 945 :: 		
0x189C	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x18A0	0xF7FEFF2C  BL	_TFT_H_Line+0
;__Lib_TFT.c, 946 :: 		
0x18A4	0xF9BD2010  LDRSH	R2, [SP, #16]
0x18A8	0xF9BD101C  LDRSH	R1, [SP, #28]
0x18AC	0xF9BD0014  LDRSH	R0, [SP, #20]
0x18B0	0xF7FFF83E  BL	_TFT_V_Line+0
;__Lib_TFT.c, 947 :: 		
0x18B4	0xF9BD2018  LDRSH	R2, [SP, #24]
0x18B8	0xF9BD101C  LDRSH	R1, [SP, #28]
0x18BC	0xF9BD0014  LDRSH	R0, [SP, #20]
0x18C0	0xF7FFF836  BL	_TFT_V_Line+0
;__Lib_TFT.c, 948 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 950 :: 		
0x18C4	0x4C62    LDR	R4, [PC, #392]
0x18C6	0x7824    LDRB	R4, [R4, #0]
0x18C8	0x2C00    CMP	R4, #0
0x18CA	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 951 :: 		
0x18CE	0x4C61    LDR	R4, [PC, #388]
0x18D0	0x8824    LDRH	R4, [R4, #0]
0x18D2	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 952 :: 		
0x18D6	0x4F5C    LDR	R7, [PC, #368]
0x18D8	0x783C    LDRB	R4, [R7, #0]
0x18DA	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 954 :: 		
0x18DE	0x463C    MOV	R4, R7
0x18E0	0x7824    LDRB	R4, [R4, #0]
0x18E2	0x1C64    ADDS	R4, R4, #1
0x18E4	0xB224    SXTH	R4, R4
0x18E6	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 955 :: 		
0x18E8	0xB2B5    UXTH	R5, R6
0x18EA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x18EE	0x1964    ADDS	R4, R4, R5
0x18F0	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 956 :: 		
0x18F4	0xB2B5    UXTH	R5, R6
0x18F6	0xF9BD4014  LDRSH	R4, [SP, #20]
0x18FA	0x1964    ADDS	R4, R4, R5
0x18FC	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 958 :: 		
0x1900	0x463C    MOV	R4, R7
0x1902	0x7824    LDRB	R4, [R4, #0]
0x1904	0x1CA4    ADDS	R4, R4, #2
0x1906	0xB224    SXTH	R4, R4
0x1908	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 959 :: 		
0x190A	0xB2B5    UXTH	R5, R6
0x190C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1910	0x1B64    SUB	R4, R4, R5
0x1912	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 960 :: 		
0x1916	0xB2B5    UXTH	R5, R6
0x1918	0xF9BD401C  LDRSH	R4, [SP, #28]
0x191C	0x1B64    SUB	R4, R4, R5
0x191E	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 962 :: 		
0x1922	0x4C4D    LDR	R4, [PC, #308]
0x1924	0x7824    LDRB	R4, [R4, #0]
0x1926	0x2C00    CMP	R4, #0
0x1928	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 963 :: 		
0x192C	0x4C4B    LDR	R4, [PC, #300]
0x192E	0x7824    LDRB	R4, [R4, #0]
0x1930	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 964 :: 		
0x1932	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1936	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x193A	0xF9BD501C  LDRSH	R5, [SP, #28]
0x193E	0xF8BD400A  LDRH	R4, [SP, #10]
0x1942	0x42AC    CMP	R4, R5
0x1944	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 965 :: 		
0x1946	0xF9BD5014  LDRSH	R5, [SP, #20]
0x194A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x194E	0x1B67    SUB	R7, R4, R5
0x1950	0xF9BD5014  LDRSH	R5, [SP, #20]
0x1954	0xF8BD400A  LDRH	R4, [SP, #10]
0x1958	0x1B66    SUB	R6, R4, R5
0x195A	0x4C41    LDR	R4, [PC, #260]
0x195C	0x8825    LDRH	R5, [R4, #0]
0x195E	0x4C41    LDR	R4, [PC, #260]
0x1960	0x8824    LDRH	R4, [R4, #0]
0x1962	0xB2BB    UXTH	R3, R7
0x1964	0xB2B2    UXTH	R2, R6
0x1966	0xB2A9    UXTH	R1, R5
0x1968	0xB2A0    UXTH	R0, R4
0x196A	0xF7FEFDAF  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 966 :: 		
0x196E	0x2101    MOVS	R1, #1
0x1970	0xF001F96E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 967 :: 		
0x1974	0xF8BD200A  LDRH	R2, [SP, #10]
0x1978	0xF9BD1018  LDRSH	R1, [SP, #24]
0x197C	0xF9BD0010  LDRSH	R0, [SP, #16]
0x1980	0xF7FEFEBC  BL	_TFT_H_Line+0
;__Lib_TFT.c, 964 :: 		
0x1984	0xF8BD400A  LDRH	R4, [SP, #10]
0x1988	0x1C64    ADDS	R4, R4, #1
0x198A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 968 :: 		
0x198E	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 969 :: 		
0x1990	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 970 :: 		
0x1992	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1996	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x199A	0xF9BD5018  LDRSH	R5, [SP, #24]
0x199E	0xF8BD4008  LDRH	R4, [SP, #8]
0x19A2	0x42AC    CMP	R4, R5
0x19A4	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 971 :: 		
0x19A6	0xF9BD5010  LDRSH	R5, [SP, #16]
0x19AA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x19AE	0x1B67    SUB	R7, R4, R5
0x19B0	0xF9BD5010  LDRSH	R5, [SP, #16]
0x19B4	0xF8BD4008  LDRH	R4, [SP, #8]
0x19B8	0x1B66    SUB	R6, R4, R5
0x19BA	0x4C29    LDR	R4, [PC, #164]
0x19BC	0x8825    LDRH	R5, [R4, #0]
0x19BE	0x4C29    LDR	R4, [PC, #164]
0x19C0	0x8824    LDRH	R4, [R4, #0]
0x19C2	0xB2BB    UXTH	R3, R7
0x19C4	0xB2B2    UXTH	R2, R6
0x19C6	0xB2A9    UXTH	R1, R5
0x19C8	0xB2A0    UXTH	R0, R4
0x19CA	0xF7FEFD7F  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 972 :: 		
0x19CE	0x2101    MOVS	R1, #1
0x19D0	0xF001F93E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 973 :: 		
0x19D4	0xF8BD2008  LDRH	R2, [SP, #8]
0x19D8	0xF9BD101C  LDRSH	R1, [SP, #28]
0x19DC	0xF9BD0014  LDRSH	R0, [SP, #20]
0x19E0	0xF7FEFFA6  BL	_TFT_V_Line+0
;__Lib_TFT.c, 970 :: 		
0x19E4	0xF8BD4008  LDRH	R4, [SP, #8]
0x19E8	0x1C64    ADDS	R4, R4, #1
0x19EA	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 974 :: 		
0x19EE	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 976 :: 		
0x19F0	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 977 :: 		
0x19F2	0x4C1D    LDR	R4, [PC, #116]
0x19F4	0x8824    LDRH	R4, [R4, #0]
0x19F6	0x2101    MOVS	R1, #1
0x19F8	0xB2A0    UXTH	R0, R4
0x19FA	0xF001F929  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 978 :: 		
0x19FE	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1A02	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x1A06	0xF9BD501C  LDRSH	R5, [SP, #28]
0x1A0A	0xF8BD400A  LDRH	R4, [SP, #10]
0x1A0E	0x42AC    CMP	R4, R5
0x1A10	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 979 :: 		
0x1A12	0xF8BD200A  LDRH	R2, [SP, #10]
0x1A16	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1A1A	0xF9BD0010  LDRSH	R0, [SP, #16]
0x1A1E	0xF7FEFE6D  BL	_TFT_H_Line+0
;__Lib_TFT.c, 978 :: 		
0x1A22	0xF8BD400A  LDRH	R4, [SP, #10]
0x1A26	0x1C64    ADDS	R4, R4, #1
0x1A28	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 979 :: 		
0x1A2C	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 980 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 982 :: 		
0x1A2E	0xF8BD500C  LDRH	R5, [SP, #12]
0x1A32	0x4C08    LDR	R4, [PC, #32]
0x1A34	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 983 :: 		
0x1A36	0xF89D500E  LDRB	R5, [SP, #14]
0x1A3A	0x4C03    LDR	R4, [PC, #12]
0x1A3C	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 984 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 985 :: 		
L_end_TFT_Rectangle:
0x1A3E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A42	0xB008    ADD	SP, SP, #32
0x1A44	0x4770    BX	LR
0x1A46	0xBF00    NOP
0x1A48	0x3FEA2000  	__Lib_TFT_PenWidth+0
0x1A4C	0x3FFA2000  	_TFT_DISP_WIDTH+0
0x1A50	0x3FEB2000  	__Lib_TFT_BrushEnabled+0
0x1A54	0x3FF42000  	__Lib_TFT_PenColor+0
0x1A58	0x3FFE2000  	__Lib_TFT_GradientEnabled+0
0x1A5C	0x3FFF2000  	__Lib_TFT_GradientOrientation+0
0x1A60	0x400E2000  	__Lib_TFT_GradColorTo+0
0x1A64	0x400C2000  	__Lib_TFT_GradColorFrom+0
0x1A68	0x40102000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_paint:
;paint.c, 12 :: 		void paint (void)
0x4160	0xB084    SUB	SP, SP, #16
0x4162	0xF8CDE000  STR	LR, [SP, #0]
;paint.c, 14 :: 		u8 erase=0;
0x4166	0x2000    MOVS	R0, #0
0x4168	0xF88D0004  STRB	R0, [SP, #4]
0x416C	0x2002    MOVS	R0, #2
0x416E	0xF88D0005  STRB	R0, [SP, #5]
;paint.c, 15 :: 		u8 askal=2;
;paint.c, 16 :: 		count=0;
0x4172	0x2100    MOVS	R1, #0
0x4174	0x48A5    LDR	R0, [PC, #660]
0x4176	0x6001    STR	R1, [R0, #0]
;paint.c, 17 :: 		while(paint_flag==1)
L_paint0:
0x4178	0x48A5    LDR	R0, [PC, #660]
0x417A	0x7800    LDRB	R0, [R0, #0]
0x417C	0x2801    CMP	R0, #1
0x417E	0xF040828C  BNE	L_paint1
;paint.c, 20 :: 		if(TP_TFT_Press_Detect())
0x4182	0xF000FE5B  BL	_TP_TFT_Press_Detect+0
0x4186	0x2800    CMP	R0, #0
0x4188	0xF0008286  BEQ	L_paint2
;paint.c, 23 :: 		TP_TFT_Get_Coordinates(&x_tft,&y_tft);
0x418C	0x49A1    LDR	R1, [PC, #644]
0x418E	0x48A2    LDR	R0, [PC, #648]
0x4190	0xF000FD3C  BL	_TP_TFT_Get_Coordinates+0
;paint.c, 25 :: 		if((x_tft>=0)&&(x_tft<=42)&&(y_tft>=0)&&(y_tft<=21))
0x4194	0x48A0    LDR	R0, [PC, #640]
0x4196	0xF9B00000  LDRSH	R0, [R0, #0]
0x419A	0x2800    CMP	R0, #0
0x419C	0xDB22    BLT	L__paint103
0x419E	0x489E    LDR	R0, [PC, #632]
0x41A0	0xF9B00000  LDRSH	R0, [R0, #0]
0x41A4	0x282A    CMP	R0, #42
0x41A6	0xDC1D    BGT	L__paint102
0x41A8	0x489A    LDR	R0, [PC, #616]
0x41AA	0xF9B00000  LDRSH	R0, [R0, #0]
0x41AE	0x2800    CMP	R0, #0
0x41B0	0xDB18    BLT	L__paint101
0x41B2	0x4898    LDR	R0, [PC, #608]
0x41B4	0xF9B00000  LDRSH	R0, [R0, #0]
0x41B8	0x2815    CMP	R0, #21
0x41BA	0xDC13    BGT	L__paint100
L__paint99:
;paint.c, 27 :: 		paint_flag=0;
0x41BC	0x2100    MOVS	R1, #0
0x41BE	0x4894    LDR	R0, [PC, #592]
0x41C0	0x7001    STRB	R1, [R0, #0]
;paint.c, 28 :: 		TFT_Fill_Screen(CL_Green);
0x41C2	0xF2404000  MOVW	R0, #1024
0x41C6	0xF000FB19  BL	_TFT_Fill_Screen+0
;paint.c, 29 :: 		module1();
0x41CA	0xF001FB17  BL	_module1+0
;paint.c, 30 :: 		x_tft=500;
0x41CE	0xF24011F4  MOVW	R1, #500
0x41D2	0xB209    SXTH	R1, R1
0x41D4	0x4890    LDR	R0, [PC, #576]
0x41D6	0x8001    STRH	R1, [R0, #0]
;paint.c, 31 :: 		y_tft=500;
0x41D8	0xF24011F4  MOVW	R1, #500
0x41DC	0xB209    SXTH	R1, R1
0x41DE	0x488D    LDR	R0, [PC, #564]
0x41E0	0x8001    STRH	R1, [R0, #0]
;paint.c, 33 :: 		}
0x41E2	0xE259    B	L_paint6
;paint.c, 25 :: 		if((x_tft>=0)&&(x_tft<=42)&&(y_tft>=0)&&(y_tft<=21))
L__paint103:
L__paint102:
L__paint101:
L__paint100:
;paint.c, 35 :: 		else if((x_tft>=0)&&(x_tft<=42)&&(y_tft>=21)&&(y_tft<=42))
0x41E4	0x488C    LDR	R0, [PC, #560]
0x41E6	0xF9B00000  LDRSH	R0, [R0, #0]
0x41EA	0x2800    CMP	R0, #0
0x41EC	0xDB12    BLT	L__paint107
0x41EE	0x488A    LDR	R0, [PC, #552]
0x41F0	0xF9B00000  LDRSH	R0, [R0, #0]
0x41F4	0x282A    CMP	R0, #42
0x41F6	0xDC0D    BGT	L__paint106
0x41F8	0x4886    LDR	R0, [PC, #536]
0x41FA	0xF9B00000  LDRSH	R0, [R0, #0]
0x41FE	0x2815    CMP	R0, #21
0x4200	0xDB08    BLT	L__paint105
0x4202	0x4884    LDR	R0, [PC, #528]
0x4204	0xF9B00000  LDRSH	R0, [R0, #0]
0x4208	0x282A    CMP	R0, #42
0x420A	0xDC03    BGT	L__paint104
L__paint98:
;paint.c, 37 :: 		erase=1;
0x420C	0x2001    MOVS	R0, #1
0x420E	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 38 :: 		}
0x4212	0xE241    B	L_paint10
;paint.c, 35 :: 		else if((x_tft>=0)&&(x_tft<=42)&&(y_tft>=21)&&(y_tft<=42))
L__paint107:
L__paint106:
L__paint105:
L__paint104:
;paint.c, 40 :: 		else if((x_tft>=50)&&(x_tft<=105)&&(y_tft<=30)&&(y_tft>=0))
0x4214	0x4880    LDR	R0, [PC, #512]
0x4216	0xF9B00000  LDRSH	R0, [R0, #0]
0x421A	0x2832    CMP	R0, #50
0x421C	0xDB1C    BLT	L__paint111
0x421E	0x487E    LDR	R0, [PC, #504]
0x4220	0xF9B00000  LDRSH	R0, [R0, #0]
0x4224	0x2869    CMP	R0, #105
0x4226	0xDC17    BGT	L__paint110
0x4228	0x487A    LDR	R0, [PC, #488]
0x422A	0xF9B00000  LDRSH	R0, [R0, #0]
0x422E	0x281E    CMP	R0, #30
0x4230	0xDC12    BGT	L__paint109
0x4232	0x4878    LDR	R0, [PC, #480]
0x4234	0xF9B00000  LDRSH	R0, [R0, #0]
0x4238	0x2800    CMP	R0, #0
0x423A	0xDB0D    BLT	L__paint108
L__paint97:
;paint.c, 42 :: 		TFT_Set_Pen(CL_AQUA, size);
0x423C	0x4877    LDR	R0, [PC, #476]
0x423E	0x7800    LDRB	R0, [R0, #0]
0x4240	0xB2C1    UXTB	R1, R0
0x4242	0xF64070FF  MOVW	R0, #4095
0x4246	0xF7FEFD03  BL	_TFT_Set_Pen+0
;paint.c, 43 :: 		erase=0;
0x424A	0x2000    MOVS	R0, #0
0x424C	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 44 :: 		indicator=1;
0x4250	0x2101    MOVS	R1, #1
0x4252	0x4873    LDR	R0, [PC, #460]
0x4254	0x7001    STRB	R1, [R0, #0]
;paint.c, 45 :: 		}
0x4256	0xE21F    B	L_paint14
;paint.c, 40 :: 		else if((x_tft>=50)&&(x_tft<=105)&&(y_tft<=30)&&(y_tft>=0))
L__paint111:
L__paint110:
L__paint109:
L__paint108:
;paint.c, 46 :: 		else if((x_tft>=105)&&(x_tft<=160)&&(y_tft<=30)&&(y_tft>=0))
0x4258	0x486F    LDR	R0, [PC, #444]
0x425A	0xF9B00000  LDRSH	R0, [R0, #0]
0x425E	0x2869    CMP	R0, #105
0x4260	0xDB1C    BLT	L__paint115
0x4262	0x486D    LDR	R0, [PC, #436]
0x4264	0xF9B00000  LDRSH	R0, [R0, #0]
0x4268	0x28A0    CMP	R0, #160
0x426A	0xDC17    BGT	L__paint114
0x426C	0x4869    LDR	R0, [PC, #420]
0x426E	0xF9B00000  LDRSH	R0, [R0, #0]
0x4272	0x281E    CMP	R0, #30
0x4274	0xDC12    BGT	L__paint113
0x4276	0x4867    LDR	R0, [PC, #412]
0x4278	0xF9B00000  LDRSH	R0, [R0, #0]
0x427C	0x2800    CMP	R0, #0
0x427E	0xDB0D    BLT	L__paint112
L__paint96:
;paint.c, 48 :: 		TFT_Set_Pen(CL_FUCHSIA, size);
0x4280	0x4866    LDR	R0, [PC, #408]
0x4282	0x7800    LDRB	R0, [R0, #0]
0x4284	0xB2C1    UXTB	R1, R0
0x4286	0xF64F001F  MOVW	R0, #63519
0x428A	0xF7FEFCE1  BL	_TFT_Set_Pen+0
;paint.c, 49 :: 		erase=0;
0x428E	0x2000    MOVS	R0, #0
0x4290	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 50 :: 		indicator=2;
0x4294	0x2102    MOVS	R1, #2
0x4296	0x4862    LDR	R0, [PC, #392]
0x4298	0x7001    STRB	R1, [R0, #0]
;paint.c, 51 :: 		}
0x429A	0xE1FD    B	L_paint18
;paint.c, 46 :: 		else if((x_tft>=105)&&(x_tft<=160)&&(y_tft<=30)&&(y_tft>=0))
L__paint115:
L__paint114:
L__paint113:
L__paint112:
;paint.c, 52 :: 		else if((x_tft>=160)&&(x_tft<=215)&&(y_tft<=30)&&(y_tft>=0))
0x429C	0x485E    LDR	R0, [PC, #376]
0x429E	0xF9B00000  LDRSH	R0, [R0, #0]
0x42A2	0x28A0    CMP	R0, #160
0x42A4	0xDB1C    BLT	L__paint119
0x42A6	0x485C    LDR	R0, [PC, #368]
0x42A8	0xF9B00000  LDRSH	R0, [R0, #0]
0x42AC	0x28D7    CMP	R0, #215
0x42AE	0xDC17    BGT	L__paint118
0x42B0	0x4858    LDR	R0, [PC, #352]
0x42B2	0xF9B00000  LDRSH	R0, [R0, #0]
0x42B6	0x281E    CMP	R0, #30
0x42B8	0xDC12    BGT	L__paint117
0x42BA	0x4856    LDR	R0, [PC, #344]
0x42BC	0xF9B00000  LDRSH	R0, [R0, #0]
0x42C0	0x2800    CMP	R0, #0
0x42C2	0xDB0D    BLT	L__paint116
L__paint95:
;paint.c, 54 :: 		TFT_Set_Pen(CL_GRAY, size);
0x42C4	0x4855    LDR	R0, [PC, #340]
0x42C6	0x7800    LDRB	R0, [R0, #0]
0x42C8	0xB2C1    UXTB	R1, R0
0x42CA	0xF2484010  MOVW	R0, #33808
0x42CE	0xF7FEFCBF  BL	_TFT_Set_Pen+0
;paint.c, 55 :: 		erase=0;
0x42D2	0x2000    MOVS	R0, #0
0x42D4	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 56 :: 		indicator=3;
0x42D8	0x2103    MOVS	R1, #3
0x42DA	0x4851    LDR	R0, [PC, #324]
0x42DC	0x7001    STRB	R1, [R0, #0]
;paint.c, 57 :: 		}
0x42DE	0xE1DB    B	L_paint22
;paint.c, 52 :: 		else if((x_tft>=160)&&(x_tft<=215)&&(y_tft<=30)&&(y_tft>=0))
L__paint119:
L__paint118:
L__paint117:
L__paint116:
;paint.c, 58 :: 		else if((x_tft>=215)&&(x_tft<=270)&&(y_tft<=30)&&(y_tft>=0))
0x42E0	0x484D    LDR	R0, [PC, #308]
0x42E2	0xF9B00000  LDRSH	R0, [R0, #0]
0x42E6	0x28D7    CMP	R0, #215
0x42E8	0xDB1D    BLT	L__paint123
0x42EA	0x484B    LDR	R0, [PC, #300]
0x42EC	0xF9B00000  LDRSH	R0, [R0, #0]
0x42F0	0xF5B07F87  CMP	R0, #270
0x42F4	0xDC17    BGT	L__paint122
0x42F6	0x4847    LDR	R0, [PC, #284]
0x42F8	0xF9B00000  LDRSH	R0, [R0, #0]
0x42FC	0x281E    CMP	R0, #30
0x42FE	0xDC12    BGT	L__paint121
0x4300	0x4844    LDR	R0, [PC, #272]
0x4302	0xF9B00000  LDRSH	R0, [R0, #0]
0x4306	0x2800    CMP	R0, #0
0x4308	0xDB0D    BLT	L__paint120
L__paint94:
;paint.c, 60 :: 		TFT_Set_Pen(CL_RED, size);
0x430A	0x4844    LDR	R0, [PC, #272]
0x430C	0x7800    LDRB	R0, [R0, #0]
0x430E	0xB2C1    UXTB	R1, R0
0x4310	0xF64F0000  MOVW	R0, #63488
0x4314	0xF7FEFC9C  BL	_TFT_Set_Pen+0
;paint.c, 61 :: 		erase=0;
0x4318	0x2000    MOVS	R0, #0
0x431A	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 62 :: 		indicator=4;
0x431E	0x2104    MOVS	R1, #4
0x4320	0x483F    LDR	R0, [PC, #252]
0x4322	0x7001    STRB	R1, [R0, #0]
;paint.c, 63 :: 		}
0x4324	0xE1B8    B	L_paint26
;paint.c, 58 :: 		else if((x_tft>=215)&&(x_tft<=270)&&(y_tft<=30)&&(y_tft>=0))
L__paint123:
L__paint122:
L__paint121:
L__paint120:
;paint.c, 64 :: 		else if((x_tft>=270)&&(x_tft<=330)&&(y_tft<=30)&&(y_tft>=0))
0x4326	0x483C    LDR	R0, [PC, #240]
0x4328	0xF9B00000  LDRSH	R0, [R0, #0]
0x432C	0xF5B07F87  CMP	R0, #270
0x4330	0xDB1D    BLT	L__paint127
0x4332	0x4839    LDR	R0, [PC, #228]
0x4334	0xF9B00000  LDRSH	R0, [R0, #0]
0x4338	0xF5B07FA5  CMP	R0, #330
0x433C	0xDC17    BGT	L__paint126
0x433E	0x4835    LDR	R0, [PC, #212]
0x4340	0xF9B00000  LDRSH	R0, [R0, #0]
0x4344	0x281E    CMP	R0, #30
0x4346	0xDC12    BGT	L__paint125
0x4348	0x4832    LDR	R0, [PC, #200]
0x434A	0xF9B00000  LDRSH	R0, [R0, #0]
0x434E	0x2800    CMP	R0, #0
0x4350	0xDB0D    BLT	L__paint124
L__paint93:
;paint.c, 66 :: 		TFT_Set_Pen(CL_YELLOW, size);
0x4352	0x4832    LDR	R0, [PC, #200]
0x4354	0x7800    LDRB	R0, [R0, #0]
0x4356	0xB2C1    UXTB	R1, R0
0x4358	0xF64F70E0  MOVW	R0, #65504
0x435C	0xF7FEFC78  BL	_TFT_Set_Pen+0
;paint.c, 67 :: 		erase=0;
0x4360	0x2000    MOVS	R0, #0
0x4362	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 68 :: 		indicator=5;
0x4366	0x2105    MOVS	R1, #5
0x4368	0x482D    LDR	R0, [PC, #180]
0x436A	0x7001    STRB	R1, [R0, #0]
;paint.c, 69 :: 		}
0x436C	0xE194    B	L_paint30
;paint.c, 64 :: 		else if((x_tft>=270)&&(x_tft<=330)&&(y_tft<=30)&&(y_tft>=0))
L__paint127:
L__paint126:
L__paint125:
L__paint124:
;paint.c, 72 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=42)&&(y_tft<=75))
0x436E	0x482A    LDR	R0, [PC, #168]
0x4370	0xF9B00000  LDRSH	R0, [R0, #0]
0x4374	0x2800    CMP	R0, #0
0x4376	0xDB15    BLT	L__paint131
0x4378	0x4827    LDR	R0, [PC, #156]
0x437A	0xF9B00000  LDRSH	R0, [R0, #0]
0x437E	0x2832    CMP	R0, #50
0x4380	0xDC10    BGT	L__paint130
0x4382	0x4824    LDR	R0, [PC, #144]
0x4384	0xF9B00000  LDRSH	R0, [R0, #0]
0x4388	0x282A    CMP	R0, #42
0x438A	0xDB0B    BLT	L__paint129
0x438C	0x4821    LDR	R0, [PC, #132]
0x438E	0xF9B00000  LDRSH	R0, [R0, #0]
0x4392	0x284B    CMP	R0, #75
0x4394	0xDC06    BGT	L__paint128
L__paint92:
;paint.c, 74 :: 		size=2;
0x4396	0x2102    MOVS	R1, #2
0x4398	0x4820    LDR	R0, [PC, #128]
0x439A	0x7001    STRB	R1, [R0, #0]
;paint.c, 75 :: 		erase=0;
0x439C	0x2000    MOVS	R0, #0
0x439E	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 76 :: 		}
0x43A2	0xE179    B	L_paint34
;paint.c, 72 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=42)&&(y_tft<=75))
L__paint131:
L__paint130:
L__paint129:
L__paint128:
;paint.c, 77 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=75)&&(y_tft<=108))
0x43A4	0x481C    LDR	R0, [PC, #112]
0x43A6	0xF9B00000  LDRSH	R0, [R0, #0]
0x43AA	0x2800    CMP	R0, #0
0x43AC	0xDB15    BLT	L__paint135
0x43AE	0x481A    LDR	R0, [PC, #104]
0x43B0	0xF9B00000  LDRSH	R0, [R0, #0]
0x43B4	0x2832    CMP	R0, #50
0x43B6	0xDC10    BGT	L__paint134
0x43B8	0x4816    LDR	R0, [PC, #88]
0x43BA	0xF9B00000  LDRSH	R0, [R0, #0]
0x43BE	0x284B    CMP	R0, #75
0x43C0	0xDB0B    BLT	L__paint133
0x43C2	0x4814    LDR	R0, [PC, #80]
0x43C4	0xF9B00000  LDRSH	R0, [R0, #0]
0x43C8	0x286C    CMP	R0, #108
0x43CA	0xDC06    BGT	L__paint132
L__paint91:
;paint.c, 79 :: 		size=5;
0x43CC	0x2105    MOVS	R1, #5
0x43CE	0x4813    LDR	R0, [PC, #76]
0x43D0	0x7001    STRB	R1, [R0, #0]
;paint.c, 80 :: 		erase=0;
0x43D2	0x2000    MOVS	R0, #0
0x43D4	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 81 :: 		}
0x43D8	0xE15E    B	L_paint38
;paint.c, 77 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=75)&&(y_tft<=108))
L__paint135:
L__paint134:
L__paint133:
L__paint132:
;paint.c, 82 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=108)&&(y_tft<=141))
0x43DA	0x480F    LDR	R0, [PC, #60]
0x43DC	0xF9B00000  LDRSH	R0, [R0, #0]
0x43E0	0x2800    CMP	R0, #0
0x43E2	0xDB22    BLT	L__paint139
0x43E4	0x480C    LDR	R0, [PC, #48]
0x43E6	0xF9B00000  LDRSH	R0, [R0, #0]
0x43EA	0x2832    CMP	R0, #50
0x43EC	0xDC1D    BGT	L__paint138
0x43EE	0x4809    LDR	R0, [PC, #36]
0x43F0	0xF9B00000  LDRSH	R0, [R0, #0]
0x43F4	0x286C    CMP	R0, #108
0x43F6	0xDB18    BLT	L__paint137
0x43F8	0x4806    LDR	R0, [PC, #24]
0x43FA	0xF9B00000  LDRSH	R0, [R0, #0]
0x43FE	0x288D    CMP	R0, #141
0x4400	0xDC13    BGT	L__paint136
L__paint90:
;paint.c, 84 :: 		size=10;
0x4402	0x210A    MOVS	R1, #10
0x4404	0x4805    LDR	R0, [PC, #20]
0x4406	0x7001    STRB	R1, [R0, #0]
;paint.c, 85 :: 		erase=0;
0x4408	0x2000    MOVS	R0, #0
0x440A	0xE00B    B	#22
0x440C	0x015C2000  	_count+0
0x4410	0x002D2000  	_paint_flag+0
0x4414	0x00282000  	_y_tft+0
0x4418	0x00262000  	_x_tft+0
0x441C	0x009D2000  	_size+0
0x4420	0x015B2000  	_indicator+0
0x4424	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 86 :: 		}
0x4428	0xE136    B	L_paint42
;paint.c, 82 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=108)&&(y_tft<=141))
L__paint139:
L__paint138:
L__paint137:
L__paint136:
;paint.c, 88 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=141)&&(y_tft<=174))
0x442A	0x489E    LDR	R0, [PC, #632]
0x442C	0xF9B00000  LDRSH	R0, [R0, #0]
0x4430	0x2800    CMP	R0, #0
0x4432	0xDB15    BLT	L__paint143
0x4434	0x489B    LDR	R0, [PC, #620]
0x4436	0xF9B00000  LDRSH	R0, [R0, #0]
0x443A	0x2832    CMP	R0, #50
0x443C	0xDC10    BGT	L__paint142
0x443E	0x489A    LDR	R0, [PC, #616]
0x4440	0xF9B00000  LDRSH	R0, [R0, #0]
0x4444	0x288D    CMP	R0, #141
0x4446	0xDB0B    BLT	L__paint141
0x4448	0x4897    LDR	R0, [PC, #604]
0x444A	0xF9B00000  LDRSH	R0, [R0, #0]
0x444E	0x28AE    CMP	R0, #174
0x4450	0xDC06    BGT	L__paint140
L__paint89:
;paint.c, 90 :: 		askal=0;
0x4452	0x2000    MOVS	R0, #0
0x4454	0xF88D0005  STRB	R0, [SP, #5]
;paint.c, 91 :: 		erase=0;
0x4458	0x2000    MOVS	R0, #0
0x445A	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 92 :: 		}
0x445E	0xE11B    B	L_paint46
;paint.c, 88 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=141)&&(y_tft<=174))
L__paint143:
L__paint142:
L__paint141:
L__paint140:
;paint.c, 93 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=141)&&(y_tft<=174))
0x4460	0x4890    LDR	R0, [PC, #576]
0x4462	0xF9B00000  LDRSH	R0, [R0, #0]
0x4466	0x2800    CMP	R0, #0
0x4468	0xDB15    BLT	L__paint147
0x446A	0x488E    LDR	R0, [PC, #568]
0x446C	0xF9B00000  LDRSH	R0, [R0, #0]
0x4470	0x2832    CMP	R0, #50
0x4472	0xDC10    BGT	L__paint146
0x4474	0x488C    LDR	R0, [PC, #560]
0x4476	0xF9B00000  LDRSH	R0, [R0, #0]
0x447A	0x288D    CMP	R0, #141
0x447C	0xDB0B    BLT	L__paint145
0x447E	0x488A    LDR	R0, [PC, #552]
0x4480	0xF9B00000  LDRSH	R0, [R0, #0]
0x4484	0x28AE    CMP	R0, #174
0x4486	0xDC06    BGT	L__paint144
L__paint88:
;paint.c, 95 :: 		askal=0;
0x4488	0x2000    MOVS	R0, #0
0x448A	0xF88D0005  STRB	R0, [SP, #5]
;paint.c, 96 :: 		erase=0;
0x448E	0x2000    MOVS	R0, #0
0x4490	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 97 :: 		}
0x4494	0xE100    B	L_paint50
;paint.c, 93 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=141)&&(y_tft<=174))
L__paint147:
L__paint146:
L__paint145:
L__paint144:
;paint.c, 98 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=174)&&(y_tft<=207))
0x4496	0x4883    LDR	R0, [PC, #524]
0x4498	0xF9B00000  LDRSH	R0, [R0, #0]
0x449C	0x2800    CMP	R0, #0
0x449E	0xDB15    BLT	L__paint151
0x44A0	0x4880    LDR	R0, [PC, #512]
0x44A2	0xF9B00000  LDRSH	R0, [R0, #0]
0x44A6	0x2832    CMP	R0, #50
0x44A8	0xDC10    BGT	L__paint150
0x44AA	0x487F    LDR	R0, [PC, #508]
0x44AC	0xF9B00000  LDRSH	R0, [R0, #0]
0x44B0	0x28AE    CMP	R0, #174
0x44B2	0xDB0B    BLT	L__paint149
0x44B4	0x487C    LDR	R0, [PC, #496]
0x44B6	0xF9B00000  LDRSH	R0, [R0, #0]
0x44BA	0x28CF    CMP	R0, #207
0x44BC	0xDC06    BGT	L__paint148
L__paint87:
;paint.c, 100 :: 		askal=1;
0x44BE	0x2001    MOVS	R0, #1
0x44C0	0xF88D0005  STRB	R0, [SP, #5]
;paint.c, 101 :: 		erase=0;
0x44C4	0x2000    MOVS	R0, #0
0x44C6	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 102 :: 		}
0x44CA	0xE0E5    B	L_paint54
;paint.c, 98 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=174)&&(y_tft<=207))
L__paint151:
L__paint150:
L__paint149:
L__paint148:
;paint.c, 103 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=207)&&(y_tft<=240))
0x44CC	0x4875    LDR	R0, [PC, #468]
0x44CE	0xF9B00000  LDRSH	R0, [R0, #0]
0x44D2	0x2800    CMP	R0, #0
0x44D4	0xDB15    BLT	L__paint155
0x44D6	0x4873    LDR	R0, [PC, #460]
0x44D8	0xF9B00000  LDRSH	R0, [R0, #0]
0x44DC	0x2832    CMP	R0, #50
0x44DE	0xDC10    BGT	L__paint154
0x44E0	0x4871    LDR	R0, [PC, #452]
0x44E2	0xF9B00000  LDRSH	R0, [R0, #0]
0x44E6	0x28CF    CMP	R0, #207
0x44E8	0xDB0B    BLT	L__paint153
0x44EA	0x486F    LDR	R0, [PC, #444]
0x44EC	0xF9B00000  LDRSH	R0, [R0, #0]
0x44F0	0x28F0    CMP	R0, #240
0x44F2	0xDC06    BGT	L__paint152
L__paint86:
;paint.c, 105 :: 		askal=2;
0x44F4	0x2002    MOVS	R0, #2
0x44F6	0xF88D0005  STRB	R0, [SP, #5]
;paint.c, 106 :: 		erase=0;
0x44FA	0x2000    MOVS	R0, #0
0x44FC	0xF88D0004  STRB	R0, [SP, #4]
;paint.c, 107 :: 		}
0x4500	0xE0CA    B	L_paint58
;paint.c, 103 :: 		else if((x_tft>=0)&&(x_tft<=50)&&(y_tft>=207)&&(y_tft<=240))
L__paint155:
L__paint154:
L__paint153:
L__paint152:
;paint.c, 111 :: 		if(y_tft>=50)
0x4502	0x4869    LDR	R0, [PC, #420]
0x4504	0xF9B00000  LDRSH	R0, [R0, #0]
0x4508	0x2832    CMP	R0, #50
0x450A	0xF2C080C5  BLT	L_paint59
;paint.c, 113 :: 		if(erase==1)
0x450E	0xF89D0004  LDRB	R0, [SP, #4]
0x4512	0x2801    CMP	R0, #1
0x4514	0xD135    BNE	L_paint60
;paint.c, 115 :: 		TFT_Set_Pen(CL_White, 10);
0x4516	0x210A    MOVS	R1, #10
0x4518	0xF64F70FF  MOVW	R0, #65535
0x451C	0xF7FEFB98  BL	_TFT_Set_Pen+0
;paint.c, 116 :: 		TFT_Circle(x_tft,y_tft,4);
0x4520	0x4861    LDR	R0, [PC, #388]
0x4522	0x9003    STR	R0, [SP, #12]
0x4524	0xF9B01000  LDRSH	R1, [R0, #0]
0x4528	0x485E    LDR	R0, [PC, #376]
0x452A	0xF9B00000  LDRSH	R0, [R0, #0]
0x452E	0x2204    MOVS	R2, #4
0x4530	0xB212    SXTH	R2, R2
0x4532	0xF7FDFCA5  BL	_TFT_Circle+0
;paint.c, 117 :: 		xPaint[count]=x_tft;
0x4536	0x4A5D    LDR	R2, [PC, #372]
0x4538	0x6810    LDR	R0, [R2, #0]
0x453A	0x0081    LSLS	R1, R0, #2
0x453C	0x485C    LDR	R0, [PC, #368]
0x453E	0x1841    ADDS	R1, R0, R1
0x4540	0x4858    LDR	R0, [PC, #352]
0x4542	0xF9B00000  LDRSH	R0, [R0, #0]
0x4546	0x6008    STR	R0, [R1, #0]
;paint.c, 118 :: 		yPaint[count]=y_tft;
0x4548	0x4610    MOV	R0, R2
0x454A	0x6800    LDR	R0, [R0, #0]
0x454C	0x0081    LSLS	R1, R0, #2
0x454E	0x4859    LDR	R0, [PC, #356]
0x4550	0x1841    ADDS	R1, R0, R1
0x4552	0x9803    LDR	R0, [SP, #12]
0x4554	0xF9B00000  LDRSH	R0, [R0, #0]
0x4558	0x6008    STR	R0, [R1, #0]
;paint.c, 119 :: 		color[count]=0;
0x455A	0x4610    MOV	R0, R2
0x455C	0x6800    LDR	R0, [R0, #0]
0x455E	0x0081    LSLS	R1, R0, #2
0x4560	0x4855    LDR	R0, [PC, #340]
0x4562	0x1841    ADDS	R1, R0, R1
0x4564	0x2000    MOVS	R0, #0
0x4566	0x6008    STR	R0, [R1, #0]
;paint.c, 120 :: 		sizeP[count]=size;
0x4568	0x4610    MOV	R0, R2
0x456A	0x6800    LDR	R0, [R0, #0]
0x456C	0x0081    LSLS	R1, R0, #2
0x456E	0x4853    LDR	R0, [PC, #332]
0x4570	0x1841    ADDS	R1, R0, R1
0x4572	0x4853    LDR	R0, [PC, #332]
0x4574	0x7800    LDRB	R0, [R0, #0]
0x4576	0x6008    STR	R0, [R1, #0]
;paint.c, 121 :: 		count++;
0x4578	0x4610    MOV	R0, R2
0x457A	0x6800    LDR	R0, [R0, #0]
0x457C	0x1C40    ADDS	R0, R0, #1
0x457E	0x6010    STR	R0, [R2, #0]
;paint.c, 122 :: 		}
0x4580	0xE08A    B	L_paint61
L_paint60:
;paint.c, 123 :: 		else if(askal==0)
0x4582	0xF89D0005  LDRB	R0, [SP, #5]
0x4586	0xB998    CBNZ	R0, L_paint62
;paint.c, 125 :: 		TFT_Rectangle(x_tft,y_tft,x_tft+70,y_tft+40);
0x4588	0x4947    LDR	R1, [PC, #284]
0x458A	0xF9B10000  LDRSH	R0, [R1, #0]
0x458E	0xF2000428  ADDW	R4, R0, #40
0x4592	0x4B44    LDR	R3, [PC, #272]
0x4594	0xF9B30000  LDRSH	R0, [R3, #0]
0x4598	0xF2000246  ADDW	R2, R0, #70
0x459C	0x4608    MOV	R0, R1
0x459E	0xF9B01000  LDRSH	R1, [R0, #0]
0x45A2	0x4618    MOV	R0, R3
0x45A4	0xF9B00000  LDRSH	R0, [R0, #0]
0x45A8	0xB223    SXTH	R3, R4
0x45AA	0xF7FDF929  BL	_TFT_Rectangle+0
;paint.c, 126 :: 		}
0x45AE	0xE073    B	L_paint63
L_paint62:
;paint.c, 127 :: 		else if(askal==1)
0x45B0	0xF89D0005  LDRB	R0, [SP, #5]
0x45B4	0x2801    CMP	R0, #1
0x45B6	0xD13A    BNE	L_paint64
;paint.c, 129 :: 		TFT_Line(x_tft+10, y_tft+42, x_tft+30,y_tft+ 42);
0x45B8	0x483B    LDR	R0, [PC, #236]
0x45BA	0xF9B00000  LDRSH	R0, [R0, #0]
0x45BE	0xF200032A  ADDW	R3, R0, #42
0x45C2	0x4A38    LDR	R2, [PC, #224]
0x45C4	0xF9B20000  LDRSH	R0, [R2, #0]
0x45C8	0xF200011E  ADDW	R1, R0, #30
0x45CC	0x4610    MOV	R0, R2
0x45CE	0xF9B00000  LDRSH	R0, [R0, #0]
0x45D2	0x300A    ADDS	R0, #10
0x45D4	0xB20A    SXTH	R2, R1
0x45D6	0xB219    SXTH	R1, R3
0x45D8	0xF7FDFA48  BL	_TFT_Line+0
;paint.c, 130 :: 		TFT_Line(x_tft+10,y_tft+42, x_tft+20, y_tft);
0x45DC	0x4932    LDR	R1, [PC, #200]
0x45DE	0xF9B14000  LDRSH	R4, [R1, #0]
0x45E2	0x4B30    LDR	R3, [PC, #192]
0x45E4	0xF9B30000  LDRSH	R0, [R3, #0]
0x45E8	0xF2000214  ADDW	R2, R0, #20
0x45EC	0x4608    MOV	R0, R1
0x45EE	0xF9B00000  LDRSH	R0, [R0, #0]
0x45F2	0xF200012A  ADDW	R1, R0, #42
0x45F6	0x4618    MOV	R0, R3
0x45F8	0xF9B00000  LDRSH	R0, [R0, #0]
0x45FC	0x300A    ADDS	R0, #10
0x45FE	0xB223    SXTH	R3, R4
0x4600	0xF7FDFA34  BL	_TFT_Line+0
;paint.c, 131 :: 		TFT_Line(x_tft+20, y_tft, x_tft+30,y_tft+ 42);
0x4604	0x4928    LDR	R1, [PC, #160]
0x4606	0xF9B10000  LDRSH	R0, [R1, #0]
0x460A	0xF200042A  ADDW	R4, R0, #42
0x460E	0x4B25    LDR	R3, [PC, #148]
0x4610	0xF9B30000  LDRSH	R0, [R3, #0]
0x4614	0xF200021E  ADDW	R2, R0, #30
0x4618	0x4608    MOV	R0, R1
0x461A	0xF9B01000  LDRSH	R1, [R0, #0]
0x461E	0x4618    MOV	R0, R3
0x4620	0xF9B00000  LDRSH	R0, [R0, #0]
0x4624	0x3014    ADDS	R0, #20
0x4626	0xB223    SXTH	R3, R4
0x4628	0xF7FDFA20  BL	_TFT_Line+0
;paint.c, 132 :: 		}
0x462C	0xE034    B	L_paint65
L_paint64:
;paint.c, 133 :: 		else if(askal==2)
0x462E	0xF89D0005  LDRB	R0, [SP, #5]
0x4632	0x2802    CMP	R0, #2
0x4634	0xD130    BNE	L_paint66
;paint.c, 135 :: 		TFT_Circle(x_tft,y_tft,1);
0x4636	0x481C    LDR	R0, [PC, #112]
0x4638	0x9003    STR	R0, [SP, #12]
0x463A	0xF9B01000  LDRSH	R1, [R0, #0]
0x463E	0x4819    LDR	R0, [PC, #100]
0x4640	0xF9B00000  LDRSH	R0, [R0, #0]
0x4644	0x2201    MOVS	R2, #1
0x4646	0xB212    SXTH	R2, R2
0x4648	0xF7FDFC1A  BL	_TFT_Circle+0
;paint.c, 137 :: 		xPaint[count]=x_tft;
0x464C	0x4A17    LDR	R2, [PC, #92]
0x464E	0x6810    LDR	R0, [R2, #0]
0x4650	0x0081    LSLS	R1, R0, #2
0x4652	0x4817    LDR	R0, [PC, #92]
0x4654	0x1841    ADDS	R1, R0, R1
0x4656	0x4813    LDR	R0, [PC, #76]
0x4658	0xF9B00000  LDRSH	R0, [R0, #0]
0x465C	0x6008    STR	R0, [R1, #0]
;paint.c, 138 :: 		yPaint[count]=y_tft;
0x465E	0x4610    MOV	R0, R2
0x4660	0x6800    LDR	R0, [R0, #0]
0x4662	0x0081    LSLS	R1, R0, #2
0x4664	0x4813    LDR	R0, [PC, #76]
0x4666	0x1841    ADDS	R1, R0, R1
0x4668	0x9803    LDR	R0, [SP, #12]
0x466A	0xF9B00000  LDRSH	R0, [R0, #0]
0x466E	0x6008    STR	R0, [R1, #0]
;paint.c, 139 :: 		color[count]=indicator;
0x4670	0x4610    MOV	R0, R2
0x4672	0x6800    LDR	R0, [R0, #0]
0x4674	0x0081    LSLS	R1, R0, #2
0x4676	0x4810    LDR	R0, [PC, #64]
0x4678	0x1841    ADDS	R1, R0, R1
0x467A	0x4812    LDR	R0, [PC, #72]
0x467C	0x7800    LDRB	R0, [R0, #0]
0x467E	0x6008    STR	R0, [R1, #0]
;paint.c, 140 :: 		sizeP[count]=size;
0x4680	0x4610    MOV	R0, R2
0x4682	0x6800    LDR	R0, [R0, #0]
0x4684	0x0081    LSLS	R1, R0, #2
0x4686	0x480D    LDR	R0, [PC, #52]
0x4688	0x1841    ADDS	R1, R0, R1
0x468A	0x480D    LDR	R0, [PC, #52]
0x468C	0x7800    LDRB	R0, [R0, #0]
0x468E	0x6008    STR	R0, [R1, #0]
;paint.c, 141 :: 		count++;
0x4690	0x4610    MOV	R0, R2
0x4692	0x6800    LDR	R0, [R0, #0]
0x4694	0x1C40    ADDS	R0, R0, #1
0x4696	0x6010    STR	R0, [R2, #0]
;paint.c, 142 :: 		}
L_paint66:
L_paint65:
L_paint63:
L_paint61:
;paint.c, 143 :: 		}
L_paint59:
;paint.c, 145 :: 		}
L_paint58:
L_paint54:
L_paint50:
L_paint46:
L_paint42:
L_paint38:
L_paint34:
L_paint30:
L_paint26:
L_paint22:
L_paint18:
L_paint14:
L_paint10:
L_paint6:
;paint.c, 148 :: 		}
L_paint2:
;paint.c, 149 :: 		}
0x4698	0xE56E    B	L_paint0
L_paint1:
;paint.c, 150 :: 		}  //end of paint
L_end_paint:
0x469A	0xF8DDE000  LDR	LR, [SP, #0]
0x469E	0xB004    ADD	SP, SP, #16
0x46A0	0x4770    BX	LR
0x46A2	0xBF00    NOP
0x46A4	0x00262000  	_x_tft+0
0x46A8	0x00282000  	_y_tft+0
0x46AC	0x015C2000  	_count+0
0x46B0	0x11002000  	_xPaint+0
0x46B4	0x20A02000  	_yPaint+0
0x46B8	0x01602000  	_color+0
0x46BC	0x30402000  	_sizeP+0
0x46C0	0x009D2000  	_size+0
0x46C4	0x015B2000  	_indicator+0
; end of _paint
_paint_module2:
;modules_screens.c, 109 :: 		void paint_module2()
0x3EA4	0xB081    SUB	SP, SP, #4
0x3EA6	0xF8CDE000  STR	LR, [SP, #0]
;modules_screens.c, 111 :: 		TFT_Fill_Screen(CL_Blue);
0x3EAA	0xF240001F  MOVW	R0, #31
0x3EAE	0xF000FCA5  BL	_TFT_Fill_Screen+0
;modules_screens.c, 112 :: 		TFT_Write_Text("saved",120,60);
0x3EB2	0x480F    LDR	R0, [PC, #60]
0x3EB4	0x223C    MOVS	R2, #60
0x3EB6	0x2178    MOVS	R1, #120
0x3EB8	0xF000FE10  BL	_TFT_Write_Text+0
;modules_screens.c, 113 :: 		TFT_Write_Text("continue",120,180);
0x3EBC	0x480D    LDR	R0, [PC, #52]
0x3EBE	0x22B4    MOVS	R2, #180
0x3EC0	0x2178    MOVS	R1, #120
0x3EC2	0xF000FE0B  BL	_TFT_Write_Text+0
;modules_screens.c, 114 :: 		TFT_Line(0,120,320,120);
0x3EC6	0x2378    MOVS	R3, #120
0x3EC8	0xB21B    SXTH	R3, R3
0x3ECA	0xF2401240  MOVW	R2, #320
0x3ECE	0xB212    SXTH	R2, R2
0x3ED0	0x2178    MOVS	R1, #120
0x3ED2	0xB209    SXTH	R1, R1
0x3ED4	0x2000    MOVS	R0, #0
0x3ED6	0xB200    SXTH	R0, R0
0x3ED8	0xF7FDFDC8  BL	_TFT_Line+0
;modules_screens.c, 116 :: 		TFT_Write_Text("here to back",235,220);
0x3EDC	0x4806    LDR	R0, [PC, #24]
0x3EDE	0x22DC    MOVS	R2, #220
0x3EE0	0x21EB    MOVS	R1, #235
0x3EE2	0xF000FDFB  BL	_TFT_Write_Text+0
;modules_screens.c, 118 :: 		}
L_end_paint_module2:
0x3EE6	0xF8DDE000  LDR	LR, [SP, #0]
0x3EEA	0xB001    ADD	SP, SP, #4
0x3EEC	0x4770    BX	LR
0x3EEE	0xBF00    NOP
0x3EF0	0x004B2000  	?lstr16_modules_screens+0
0x3EF4	0x00512000  	?lstr17_modules_screens+0
0x3EF8	0x005A2000  	?lstr18_modules_screens+0
; end of _paint_module2
_paint2:
;paint.c, 153 :: 		void paint2()
0x3CB4	0xB082    SUB	SP, SP, #8
0x3CB6	0xF8CDE000  STR	LR, [SP, #0]
;paint.c, 155 :: 		x_tft=500;
0x3CBA	0xF24011F4  MOVW	R1, #500
0x3CBE	0xB209    SXTH	R1, R1
0x3CC0	0x4871    LDR	R0, [PC, #452]
0x3CC2	0x8001    STRH	R1, [R0, #0]
;paint.c, 156 :: 		y_TFT=500;
0x3CC4	0xF24011F4  MOVW	R1, #500
0x3CC8	0xB209    SXTH	R1, R1
0x3CCA	0x4870    LDR	R0, [PC, #448]
0x3CCC	0x8001    STRH	R1, [R0, #0]
;paint.c, 157 :: 		while(x_tft==500&&y_tft==500)
L_paint267:
0x3CCE	0x486E    LDR	R0, [PC, #440]
0x3CD0	0xF9B00000  LDRSH	R0, [R0, #0]
0x3CD4	0xF5B07FFA  CMP	R0, #500
0x3CD8	0xD10D    BNE	L__paint2158
0x3CDA	0x486C    LDR	R0, [PC, #432]
0x3CDC	0xF9B00000  LDRSH	R0, [R0, #0]
0x3CE0	0xF5B07FFA  CMP	R0, #500
0x3CE4	0xD107    BNE	L__paint2157
L__paint2156:
;paint.c, 159 :: 		if(TP_TFT_Press_Detect())
0x3CE6	0xF001F8A9  BL	_TP_TFT_Press_Detect+0
0x3CEA	0xB118    CBZ	R0, L_paint271
;paint.c, 161 :: 		TP_TFT_Get_Coordinates(&x_tft,&y_tft);
0x3CEC	0x4967    LDR	R1, [PC, #412]
0x3CEE	0x4866    LDR	R0, [PC, #408]
0x3CF0	0xF000FF8C  BL	_TP_TFT_Get_Coordinates+0
;paint.c, 162 :: 		}
L_paint271:
;paint.c, 163 :: 		}
0x3CF4	0xE7EB    B	L_paint267
;paint.c, 157 :: 		while(x_tft==500&&y_tft==500)
L__paint2158:
L__paint2157:
;paint.c, 164 :: 		paint_module();
0x3CF6	0xF000F901  BL	_paint_module+0
;paint.c, 165 :: 		for(i=0;i<count;i++)
; i start address is: 12 (R3)
0x3CFA	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_paint272:
; i start address is: 12 (R3)
0x3CFC	0x4864    LDR	R0, [PC, #400]
0x3CFE	0x6800    LDR	R0, [R0, #0]
0x3D00	0x4283    CMP	R3, R0
0x3D02	0xF08080BB  BCS	L_paint273
;paint.c, 167 :: 		if(color[i]==0) {  TFT_Set_Pen(CL_White, 10); TFT_Circle(xPaint[i],yPaint[i],4);}
0x3D06	0x0099    LSLS	R1, R3, #2
0x3D08	0x4862    LDR	R0, [PC, #392]
0x3D0A	0x1840    ADDS	R0, R0, R1
0x3D0C	0x6800    LDR	R0, [R0, #0]
0x3D0E	0xB9A0    CBNZ	R0, L_paint275
0x3D10	0x210A    MOVS	R1, #10
0x3D12	0xF64F70FF  MOVW	R0, #65535
0x3D16	0xF7FEFF9B  BL	_TFT_Set_Pen+0
0x3D1A	0x009A    LSLS	R2, R3, #2
0x3D1C	0x485E    LDR	R0, [PC, #376]
0x3D1E	0x1880    ADDS	R0, R0, R2
0x3D20	0x6800    LDR	R0, [R0, #0]
0x3D22	0xB201    SXTH	R1, R0
0x3D24	0x485D    LDR	R0, [PC, #372]
0x3D26	0x1880    ADDS	R0, R0, R2
0x3D28	0x6800    LDR	R0, [R0, #0]
0x3D2A	0xB200    SXTH	R0, R0
0x3D2C	0x9301    STR	R3, [SP, #4]
0x3D2E	0x2204    MOVS	R2, #4
0x3D30	0xB212    SXTH	R2, R2
0x3D32	0xF7FEF8A5  BL	_TFT_Circle+0
0x3D36	0x9B01    LDR	R3, [SP, #4]
0x3D38	0xE09E    B	L_paint276
L_paint275:
;paint.c, 168 :: 		else if(color[i]==1) {  TFT_Set_Pen(CL_AQUA,  sizeP[i]); TFT_Circle(xPaint[i],yPaint[i],1);}
0x3D3A	0x0099    LSLS	R1, R3, #2
0x3D3C	0x4855    LDR	R0, [PC, #340]
0x3D3E	0x1840    ADDS	R0, R0, R1
0x3D40	0x6800    LDR	R0, [R0, #0]
0x3D42	0x2801    CMP	R0, #1
0x3D44	0xD119    BNE	L_paint277
0x3D46	0x0099    LSLS	R1, R3, #2
0x3D48	0x4855    LDR	R0, [PC, #340]
0x3D4A	0x1840    ADDS	R0, R0, R1
0x3D4C	0x6800    LDR	R0, [R0, #0]
0x3D4E	0xB2C0    UXTB	R0, R0
0x3D50	0xB2C1    UXTB	R1, R0
0x3D52	0xF64070FF  MOVW	R0, #4095
0x3D56	0xF7FEFF7B  BL	_TFT_Set_Pen+0
0x3D5A	0x009A    LSLS	R2, R3, #2
0x3D5C	0x484E    LDR	R0, [PC, #312]
0x3D5E	0x1880    ADDS	R0, R0, R2
0x3D60	0x6800    LDR	R0, [R0, #0]
0x3D62	0xB201    SXTH	R1, R0
0x3D64	0x484D    LDR	R0, [PC, #308]
0x3D66	0x1880    ADDS	R0, R0, R2
0x3D68	0x6800    LDR	R0, [R0, #0]
0x3D6A	0xB200    SXTH	R0, R0
0x3D6C	0x9301    STR	R3, [SP, #4]
0x3D6E	0x2201    MOVS	R2, #1
0x3D70	0xB212    SXTH	R2, R2
0x3D72	0xF7FEF885  BL	_TFT_Circle+0
0x3D76	0x9B01    LDR	R3, [SP, #4]
0x3D78	0xE07E    B	L_paint278
L_paint277:
;paint.c, 169 :: 		else if(color[i]==2) {   TFT_Set_Pen(CL_FUCHSIA, sizeP[i]); TFT_Circle(xPaint[i],yPaint[i],1);   }
0x3D7A	0x0099    LSLS	R1, R3, #2
0x3D7C	0x4845    LDR	R0, [PC, #276]
0x3D7E	0x1840    ADDS	R0, R0, R1
0x3D80	0x6800    LDR	R0, [R0, #0]
0x3D82	0x2802    CMP	R0, #2
0x3D84	0xD119    BNE	L_paint279
0x3D86	0x0099    LSLS	R1, R3, #2
0x3D88	0x4845    LDR	R0, [PC, #276]
0x3D8A	0x1840    ADDS	R0, R0, R1
0x3D8C	0x6800    LDR	R0, [R0, #0]
0x3D8E	0xB2C0    UXTB	R0, R0
0x3D90	0xB2C1    UXTB	R1, R0
0x3D92	0xF64F001F  MOVW	R0, #63519
0x3D96	0xF7FEFF5B  BL	_TFT_Set_Pen+0
0x3D9A	0x009A    LSLS	R2, R3, #2
0x3D9C	0x483E    LDR	R0, [PC, #248]
0x3D9E	0x1880    ADDS	R0, R0, R2
0x3DA0	0x6800    LDR	R0, [R0, #0]
0x3DA2	0xB201    SXTH	R1, R0
0x3DA4	0x483D    LDR	R0, [PC, #244]
0x3DA6	0x1880    ADDS	R0, R0, R2
0x3DA8	0x6800    LDR	R0, [R0, #0]
0x3DAA	0xB200    SXTH	R0, R0
0x3DAC	0x9301    STR	R3, [SP, #4]
0x3DAE	0x2201    MOVS	R2, #1
0x3DB0	0xB212    SXTH	R2, R2
0x3DB2	0xF7FEF865  BL	_TFT_Circle+0
0x3DB6	0x9B01    LDR	R3, [SP, #4]
0x3DB8	0xE05E    B	L_paint280
L_paint279:
;paint.c, 170 :: 		else  if(color[i]==3) {   TFT_Set_Pen(CL_GRAY, sizeP[i]); TFT_Circle(xPaint[i],yPaint[i],1);   }
0x3DBA	0x0099    LSLS	R1, R3, #2
0x3DBC	0x4835    LDR	R0, [PC, #212]
0x3DBE	0x1840    ADDS	R0, R0, R1
0x3DC0	0x6800    LDR	R0, [R0, #0]
0x3DC2	0x2803    CMP	R0, #3
0x3DC4	0xD119    BNE	L_paint281
0x3DC6	0x0099    LSLS	R1, R3, #2
0x3DC8	0x4835    LDR	R0, [PC, #212]
0x3DCA	0x1840    ADDS	R0, R0, R1
0x3DCC	0x6800    LDR	R0, [R0, #0]
0x3DCE	0xB2C0    UXTB	R0, R0
0x3DD0	0xB2C1    UXTB	R1, R0
0x3DD2	0xF2484010  MOVW	R0, #33808
0x3DD6	0xF7FEFF3B  BL	_TFT_Set_Pen+0
0x3DDA	0x009A    LSLS	R2, R3, #2
0x3DDC	0x482E    LDR	R0, [PC, #184]
0x3DDE	0x1880    ADDS	R0, R0, R2
0x3DE0	0x6800    LDR	R0, [R0, #0]
0x3DE2	0xB201    SXTH	R1, R0
0x3DE4	0x482D    LDR	R0, [PC, #180]
0x3DE6	0x1880    ADDS	R0, R0, R2
0x3DE8	0x6800    LDR	R0, [R0, #0]
0x3DEA	0xB200    SXTH	R0, R0
0x3DEC	0x9301    STR	R3, [SP, #4]
0x3DEE	0x2201    MOVS	R2, #1
0x3DF0	0xB212    SXTH	R2, R2
0x3DF2	0xF7FEF845  BL	_TFT_Circle+0
0x3DF6	0x9B01    LDR	R3, [SP, #4]
0x3DF8	0xE03E    B	L_paint282
L_paint281:
;paint.c, 171 :: 		else  if(color[i]==4) {   TFT_Set_Pen(CL_RED, sizeP[i]); TFT_Circle(xPaint[i],yPaint[i],1);   }
0x3DFA	0x0099    LSLS	R1, R3, #2
0x3DFC	0x4825    LDR	R0, [PC, #148]
0x3DFE	0x1840    ADDS	R0, R0, R1
0x3E00	0x6800    LDR	R0, [R0, #0]
0x3E02	0x2804    CMP	R0, #4
0x3E04	0xD119    BNE	L_paint283
0x3E06	0x0099    LSLS	R1, R3, #2
0x3E08	0x4825    LDR	R0, [PC, #148]
0x3E0A	0x1840    ADDS	R0, R0, R1
0x3E0C	0x6800    LDR	R0, [R0, #0]
0x3E0E	0xB2C0    UXTB	R0, R0
0x3E10	0xB2C1    UXTB	R1, R0
0x3E12	0xF64F0000  MOVW	R0, #63488
0x3E16	0xF7FEFF1B  BL	_TFT_Set_Pen+0
0x3E1A	0x009A    LSLS	R2, R3, #2
0x3E1C	0x481E    LDR	R0, [PC, #120]
0x3E1E	0x1880    ADDS	R0, R0, R2
0x3E20	0x6800    LDR	R0, [R0, #0]
0x3E22	0xB201    SXTH	R1, R0
0x3E24	0x481D    LDR	R0, [PC, #116]
0x3E26	0x1880    ADDS	R0, R0, R2
0x3E28	0x6800    LDR	R0, [R0, #0]
0x3E2A	0xB200    SXTH	R0, R0
0x3E2C	0x9301    STR	R3, [SP, #4]
0x3E2E	0x2201    MOVS	R2, #1
0x3E30	0xB212    SXTH	R2, R2
0x3E32	0xF7FEF825  BL	_TFT_Circle+0
0x3E36	0x9B01    LDR	R3, [SP, #4]
0x3E38	0xE01E    B	L_paint284
L_paint283:
;paint.c, 172 :: 		else  if(color[i]==5) {   TFT_Set_Pen(CL_YELLOW, sizeP[i]); TFT_Circle(xPaint[i],yPaint[i],1);   }
0x3E3A	0x0099    LSLS	R1, R3, #2
0x3E3C	0x4815    LDR	R0, [PC, #84]
0x3E3E	0x1840    ADDS	R0, R0, R1
0x3E40	0x6800    LDR	R0, [R0, #0]
0x3E42	0x2805    CMP	R0, #5
0x3E44	0xD118    BNE	L_paint285
0x3E46	0x0099    LSLS	R1, R3, #2
0x3E48	0x4815    LDR	R0, [PC, #84]
0x3E4A	0x1840    ADDS	R0, R0, R1
0x3E4C	0x6800    LDR	R0, [R0, #0]
0x3E4E	0xB2C0    UXTB	R0, R0
0x3E50	0xB2C1    UXTB	R1, R0
0x3E52	0xF64F70E0  MOVW	R0, #65504
0x3E56	0xF7FEFEFB  BL	_TFT_Set_Pen+0
0x3E5A	0x009A    LSLS	R2, R3, #2
0x3E5C	0x480E    LDR	R0, [PC, #56]
0x3E5E	0x1880    ADDS	R0, R0, R2
0x3E60	0x6800    LDR	R0, [R0, #0]
0x3E62	0xB201    SXTH	R1, R0
0x3E64	0x480D    LDR	R0, [PC, #52]
0x3E66	0x1880    ADDS	R0, R0, R2
0x3E68	0x6800    LDR	R0, [R0, #0]
0x3E6A	0xB200    SXTH	R0, R0
0x3E6C	0x9301    STR	R3, [SP, #4]
0x3E6E	0x2201    MOVS	R2, #1
0x3E70	0xB212    SXTH	R2, R2
0x3E72	0xF7FEF805  BL	_TFT_Circle+0
0x3E76	0x9B01    LDR	R3, [SP, #4]
L_paint285:
L_paint284:
L_paint282:
L_paint280:
L_paint278:
L_paint276:
;paint.c, 165 :: 		for(i=0;i<count;i++)
0x3E78	0x1C5B    ADDS	R3, R3, #1
;paint.c, 173 :: 		}
; i end address is: 12 (R3)
0x3E7A	0xE73F    B	L_paint272
L_paint273:
;paint.c, 174 :: 		paint();
0x3E7C	0xF000F970  BL	_paint+0
;paint.c, 177 :: 		}
L_end_paint2:
0x3E80	0xF8DDE000  LDR	LR, [SP, #0]
0x3E84	0xB002    ADD	SP, SP, #8
0x3E86	0x4770    BX	LR
0x3E88	0x00262000  	_x_tft+0
0x3E8C	0x00282000  	_y_tft+0
0x3E90	0x015C2000  	_count+0
0x3E94	0x01602000  	_color+0
0x3E98	0x20A02000  	_yPaint+0
0x3E9C	0x11002000  	_xPaint+0
0x3EA0	0x30402000  	_sizeP+0
; end of _paint2
_comm_module:
;modules_screens.c, 79 :: 		void comm_module()
0x46C8	0xB081    SUB	SP, SP, #4
0x46CA	0xF8CDE000  STR	LR, [SP, #0]
;modules_screens.c, 83 :: 		TFT_Fill_Screen(CL_GRay);
0x46CE	0xF2484010  MOVW	R0, #33808
0x46D2	0xF000F893  BL	_TFT_Fill_Screen+0
;modules_screens.c, 84 :: 		TFT_Rectangle(0,0, 42, 42);
0x46D6	0x232A    MOVS	R3, #42
0x46D8	0xB21B    SXTH	R3, R3
0x46DA	0x222A    MOVS	R2, #42
0x46DC	0xB212    SXTH	R2, R2
0x46DE	0x2100    MOVS	R1, #0
0x46E0	0xB209    SXTH	R1, R1
0x46E2	0x2000    MOVS	R0, #0
0x46E4	0xB200    SXTH	R0, R0
0x46E6	0xF7FDF88B  BL	_TFT_Rectangle+0
;modules_screens.c, 85 :: 		TFT_Write_Text("BACK", 2, 21);
0x46EA	0x483D    LDR	R0, [PC, #244]
0x46EC	0x2215    MOVS	R2, #21
0x46EE	0x2102    MOVS	R1, #2
0x46F0	0xF000F9F4  BL	_TFT_Write_Text+0
;modules_screens.c, 87 :: 		TFT_Rectangle(0,120, 50, 140);
0x46F4	0x238C    MOVS	R3, #140
0x46F6	0xB21B    SXTH	R3, R3
0x46F8	0x2232    MOVS	R2, #50
0x46FA	0xB212    SXTH	R2, R2
0x46FC	0x2178    MOVS	R1, #120
0x46FE	0xB209    SXTH	R1, R1
0x4700	0x2000    MOVS	R0, #0
0x4702	0xB200    SXTH	R0, R0
0x4704	0xF7FDF87C  BL	_TFT_Rectangle+0
;modules_screens.c, 88 :: 		TFT_Write_Text("1", 1, 121);
0x4708	0x4836    LDR	R0, [PC, #216]
0x470A	0x2279    MOVS	R2, #121
0x470C	0x2101    MOVS	R1, #1
0x470E	0xF000F9E5  BL	_TFT_Write_Text+0
;modules_screens.c, 89 :: 		TFT_Rectangle(105,120, 150, 140);
0x4712	0x238C    MOVS	R3, #140
0x4714	0xB21B    SXTH	R3, R3
0x4716	0x2296    MOVS	R2, #150
0x4718	0xB212    SXTH	R2, R2
0x471A	0x2178    MOVS	R1, #120
0x471C	0xB209    SXTH	R1, R1
0x471E	0x2069    MOVS	R0, #105
0x4720	0xB200    SXTH	R0, R0
0x4722	0xF7FDF86D  BL	_TFT_Rectangle+0
;modules_screens.c, 90 :: 		TFT_Write_Text("2",106 , 121);
0x4726	0x4830    LDR	R0, [PC, #192]
0x4728	0x2279    MOVS	R2, #121
0x472A	0x216A    MOVS	R1, #106
0x472C	0xF000F9D6  BL	_TFT_Write_Text+0
;modules_screens.c, 91 :: 		TFT_Rectangle(205,120, 250, 140);
0x4730	0x238C    MOVS	R3, #140
0x4732	0xB21B    SXTH	R3, R3
0x4734	0x22FA    MOVS	R2, #250
0x4736	0xB212    SXTH	R2, R2
0x4738	0x2178    MOVS	R1, #120
0x473A	0xB209    SXTH	R1, R1
0x473C	0x20CD    MOVS	R0, #205
0x473E	0xB200    SXTH	R0, R0
0x4740	0xF7FDF85E  BL	_TFT_Rectangle+0
;modules_screens.c, 92 :: 		TFT_Write_Text("3",206 , 121);
0x4744	0x4829    LDR	R0, [PC, #164]
0x4746	0x2279    MOVS	R2, #121
0x4748	0x21CE    MOVS	R1, #206
0x474A	0xF000F9C7  BL	_TFT_Write_Text+0
;modules_screens.c, 94 :: 		TFT_Rectangle(150,40, 200, 70);
0x474E	0x2346    MOVS	R3, #70
0x4750	0xB21B    SXTH	R3, R3
0x4752	0x22C8    MOVS	R2, #200
0x4754	0xB212    SXTH	R2, R2
0x4756	0x2128    MOVS	R1, #40
0x4758	0xB209    SXTH	R1, R1
0x475A	0x2096    MOVS	R0, #150
0x475C	0xB200    SXTH	R0, R0
0x475E	0xF7FDF84F  BL	_TFT_Rectangle+0
;modules_screens.c, 95 :: 		TFT_Write_Text("start", 151, 41);
0x4762	0x4823    LDR	R0, [PC, #140]
0x4764	0x2229    MOVS	R2, #41
0x4766	0x2197    MOVS	R1, #151
0x4768	0xF000F9B8  BL	_TFT_Write_Text+0
;modules_screens.c, 96 :: 		TFT_Rectangle(150,75, 200, 105);
0x476C	0x2369    MOVS	R3, #105
0x476E	0xB21B    SXTH	R3, R3
0x4770	0x22C8    MOVS	R2, #200
0x4772	0xB212    SXTH	R2, R2
0x4774	0x214B    MOVS	R1, #75
0x4776	0xB209    SXTH	R1, R1
0x4778	0x2096    MOVS	R0, #150
0x477A	0xB200    SXTH	R0, R0
0x477C	0xF7FDF840  BL	_TFT_Rectangle+0
;modules_screens.c, 97 :: 		TFT_Write_Text("end",151 , 76);
0x4780	0x481C    LDR	R0, [PC, #112]
0x4782	0x224C    MOVS	R2, #76
0x4784	0x2197    MOVS	R1, #151
0x4786	0xF000F9A9  BL	_TFT_Write_Text+0
;modules_screens.c, 98 :: 		TFT_Rectangle(150,200, 200, 230);
0x478A	0x23E6    MOVS	R3, #230
0x478C	0xB21B    SXTH	R3, R3
0x478E	0x22C8    MOVS	R2, #200
0x4790	0xB212    SXTH	R2, R2
0x4792	0x21C8    MOVS	R1, #200
0x4794	0xB209    SXTH	R1, R1
0x4796	0x2096    MOVS	R0, #150
0x4798	0xB200    SXTH	R0, R0
0x479A	0xF7FDF831  BL	_TFT_Rectangle+0
;modules_screens.c, 99 :: 		TFT_Write_Text("send",151 , 201);
0x479E	0x4816    LDR	R0, [PC, #88]
0x47A0	0x22C9    MOVS	R2, #201
0x47A2	0x2197    MOVS	R1, #151
0x47A4	0xF000F99A  BL	_TFT_Write_Text+0
;modules_screens.c, 101 :: 		UART1_Init(115200);
0x47A8	0xF44F30E1  MOV	R0, #115200
0x47AC	0xF7FEF8F4  BL	_UART1_Init+0
;modules_screens.c, 102 :: 		Delay_ms(100);
0x47B0	0xF2423753  MOVW	R7, #9043
0x47B4	0xF2C00708  MOVT	R7, #8
L_comm_module0:
0x47B8	0x1E7F    SUBS	R7, R7, #1
0x47BA	0xD1FD    BNE	L_comm_module0
0x47BC	0xBF00    NOP
0x47BE	0xBF00    NOP
0x47C0	0xBF00    NOP
0x47C2	0xBF00    NOP
0x47C4	0xBF00    NOP
0x47C6	0xBF00    NOP
;modules_screens.c, 103 :: 		UART1_Write(13);
0x47C8	0x200D    MOVS	R0, #13
0x47CA	0xF7FFF8B9  BL	_UART1_Write+0
;modules_screens.c, 104 :: 		UART1_Write(10);
0x47CE	0x200A    MOVS	R0, #10
0x47D0	0xF7FFF8B6  BL	_UART1_Write+0
;modules_screens.c, 105 :: 		Init_ADC();
0x47D4	0xF001F8D8  BL	_Init_ADC+0
;modules_screens.c, 108 :: 		}
L_end_comm_module:
0x47D8	0xF8DDE000  LDR	LR, [SP, #0]
0x47DC	0xB001    ADD	SP, SP, #4
0x47DE	0x4770    BX	LR
0x47E0	0x00672000  	?lstr9_modules_screens+0
0x47E4	0x006C2000  	?lstr10_modules_screens+0
0x47E8	0x006E2000  	?lstr11_modules_screens+0
0x47EC	0x00702000  	?lstr12_modules_screens+0
0x47F0	0x00722000  	?lstr13_modules_screens+0
0x47F4	0x00782000  	?lstr14_modules_screens+0
0x47F8	0x007C2000  	?lstr15_modules_screens+0
; end of _comm_module
_UART1_Init:
;__Lib_UART_123_45_6.c, 439 :: 		
; baud_rate start address is: 0 (R0)
0x2998	0xB081    SUB	SP, SP, #4
0x299A	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 440 :: 		
0x299E	0x4A09    LDR	R2, [PC, #36]
0x29A0	0xF2400100  MOVW	R1, #0
0x29A4	0xB404    PUSH	(R2)
0x29A6	0xB402    PUSH	(R1)
0x29A8	0xF2400300  MOVW	R3, #0
0x29AC	0xF2400200  MOVW	R2, #0
0x29B0	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x29B2	0x4805    LDR	R0, [PC, #20]
0x29B4	0xF7FEFC50  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x29B8	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 441 :: 		
L_end_UART1_Init:
0x29BA	0xF8DDE000  LDR	LR, [SP, #0]
0x29BE	0xB001    ADD	SP, SP, #4
0x29C0	0x4770    BX	LR
0x29C2	0xBF00    NOP
0x29C4	0x6B280000  	__GPIO_MODULE_USART1_PA9_10+0
0x29C8	0x10004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1258	0xB08B    SUB	SP, SP, #44
0x125A	0xF8CDE000  STR	LR, [SP, #0]
0x125E	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x1260	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x1264	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x1266	0xAC06    ADD	R4, SP, #24
0x1268	0xF8AD3004  STRH	R3, [SP, #4]
0x126C	0xF8AD2008  STRH	R2, [SP, #8]
0x1270	0x9103    STR	R1, [SP, #12]
0x1272	0x9004    STR	R0, [SP, #16]
0x1274	0x4620    MOV	R0, R4
0x1276	0xF7FFF8A9  BL	_RCC_GetClocksFrequency+0
0x127A	0x9804    LDR	R0, [SP, #16]
0x127C	0x9903    LDR	R1, [SP, #12]
0x127E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1282	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x1286	0x4C71    LDR	R4, [PC, #452]
0x1288	0x42A0    CMP	R0, R4
0x128A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x128C	0x2501    MOVS	R5, #1
0x128E	0xB26D    SXTB	R5, R5
0x1290	0x4C6F    LDR	R4, [PC, #444]
0x1292	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x1294	0x4D6F    LDR	R5, [PC, #444]
0x1296	0x4C70    LDR	R4, [PC, #448]
0x1298	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x129A	0x4D70    LDR	R5, [PC, #448]
0x129C	0x4C70    LDR	R4, [PC, #448]
0x129E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x12A0	0x4D70    LDR	R5, [PC, #448]
0x12A2	0x4C71    LDR	R4, [PC, #452]
0x12A4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x12A6	0x4D71    LDR	R5, [PC, #452]
0x12A8	0x4C71    LDR	R4, [PC, #452]
0x12AA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x12AC	0x9C09    LDR	R4, [SP, #36]
0x12AE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x12B0	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x12B2	0x4C70    LDR	R4, [PC, #448]
0x12B4	0x42A0    CMP	R0, R4
0x12B6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x12B8	0x2501    MOVS	R5, #1
0x12BA	0xB26D    SXTB	R5, R5
0x12BC	0x4C6E    LDR	R4, [PC, #440]
0x12BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x12C0	0x4D6E    LDR	R5, [PC, #440]
0x12C2	0x4C65    LDR	R4, [PC, #404]
0x12C4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x12C6	0x4D6E    LDR	R5, [PC, #440]
0x12C8	0x4C65    LDR	R4, [PC, #404]
0x12CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x12CC	0x4D6D    LDR	R5, [PC, #436]
0x12CE	0x4C66    LDR	R4, [PC, #408]
0x12D0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x12D2	0x4D6D    LDR	R5, [PC, #436]
0x12D4	0x4C66    LDR	R4, [PC, #408]
0x12D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x12D8	0x9C08    LDR	R4, [SP, #32]
0x12DA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x12DC	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x12DE	0x4C6B    LDR	R4, [PC, #428]
0x12E0	0x42A0    CMP	R0, R4
0x12E2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x12E4	0x2501    MOVS	R5, #1
0x12E6	0xB26D    SXTB	R5, R5
0x12E8	0x4C69    LDR	R4, [PC, #420]
0x12EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x12EC	0x4D69    LDR	R5, [PC, #420]
0x12EE	0x4C5A    LDR	R4, [PC, #360]
0x12F0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x12F2	0x4D69    LDR	R5, [PC, #420]
0x12F4	0x4C5A    LDR	R4, [PC, #360]
0x12F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x12F8	0x4D68    LDR	R5, [PC, #416]
0x12FA	0x4C5B    LDR	R4, [PC, #364]
0x12FC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x12FE	0x4D68    LDR	R5, [PC, #416]
0x1300	0x4C5B    LDR	R4, [PC, #364]
0x1302	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x1304	0x9C08    LDR	R4, [SP, #32]
0x1306	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x1308	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x130A	0x4C66    LDR	R4, [PC, #408]
0x130C	0x42A0    CMP	R0, R4
0x130E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x1310	0x2501    MOVS	R5, #1
0x1312	0xB26D    SXTB	R5, R5
0x1314	0x4C64    LDR	R4, [PC, #400]
0x1316	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x1318	0x4D64    LDR	R5, [PC, #400]
0x131A	0x4C4F    LDR	R4, [PC, #316]
0x131C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x131E	0x4D64    LDR	R5, [PC, #400]
0x1320	0x4C4F    LDR	R4, [PC, #316]
0x1322	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x1324	0x4D63    LDR	R5, [PC, #396]
0x1326	0x4C50    LDR	R4, [PC, #320]
0x1328	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x132A	0x4D63    LDR	R5, [PC, #396]
0x132C	0x4C50    LDR	R4, [PC, #320]
0x132E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x1330	0x9C08    LDR	R4, [SP, #32]
0x1332	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x1334	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x1336	0x4C61    LDR	R4, [PC, #388]
0x1338	0x42A0    CMP	R0, R4
0x133A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x133C	0x2501    MOVS	R5, #1
0x133E	0xB26D    SXTB	R5, R5
0x1340	0x4C5F    LDR	R4, [PC, #380]
0x1342	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x1344	0x4D5F    LDR	R5, [PC, #380]
0x1346	0x4C44    LDR	R4, [PC, #272]
0x1348	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x134A	0x4D5F    LDR	R5, [PC, #380]
0x134C	0x4C44    LDR	R4, [PC, #272]
0x134E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x1350	0x4D5E    LDR	R5, [PC, #376]
0x1352	0x4C45    LDR	R4, [PC, #276]
0x1354	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x1356	0x4D5E    LDR	R5, [PC, #376]
0x1358	0x4C45    LDR	R4, [PC, #276]
0x135A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x135C	0x9C08    LDR	R4, [SP, #32]
0x135E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x1360	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x1362	0x4C5C    LDR	R4, [PC, #368]
0x1364	0x42A0    CMP	R0, R4
0x1366	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x1368	0x2501    MOVS	R5, #1
0x136A	0xB26D    SXTB	R5, R5
0x136C	0x4C5A    LDR	R4, [PC, #360]
0x136E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x1370	0x4D5A    LDR	R5, [PC, #360]
0x1372	0x4C39    LDR	R4, [PC, #228]
0x1374	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x1376	0x4D5A    LDR	R5, [PC, #360]
0x1378	0x4C39    LDR	R4, [PC, #228]
0x137A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x137C	0x4D59    LDR	R5, [PC, #356]
0x137E	0x4C3A    LDR	R4, [PC, #232]
0x1380	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x1382	0x4D59    LDR	R5, [PC, #356]
0x1384	0x4C3A    LDR	R4, [PC, #232]
0x1386	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x1388	0x9C09    LDR	R4, [SP, #36]
0x138A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x138C	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x1390	0xF8AD2008  STRH	R2, [SP, #8]
0x1394	0x9103    STR	R1, [SP, #12]
0x1396	0x9004    STR	R0, [SP, #16]
0x1398	0x4630    MOV	R0, R6
0x139A	0xF7FFF865  BL	_GPIO_Alternate_Function_Enable+0
0x139E	0x9804    LDR	R0, [SP, #16]
0x13A0	0x9903    LDR	R1, [SP, #12]
0x13A2	0xF8BD2008  LDRH	R2, [SP, #8]
0x13A6	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x13AA	0xF2000510  ADDW	R5, R0, #16
0x13AE	0x2400    MOVS	R4, #0
0x13B0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x13B2	0xF2000510  ADDW	R5, R0, #16
0x13B6	0x682C    LDR	R4, [R5, #0]
0x13B8	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x13BA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x13BC	0xF200050C  ADDW	R5, R0, #12
0x13C0	0x2400    MOVS	R4, #0
0x13C2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x13C4	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x13C6	0xF4426280  ORR	R2, R2, #1024
0x13CA	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x13CC	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x13CE	0xF200050C  ADDW	R5, R0, #12
0x13D2	0x682C    LDR	R4, [R5, #0]
0x13D4	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x13D6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x13D8	0xF200060C  ADDW	R6, R0, #12
0x13DC	0x2501    MOVS	R5, #1
0x13DE	0x6834    LDR	R4, [R6, #0]
0x13E0	0xF365344D  BFI	R4, R5, #13, #1
0x13E4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x13E6	0xF200060C  ADDW	R6, R0, #12
0x13EA	0x2501    MOVS	R5, #1
0x13EC	0x6834    LDR	R4, [R6, #0]
0x13EE	0xF36504C3  BFI	R4, R5, #3, #1
0x13F2	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x13F4	0xF200060C  ADDW	R6, R0, #12
0x13F8	0x2501    MOVS	R5, #1
0x13FA	0x6834    LDR	R4, [R6, #0]
0x13FC	0xF3650482  BFI	R4, R5, #2, #1
0x1400	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x1402	0xF2000514  ADDW	R5, R0, #20
0x1406	0x2400    MOVS	R4, #0
0x1408	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x140A	0x9D05    LDR	R5, [SP, #20]
0x140C	0x2419    MOVS	R4, #25
0x140E	0x4365    MULS	R5, R4, R5
0x1410	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x1412	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x1416	0x2464    MOVS	R4, #100
0x1418	0xFBB7F4F4  UDIV	R4, R7, R4
0x141C	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x141E	0x0935    LSRS	R5, R6, #4
0x1420	0x2464    MOVS	R4, #100
0x1422	0x436C    MULS	R4, R5, R4
0x1424	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x1426	0x0124    LSLS	R4, R4, #4
0x1428	0xF2040532  ADDW	R5, R4, #50
0x142C	0x2464    MOVS	R4, #100
0x142E	0xFBB5F4F4  UDIV	R4, R5, R4
0x1432	0xF004040F  AND	R4, R4, #15
0x1436	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x143A	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x143E	0xB2A4    UXTH	R4, R4
0x1440	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x1442	0xF8DDE000  LDR	LR, [SP, #0]
0x1446	0xB00B    ADD	SP, SP, #44
0x1448	0x4770    BX	LR
0x144A	0xBF00    NOP
0x144C	0x10004001  	USART1_SR+0
0x1450	0x08904247  	RCC_APB2ENR+0
0x1454	0x39410000  	_UART1_Write+0
0x1458	0x40502000  	_UART_Wr_Ptr+0
0x145C	0xFFFFFFFF  	_UART1_Read+0
0x1460	0x40542000  	_UART_Rd_Ptr+0
0x1464	0xFFFFFFFF  	_UART1_Data_Ready+0
0x1468	0x40582000  	_UART_Rdy_Ptr+0
0x146C	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x1470	0x405C2000  	_UART_Tx_Idle_Ptr+0
0x1474	0x44004000  	USART2_SR+0
0x1478	0x08444247  	RCC_APB1ENR+0
0x147C	0x395D0000  	_UART2_Write+0
0x1480	0xFFFFFFFF  	_UART2_Read+0
0x1484	0xFFFFFFFF  	_UART2_Data_Ready+0
0x1488	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x148C	0x48004000  	USART3_SR+0
0x1490	0x08484247  	RCC_APB1ENR+0
0x1494	0x39250000  	_UART3_Write+0
0x1498	0xFFFFFFFF  	_UART3_Read+0
0x149C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x14A0	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x14A4	0x4C004000  	UART4_SR+0
0x14A8	0x084C4247  	RCC_APB1ENR+0
0x14AC	0x39950000  	_UART4_Write+0
0x14B0	0xFFFFFFFF  	_UART4_Read+0
0x14B4	0xFFFFFFFF  	_UART4_Data_Ready+0
0x14B8	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x14BC	0x50004000  	UART5_SR+0
0x14C0	0x08504247  	RCC_APB1ENR+0
0x14C4	0x39790000  	_UART5_Write+0
0x14C8	0xFFFFFFFF  	_UART5_Read+0
0x14CC	0xFFFFFFFF  	_UART5_Data_Ready+0
0x14D0	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x14D4	0x14004001  	USART6_SR+0
0x14D8	0x08944247  	RCC_APB2ENR+0
0x14DC	0x39090000  	_UART6_Write+0
0x14E0	0xFFFFFFFF  	_UART6_Read+0
0x14E4	0xFFFFFFFF  	_UART6_Data_Ready+0
0x14E8	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0468	0xB083    SUB	SP, SP, #12
0x046A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x046E	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0470	0x00A1    LSLS	R1, R4, #2
0x0472	0x1841    ADDS	R1, R0, R1
0x0474	0x6809    LDR	R1, [R1, #0]
0x0476	0xF1B13FFF  CMP	R1, #-1
0x047A	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x047C	0xF2000134  ADDW	R1, R0, #52
0x0480	0x00A3    LSLS	R3, R4, #2
0x0482	0x18C9    ADDS	R1, R1, R3
0x0484	0x6809    LDR	R1, [R1, #0]
0x0486	0x460A    MOV	R2, R1
0x0488	0x18C1    ADDS	R1, R0, R3
0x048A	0x6809    LDR	R1, [R1, #0]
0x048C	0x9001    STR	R0, [SP, #4]
0x048E	0xF8AD4008  STRH	R4, [SP, #8]
0x0492	0x4608    MOV	R0, R1
0x0494	0x4611    MOV	R1, R2
0x0496	0xF7FFFEC9  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x049A	0xF8BD4008  LDRH	R4, [SP, #8]
0x049E	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x04A0	0x1C64    ADDS	R4, R4, #1
0x04A2	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x04A4	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x04A6	0xF8DDE000  LDR	LR, [SP, #0]
0x04AA	0xB003    ADD	SP, SP, #12
0x04AC	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x022C	0xB083    SUB	SP, SP, #12
0x022E	0xF8CDE000  STR	LR, [SP, #0]
0x0232	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0234	0xF00403FF  AND	R3, R4, #255
0x0238	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x023A	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x023C	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0240	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0242	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0244	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0248	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x024A	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x024C	0x4A2D    LDR	R2, [PC, #180]
0x024E	0x9202    STR	R2, [SP, #8]
0x0250	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x0252	0x4A2D    LDR	R2, [PC, #180]
0x0254	0x9202    STR	R2, [SP, #8]
0x0256	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0258	0x4A2C    LDR	R2, [PC, #176]
0x025A	0x9202    STR	R2, [SP, #8]
0x025C	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x025E	0x4A2C    LDR	R2, [PC, #176]
0x0260	0x9202    STR	R2, [SP, #8]
0x0262	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x0264	0x4A2B    LDR	R2, [PC, #172]
0x0266	0x9202    STR	R2, [SP, #8]
0x0268	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x026A	0x4A2B    LDR	R2, [PC, #172]
0x026C	0x9202    STR	R2, [SP, #8]
0x026E	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x0270	0x4A2A    LDR	R2, [PC, #168]
0x0272	0x9202    STR	R2, [SP, #8]
0x0274	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x0276	0x4A2A    LDR	R2, [PC, #168]
0x0278	0x9202    STR	R2, [SP, #8]
0x027A	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x027C	0x4A29    LDR	R2, [PC, #164]
0x027E	0x9202    STR	R2, [SP, #8]
0x0280	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x0282	0x2800    CMP	R0, #0
0x0284	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x0286	0x2801    CMP	R0, #1
0x0288	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x028A	0x2802    CMP	R0, #2
0x028C	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x028E	0x2803    CMP	R0, #3
0x0290	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x0292	0x2804    CMP	R0, #4
0x0294	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x0296	0x2805    CMP	R0, #5
0x0298	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x029A	0x2806    CMP	R0, #6
0x029C	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x029E	0x2807    CMP	R0, #7
0x02A0	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x02A2	0x2808    CMP	R0, #8
0x02A4	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x02A6	0x2201    MOVS	R2, #1
0x02A8	0xB212    SXTH	R2, R2
0x02AA	0xFA02F20C  LSL	R2, R2, R12
0x02AE	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x02B2	0x9802    LDR	R0, [SP, #8]
0x02B4	0x460A    MOV	R2, R1
0x02B6	0xF8BD1004  LDRH	R1, [SP, #4]
0x02BA	0xF002FCE3  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x02BE	0x9A02    LDR	R2, [SP, #8]
0x02C0	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x02C4	0xF1BC0F07  CMP	R12, #7
0x02C8	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x02CA	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x02CC	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x02CE	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x02D2	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x02D4	0x9101    STR	R1, [SP, #4]
0x02D6	0x4601    MOV	R1, R0
0x02D8	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x02DA	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x02DC	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x02DE	0x0083    LSLS	R3, R0, #2
0x02E0	0xF04F020F  MOV	R2, #15
0x02E4	0x409A    LSLS	R2, R3
0x02E6	0x43D3    MVN	R3, R2
0x02E8	0x680A    LDR	R2, [R1, #0]
0x02EA	0x401A    ANDS	R2, R3
0x02EC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x02EE	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x02F0	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x02F4	0x680A    LDR	R2, [R1, #0]
0x02F6	0x431A    ORRS	R2, R3
0x02F8	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x02FA	0xF8DDE000  LDR	LR, [SP, #0]
0x02FE	0xB003    ADD	SP, SP, #12
0x0300	0x4770    BX	LR
0x0302	0xBF00    NOP
0x0304	0x00004002  	#1073872896
0x0308	0x04004002  	#1073873920
0x030C	0x08004002  	#1073874944
0x0310	0x0C004002  	#1073875968
0x0314	0x10004002  	#1073876992
0x0318	0x14004002  	#1073878016
0x031C	0x18004002  	#1073879040
0x0320	0x1C004002  	#1073880064
0x0324	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_comm:
;UART.c, 4 :: 		void comm()
0x3A18	0xB087    SUB	SP, SP, #28
0x3A1A	0xF8CDE000  STR	LR, [SP, #0]
;UART.c, 7 :: 		u8 start=0;
;UART.c, 8 :: 		u8 lens=0;
0x3A1E	0x2000    MOVS	R0, #0
0x3A20	0xF88D0018  STRB	R0, [SP, #24]
;UART.c, 9 :: 		while( UART_flag==1)
L_comm0:
0x3A24	0x4885    LDR	R0, [PC, #532]
0x3A26	0x7800    LDRB	R0, [R0, #0]
0x3A28	0x2801    CMP	R0, #1
0x3A2A	0xF0408103  BNE	L_comm1
;UART.c, 11 :: 		if(TP_TFT_Press_Detect())
0x3A2E	0xF001FA05  BL	_TP_TFT_Press_Detect+0
0x3A32	0x2800    CMP	R0, #0
0x3A34	0xF00080FD  BEQ	L_comm2
;UART.c, 13 :: 		TP_TFT_Get_Coordinates(&x_tft,&y_tft);
0x3A38	0x4981    LDR	R1, [PC, #516]
0x3A3A	0x4882    LDR	R0, [PC, #520]
0x3A3C	0xF001F8E6  BL	_TP_TFT_Get_Coordinates+0
;UART.c, 15 :: 		if(x_tft>=0&& x_tft<=42&&y_tft>=0&&y_tft<=42)
0x3A40	0x4880    LDR	R0, [PC, #512]
0x3A42	0x7800    LDRB	R0, [R0, #0]
0x3A44	0x2800    CMP	R0, #0
0x3A46	0xD318    BCC	L__comm52
0x3A48	0x487E    LDR	R0, [PC, #504]
0x3A4A	0x7800    LDRB	R0, [R0, #0]
0x3A4C	0x282A    CMP	R0, #42
0x3A4E	0xD814    BHI	L__comm51
0x3A50	0x487B    LDR	R0, [PC, #492]
0x3A52	0x7800    LDRB	R0, [R0, #0]
0x3A54	0x2800    CMP	R0, #0
0x3A56	0xD310    BCC	L__comm50
0x3A58	0x4879    LDR	R0, [PC, #484]
0x3A5A	0x7800    LDRB	R0, [R0, #0]
0x3A5C	0x282A    CMP	R0, #42
0x3A5E	0xD80C    BHI	L__comm49
L__comm48:
;UART.c, 18 :: 		UART_flag=0;
0x3A60	0x2100    MOVS	R1, #0
0x3A62	0x4876    LDR	R0, [PC, #472]
0x3A64	0x7001    STRB	R1, [R0, #0]
;UART.c, 19 :: 		UART1_Write_Text("back");
0x3A66	0x4878    LDR	R0, [PC, #480]
0x3A68	0xF7FFF8FE  BL	_UART1_Write_Text+0
;UART.c, 20 :: 		TFT_Fill_Screen(CL_Green);
0x3A6C	0xF2404000  MOVW	R0, #1024
0x3A70	0xF000FEC4  BL	_TFT_Fill_Screen+0
;UART.c, 21 :: 		module1();
0x3A74	0xF001FEC2  BL	_module1+0
;UART.c, 22 :: 		}
0x3A78	0xE0DB    B	L_comm6
;UART.c, 15 :: 		if(x_tft>=0&& x_tft<=42&&y_tft>=0&&y_tft<=42)
L__comm52:
L__comm51:
L__comm50:
L__comm49:
;UART.c, 24 :: 		else if(x_tft>=150&& x_tft<=200&&y_tft>=40&&y_tft<=70)
0x3A7A	0x4872    LDR	R0, [PC, #456]
0x3A7C	0x7800    LDRB	R0, [R0, #0]
0x3A7E	0x2896    CMP	R0, #150
0x3A80	0xF0C080C1  BCC	L__comm77
0x3A84	0x486F    LDR	R0, [PC, #444]
0x3A86	0x7800    LDRB	R0, [R0, #0]
0x3A88	0x28C8    CMP	R0, #200
0x3A8A	0xF20080BC  BHI	L__comm76
0x3A8E	0x486C    LDR	R0, [PC, #432]
0x3A90	0x7800    LDRB	R0, [R0, #0]
0x3A92	0x2828    CMP	R0, #40
0x3A94	0xF0C080B7  BCC	L__comm75
0x3A98	0x4869    LDR	R0, [PC, #420]
0x3A9A	0x7800    LDRB	R0, [R0, #0]
0x3A9C	0x2846    CMP	R0, #70
0x3A9E	0xF20080B2  BHI	L__comm74
L__comm47:
;UART.c, 26 :: 		UART1_Write_Text(" start ");
0x3AA2	0x486A    LDR	R0, [PC, #424]
0x3AA4	0xF7FFF8E0  BL	_UART1_Write_Text+0
;UART.c, 27 :: 		start=1;
0x3AA8	0x2001    MOVS	R0, #1
0x3AAA	0xF88D0019  STRB	R0, [SP, #25]
;UART.c, 28 :: 		while(start==1)
L_comm10:
0x3AAE	0xF89D0019  LDRB	R0, [SP, #25]
0x3AB2	0x2801    CMP	R0, #1
0x3AB4	0xF04080A6  BNE	L_comm11
;UART.c, 32 :: 		while(1)
L_comm12:
;UART.c, 34 :: 		if(TP_TFT_Press_Detect())
0x3AB8	0xF001F9C0  BL	_TP_TFT_Press_Detect+0
0x3ABC	0xB120    CBZ	R0, L_comm14
;UART.c, 36 :: 		TP_TFT_Get_Coordinates(&x_tft,&y_tft);
0x3ABE	0x4960    LDR	R1, [PC, #384]
0x3AC0	0x4860    LDR	R0, [PC, #384]
0x3AC2	0xF001F8A3  BL	_TP_TFT_Get_Coordinates+0
;UART.c, 37 :: 		break;
0x3AC6	0xE000    B	L_comm13
;UART.c, 38 :: 		}
L_comm14:
;UART.c, 39 :: 		}
0x3AC8	0xE7F6    B	L_comm12
L_comm13:
;UART.c, 41 :: 		if(x_tft>=0&& x_tft<=42&&y_tft>=0&&y_tft<=42)
0x3ACA	0x485E    LDR	R0, [PC, #376]
0x3ACC	0x7800    LDRB	R0, [R0, #0]
0x3ACE	0x2800    CMP	R0, #0
0x3AD0	0xD31B    BCC	L__comm56
0x3AD2	0x485C    LDR	R0, [PC, #368]
0x3AD4	0x7800    LDRB	R0, [R0, #0]
0x3AD6	0x282A    CMP	R0, #42
0x3AD8	0xD817    BHI	L__comm55
0x3ADA	0x4859    LDR	R0, [PC, #356]
0x3ADC	0x7800    LDRB	R0, [R0, #0]
0x3ADE	0x2800    CMP	R0, #0
0x3AE0	0xD313    BCC	L__comm54
0x3AE2	0x4857    LDR	R0, [PC, #348]
0x3AE4	0x7800    LDRB	R0, [R0, #0]
0x3AE6	0x282A    CMP	R0, #42
0x3AE8	0xD80F    BHI	L__comm53
L__comm46:
;UART.c, 43 :: 		start=0;
0x3AEA	0x2000    MOVS	R0, #0
0x3AEC	0xF88D0019  STRB	R0, [SP, #25]
;UART.c, 44 :: 		UART_flag=0;
0x3AF0	0x2100    MOVS	R1, #0
0x3AF2	0x4852    LDR	R0, [PC, #328]
0x3AF4	0x7001    STRB	R1, [R0, #0]
;UART.c, 45 :: 		UART1_Write_Text(" back ");
0x3AF6	0x4856    LDR	R0, [PC, #344]
0x3AF8	0xF7FFF8B6  BL	_UART1_Write_Text+0
;UART.c, 46 :: 		TFT_Fill_Screen(CL_Green);
0x3AFC	0xF2404000  MOVW	R0, #1024
0x3B00	0xF000FE7C  BL	_TFT_Fill_Screen+0
;UART.c, 47 :: 		module1();
0x3B04	0xF001FE7A  BL	_module1+0
;UART.c, 48 :: 		}
0x3B08	0xE07B    B	L_comm18
;UART.c, 41 :: 		if(x_tft>=0&& x_tft<=42&&y_tft>=0&&y_tft<=42)
L__comm56:
L__comm55:
L__comm54:
L__comm53:
;UART.c, 50 :: 		else if((x_tft>=150&& x_tft<=200&&y_tft>=75&&y_tft<=105)||lens==20)
0x3B0A	0x484E    LDR	R0, [PC, #312]
0x3B0C	0x7800    LDRB	R0, [R0, #0]
0x3B0E	0x2896    CMP	R0, #150
0x3B10	0xD30C    BCC	L__comm60
0x3B12	0x484C    LDR	R0, [PC, #304]
0x3B14	0x7800    LDRB	R0, [R0, #0]
0x3B16	0x28C8    CMP	R0, #200
0x3B18	0xD808    BHI	L__comm59
0x3B1A	0x4849    LDR	R0, [PC, #292]
0x3B1C	0x7800    LDRB	R0, [R0, #0]
0x3B1E	0x284B    CMP	R0, #75
0x3B20	0xD304    BCC	L__comm58
0x3B22	0x4847    LDR	R0, [PC, #284]
0x3B24	0x7800    LDRB	R0, [R0, #0]
0x3B26	0x2869    CMP	R0, #105
0x3B28	0xD800    BHI	L__comm57
0x3B2A	0xE004    B	L__comm44
L__comm60:
L__comm59:
L__comm58:
L__comm57:
0x3B2C	0xF89D0018  LDRB	R0, [SP, #24]
0x3B30	0x2814    CMP	R0, #20
0x3B32	0xD000    BEQ	L__comm61
0x3B34	0xE009    B	L_comm23
L__comm44:
L__comm61:
;UART.c, 52 :: 		UART1_Write_Text(" end ");
0x3B36	0x4847    LDR	R0, [PC, #284]
0x3B38	0xF7FFF896  BL	_UART1_Write_Text+0
;UART.c, 53 :: 		start=0;
0x3B3C	0x2000    MOVS	R0, #0
0x3B3E	0xF88D0019  STRB	R0, [SP, #25]
;UART.c, 54 :: 		lens=0;
0x3B42	0x2000    MOVS	R0, #0
0x3B44	0xF88D0018  STRB	R0, [SP, #24]
;UART.c, 56 :: 		}
0x3B48	0xE05B    B	L_comm24
L_comm23:
;UART.c, 58 :: 		else if(x_tft>=0&& x_tft<=50&&y_tft>=120&&y_tft<=140)
0x3B4A	0x483E    LDR	R0, [PC, #248]
0x3B4C	0x7800    LDRB	R0, [R0, #0]
0x3B4E	0x2800    CMP	R0, #0
0x3B50	0xD31A    BCC	L__comm65
0x3B52	0x483C    LDR	R0, [PC, #240]
0x3B54	0x7800    LDRB	R0, [R0, #0]
0x3B56	0x2832    CMP	R0, #50
0x3B58	0xD816    BHI	L__comm64
0x3B5A	0x4839    LDR	R0, [PC, #228]
0x3B5C	0x7800    LDRB	R0, [R0, #0]
0x3B5E	0x2878    CMP	R0, #120
0x3B60	0xD312    BCC	L__comm63
0x3B62	0x4837    LDR	R0, [PC, #220]
0x3B64	0x7800    LDRB	R0, [R0, #0]
0x3B66	0x288C    CMP	R0, #140
0x3B68	0xD80E    BHI	L__comm62
L__comm43:
;UART.c, 60 :: 		UART1_Write_Text("1");
0x3B6A	0x483B    LDR	R0, [PC, #236]
0x3B6C	0xF7FFF87C  BL	_UART1_Write_Text+0
;UART.c, 61 :: 		tb3a[lens]='1';
0x3B70	0xA901    ADD	R1, SP, #4
0x3B72	0xF89D0018  LDRB	R0, [SP, #24]
0x3B76	0x1809    ADDS	R1, R1, R0
0x3B78	0x2031    MOVS	R0, #49
0x3B7A	0x7008    STRB	R0, [R1, #0]
;UART.c, 62 :: 		lens++;
0x3B7C	0xF89D0018  LDRB	R0, [SP, #24]
0x3B80	0x1C40    ADDS	R0, R0, #1
0x3B82	0xF88D0018  STRB	R0, [SP, #24]
;UART.c, 64 :: 		}
0x3B86	0xE03C    B	L_comm28
;UART.c, 58 :: 		else if(x_tft>=0&& x_tft<=50&&y_tft>=120&&y_tft<=140)
L__comm65:
L__comm64:
L__comm63:
L__comm62:
;UART.c, 66 :: 		else if (x_tft>=105&& x_tft<=150&&y_tft>=120&&y_tft<=140)
0x3B88	0x482E    LDR	R0, [PC, #184]
0x3B8A	0x7800    LDRB	R0, [R0, #0]
0x3B8C	0x2869    CMP	R0, #105
0x3B8E	0xD31A    BCC	L__comm69
0x3B90	0x482C    LDR	R0, [PC, #176]
0x3B92	0x7800    LDRB	R0, [R0, #0]
0x3B94	0x2896    CMP	R0, #150
0x3B96	0xD816    BHI	L__comm68
0x3B98	0x4829    LDR	R0, [PC, #164]
0x3B9A	0x7800    LDRB	R0, [R0, #0]
0x3B9C	0x2878    CMP	R0, #120
0x3B9E	0xD312    BCC	L__comm67
0x3BA0	0x4827    LDR	R0, [PC, #156]
0x3BA2	0x7800    LDRB	R0, [R0, #0]
0x3BA4	0x288C    CMP	R0, #140
0x3BA6	0xD80E    BHI	L__comm66
L__comm42:
;UART.c, 68 :: 		UART1_Write_Text("2");
0x3BA8	0x482C    LDR	R0, [PC, #176]
0x3BAA	0xF7FFF85D  BL	_UART1_Write_Text+0
;UART.c, 69 :: 		tb3a[lens]='2';
0x3BAE	0xA901    ADD	R1, SP, #4
0x3BB0	0xF89D0018  LDRB	R0, [SP, #24]
0x3BB4	0x1809    ADDS	R1, R1, R0
0x3BB6	0x2032    MOVS	R0, #50
0x3BB8	0x7008    STRB	R0, [R1, #0]
;UART.c, 70 :: 		lens++;
0x3BBA	0xF89D0018  LDRB	R0, [SP, #24]
0x3BBE	0x1C40    ADDS	R0, R0, #1
0x3BC0	0xF88D0018  STRB	R0, [SP, #24]
;UART.c, 73 :: 		}
0x3BC4	0xE01D    B	L_comm32
;UART.c, 66 :: 		else if (x_tft>=105&& x_tft<=150&&y_tft>=120&&y_tft<=140)
L__comm69:
L__comm68:
L__comm67:
L__comm66:
;UART.c, 75 :: 		else if (x_tft>=205&& x_tft<=250&&y_tft>=120&&y_tft<=140)
0x3BC6	0x481F    LDR	R0, [PC, #124]
0x3BC8	0x7800    LDRB	R0, [R0, #0]
0x3BCA	0x28CD    CMP	R0, #205
0x3BCC	0xD319    BCC	L__comm73
0x3BCE	0x481D    LDR	R0, [PC, #116]
0x3BD0	0x7800    LDRB	R0, [R0, #0]
0x3BD2	0x28FA    CMP	R0, #250
0x3BD4	0xD815    BHI	L__comm72
0x3BD6	0x481A    LDR	R0, [PC, #104]
0x3BD8	0x7800    LDRB	R0, [R0, #0]
0x3BDA	0x2878    CMP	R0, #120
0x3BDC	0xD311    BCC	L__comm71
0x3BDE	0x4818    LDR	R0, [PC, #96]
0x3BE0	0x7800    LDRB	R0, [R0, #0]
0x3BE2	0x288C    CMP	R0, #140
0x3BE4	0xD80D    BHI	L__comm70
L__comm41:
;UART.c, 77 :: 		UART1_Write_Text("3");
0x3BE6	0x481E    LDR	R0, [PC, #120]
0x3BE8	0xF7FFF83E  BL	_UART1_Write_Text+0
;UART.c, 78 :: 		tb3a[lens]='3';
0x3BEC	0xA901    ADD	R1, SP, #4
0x3BEE	0xF89D0018  LDRB	R0, [SP, #24]
0x3BF2	0x1809    ADDS	R1, R1, R0
0x3BF4	0x2033    MOVS	R0, #51
0x3BF6	0x7008    STRB	R0, [R1, #0]
;UART.c, 79 :: 		lens++;
0x3BF8	0xF89D0018  LDRB	R0, [SP, #24]
0x3BFC	0x1C40    ADDS	R0, R0, #1
0x3BFE	0xF88D0018  STRB	R0, [SP, #24]
;UART.c, 75 :: 		else if (x_tft>=205&& x_tft<=250&&y_tft>=120&&y_tft<=140)
L__comm73:
L__comm72:
L__comm71:
L__comm70:
;UART.c, 82 :: 		}
L_comm32:
L_comm28:
L_comm24:
L_comm18:
;UART.c, 85 :: 		}
0x3C02	0xE754    B	L_comm10
L_comm11:
;UART.c, 88 :: 		}
0x3C04	0xE015    B	L_comm36
;UART.c, 24 :: 		else if(x_tft>=150&& x_tft<=200&&y_tft>=40&&y_tft<=70)
L__comm77:
L__comm76:
L__comm75:
L__comm74:
;UART.c, 92 :: 		else if( x_tft>=150&& x_tft<=200&&y_tft>=200&&y_tft<=230)
0x3C06	0x480F    LDR	R0, [PC, #60]
0x3C08	0x7800    LDRB	R0, [R0, #0]
0x3C0A	0x2896    CMP	R0, #150
0x3C0C	0xD311    BCC	L__comm81
0x3C0E	0x480D    LDR	R0, [PC, #52]
0x3C10	0x7800    LDRB	R0, [R0, #0]
0x3C12	0x28C8    CMP	R0, #200
0x3C14	0xD80D    BHI	L__comm80
0x3C16	0x480A    LDR	R0, [PC, #40]
0x3C18	0x7800    LDRB	R0, [R0, #0]
0x3C1A	0x28C8    CMP	R0, #200
0x3C1C	0xD309    BCC	L__comm79
0x3C1E	0x4808    LDR	R0, [PC, #32]
0x3C20	0x7800    LDRB	R0, [R0, #0]
0x3C22	0x28E6    CMP	R0, #230
0x3C24	0xD805    BHI	L__comm78
L__comm40:
;UART.c, 94 :: 		UART1_Write_Text(" send : ");
0x3C26	0x480F    LDR	R0, [PC, #60]
0x3C28	0xF7FFF81E  BL	_UART1_Write_Text+0
;UART.c, 95 :: 		UART1_Write_Text(tb3a);
0x3C2C	0xA801    ADD	R0, SP, #4
0x3C2E	0xF7FFF81B  BL	_UART1_Write_Text+0
;UART.c, 92 :: 		else if( x_tft>=150&& x_tft<=200&&y_tft>=200&&y_tft<=230)
L__comm81:
L__comm80:
L__comm79:
L__comm78:
;UART.c, 97 :: 		}
L_comm36:
L_comm6:
;UART.c, 98 :: 		}
L_comm2:
;UART.c, 99 :: 		}
0x3C32	0xE6F7    B	L_comm0
L_comm1:
;UART.c, 102 :: 		}
L_end_comm:
0x3C34	0xF8DDE000  LDR	LR, [SP, #0]
0x3C38	0xB007    ADD	SP, SP, #28
0x3C3A	0x4770    BX	LR
0x3C3C	0x002E2000  	_UART_flag+0
0x3C40	0x00282000  	_y_tft+0
0x3C44	0x00262000  	_x_tft+0
0x3C48	0x01172000  	?lstr1_UART+0
0x3C4C	0x011C2000  	?lstr2_UART+0
0x3C50	0x01242000  	?lstr3_UART+0
0x3C54	0x012B2000  	?lstr4_UART+0
0x3C58	0x01312000  	?lstr5_UART+0
0x3C5C	0x01332000  	?lstr6_UART+0
0x3C60	0x01352000  	?lstr7_UART+0
0x3C64	0x01372000  	?lstr8_UART+0
; end of _comm
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x2C68	0xB081    SUB	SP, SP, #4
0x2C6A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x2C6E	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x2C70	0x4803    LDR	R0, [PC, #12]
0x2C72	0xF7FEFAC9  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x2C76	0xF8DDE000  LDR	LR, [SP, #0]
0x2C7A	0xB001    ADD	SP, SP, #4
0x2C7C	0x4770    BX	LR
0x2C7E	0xBF00    NOP
0x2C80	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1208	0xB081    SUB	SP, SP, #4
0x120A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x120E	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x1210	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x1212	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x1214	0x4605    MOV	R5, R0
0x1216	0xB2D8    UXTB	R0, R3
0x1218	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x121A	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x121C	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x121E	0x4628    MOV	R0, R5
0x1220	0xF7FFFB56  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x1224	0x1C72    ADDS	R2, R6, #1
0x1226	0xB2D2    UXTB	R2, R2
0x1228	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x122A	0x18A2    ADDS	R2, R4, R2
0x122C	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x122E	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x1230	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x1232	0xF8DDE000  LDR	LR, [SP, #0]
0x1236	0xB001    ADD	SP, SP, #4
0x1238	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x5BB0	0xB082    SUB	SP, SP, #8
0x5BB2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x5BB6	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x5BB8	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x5BBA	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x5BBC	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5BBE	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x5BC0	0x2803    CMP	R0, #3
0x5BC2	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x5BC6	0x4893    LDR	R0, [PC, #588]
0x5BC8	0x4281    CMP	R1, R0
0x5BCA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x5BCC	0x4892    LDR	R0, [PC, #584]
0x5BCE	0x6800    LDR	R0, [R0, #0]
0x5BD0	0xF0400105  ORR	R1, R0, #5
0x5BD4	0x4890    LDR	R0, [PC, #576]
0x5BD6	0x6001    STR	R1, [R0, #0]
0x5BD8	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5BDA	0x4890    LDR	R0, [PC, #576]
0x5BDC	0x4281    CMP	R1, R0
0x5BDE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x5BE0	0x488D    LDR	R0, [PC, #564]
0x5BE2	0x6800    LDR	R0, [R0, #0]
0x5BE4	0xF0400104  ORR	R1, R0, #4
0x5BE8	0x488B    LDR	R0, [PC, #556]
0x5BEA	0x6001    STR	R1, [R0, #0]
0x5BEC	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5BEE	0x488C    LDR	R0, [PC, #560]
0x5BF0	0x4281    CMP	R1, R0
0x5BF2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x5BF4	0x4888    LDR	R0, [PC, #544]
0x5BF6	0x6800    LDR	R0, [R0, #0]
0x5BF8	0xF0400103  ORR	R1, R0, #3
0x5BFC	0x4886    LDR	R0, [PC, #536]
0x5BFE	0x6001    STR	R1, [R0, #0]
0x5C00	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5C02	0xF64E2060  MOVW	R0, #60000
0x5C06	0x4281    CMP	R1, R0
0x5C08	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x5C0A	0x4883    LDR	R0, [PC, #524]
0x5C0C	0x6800    LDR	R0, [R0, #0]
0x5C0E	0xF0400102  ORR	R1, R0, #2
0x5C12	0x4881    LDR	R0, [PC, #516]
0x5C14	0x6001    STR	R1, [R0, #0]
0x5C16	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5C18	0xF2475030  MOVW	R0, #30000
0x5C1C	0x4281    CMP	R1, R0
0x5C1E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x5C20	0x487D    LDR	R0, [PC, #500]
0x5C22	0x6800    LDR	R0, [R0, #0]
0x5C24	0xF0400101  ORR	R1, R0, #1
0x5C28	0x487B    LDR	R0, [PC, #492]
0x5C2A	0x6001    STR	R1, [R0, #0]
0x5C2C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x5C2E	0x487A    LDR	R0, [PC, #488]
0x5C30	0x6801    LDR	R1, [R0, #0]
0x5C32	0xF06F0007  MVN	R0, #7
0x5C36	0x4001    ANDS	R1, R0
0x5C38	0x4877    LDR	R0, [PC, #476]
0x5C3A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x5C3C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x5C3E	0x2802    CMP	R0, #2
0x5C40	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x5C44	0x4877    LDR	R0, [PC, #476]
0x5C46	0x4281    CMP	R1, R0
0x5C48	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x5C4A	0x4873    LDR	R0, [PC, #460]
0x5C4C	0x6800    LDR	R0, [R0, #0]
0x5C4E	0xF0400106  ORR	R1, R0, #6
0x5C52	0x4871    LDR	R0, [PC, #452]
0x5C54	0x6001    STR	R1, [R0, #0]
0x5C56	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5C58	0x4870    LDR	R0, [PC, #448]
0x5C5A	0x4281    CMP	R1, R0
0x5C5C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x5C5E	0x486E    LDR	R0, [PC, #440]
0x5C60	0x6800    LDR	R0, [R0, #0]
0x5C62	0xF0400105  ORR	R1, R0, #5
0x5C66	0x486C    LDR	R0, [PC, #432]
0x5C68	0x6001    STR	R1, [R0, #0]
0x5C6A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5C6C	0x486E    LDR	R0, [PC, #440]
0x5C6E	0x4281    CMP	R1, R0
0x5C70	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x5C72	0x4869    LDR	R0, [PC, #420]
0x5C74	0x6800    LDR	R0, [R0, #0]
0x5C76	0xF0400104  ORR	R1, R0, #4
0x5C7A	0x4867    LDR	R0, [PC, #412]
0x5C7C	0x6001    STR	R1, [R0, #0]
0x5C7E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5C80	0x486A    LDR	R0, [PC, #424]
0x5C82	0x4281    CMP	R1, R0
0x5C84	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x5C86	0x4864    LDR	R0, [PC, #400]
0x5C88	0x6800    LDR	R0, [R0, #0]
0x5C8A	0xF0400103  ORR	R1, R0, #3
0x5C8E	0x4862    LDR	R0, [PC, #392]
0x5C90	0x6001    STR	R1, [R0, #0]
0x5C92	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5C94	0xF64B3080  MOVW	R0, #48000
0x5C98	0x4281    CMP	R1, R0
0x5C9A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x5C9C	0x485E    LDR	R0, [PC, #376]
0x5C9E	0x6800    LDR	R0, [R0, #0]
0x5CA0	0xF0400102  ORR	R1, R0, #2
0x5CA4	0x485C    LDR	R0, [PC, #368]
0x5CA6	0x6001    STR	R1, [R0, #0]
0x5CA8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5CAA	0xF64550C0  MOVW	R0, #24000
0x5CAE	0x4281    CMP	R1, R0
0x5CB0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x5CB2	0x4859    LDR	R0, [PC, #356]
0x5CB4	0x6800    LDR	R0, [R0, #0]
0x5CB6	0xF0400101  ORR	R1, R0, #1
0x5CBA	0x4857    LDR	R0, [PC, #348]
0x5CBC	0x6001    STR	R1, [R0, #0]
0x5CBE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x5CC0	0x4855    LDR	R0, [PC, #340]
0x5CC2	0x6801    LDR	R1, [R0, #0]
0x5CC4	0xF06F0007  MVN	R0, #7
0x5CC8	0x4001    ANDS	R1, R0
0x5CCA	0x4853    LDR	R0, [PC, #332]
0x5CCC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x5CCE	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x5CD0	0x2801    CMP	R0, #1
0x5CD2	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x5CD6	0x4851    LDR	R0, [PC, #324]
0x5CD8	0x4281    CMP	R1, R0
0x5CDA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x5CDC	0x484E    LDR	R0, [PC, #312]
0x5CDE	0x6800    LDR	R0, [R0, #0]
0x5CE0	0xF0400107  ORR	R1, R0, #7
0x5CE4	0x484C    LDR	R0, [PC, #304]
0x5CE6	0x6001    STR	R1, [R0, #0]
0x5CE8	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5CEA	0x4851    LDR	R0, [PC, #324]
0x5CEC	0x4281    CMP	R1, R0
0x5CEE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x5CF0	0x4849    LDR	R0, [PC, #292]
0x5CF2	0x6800    LDR	R0, [R0, #0]
0x5CF4	0xF0400106  ORR	R1, R0, #6
0x5CF8	0x4847    LDR	R0, [PC, #284]
0x5CFA	0x6001    STR	R1, [R0, #0]
0x5CFC	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5CFE	0x4848    LDR	R0, [PC, #288]
0x5D00	0x4281    CMP	R1, R0
0x5D02	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x5D04	0x4844    LDR	R0, [PC, #272]
0x5D06	0x6800    LDR	R0, [R0, #0]
0x5D08	0xF0400105  ORR	R1, R0, #5
0x5D0C	0x4842    LDR	R0, [PC, #264]
0x5D0E	0x6001    STR	R1, [R0, #0]
0x5D10	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5D12	0x4846    LDR	R0, [PC, #280]
0x5D14	0x4281    CMP	R1, R0
0x5D16	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x5D18	0x483F    LDR	R0, [PC, #252]
0x5D1A	0x6800    LDR	R0, [R0, #0]
0x5D1C	0xF0400104  ORR	R1, R0, #4
0x5D20	0x483D    LDR	R0, [PC, #244]
0x5D22	0x6001    STR	R1, [R0, #0]
0x5D24	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5D26	0xF24D20F0  MOVW	R0, #54000
0x5D2A	0x4281    CMP	R1, R0
0x5D2C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x5D2E	0x483A    LDR	R0, [PC, #232]
0x5D30	0x6800    LDR	R0, [R0, #0]
0x5D32	0xF0400103  ORR	R1, R0, #3
0x5D36	0x4838    LDR	R0, [PC, #224]
0x5D38	0x6001    STR	R1, [R0, #0]
0x5D3A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5D3C	0xF64840A0  MOVW	R0, #36000
0x5D40	0x4281    CMP	R1, R0
0x5D42	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x5D44	0x4834    LDR	R0, [PC, #208]
0x5D46	0x6800    LDR	R0, [R0, #0]
0x5D48	0xF0400102  ORR	R1, R0, #2
0x5D4C	0x4832    LDR	R0, [PC, #200]
0x5D4E	0x6001    STR	R1, [R0, #0]
0x5D50	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5D52	0xF2446050  MOVW	R0, #18000
0x5D56	0x4281    CMP	R1, R0
0x5D58	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x5D5A	0x482F    LDR	R0, [PC, #188]
0x5D5C	0x6800    LDR	R0, [R0, #0]
0x5D5E	0xF0400101  ORR	R1, R0, #1
0x5D62	0x482D    LDR	R0, [PC, #180]
0x5D64	0x6001    STR	R1, [R0, #0]
0x5D66	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x5D68	0x482B    LDR	R0, [PC, #172]
0x5D6A	0x6801    LDR	R1, [R0, #0]
0x5D6C	0xF06F0007  MVN	R0, #7
0x5D70	0x4001    ANDS	R1, R0
0x5D72	0x4829    LDR	R0, [PC, #164]
0x5D74	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x5D76	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x5D78	0x2800    CMP	R0, #0
0x5D7A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x5D7E	0x482D    LDR	R0, [PC, #180]
0x5D80	0x4281    CMP	R1, R0
0x5D82	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x5D84	0x4824    LDR	R0, [PC, #144]
0x5D86	0x6800    LDR	R0, [R0, #0]
0x5D88	0xF0400107  ORR	R1, R0, #7
0x5D8C	0x4822    LDR	R0, [PC, #136]
0x5D8E	0x6001    STR	R1, [R0, #0]
0x5D90	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5D92	0x4825    LDR	R0, [PC, #148]
0x5D94	0x4281    CMP	R1, R0
0x5D96	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x5D98	0x481F    LDR	R0, [PC, #124]
0x5D9A	0x6800    LDR	R0, [R0, #0]
0x5D9C	0xF0400106  ORR	R1, R0, #6
0x5DA0	0x481D    LDR	R0, [PC, #116]
0x5DA2	0x6001    STR	R1, [R0, #0]
0x5DA4	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5DA6	0x4824    LDR	R0, [PC, #144]
0x5DA8	0x4281    CMP	R1, R0
0x5DAA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x5DAC	0x481A    LDR	R0, [PC, #104]
0x5DAE	0x6800    LDR	R0, [R0, #0]
0x5DB0	0xF0400105  ORR	R1, R0, #5
0x5DB4	0x4818    LDR	R0, [PC, #96]
0x5DB6	0x6001    STR	R1, [R0, #0]
0x5DB8	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5DBA	0xF5B14F7A  CMP	R1, #64000
0x5DBE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x5DC0	0x4815    LDR	R0, [PC, #84]
0x5DC2	0x6800    LDR	R0, [R0, #0]
0x5DC4	0xF0400104  ORR	R1, R0, #4
0x5DC8	0x4813    LDR	R0, [PC, #76]
0x5DCA	0x6001    STR	R1, [R0, #0]
0x5DCC	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5DCE	0xF64B3080  MOVW	R0, #48000
0x5DD2	0x4281    CMP	R1, R0
0x5DD4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x5DD6	0x4810    LDR	R0, [PC, #64]
0x5DD8	0x6800    LDR	R0, [R0, #0]
0x5DDA	0xF0400103  ORR	R1, R0, #3
0x5DDE	0x480E    LDR	R0, [PC, #56]
0x5DE0	0x6001    STR	R1, [R0, #0]
0x5DE2	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5DE4	0xF5B14FFA  CMP	R1, #32000
0x5DE8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x5DEA	0x480B    LDR	R0, [PC, #44]
0x5DEC	0x6800    LDR	R0, [R0, #0]
0x5DEE	0xF0400102  ORR	R1, R0, #2
0x5DF2	0x4809    LDR	R0, [PC, #36]
0x5DF4	0x6001    STR	R1, [R0, #0]
0x5DF6	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5DF8	0xF5B15F7A  CMP	R1, #16000
0x5DFC	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x5DFE	0xE01D    B	#58
0x5E00	0x00810000  	#129
0x5E04	0x00100400  	#67108880
0x5E08	0x00000000  	#0
0x5E0C	0x00030000  	#3
0x5E10	0x3E800000  	#16000
0x5E14	0x49F00002  	#150000
0x5E18	0x3C004002  	FLASH_ACR+0
0x5E1C	0xD4C00001  	#120000
0x5E20	0x5F900001  	#90000
0x5E24	0x32800002  	#144000
0x5E28	0x77000001  	#96000
0x5E2C	0x19400001  	#72000
0x5E30	0xA5E00001  	#108000
0x5E34	0xB5800001  	#112000
0x5E38	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x5E3C	0x482D    LDR	R0, [PC, #180]
0x5E3E	0x6800    LDR	R0, [R0, #0]
0x5E40	0xF0400101  ORR	R1, R0, #1
0x5E44	0x482B    LDR	R0, [PC, #172]
0x5E46	0x6001    STR	R1, [R0, #0]
0x5E48	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x5E4A	0x482A    LDR	R0, [PC, #168]
0x5E4C	0x6801    LDR	R1, [R0, #0]
0x5E4E	0xF06F0007  MVN	R0, #7
0x5E52	0x4001    ANDS	R1, R0
0x5E54	0x4827    LDR	R0, [PC, #156]
0x5E56	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x5E58	0x2101    MOVS	R1, #1
0x5E5A	0xB249    SXTB	R1, R1
0x5E5C	0x4826    LDR	R0, [PC, #152]
0x5E5E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x5E60	0x4826    LDR	R0, [PC, #152]
0x5E62	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x5E64	0xF7FDFF00  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x5E68	0x4825    LDR	R0, [PC, #148]
0x5E6A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x5E6C	0x4825    LDR	R0, [PC, #148]
0x5E6E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x5E70	0x4825    LDR	R0, [PC, #148]
0x5E72	0xEA020100  AND	R1, R2, R0, LSL #0
0x5E76	0x4825    LDR	R0, [PC, #148]
0x5E78	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x5E7A	0xF0020001  AND	R0, R2, #1
0x5E7E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x5E80	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x5E82	0x4822    LDR	R0, [PC, #136]
0x5E84	0x6800    LDR	R0, [R0, #0]
0x5E86	0xF0000002  AND	R0, R0, #2
0x5E8A	0x2800    CMP	R0, #0
0x5E8C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x5E8E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x5E90	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x5E92	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x5E94	0xF4023080  AND	R0, R2, #65536
0x5E98	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x5E9A	0x481C    LDR	R0, [PC, #112]
0x5E9C	0x6800    LDR	R0, [R0, #0]
0x5E9E	0xF4003000  AND	R0, R0, #131072
0x5EA2	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x5EA4	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x5EA6	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x5EA8	0x460A    MOV	R2, R1
0x5EAA	0x9901    LDR	R1, [SP, #4]
0x5EAC	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x5EAE	0x9101    STR	R1, [SP, #4]
0x5EB0	0x4611    MOV	R1, R2
0x5EB2	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x5EB4	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x5EB8	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x5EBA	0x4814    LDR	R0, [PC, #80]
0x5EBC	0x6800    LDR	R0, [R0, #0]
0x5EBE	0xF0407180  ORR	R1, R0, #16777216
0x5EC2	0x4812    LDR	R0, [PC, #72]
0x5EC4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x5EC6	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x5EC8	0x4810    LDR	R0, [PC, #64]
0x5ECA	0x6800    LDR	R0, [R0, #0]
0x5ECC	0xF0007000  AND	R0, R0, #33554432
0x5ED0	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x5ED2	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x5ED4	0x460A    MOV	R2, R1
0x5ED6	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x5ED8	0x480A    LDR	R0, [PC, #40]
0x5EDA	0x6800    LDR	R0, [R0, #0]
0x5EDC	0xF000010C  AND	R1, R0, #12
0x5EE0	0x0090    LSLS	R0, R2, #2
0x5EE2	0xF000000C  AND	R0, R0, #12
0x5EE6	0x4281    CMP	R1, R0
0x5EE8	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x5EEA	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x5EEC	0xF8DDE000  LDR	LR, [SP, #0]
0x5EF0	0xB002    ADD	SP, SP, #8
0x5EF2	0x4770    BX	LR
0x5EF4	0x3C004002  	FLASH_ACR+0
0x5EF8	0x80204247  	FLASH_ACR+0
0x5EFC	0x80244247  	FLASH_ACR+0
0x5F00	0x38044002  	RCC_PLLCFGR+0
0x5F04	0x38084002  	RCC_CFGR+0
0x5F08	0xFFFF000F  	#1048575
0x5F0C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x3C68	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x3C6A	0x480D    LDR	R0, [PC, #52]
0x3C6C	0x6800    LDR	R0, [R0, #0]
0x3C6E	0xF0400101  ORR	R1, R0, #1
0x3C72	0x480B    LDR	R0, [PC, #44]
0x3C74	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x3C76	0x2100    MOVS	R1, #0
0x3C78	0x480A    LDR	R0, [PC, #40]
0x3C7A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x3C7C	0x4808    LDR	R0, [PC, #32]
0x3C7E	0x6801    LDR	R1, [R0, #0]
0x3C80	0x4809    LDR	R0, [PC, #36]
0x3C82	0x4001    ANDS	R1, R0
0x3C84	0x4806    LDR	R0, [PC, #24]
0x3C86	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x3C88	0x4908    LDR	R1, [PC, #32]
0x3C8A	0x4809    LDR	R0, [PC, #36]
0x3C8C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x3C8E	0x4804    LDR	R0, [PC, #16]
0x3C90	0x6801    LDR	R1, [R0, #0]
0x3C92	0xF46F2080  MVN	R0, #262144
0x3C96	0x4001    ANDS	R1, R0
0x3C98	0x4801    LDR	R0, [PC, #4]
0x3C9A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x3C9C	0xB001    ADD	SP, SP, #4
0x3C9E	0x4770    BX	LR
0x3CA0	0x38004002  	RCC_CR+0
0x3CA4	0x38084002  	RCC_CFGR+0
0x3CA8	0xFFFFFEF6  	#-17367041
0x3CAC	0x30102400  	#603992080
0x3CB0	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x5B8C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x5B8E	0x4904    LDR	R1, [PC, #16]
0x5B90	0x4804    LDR	R0, [PC, #16]
0x5B92	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x5B94	0x4904    LDR	R1, [PC, #16]
0x5B96	0x4805    LDR	R0, [PC, #20]
0x5B98	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x5B9A	0xB001    ADD	SP, SP, #4
0x5B9C	0x4770    BX	LR
0x5B9E	0xBF00    NOP
0x5BA0	0x3E800000  	#16000
0x5BA4	0x3FEC2000  	___System_CLOCK_IN_KHZ+0
0x5BA8	0x00030000  	#3
0x5BAC	0x3FF02000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x5B58	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x5B5A	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x5B5C	0xB001    ADD	SP, SP, #4
0x5B5E	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x5B60	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x5B62	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x5B66	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x5B6A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x5B6C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x5B70	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x5B72	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x5B74	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x5B76	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x5B78	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x5B7A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x5B7E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x5B82	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x5B86	0xB001    ADD	SP, SP, #4
0x5B88	0x4770    BX	LR
; end of ___EnableFPU
0x6B94	0xB500    PUSH	(R14)
0x6B96	0xF8DFB014  LDR	R11, [PC, #20]
0x6B9A	0xF8DFA014  LDR	R10, [PC, #20]
0x6B9E	0xF8DFC014  LDR	R12, [PC, #20]
0x6BA2	0xF7FEF80F  BL	19396
0x6BA6	0xBD00    POP	(R15)
0x6BA8	0x4770    BX	LR
0x6BAA	0xBF00    NOP
0x6BAC	0x00002000  	#536870912
0x6BB0	0x015B2000  	#536871259
0x6BB4	0x69CC0000  	#27084
0x6C14	0xB500    PUSH	(R14)
0x6C16	0xF8DFB010  LDR	R11, [PC, #16]
0x6C1A	0xF8DFA010  LDR	R10, [PC, #16]
0x6C1E	0xF7FDFFB3  BL	19336
0x6C22	0xBD00    POP	(R15)
0x6C24	0x4770    BX	LR
0x6C26	0xBF00    NOP
0x6C28	0x00002000  	#536870912
0x6C2C	0x40602000  	#536887392
;__Lib_TFT.c,4313 :: _TFT_defaultFont [2168]
0x6154	0x00200000 ;_TFT_defaultFont+0
0x6158	0x0010007F ;_TFT_defaultFont+4
0x615C	0x00018801 ;_TFT_defaultFont+8
0x6160	0x00019803 ;_TFT_defaultFont+12
0x6164	0x0001A805 ;_TFT_defaultFont+16
0x6168	0x0001B808 ;_TFT_defaultFont+20
0x616C	0x0001C807 ;_TFT_defaultFont+24
0x6170	0x0001D80D ;_TFT_defaultFont+28
0x6174	0x0001F80A ;_TFT_defaultFont+32
0x6178	0x00021803 ;_TFT_defaultFont+36
0x617C	0x00022805 ;_TFT_defaultFont+40
0x6180	0x00023805 ;_TFT_defaultFont+44
0x6184	0x00024807 ;_TFT_defaultFont+48
0x6188	0x00025809 ;_TFT_defaultFont+52
0x618C	0x00027803 ;_TFT_defaultFont+56
0x6190	0x00028805 ;_TFT_defaultFont+60
0x6194	0x00029803 ;_TFT_defaultFont+64
0x6198	0x0002A806 ;_TFT_defaultFont+68
0x619C	0x0002B807 ;_TFT_defaultFont+72
0x61A0	0x0002C807 ;_TFT_defaultFont+76
0x61A4	0x0002D807 ;_TFT_defaultFont+80
0x61A8	0x0002E807 ;_TFT_defaultFont+84
0x61AC	0x0002F807 ;_TFT_defaultFont+88
0x61B0	0x00030807 ;_TFT_defaultFont+92
0x61B4	0x00031807 ;_TFT_defaultFont+96
0x61B8	0x00032807 ;_TFT_defaultFont+100
0x61BC	0x00033807 ;_TFT_defaultFont+104
0x61C0	0x00034807 ;_TFT_defaultFont+108
0x61C4	0x00035803 ;_TFT_defaultFont+112
0x61C8	0x00036803 ;_TFT_defaultFont+116
0x61CC	0x00037809 ;_TFT_defaultFont+120
0x61D0	0x00039809 ;_TFT_defaultFont+124
0x61D4	0x0003B809 ;_TFT_defaultFont+128
0x61D8	0x0003D806 ;_TFT_defaultFont+132
0x61DC	0x0003E809 ;_TFT_defaultFont+136
0x61E0	0x00040809 ;_TFT_defaultFont+140
0x61E4	0x00042807 ;_TFT_defaultFont+144
0x61E8	0x00043807 ;_TFT_defaultFont+148
0x61EC	0x00044808 ;_TFT_defaultFont+152
0x61F0	0x00045806 ;_TFT_defaultFont+156
0x61F4	0x00046806 ;_TFT_defaultFont+160
0x61F8	0x00047807 ;_TFT_defaultFont+164
0x61FC	0x00048808 ;_TFT_defaultFont+168
0x6200	0x00049804 ;_TFT_defaultFont+172
0x6204	0x0004A805 ;_TFT_defaultFont+176
0x6208	0x0004B807 ;_TFT_defaultFont+180
0x620C	0x0004C806 ;_TFT_defaultFont+184
0x6210	0x0004D80A ;_TFT_defaultFont+188
0x6214	0x0004F807 ;_TFT_defaultFont+192
0x6218	0x00050808 ;_TFT_defaultFont+196
0x621C	0x00051807 ;_TFT_defaultFont+200
0x6220	0x00052808 ;_TFT_defaultFont+204
0x6224	0x00053808 ;_TFT_defaultFont+208
0x6228	0x00054807 ;_TFT_defaultFont+212
0x622C	0x00055806 ;_TFT_defaultFont+216
0x6230	0x00056807 ;_TFT_defaultFont+220
0x6234	0x00057808 ;_TFT_defaultFont+224
0x6238	0x0005880C ;_TFT_defaultFont+228
0x623C	0x0005A808 ;_TFT_defaultFont+232
0x6240	0x0005B808 ;_TFT_defaultFont+236
0x6244	0x0005C806 ;_TFT_defaultFont+240
0x6248	0x0005D805 ;_TFT_defaultFont+244
0x624C	0x0005E806 ;_TFT_defaultFont+248
0x6250	0x0005F805 ;_TFT_defaultFont+252
0x6254	0x00060809 ;_TFT_defaultFont+256
0x6258	0x00062808 ;_TFT_defaultFont+260
0x625C	0x00063805 ;_TFT_defaultFont+264
0x6260	0x00064807 ;_TFT_defaultFont+268
0x6264	0x00065807 ;_TFT_defaultFont+272
0x6268	0x00066806 ;_TFT_defaultFont+276
0x626C	0x00067807 ;_TFT_defaultFont+280
0x6270	0x00068807 ;_TFT_defaultFont+284
0x6274	0x00069805 ;_TFT_defaultFont+288
0x6278	0x0006A807 ;_TFT_defaultFont+292
0x627C	0x0006B807 ;_TFT_defaultFont+296
0x6280	0x0006C802 ;_TFT_defaultFont+300
0x6284	0x0006D803 ;_TFT_defaultFont+304
0x6288	0x0006E806 ;_TFT_defaultFont+308
0x628C	0x0006F802 ;_TFT_defaultFont+312
0x6290	0x0007080A ;_TFT_defaultFont+316
0x6294	0x00072807 ;_TFT_defaultFont+320
0x6298	0x00073807 ;_TFT_defaultFont+324
0x629C	0x00074807 ;_TFT_defaultFont+328
0x62A0	0x00075807 ;_TFT_defaultFont+332
0x62A4	0x00076805 ;_TFT_defaultFont+336
0x62A8	0x00077806 ;_TFT_defaultFont+340
0x62AC	0x00078805 ;_TFT_defaultFont+344
0x62B0	0x00079807 ;_TFT_defaultFont+348
0x62B4	0x0007A807 ;_TFT_defaultFont+352
0x62B8	0x0007B80A ;_TFT_defaultFont+356
0x62BC	0x0007D806 ;_TFT_defaultFont+360
0x62C0	0x0007E807 ;_TFT_defaultFont+364
0x62C4	0x0007F806 ;_TFT_defaultFont+368
0x62C8	0x00080806 ;_TFT_defaultFont+372
0x62CC	0x00081804 ;_TFT_defaultFont+376
0x62D0	0x00082806 ;_TFT_defaultFont+380
0x62D4	0x0008380A ;_TFT_defaultFont+384
0x62D8	0x0008580B ;_TFT_defaultFont+388
0x62DC	0x00000000 ;_TFT_defaultFont+392
0x62E0	0x00000000 ;_TFT_defaultFont+396
0x62E4	0x00000000 ;_TFT_defaultFont+400
0x62E8	0x00000000 ;_TFT_defaultFont+404
0x62EC	0x00000000 ;_TFT_defaultFont+408
0x62F0	0x06060606 ;_TFT_defaultFont+412
0x62F4	0x06000606 ;_TFT_defaultFont+416
0x62F8	0x00000006 ;_TFT_defaultFont+420
0x62FC	0x1B000000 ;_TFT_defaultFont+424
0x6300	0x001B1B1B ;_TFT_defaultFont+428
0x6304	0x00000000 ;_TFT_defaultFont+432
0x6308	0x00000000 ;_TFT_defaultFont+436
0x630C	0x00000000 ;_TFT_defaultFont+440
0x6310	0xFEFE4848 ;_TFT_defaultFont+444
0x6314	0x127F7F24 ;_TFT_defaultFont+448
0x6318	0x00000012 ;_TFT_defaultFont+452
0x631C	0x08080000 ;_TFT_defaultFont+456
0x6320	0x0B0B4B3E ;_TFT_defaultFont+460
0x6324	0x6968683E ;_TFT_defaultFont+464
0x6328	0x0008083E ;_TFT_defaultFont+468
0x632C	0x00000000 ;_TFT_defaultFont+472
0x6330	0x00000000 ;_TFT_defaultFont+476
0x6334	0x0233001E ;_TFT_defaultFont+480
0x6338	0x00B30133 ;_TFT_defaultFont+484
0x633C	0x19A00F5E ;_TFT_defaultFont+488
0x6340	0x19881990 ;_TFT_defaultFont+492
0x6344	0x00000F00 ;_TFT_defaultFont+496
0x6348	0x00000000 ;_TFT_defaultFont+500
0x634C	0x00000000 ;_TFT_defaultFont+504
0x6350	0x00000000 ;_TFT_defaultFont+508
0x6354	0x0066003C ;_TFT_defaultFont+512
0x6358	0x00660066 ;_TFT_defaultFont+516
0x635C	0x0366033C ;_TFT_defaultFont+520
0x6360	0x00C601C6 ;_TFT_defaultFont+524
0x6364	0x000003BC ;_TFT_defaultFont+528
0x6368	0x00000000 ;_TFT_defaultFont+532
0x636C	0x06000000 ;_TFT_defaultFont+536
0x6370	0x00060606 ;_TFT_defaultFont+540
0x6374	0x00000000 ;_TFT_defaultFont+544
0x6378	0x00000000 ;_TFT_defaultFont+548
0x637C	0x18000000 ;_TFT_defaultFont+552
0x6380	0x06060C0C ;_TFT_defaultFont+556
0x6384	0x06060606 ;_TFT_defaultFont+560
0x6388	0x180C0C06 ;_TFT_defaultFont+564
0x638C	0x06000000 ;_TFT_defaultFont+568
0x6390	0x18180C0C ;_TFT_defaultFont+572
0x6394	0x18181818 ;_TFT_defaultFont+576
0x6398	0x060C0C18 ;_TFT_defaultFont+580
0x639C	0x18000000 ;_TFT_defaultFont+584
0x63A0	0x185A3C5A ;_TFT_defaultFont+588
0x63A4	0x00000000 ;_TFT_defaultFont+592
0x63A8	0x00000000 ;_TFT_defaultFont+596
0x63AC	0x00000000 ;_TFT_defaultFont+600
0x63B0	0x00000000 ;_TFT_defaultFont+604
0x63B4	0x00200000 ;_TFT_defaultFont+608
0x63B8	0x00200020 ;_TFT_defaultFont+612
0x63BC	0x002001FC ;_TFT_defaultFont+616
0x63C0	0x00200020 ;_TFT_defaultFont+620
0x63C4	0x00000000 ;_TFT_defaultFont+624
0x63C8	0x00000000 ;_TFT_defaultFont+628
0x63CC	0x00000000 ;_TFT_defaultFont+632
0x63D0	0x00000000 ;_TFT_defaultFont+636
0x63D4	0x06000000 ;_TFT_defaultFont+640
0x63D8	0x00030306 ;_TFT_defaultFont+644
0x63DC	0x00000000 ;_TFT_defaultFont+648
0x63E0	0x00000000 ;_TFT_defaultFont+652
0x63E4	0x0000001F ;_TFT_defaultFont+656
0x63E8	0x00000000 ;_TFT_defaultFont+660
0x63EC	0x00000000 ;_TFT_defaultFont+664
0x63F0	0x00000000 ;_TFT_defaultFont+668
0x63F4	0x06000000 ;_TFT_defaultFont+672
0x63F8	0x00000006 ;_TFT_defaultFont+676
0x63FC	0x20000000 ;_TFT_defaultFont+680
0x6400	0x08101020 ;_TFT_defaultFont+684
0x6404	0x02040408 ;_TFT_defaultFont+688
0x6408	0x00010102 ;_TFT_defaultFont+692
0x640C	0x00000000 ;_TFT_defaultFont+696
0x6410	0x6363633E ;_TFT_defaultFont+700
0x6414	0x63636363 ;_TFT_defaultFont+704
0x6418	0x0000003E ;_TFT_defaultFont+708
0x641C	0x00000000 ;_TFT_defaultFont+712
0x6420	0x18181E18 ;_TFT_defaultFont+716
0x6424	0x18181818 ;_TFT_defaultFont+720
0x6428	0x0000007E ;_TFT_defaultFont+724
0x642C	0x00000000 ;_TFT_defaultFont+728
0x6430	0x6061613E ;_TFT_defaultFont+732
0x6434	0x060C1830 ;_TFT_defaultFont+736
0x6438	0x0000007F ;_TFT_defaultFont+740
0x643C	0x00000000 ;_TFT_defaultFont+744
0x6440	0x6060613E ;_TFT_defaultFont+748
0x6444	0x6160603C ;_TFT_defaultFont+752
0x6448	0x0000003E ;_TFT_defaultFont+756
0x644C	0x00000000 ;_TFT_defaultFont+760
0x6450	0x32343830 ;_TFT_defaultFont+764
0x6454	0x30307F31 ;_TFT_defaultFont+768
0x6458	0x00000030 ;_TFT_defaultFont+772
0x645C	0x00000000 ;_TFT_defaultFont+776
0x6460	0x3E06067E ;_TFT_defaultFont+780
0x6464	0x61606060 ;_TFT_defaultFont+784
0x6468	0x0000003E ;_TFT_defaultFont+788
0x646C	0x00000000 ;_TFT_defaultFont+792
0x6470	0x3F03063C ;_TFT_defaultFont+796
0x6474	0x63636363 ;_TFT_defaultFont+800
0x6478	0x0000003E ;_TFT_defaultFont+804
0x647C	0x00000000 ;_TFT_defaultFont+808
0x6480	0x3030607F ;_TFT_defaultFont+812
0x6484	0x0C0C1818 ;_TFT_defaultFont+816
0x6488	0x0000000C ;_TFT_defaultFont+820
0x648C	0x00000000 ;_TFT_defaultFont+824
0x6490	0x6363633E ;_TFT_defaultFont+828
0x6494	0x6363633E ;_TFT_defaultFont+832
0x6498	0x0000003E ;_TFT_defaultFont+836
0x649C	0x00000000 ;_TFT_defaultFont+840
0x64A0	0x6363633E ;_TFT_defaultFont+844
0x64A4	0x30607E63 ;_TFT_defaultFont+848
0x64A8	0x0000001E ;_TFT_defaultFont+852
0x64AC	0x00000000 ;_TFT_defaultFont+856
0x64B0	0x06060000 ;_TFT_defaultFont+860
0x64B4	0x06000000 ;_TFT_defaultFont+864
0x64B8	0x00000006 ;_TFT_defaultFont+868
0x64BC	0x00000000 ;_TFT_defaultFont+872
0x64C0	0x06060000 ;_TFT_defaultFont+876
0x64C4	0x06000000 ;_TFT_defaultFont+880
0x64C8	0x00030306 ;_TFT_defaultFont+884
0x64CC	0x00000000 ;_TFT_defaultFont+888
0x64D0	0x00000000 ;_TFT_defaultFont+892
0x64D4	0x01800000 ;_TFT_defaultFont+896
0x64D8	0x00180060 ;_TFT_defaultFont+900
0x64DC	0x00060006 ;_TFT_defaultFont+904
0x64E0	0x00600018 ;_TFT_defaultFont+908
0x64E4	0x00000180 ;_TFT_defaultFont+912
0x64E8	0x00000000 ;_TFT_defaultFont+916
0x64EC	0x00000000 ;_TFT_defaultFont+920
0x64F0	0x00000000 ;_TFT_defaultFont+924
0x64F4	0x00000000 ;_TFT_defaultFont+928
0x64F8	0x000001FE ;_TFT_defaultFont+932
0x64FC	0x01FE0000 ;_TFT_defaultFont+936
0x6500	0x00000000 ;_TFT_defaultFont+940
0x6504	0x00000000 ;_TFT_defaultFont+944
0x6508	0x00000000 ;_TFT_defaultFont+948
0x650C	0x00000000 ;_TFT_defaultFont+952
0x6510	0x00000000 ;_TFT_defaultFont+956
0x6514	0x00060000 ;_TFT_defaultFont+960
0x6518	0x00600018 ;_TFT_defaultFont+964
0x651C	0x01800180 ;_TFT_defaultFont+968
0x6520	0x00180060 ;_TFT_defaultFont+972
0x6524	0x00000006 ;_TFT_defaultFont+976
0x6528	0x00000000 ;_TFT_defaultFont+980
0x652C	0x00000000 ;_TFT_defaultFont+984
0x6530	0x1830311E ;_TFT_defaultFont+988
0x6534	0x0C000C0C ;_TFT_defaultFont+992
0x6538	0x0000000C ;_TFT_defaultFont+996
0x653C	0x00000000 ;_TFT_defaultFont+1000
0x6540	0x00000000 ;_TFT_defaultFont+1004
0x6544	0x0082007C ;_TFT_defaultFont+1008
0x6548	0x016D0179 ;_TFT_defaultFont+1012
0x654C	0x016D016D ;_TFT_defaultFont+1016
0x6550	0x00D9016D ;_TFT_defaultFont+1020
0x6554	0x00FC0002 ;_TFT_defaultFont+1024
0x6558	0x00000000 ;_TFT_defaultFont+1028
0x655C	0x00000000 ;_TFT_defaultFont+1032
0x6560	0x00000000 ;_TFT_defaultFont+1036
0x6564	0x00380038 ;_TFT_defaultFont+1040
0x6568	0x006C006C ;_TFT_defaultFont+1044
0x656C	0x00FE00C6 ;_TFT_defaultFont+1048
0x6570	0x018300C6 ;_TFT_defaultFont+1052
0x6574	0x00000183 ;_TFT_defaultFont+1056
0x6578	0x00000000 ;_TFT_defaultFont+1060
0x657C	0x00000000 ;_TFT_defaultFont+1064
0x6580	0x6363633F ;_TFT_defaultFont+1068
0x6584	0x6363633F ;_TFT_defaultFont+1072
0x6588	0x0000003F ;_TFT_defaultFont+1076
0x658C	0x00000000 ;_TFT_defaultFont+1080
0x6590	0x0343433E ;_TFT_defaultFont+1084
0x6594	0x43430303 ;_TFT_defaultFont+1088
0x6598	0x0000003E ;_TFT_defaultFont+1092
0x659C	0x00000000 ;_TFT_defaultFont+1096
0x65A0	0xC3C3633F ;_TFT_defaultFont+1100
0x65A4	0x63C3C3C3 ;_TFT_defaultFont+1104
0x65A8	0x0000003F ;_TFT_defaultFont+1108
0x65AC	0x00000000 ;_TFT_defaultFont+1112
0x65B0	0x0303033F ;_TFT_defaultFont+1116
0x65B4	0x0303031F ;_TFT_defaultFont+1120
0x65B8	0x0000003F ;_TFT_defaultFont+1124
0x65BC	0x00000000 ;_TFT_defaultFont+1128
0x65C0	0x0303033F ;_TFT_defaultFont+1132
0x65C4	0x0303031F ;_TFT_defaultFont+1136
0x65C8	0x00000003 ;_TFT_defaultFont+1140
0x65CC	0x00000000 ;_TFT_defaultFont+1144
0x65D0	0x0343433E ;_TFT_defaultFont+1148
0x65D4	0x63636373 ;_TFT_defaultFont+1152
0x65D8	0x0000007E ;_TFT_defaultFont+1156
0x65DC	0x00000000 ;_TFT_defaultFont+1160
0x65E0	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x65E4	0xC3C3C3FF ;_TFT_defaultFont+1168
0x65E8	0x000000C3 ;_TFT_defaultFont+1172
0x65EC	0x00000000 ;_TFT_defaultFont+1176
0x65F0	0x0606060F ;_TFT_defaultFont+1180
0x65F4	0x06060606 ;_TFT_defaultFont+1184
0x65F8	0x0000000F ;_TFT_defaultFont+1188
0x65FC	0x00000000 ;_TFT_defaultFont+1192
0x6600	0x1818181E ;_TFT_defaultFont+1196
0x6604	0x18181818 ;_TFT_defaultFont+1200
0x6608	0x0000000F ;_TFT_defaultFont+1204
0x660C	0x00000000 ;_TFT_defaultFont+1208
0x6610	0x0F1B3363 ;_TFT_defaultFont+1212
0x6614	0x331B0F07 ;_TFT_defaultFont+1216
0x6618	0x00000063 ;_TFT_defaultFont+1220
0x661C	0x00000000 ;_TFT_defaultFont+1224
0x6620	0x03030303 ;_TFT_defaultFont+1228
0x6624	0x03030303 ;_TFT_defaultFont+1232
0x6628	0x0000003F ;_TFT_defaultFont+1236
0x662C	0x00000000 ;_TFT_defaultFont+1240
0x6630	0x00000000 ;_TFT_defaultFont+1244
0x6634	0x03870387 ;_TFT_defaultFont+1248
0x6638	0x034D034D ;_TFT_defaultFont+1252
0x663C	0x03390339 ;_TFT_defaultFont+1256
0x6640	0x03110311 ;_TFT_defaultFont+1260
0x6644	0x00000301 ;_TFT_defaultFont+1264
0x6648	0x00000000 ;_TFT_defaultFont+1268
0x664C	0x00000000 ;_TFT_defaultFont+1272
0x6650	0x4D4D4747 ;_TFT_defaultFont+1276
0x6654	0x71715959 ;_TFT_defaultFont+1280
0x6658	0x00000061 ;_TFT_defaultFont+1284
0x665C	0x00000000 ;_TFT_defaultFont+1288
0x6660	0xC3C3C37E ;_TFT_defaultFont+1292
0x6664	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x6668	0x0000007E ;_TFT_defaultFont+1300
0x666C	0x00000000 ;_TFT_defaultFont+1304
0x6670	0x6363633F ;_TFT_defaultFont+1308
0x6674	0x03033F63 ;_TFT_defaultFont+1312
0x6678	0x00000003 ;_TFT_defaultFont+1316
0x667C	0x00000000 ;_TFT_defaultFont+1320
0x6680	0xC3C3C37E ;_TFT_defaultFont+1324
0x6684	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x6688	0x00C0607E ;_TFT_defaultFont+1332
0x668C	0x00000000 ;_TFT_defaultFont+1336
0x6690	0x6363633F ;_TFT_defaultFont+1340
0x6694	0x63331B3F ;_TFT_defaultFont+1344
0x6698	0x000000C3 ;_TFT_defaultFont+1348
0x669C	0x00000000 ;_TFT_defaultFont+1352
0x66A0	0x0343433E ;_TFT_defaultFont+1356
0x66A4	0x6161603E ;_TFT_defaultFont+1360
0x66A8	0x0000003E ;_TFT_defaultFont+1364
0x66AC	0x00000000 ;_TFT_defaultFont+1368
0x66B0	0x0C0C0C3F ;_TFT_defaultFont+1372
0x66B4	0x0C0C0C0C ;_TFT_defaultFont+1376
0x66B8	0x0000000C ;_TFT_defaultFont+1380
0x66BC	0x00000000 ;_TFT_defaultFont+1384
0x66C0	0x63636363 ;_TFT_defaultFont+1388
0x66C4	0x63636363 ;_TFT_defaultFont+1392
0x66C8	0x0000003E ;_TFT_defaultFont+1396
0x66CC	0x00000000 ;_TFT_defaultFont+1400
0x66D0	0x66C3C3C3 ;_TFT_defaultFont+1404
0x66D4	0x183C3C66 ;_TFT_defaultFont+1408
0x66D8	0x00000018 ;_TFT_defaultFont+1412
0x66DC	0x00000000 ;_TFT_defaultFont+1416
0x66E0	0x00000000 ;_TFT_defaultFont+1420
0x66E4	0x0C630C63 ;_TFT_defaultFont+1424
0x66E8	0x0CF30C63 ;_TFT_defaultFont+1428
0x66EC	0x079E06F6 ;_TFT_defaultFont+1432
0x66F0	0x030C079E ;_TFT_defaultFont+1436
0x66F4	0x0000030C ;_TFT_defaultFont+1440
0x66F8	0x00000000 ;_TFT_defaultFont+1444
0x66FC	0x00000000 ;_TFT_defaultFont+1448
0x6700	0x3C66C3C3 ;_TFT_defaultFont+1452
0x6704	0xC3663C18 ;_TFT_defaultFont+1456
0x6708	0x000000C3 ;_TFT_defaultFont+1460
0x670C	0x00000000 ;_TFT_defaultFont+1464
0x6710	0x6666C3C3 ;_TFT_defaultFont+1468
0x6714	0x1818183C ;_TFT_defaultFont+1472
0x6718	0x00000018 ;_TFT_defaultFont+1476
0x671C	0x00000000 ;_TFT_defaultFont+1480
0x6720	0x1830303F ;_TFT_defaultFont+1484
0x6724	0x0303060C ;_TFT_defaultFont+1488
0x6728	0x0000003F ;_TFT_defaultFont+1492
0x672C	0x1E000000 ;_TFT_defaultFont+1496
0x6730	0x06060606 ;_TFT_defaultFont+1500
0x6734	0x06060606 ;_TFT_defaultFont+1504
0x6738	0x001E0606 ;_TFT_defaultFont+1508
0x673C	0x01000000 ;_TFT_defaultFont+1512
0x6740	0x04020201 ;_TFT_defaultFont+1516
0x6744	0x10080804 ;_TFT_defaultFont+1520
0x6748	0x00202010 ;_TFT_defaultFont+1524
0x674C	0x1E000000 ;_TFT_defaultFont+1528
0x6750	0x18181818 ;_TFT_defaultFont+1532
0x6754	0x18181818 ;_TFT_defaultFont+1536
0x6758	0x001E1818 ;_TFT_defaultFont+1540
0x675C	0x00000000 ;_TFT_defaultFont+1544
0x6760	0x00000000 ;_TFT_defaultFont+1548
0x6764	0x00480030 ;_TFT_defaultFont+1552
0x6768	0x01020084 ;_TFT_defaultFont+1556
0x676C	0x00000000 ;_TFT_defaultFont+1560
0x6770	0x00000000 ;_TFT_defaultFont+1564
0x6774	0x00000000 ;_TFT_defaultFont+1568
0x6778	0x00000000 ;_TFT_defaultFont+1572
0x677C	0x00000000 ;_TFT_defaultFont+1576
0x6780	0x00000000 ;_TFT_defaultFont+1580
0x6784	0x00000000 ;_TFT_defaultFont+1584
0x6788	0x00FF0000 ;_TFT_defaultFont+1588
0x678C	0x0C000000 ;_TFT_defaultFont+1592
0x6790	0x00000018 ;_TFT_defaultFont+1596
0x6794	0x00000000 ;_TFT_defaultFont+1600
0x6798	0x00000000 ;_TFT_defaultFont+1604
0x679C	0x00000000 ;_TFT_defaultFont+1608
0x67A0	0x623C0000 ;_TFT_defaultFont+1612
0x67A4	0x63637E60 ;_TFT_defaultFont+1616
0x67A8	0x0000007E ;_TFT_defaultFont+1620
0x67AC	0x03000000 ;_TFT_defaultFont+1624
0x67B0	0x673B0303 ;_TFT_defaultFont+1628
0x67B4	0x63636363 ;_TFT_defaultFont+1632
0x67B8	0x0000003F ;_TFT_defaultFont+1636
0x67BC	0x00000000 ;_TFT_defaultFont+1640
0x67C0	0x231E0000 ;_TFT_defaultFont+1644
0x67C4	0x23030303 ;_TFT_defaultFont+1648
0x67C8	0x0000001E ;_TFT_defaultFont+1652
0x67CC	0x60000000 ;_TFT_defaultFont+1656
0x67D0	0x637E6060 ;_TFT_defaultFont+1660
0x67D4	0x73636363 ;_TFT_defaultFont+1664
0x67D8	0x0000006E ;_TFT_defaultFont+1668
0x67DC	0x00000000 ;_TFT_defaultFont+1672
0x67E0	0x633E0000 ;_TFT_defaultFont+1676
0x67E4	0x43037F63 ;_TFT_defaultFont+1680
0x67E8	0x0000003E ;_TFT_defaultFont+1684
0x67EC	0x1C000000 ;_TFT_defaultFont+1688
0x67F0	0x060F0606 ;_TFT_defaultFont+1692
0x67F4	0x06060606 ;_TFT_defaultFont+1696
0x67F8	0x00000006 ;_TFT_defaultFont+1700
0x67FC	0x00000000 ;_TFT_defaultFont+1704
0x6800	0x637E0000 ;_TFT_defaultFont+1708
0x6804	0x73636363 ;_TFT_defaultFont+1712
0x6808	0x3E61606E ;_TFT_defaultFont+1716
0x680C	0x03000000 ;_TFT_defaultFont+1720
0x6810	0x673B0303 ;_TFT_defaultFont+1724
0x6814	0x63636363 ;_TFT_defaultFont+1728
0x6818	0x00000063 ;_TFT_defaultFont+1732
0x681C	0x03000000 ;_TFT_defaultFont+1736
0x6820	0x03030003 ;_TFT_defaultFont+1740
0x6824	0x03030303 ;_TFT_defaultFont+1744
0x6828	0x00000003 ;_TFT_defaultFont+1748
0x682C	0x06000000 ;_TFT_defaultFont+1752
0x6830	0x06070006 ;_TFT_defaultFont+1756
0x6834	0x06060606 ;_TFT_defaultFont+1760
0x6838	0x03060606 ;_TFT_defaultFont+1764
0x683C	0x03000000 ;_TFT_defaultFont+1768
0x6840	0x1B330303 ;_TFT_defaultFont+1772
0x6844	0x1B0F070F ;_TFT_defaultFont+1776
0x6848	0x00000033 ;_TFT_defaultFont+1780
0x684C	0x03000000 ;_TFT_defaultFont+1784
0x6850	0x03030303 ;_TFT_defaultFont+1788
0x6854	0x03030303 ;_TFT_defaultFont+1792
0x6858	0x00000003 ;_TFT_defaultFont+1796
0x685C	0x00000000 ;_TFT_defaultFont+1800
0x6860	0x00000000 ;_TFT_defaultFont+1804
0x6864	0x00000000 ;_TFT_defaultFont+1808
0x6868	0x033301DF ;_TFT_defaultFont+1812
0x686C	0x03330333 ;_TFT_defaultFont+1816
0x6870	0x03330333 ;_TFT_defaultFont+1820
0x6874	0x00000333 ;_TFT_defaultFont+1824
0x6878	0x00000000 ;_TFT_defaultFont+1828
0x687C	0x00000000 ;_TFT_defaultFont+1832
0x6880	0x673B0000 ;_TFT_defaultFont+1836
0x6884	0x63636363 ;_TFT_defaultFont+1840
0x6888	0x00000063 ;_TFT_defaultFont+1844
0x688C	0x00000000 ;_TFT_defaultFont+1848
0x6890	0x633E0000 ;_TFT_defaultFont+1852
0x6894	0x63636363 ;_TFT_defaultFont+1856
0x6898	0x0000003E ;_TFT_defaultFont+1860
0x689C	0x00000000 ;_TFT_defaultFont+1864
0x68A0	0x673B0000 ;_TFT_defaultFont+1868
0x68A4	0x63636363 ;_TFT_defaultFont+1872
0x68A8	0x0303033F ;_TFT_defaultFont+1876
0x68AC	0x00000000 ;_TFT_defaultFont+1880
0x68B0	0x637E0000 ;_TFT_defaultFont+1884
0x68B4	0x73636363 ;_TFT_defaultFont+1888
0x68B8	0x6060606E ;_TFT_defaultFont+1892
0x68BC	0x00000000 ;_TFT_defaultFont+1896
0x68C0	0x1F1B0000 ;_TFT_defaultFont+1900
0x68C4	0x03030303 ;_TFT_defaultFont+1904
0x68C8	0x00000003 ;_TFT_defaultFont+1908
0x68CC	0x00000000 ;_TFT_defaultFont+1912
0x68D0	0x231E0000 ;_TFT_defaultFont+1916
0x68D4	0x31381E07 ;_TFT_defaultFont+1920
0x68D8	0x0000001E ;_TFT_defaultFont+1924
0x68DC	0x00000000 ;_TFT_defaultFont+1928
0x68E0	0x061F0606 ;_TFT_defaultFont+1932
0x68E4	0x06060606 ;_TFT_defaultFont+1936
0x68E8	0x0000001C ;_TFT_defaultFont+1940
0x68EC	0x00000000 ;_TFT_defaultFont+1944
0x68F0	0x63630000 ;_TFT_defaultFont+1948
0x68F4	0x73636363 ;_TFT_defaultFont+1952
0x68F8	0x0000006E ;_TFT_defaultFont+1956
0x68FC	0x00000000 ;_TFT_defaultFont+1960
0x6900	0x63630000 ;_TFT_defaultFont+1964
0x6904	0x1C363663 ;_TFT_defaultFont+1968
0x6908	0x0000001C ;_TFT_defaultFont+1972
0x690C	0x00000000 ;_TFT_defaultFont+1976
0x6910	0x00000000 ;_TFT_defaultFont+1980
0x6914	0x00000000 ;_TFT_defaultFont+1984
0x6918	0x03330333 ;_TFT_defaultFont+1988
0x691C	0x01B601B6 ;_TFT_defaultFont+1992
0x6920	0x00CC01CE ;_TFT_defaultFont+1996
0x6924	0x000000CC ;_TFT_defaultFont+2000
0x6928	0x00000000 ;_TFT_defaultFont+2004
0x692C	0x00000000 ;_TFT_defaultFont+2008
0x6930	0x33330000 ;_TFT_defaultFont+2012
0x6934	0x331E0C1E ;_TFT_defaultFont+2016
0x6938	0x00000033 ;_TFT_defaultFont+2020
0x693C	0x00000000 ;_TFT_defaultFont+2024
0x6940	0x63630000 ;_TFT_defaultFont+2028
0x6944	0x1C363663 ;_TFT_defaultFont+2032
0x6948	0x0C0C181C ;_TFT_defaultFont+2036
0x694C	0x00000000 ;_TFT_defaultFont+2040
0x6950	0x303F0000 ;_TFT_defaultFont+2044
0x6954	0x03060C18 ;_TFT_defaultFont+2048
0x6958	0x0000003F ;_TFT_defaultFont+2052
0x695C	0x38000000 ;_TFT_defaultFont+2056
0x6960	0x0C0C0C0C ;_TFT_defaultFont+2060
0x6964	0x0C0C0C07 ;_TFT_defaultFont+2064
0x6968	0x00380C0C ;_TFT_defaultFont+2068
0x696C	0x0C000000 ;_TFT_defaultFont+2072
0x6970	0x0C0C0C0C ;_TFT_defaultFont+2076
0x6974	0x0C0C0C0C ;_TFT_defaultFont+2080
0x6978	0x000C0C0C ;_TFT_defaultFont+2084
0x697C	0x07000000 ;_TFT_defaultFont+2088
0x6980	0x0C0C0C0C ;_TFT_defaultFont+2092
0x6984	0x0C0C0C38 ;_TFT_defaultFont+2096
0x6988	0x00070C0C ;_TFT_defaultFont+2100
0x698C	0x00000000 ;_TFT_defaultFont+2104
0x6990	0x00000000 ;_TFT_defaultFont+2108
0x6994	0x00000000 ;_TFT_defaultFont+2112
0x6998	0x021E0000 ;_TFT_defaultFont+2116
0x699C	0x03F1023F ;_TFT_defaultFont+2120
0x69A0	0x000001E1 ;_TFT_defaultFont+2124
0x69A4	0x00000000 ;_TFT_defaultFont+2128
0x69A8	0x00000000 ;_TFT_defaultFont+2132
0x69AC	0x00000000 ;_TFT_defaultFont+2136
0x69B0	0x07FE0000 ;_TFT_defaultFont+2140
0x69B4	0x04020402 ;_TFT_defaultFont+2144
0x69B8	0x04020402 ;_TFT_defaultFont+2148
0x69BC	0x04020402 ;_TFT_defaultFont+2152
0x69C0	0x04020402 ;_TFT_defaultFont+2156
0x69C4	0x000007FE ;_TFT_defaultFont+2160
0x69C8	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;BigProject.c,0 :: ?ICS?lstr1_BigProject [38]
0x69CC	0x73726946 ;?ICS?lstr1_BigProject+0
0x69D0	0x61632074 ;?ICS?lstr1_BigProject+4
0x69D4	0x7262696C ;?ICS?lstr1_BigProject+8
0x69D8	0x6F697461 ;?ICS?lstr1_BigProject+12
0x69DC	0x666F206E ;?ICS?lstr1_BigProject+16
0x69E0	0x72756F20 ;?ICS?lstr1_BigProject+20
0x69E4	0x756F7420 ;?ICS?lstr1_BigProject+24
0x69E8	0x73206863 ;?ICS?lstr1_BigProject+28
0x69EC	0x65657263 ;?ICS?lstr1_BigProject+32
0x69F0	0x006E ;?ICS?lstr1_BigProject+36
; end of ?ICS?lstr1_BigProject
;BigProject.c,0 :: ?ICS_x_tft [2]
0x69F2	0x01F4 ;?ICS_x_tft+0
; end of ?ICS_x_tft
;BigProject.c,0 :: ?ICS_y_tft [2]
0x69F4	0x01F4 ;?ICS_y_tft+0
; end of ?ICS_y_tft
;,0 :: _initBlock_4 [2]
; Containing: ?ICS_flag_games [1]
;             ?ICS_dofd3_flag [1]
0x69F6	0x0000 ;_initBlock_4+0 : ?ICS_flag_games at 0x69F6 : ?ICS_dofd3_flag at 0x69F7
; end of _initBlock_4
;,0 :: _initBlock_5 [2]
; Containing: ?ICS_tany_mara [1]
;             ?ICS_paint_flag [1]
0x69F8	0x0000 ;_initBlock_5+0 : ?ICS_tany_mara at 0x69F8 : ?ICS_paint_flag at 0x69F9
; end of _initBlock_5
;,0 :: _initBlock_6 [12]
; Containing: ?ICS_UART_flag [1]
;             ?ICS?lstr1_modules_screens [6]
;             ?ICS?lstr2_modules_screens [5]
0x69FA	0x4D414700 ;_initBlock_6+0 : ?ICS_UART_flag at 0x69FA : ?ICS?lstr1_modules_screens at 0x69FB
0x69FE	0x63005345 ;_initBlock_6+4 : ?ICS?lstr2_modules_screens at 0x6A01
0x6A02	0x006D6D6F ;_initBlock_6+8
; end of _initBlock_6
;modules_screens.c,0 :: ?ICS?lstr3_modules_screens [6]
0x6A06	0x6E696170 ;?ICS?lstr3_modules_screens+0
0x6A0A	0x0074 ;?ICS?lstr3_modules_screens+4
; end of ?ICS?lstr3_modules_screens
;,0 :: _initBlock_8 [26]
; Containing: ?ICS?lstr7_modules_screens [5]
;             ?ICS?lstr8_modules_screens [6]
;             ?ICS?lstr16_modules_screens [6]
;             ?ICS?lstr17_modules_screens [9]
0x6A0C	0x6B636142 ;_initBlock_8+0 : ?ICS?lstr7_modules_screens at 0x6A0C
0x6A10	0x61724500 ;_initBlock_8+4 : ?ICS?lstr8_modules_screens at 0x6A11
0x6A14	0x73006573 ;_initBlock_8+8 : ?ICS?lstr16_modules_screens at 0x6A17
0x6A18	0x64657661 ;_initBlock_8+12
0x6A1C	0x6E6F6300 ;_initBlock_8+16 : ?ICS?lstr17_modules_screens at 0x6A1D
0x6A20	0x756E6974 ;_initBlock_8+20
0x6A24	0x0065 ;_initBlock_8+24
; end of _initBlock_8
;,0 :: _initBlock_9 [18]
; Containing: ?ICS?lstr18_modules_screens [13]
;             ?ICS?lstr9_modules_screens [5]
0x6A26	0x65726568 ;_initBlock_9+0 : ?ICS?lstr18_modules_screens at 0x6A26
0x6A2A	0x206F7420 ;_initBlock_9+4
0x6A2E	0x6B636162 ;_initBlock_9+8
0x6A32	0x43414200 ;_initBlock_9+12 : ?ICS?lstr9_modules_screens at 0x6A33
0x6A36	0x004B ;_initBlock_9+16
; end of _initBlock_9
;modules_screens.c,0 :: ?ICS?lstr10_modules_screens [2]
0x6A38	0x0031 ;?ICS?lstr10_modules_screens+0
; end of ?ICS?lstr10_modules_screens
;modules_screens.c,0 :: ?ICS?lstr11_modules_screens [2]
0x6A3A	0x0032 ;?ICS?lstr11_modules_screens+0
; end of ?ICS?lstr11_modules_screens
;modules_screens.c,0 :: ?ICS?lstr12_modules_screens [2]
0x6A3C	0x0033 ;?ICS?lstr12_modules_screens+0
; end of ?ICS?lstr12_modules_screens
;modules_screens.c,0 :: ?ICS?lstr13_modules_screens [6]
0x6A3E	0x72617473 ;?ICS?lstr13_modules_screens+0
0x6A42	0x0074 ;?ICS?lstr13_modules_screens+4
; end of ?ICS?lstr13_modules_screens
;modules_screens.c,0 :: ?ICS?lstr14_modules_screens [4]
0x6A44	0x00646E65 ;?ICS?lstr14_modules_screens+0
; end of ?ICS?lstr14_modules_screens
;,0 :: _initBlock_15 [20]
; Containing: ?ICS?lstr15_modules_screens [5]
;             ?ICS?lstr4_modules_screens [6]
;             ?ICS?lstr5_modules_screens [9]
0x6A48	0x646E6573 ;_initBlock_15+0 : ?ICS?lstr15_modules_screens at 0x6A48
0x6A4C	0x666F4400 ;_initBlock_15+4 : ?ICS?lstr4_modules_screens at 0x6A4D
0x6A50	0x62003364 ;_initBlock_15+8 : ?ICS?lstr5_modules_screens at 0x6A53
0x6A54	0x636E756F ;_initBlock_15+12
0x6A58	0x00676E69 ;_initBlock_15+16
; end of _initBlock_15
;,0 :: _initBlock_16 [14]
; Containing: ?ICS?lstr6_modules_screens [13]
;             ?ICS_size [1]
0x6A5C	0x65726568 ;_initBlock_16+0 : ?ICS?lstr6_modules_screens at 0x6A5C
0x6A60	0x206F7420 ;_initBlock_16+4
0x6A64	0x6B636162 ;_initBlock_16+8
0x6A68	0x0200 ;_initBlock_16+12 : ?ICS_size at 0x6A69
; end of _initBlock_16
;,0 :: _initBlock_17 [12]
; Containing: ?ICS?lstr1_snake [11]
;             ?ICS_size_snake [1]
0x6A6A	0x2774656C ;_initBlock_17+0 : ?ICS?lstr1_snake at 0x6A6A
0x6A6E	0x6C702073 ;_initBlock_17+4
0x6A72	0x14007961 ;_initBlock_17+8 : ?ICS_size_snake at 0x6A75
; end of _initBlock_17
;BigProject.c,0 :: ?ICS_x [2]
0x6A76	0x00A0 ;?ICS_x+0
; end of ?ICS_x
;BigProject.c,0 :: ?ICS_y [2]
0x6A78	0x0078 ;?ICS_y+0
; end of ?ICS_y
;snake.c,0 :: ?ICS?lstr2_snake [14]
0x6A7A	0x646F6F47 ;?ICS?lstr2_snake+0
0x6A7E	0x626F6A20 ;?ICS?lstr2_snake+4
0x6A82	0x72422C20 ;?ICS?lstr2_snake+8
0x6A86	0x006F ;?ICS?lstr2_snake+12
; end of ?ICS?lstr2_snake
;snake.c,0 :: ?ICS?lstr3_snake [6]
0x6A88	0x69616761 ;?ICS?lstr3_snake+0
0x6A8C	0x006E ;?ICS?lstr3_snake+4
; end of ?ICS?lstr3_snake
;snake.c,0 :: ?ICS?lstr4_snake [14]
0x6A8E	0x6B636142 ;?ICS?lstr4_snake+0
0x6A92	0x206F7420 ;?ICS?lstr4_snake+4
0x6A96	0x656D6167 ;?ICS?lstr4_snake+8
0x6A9A	0x0073 ;?ICS?lstr4_snake+12
; end of ?ICS?lstr4_snake
;,0 :: _initBlock_23 [50]
; Containing: ?ICS?lstr1_touch [39]
;             ?ICS?lstr2_touch [11]
0x6A9C	0x63756F54 ;_initBlock_23+0 : ?ICS?lstr1_touch at 0x6A9C
0x6AA0	0x65732068 ;_initBlock_23+4
0x6AA4	0x7463656C ;_initBlock_23+8
0x6AA8	0x63206465 ;_initBlock_23+12
0x6AAC	0x656E726F ;_initBlock_23+16
0x6AB0	0x66207372 ;_initBlock_23+20
0x6AB4	0x6320726F ;_initBlock_23+24
0x6AB8	0x62696C61 ;_initBlock_23+28
0x6ABC	0x69746172 ;_initBlock_23+32
0x6AC0	0x66006E6F ;_initBlock_23+36 : ?ICS?lstr2_touch at 0x6AC3
0x6AC4	0x74737269 ;_initBlock_23+40
0x6AC8	0x72656820 ;_initBlock_23+44
0x6ACC	0x0065 ;_initBlock_23+48
; end of _initBlock_23
;,0 :: _initBlock_24 [26]
; Containing: ?ICS?lstr3_touch [11]
;             ?ICS?lstr4_touch [10]
;             ?ICS?lstr1_UART [5]
0x6ACE	0x73726966 ;_initBlock_24+0 : ?ICS?lstr3_touch at 0x6ACE
0x6AD2	0x65682074 ;_initBlock_24+4
0x6AD6	0x6E006572 ;_initBlock_24+8 : ?ICS?lstr4_touch at 0x6AD9
0x6ADA	0x6820776F ;_initBlock_24+12
0x6ADE	0x20657265 ;_initBlock_24+16
0x6AE2	0x63616200 ;_initBlock_24+20 : ?ICS?lstr1_UART at 0x6AE3
0x6AE6	0x006B ;_initBlock_24+24
; end of _initBlock_24
;UART.c,0 :: ?ICS?lstr2_UART [8]
0x6AE8	0x61747320 ;?ICS?lstr2_UART+0
0x6AEC	0x00207472 ;?ICS?lstr2_UART+4
; end of ?ICS?lstr2_UART
;,0 :: _initBlock_26 [28]
; Containing: ?ICS?lstr3_UART [7]
;             ?ICS?lstr4_UART [6]
;             ?ICS?lstr5_UART [2]
;             ?ICS?lstr6_UART [2]
;             ?ICS?lstr7_UART [2]
;             ?ICS?lstr8_UART [9]
0x6AF0	0x63616220 ;_initBlock_26+0 : ?ICS?lstr3_UART at 0x6AF0
0x6AF4	0x2000206B ;_initBlock_26+4 : ?ICS?lstr4_UART at 0x6AF7
0x6AF8	0x20646E65 ;_initBlock_26+8
0x6AFC	0x32003100 ;_initBlock_26+12 : ?ICS?lstr5_UART at 0x6AFD : ?ICS?lstr6_UART at 0x6AFF
0x6B00	0x20003300 ;_initBlock_26+16 : ?ICS?lstr7_UART at 0x6B01 : ?ICS?lstr8_UART at 0x6B03
0x6B04	0x646E6573 ;_initBlock_26+20
0x6B08	0x00203A20 ;_initBlock_26+24
; end of _initBlock_26
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x6B0C	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x6B10	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x6B14	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x6B18	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;,0 :: _initBlock_28 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT___MM_plus [1]
0x6B1C	0x0000 ;_initBlock_28+0 : ?ICS__Lib_TFT___no_acceleration at 0x6B1C : ?ICS__Lib_TFT___MM_plus at 0x6B1D
; end of _initBlock_28
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x6B1E	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_30 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x6B20	0x0000 ;_initBlock_30+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x6B20 : ?ICS__Lib_TFT_FontInitialized at 0x6B21
; end of _initBlock_30
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x6B22	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_32 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x6B24	0x0000 ;_initBlock_32+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x6B24 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x6B25
; end of _initBlock_32
;__Lib_TouchPanel_TFT.c,0 :: ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
0x6B26	0x00 ;?ICS__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x6B28	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x6B2C	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x6B30	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x6B34	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x6B38	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x6B3C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x6B40	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x6B44	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x6B48	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x6B4C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x6B50	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x6B54	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x6B58	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x6B5C	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x6B60	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x6B64	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x6B68	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x6B6C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x6B70	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x6B74	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x6B78	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x6B7C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x6B80	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x6B84	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x6B88	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x6B8C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x6B90	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [26]    _TFT_Color16bitToRGB
0x01A4     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x022C     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0328      [36]    _TFT_RGBToColor16bit
0x034C      [12]    _Get_Fosc_kHz
0x0358      [28]    _ADC2_Get_Sample
0x0374      [28]    _ADC3_Get_Sample
0x0390      [26]    _Delay_1ms
0x03B0      [26]    _Delay_1us
0x03CC     [132]    _RCC_GetClocksFrequency
0x0450      [24]    __Lib_TFT_Defs_Write_to_Port
0x0468      [70]    _GPIO_Alternate_Function_Enable
0x04B0      [28]    _ADC1_Get_Sample
0x04CC     [192]    _TFT_GetCurrentColor
0x0590      [22]    _Delay_50us
0x05A8      [22]    _Delay_5ms
0x05C0      [26]    _Delay_100ms
0x05DC      [12]    _Is_TFT_Rotated_180
0x05E8     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x06FC     [404]    _TFT_H_Line
0x0890      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
0x08D0      [30]    __Lib_UART_123_45_6_UARTx_Write
0x08F0      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
0x0930     [244]    _TFT_V_Line
0x0A24     [136]    __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
0x0AB0      [26]    _Delay_10ms
0x0AD0      [24]    _Delay_500us
0x0AE8     [108]    _TFT_Set_Font
0x0B54      [52]    _TFT_Set_Index
0x0B88     [136]    _TFT_Dot
0x0C10    [1528]    __Lib_TFT__TFT_Circle_Fill
0x1208      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x123C      [28]    _srand
0x1258     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x14EC     [168]    _GPIO_Clk_Enable
0x1594     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x1658      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x16AC      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x16D8     [100]    __Lib_TFT__TFT_getHeader
0x173C      [60]    __Lib_TFT_Defs_Read_From_Port
0x1778      [52]    _TFT_Write_Command
0x17AC      [84]    _TFT_SSD1963_8bit_Set_Index
0x1800     [620]    _TFT_Rectangle
0x1A6C     [664]    _TFT_Line
0x1D04      [52]    _ADC1_Init
0x1D38      [24]    _GPIO_Analog_Input
0x1D50      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY
0x1D90      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX
0x1DD0     [106]    _Button
0x1E3C      [68]    _rand
0x1E80     [988]    _TFT_Circle
0x225C      [56]    _ams7
0x2294      [48]    _TP_TFT_Calibrate_Max
0x22C4      [48]    _TP_TFT_Calibrate_Min
0x22F8     [180]    _after_snake
0x23AC      [38]    __Lib_TouchPanel_TFT_Delay_300us
0x23D4      [52]    _draw
0x2408     [328]    _TFT_Set_Address_SSD1963II
0x2550     [120]    _TFT_Set_Address
0x25C8     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x2998      [52]    _UART1_Init
0x29CC     [104]    _TFT_Set_Address_SST7715R
0x2A34     [104]    _TFT_Set_Address_ILI9481
0x2A9C     [104]    _TFT_Set_Address_ILI9342
0x2B04     [212]    _TFT_Set_Address_HX8352A
0x2BD8     [104]    _TFT_Set_Address_R61526
0x2C40      [16]    _Is_TFT_Set
0x2C50      [24]    _TFT_Set_Pen
0x2C68      [28]    _UART1_Write_Text
0x2C84     [560]    _GPIO_Config
0x2EB4      [64]    _TFT_Set_Brush
0x2EF8     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x2F9C     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x32B0      [24]    _TFT_Move_Cursor
0x32C8      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x32F8      [96]    _TFT_SSD1963_8bit_Write_Data
0x3358      [44]    _TFT_16bit_Write_Data
0x3384      [96]    _TFT_Write_Data
0x33E4     [512]    __Lib_TFT__TFT_Write_Char
0x35E4     [788]    __Lib_TFT__TFT_Write_Char_E
0x38F8      [16]    __Lib_TFT_Is_SSD1963_Set
0x3908      [28]    _UART6_Write
0x3924      [28]    _UART3_Write
0x3940      [28]    _UART1_Write
0x395C      [28]    _UART2_Write
0x3978      [28]    _UART5_Write
0x3994      [28]    _UART4_Write
0x39B0     [104]    _TFT_Set_Address_ILI9340
0x3A18     [592]    _comm
0x3C68      [76]    __Lib_System_4XX_SystemClockSetDefault
0x3CB4     [496]    _paint2
0x3EA4      [88]    _paint_module2
0x3EFC     [612]    _paint_module
0x4160    [1384]    _paint
0x46C8     [308]    _comm_module
0x47FC     [144]    _TFT_Fill_Screen
0x488C     [220]    _TFT_Init_ILI9341_8bit
0x4968     [372]    _ADC_Set_Input_Channel
0x4ADC     [136]    _TFT_Write_Text
0x4B64      [36]    _TFT_Set_Default_Mode
0x4B88      [58]    ___FillZeros
0x4BC4      [20]    ___CC2DW
0x4BD8      [28]    _GPIO_Digital_Output
0x4BF4      [24]    _GPIO_Digital_Input
0x4C0C     [560]    _TP_TFT_Get_Coordinates
0x4E3C     [132]    _TP_TFT_Press_Detect
0x4EC0    [2276]    _snake
0x57A4      [88]    _Games_Module
0x57FC     [156]    _module1
0x5898     [236]    _TP_TFT_Init
0x5988      [50]    _Init_ADC
0x59C0     [392]    _Calibrate
0x5B48      [16]    _TP_TFT_Set_ADC_Threshold
0x5B58       [8]    ___GenExcept
0x5B60      [42]    ___EnableFPU
0x5B8C      [36]    __Lib_System_4XX_InitialSetUpFosc
0x5BB0     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x5F10     [580]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000      [38]    ?lstr1_BigProject
0x20000026       [2]    _x_tft
0x20000028       [2]    _y_tft
0x2000002A       [1]    _flag_games
0x2000002B       [1]    _dofd3_flag
0x2000002C       [1]    _tany_mara
0x2000002D       [1]    _paint_flag
0x2000002E       [1]    _UART_flag
0x2000002F       [6]    ?lstr1_modules_screens
0x20000035       [5]    ?lstr2_modules_screens
0x2000003A       [6]    ?lstr3_modules_screens
0x20000040       [5]    ?lstr7_modules_screens
0x20000045       [6]    ?lstr8_modules_screens
0x2000004B       [6]    ?lstr16_modules_screens
0x20000051       [9]    ?lstr17_modules_screens
0x2000005A      [13]    ?lstr18_modules_screens
0x20000067       [5]    ?lstr9_modules_screens
0x2000006C       [2]    ?lstr10_modules_screens
0x2000006E       [2]    ?lstr11_modules_screens
0x20000070       [2]    ?lstr12_modules_screens
0x20000072       [6]    ?lstr13_modules_screens
0x20000078       [4]    ?lstr14_modules_screens
0x2000007C       [5]    ?lstr15_modules_screens
0x20000081       [6]    ?lstr4_modules_screens
0x20000087       [9]    ?lstr5_modules_screens
0x20000090      [13]    ?lstr6_modules_screens
0x2000009D       [1]    _size
0x2000009E      [11]    ?lstr1_snake
0x200000A9       [1]    _size_snake
0x200000AA       [2]    _x
0x200000AC       [2]    _y
0x200000AE      [14]    ?lstr2_snake
0x200000BC       [6]    ?lstr3_snake
0x200000C2      [14]    ?lstr4_snake
0x200000D0      [39]    ?lstr1_touch
0x200000F7      [11]    ?lstr2_touch
0x20000102      [11]    ?lstr3_touch
0x2000010D      [10]    ?lstr4_touch
0x20000117       [5]    ?lstr1_UART
0x2000011C       [8]    ?lstr2_UART
0x20000124       [7]    ?lstr3_UART
0x2000012B       [6]    ?lstr4_UART
0x20000131       [2]    ?lstr5_UART
0x20000133       [2]    ?lstr6_UART
0x20000135       [2]    ?lstr7_UART
0x20000137       [9]    ?lstr8_UART
0x20000140      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000150       [1]    __Lib_TFT___no_acceleration
0x20000151       [1]    __Lib_TFT___MM_plus
0x20000152       [2]    __Lib_TFT_Ptr_Set
0x20000154       [1]    __Lib_TFT___SSD1963_controller
0x20000155       [1]    __Lib_TFT_FontInitialized
0x20000156       [2]    __Lib_TFT_Defs___controller
0x20000158       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000159       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x2000015A       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x2000015B       [1]    _indicator
0x2000015C       [4]    _count
0x20000160    [4000]    _color
0x20001100    [4000]    _xPaint
0x200020A0    [4000]    _yPaint
0x20003040    [4000]    _sizeP
0x20003FE0       [4]    _ADC_Get_Sample_Ptr
0x20003FE4       [4]    __Lib_CStdlib_randx
0x20003FE8       [2]    __Lib_CStdlib_randf
0x20003FEA       [1]    __Lib_TFT_PenWidth
0x20003FEB       [1]    __Lib_TFT_BrushEnabled
0x20003FEC       [4]    ___System_CLOCK_IN_KHZ
0x20003FF0       [4]    __VOLTAGE_RANGE
0x20003FF4       [2]    __Lib_TFT_PenColor
0x20003FF6       [2]    __Lib_TFT_x_cord
0x20003FF8       [2]    __Lib_TFT_y_cord
0x20003FFA       [2]    _TFT_DISP_WIDTH
0x20003FFC       [2]    _TFT_DISP_HEIGHT
0x20003FFE       [1]    __Lib_TFT_GradientEnabled
0x20003FFF       [1]    __Lib_TFT_GradientOrientation
0x20004000       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20004004       [4]    _TFT_Set_Address_Ptr
0x20004008       [4]    _TFT_Write_Data_Ptr
0x2000400C       [2]    __Lib_TFT_GradColorFrom
0x2000400E       [2]    __Lib_TFT_GradColorTo
0x20004010       [2]    __Lib_TFT_BrushColor
0x20004012       [2]    __Lib_TFT__fontFirstChar
0x20004014       [2]    __Lib_TFT__fontLastChar
0x20004016       [2]    __Lib_TFT__fontHeight
0x20004018       [4]    __Lib_TFT_activeExtFont
0x2000401C      [10]    __Lib_TFT_headerBuffer
0x20004026       [1]    __Lib_TFT_FontOrientation
0x20004027       [1]    _ExternalFontSet
0x20004028       [4]    _TFT_Get_Ext_Data_Ptr
0x2000402C       [2]    __Lib_TFT_FontColor
0x2000402E       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x2000402F       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x20004030       [4]    __Lib_TFT__font
0x20004034       [4]    _TFT_Set_Index_Ptr
0x20004038       [4]    _TFT_Write_Command_Ptr
0x2000403C       [2]    __Lib_TouchPanel_TFT_CAL_X_MAX
0x2000403E       [2]    __Lib_TouchPanel_TFT_CAL_Y_MAX
0x20004040       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x20004042       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x20004044       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x20004046       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x20004048       [2]    __Lib_TouchPanel_TFT_y_coord_old
0x2000404A       [2]    __Lib_TouchPanel_TFT_CAL_X_MIN
0x2000404C       [2]    __Lib_TouchPanel_TFT_CAL_Y_MIN
0x20004050       [4]    _UART_Wr_Ptr
0x20004054       [4]    _UART_Rd_Ptr
0x20004058       [4]    _UART_Rdy_Ptr
0x2000405C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x6154    [2168]    _TFT_defaultFont
0x69CC      [38]    ?ICS?lstr1_BigProject
0x69F2       [2]    ?ICS_x_tft
0x69F4       [2]    ?ICS_y_tft
0x69F6       [1]    ?ICS_flag_games
0x69F7       [1]    ?ICS_dofd3_flag
0x69F8       [1]    ?ICS_tany_mara
0x69F9       [1]    ?ICS_paint_flag
0x69FA       [1]    ?ICS_UART_flag
0x69FB       [6]    ?ICS?lstr1_modules_screens
0x6A01       [5]    ?ICS?lstr2_modules_screens
0x6A06       [6]    ?ICS?lstr3_modules_screens
0x6A0C       [5]    ?ICS?lstr7_modules_screens
0x6A11       [6]    ?ICS?lstr8_modules_screens
0x6A17       [6]    ?ICS?lstr16_modules_screens
0x6A1D       [9]    ?ICS?lstr17_modules_screens
0x6A26      [13]    ?ICS?lstr18_modules_screens
0x6A33       [5]    ?ICS?lstr9_modules_screens
0x6A38       [2]    ?ICS?lstr10_modules_screens
0x6A3A       [2]    ?ICS?lstr11_modules_screens
0x6A3C       [2]    ?ICS?lstr12_modules_screens
0x6A3E       [6]    ?ICS?lstr13_modules_screens
0x6A44       [4]    ?ICS?lstr14_modules_screens
0x6A48       [5]    ?ICS?lstr15_modules_screens
0x6A4D       [6]    ?ICS?lstr4_modules_screens
0x6A53       [9]    ?ICS?lstr5_modules_screens
0x6A5C      [13]    ?ICS?lstr6_modules_screens
0x6A69       [1]    ?ICS_size
0x6A6A      [11]    ?ICS?lstr1_snake
0x6A75       [1]    ?ICS_size_snake
0x6A76       [2]    ?ICS_x
0x6A78       [2]    ?ICS_y
0x6A7A      [14]    ?ICS?lstr2_snake
0x6A88       [6]    ?ICS?lstr3_snake
0x6A8E      [14]    ?ICS?lstr4_snake
0x6A9C      [39]    ?ICS?lstr1_touch
0x6AC3      [11]    ?ICS?lstr2_touch
0x6ACE      [11]    ?ICS?lstr3_touch
0x6AD9      [10]    ?ICS?lstr4_touch
0x6AE3       [5]    ?ICS?lstr1_UART
0x6AE8       [8]    ?ICS?lstr2_UART
0x6AF0       [7]    ?ICS?lstr3_UART
0x6AF7       [6]    ?ICS?lstr4_UART
0x6AFD       [2]    ?ICS?lstr5_UART
0x6AFF       [2]    ?ICS?lstr6_UART
0x6B01       [2]    ?ICS?lstr7_UART
0x6B03       [9]    ?ICS?lstr8_UART
0x6B0C      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x6B1C       [1]    ?ICS__Lib_TFT___no_acceleration
0x6B1D       [1]    ?ICS__Lib_TFT___MM_plus
0x6B1E       [2]    ?ICS__Lib_TFT_Ptr_Set
0x6B20       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x6B21       [1]    ?ICS__Lib_TFT_FontInitialized
0x6B22       [2]    ?ICS__Lib_TFT_Defs___controller
0x6B24       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x6B25       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x6B26       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
0x6B28     [108]    __GPIO_MODULE_USART1_PA9_10
