
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,39}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= FU.OutID2=>B_EX.In                                     Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F15)
	S18= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F16)
	S19= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F17)
	S20= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F18)
	S21= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F19)
	S22= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F20)
	S23= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F21)
	S24= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F22)
	S25= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F24)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F25)
	S28= FU.Halt_ID=>CU_ID.Halt                                 Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F33)
	S36= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F34)
	S37= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S38= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F41)
	S44= ICache.Hit=>FU.ICacheHit                               Premise(F42)
	S45= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F43)
	S46= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F44)
	S47= IR_EX.Out=>FU.IR_EX                                    Premise(F45)
	S48= IR_ID.Out=>FU.IR_ID                                    Premise(F46)
	S49= IR_MEM.Out=>FU.IR_MEM                                  Premise(F47)
	S50= IR_WB.Out=>FU.IR_WB                                    Premise(F48)
	S51= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F49)
	S52= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F50)
	S53= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F51)
	S54= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F52)
	S55= ALU.Out=>FU.InEX                                       Premise(F53)
	S56= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F54)
	S57= GPR.Rdata1=>FU.InID1                                   Premise(F55)
	S58= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F56)
	S59= GPR.Rdata2=>FU.InID2                                   Premise(F57)
	S60= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F58)
	S61= ALUOut_MEM.Out=>FU.InMEM                               Premise(F59)
	S62= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F60)
	S63= ALUOut_WB.Out=>FU.InWB                                 Premise(F61)
	S64= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F62)
	S65= IR_ID.Out25_21=>GPR.RReg1                              Premise(F63)
	S66= IR_ID.Out20_16=>GPR.RReg2                              Premise(F64)
	S67= ALUOut_WB.Out=>GPR.WData                               Premise(F65)
	S68= IR_WB.Out15_11=>GPR.WReg                               Premise(F66)
	S69= IMMU.Addr=>IAddrReg.In                                 Premise(F67)
	S70= PC.Out=>ICache.IEA                                     Premise(F68)
	S71= ICache.IEA=addr                                        Path(S5,S70)
	S72= ICache.Hit=ICacheHit(addr)                             ICache-Search(S71)
	S73= ICache.Out={0,rS,rT,rD,0,39}                           ICache-Search(S71,S3)
	S74= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S72,S33)
	S75= FU.ICacheHit=ICacheHit(addr)                           Path(S72,S44)
	S76= ICache.Out=>ICacheReg.In                               Premise(F69)
	S77= ICacheReg.In={0,rS,rT,rD,0,39}                         Path(S73,S76)
	S78= PC.Out=>IMMU.IEA                                       Premise(F70)
	S79= IMMU.IEA=addr                                          Path(S5,S78)
	S80= CP0.ASID=>IMMU.PID                                     Premise(F71)
	S81= IMMU.PID=pid                                           Path(S4,S80)
	S82= IMMU.Addr={pid,addr}                                   IMMU-Search(S81,S79)
	S83= IAddrReg.In={pid,addr}                                 Path(S82,S69)
	S84= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S81,S79)
	S85= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S84,S34)
	S86= IR_MEM.Out=>IR_DMMU1.In                                Premise(F72)
	S87= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F73)
	S88= IR_ID.Out=>IR_EX.In                                    Premise(F74)
	S89= ICache.Out=>IR_ID.In                                   Premise(F75)
	S90= IR_ID.In={0,rS,rT,rD,0,39}                             Path(S73,S89)
	S91= ICache.Out=>IR_IMMU.In                                 Premise(F76)
	S92= IR_IMMU.In={0,rS,rT,rD,0,39}                           Path(S73,S91)
	S93= IR_EX.Out=>IR_MEM.In                                   Premise(F77)
	S94= IR_DMMU2.Out=>IR_WB.In                                 Premise(F78)
	S95= IR_MEM.Out=>IR_WB.In                                   Premise(F79)
	S96= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F80)
	S97= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F81)
	S98= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F82)
	S99= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F83)
	S100= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F84)
	S101= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F85)
	S102= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F86)
	S103= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F87)
	S104= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F88)
	S105= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F89)
	S106= IR_EX.Out31_26=>CU_EX.Op                              Premise(F90)
	S107= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F91)
	S108= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F92)
	S109= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F93)
	S110= IR_ID.Out31_26=>CU_ID.Op                              Premise(F94)
	S111= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F95)
	S112= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F96)
	S113= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F97)
	S114= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F98)
	S115= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F99)
	S116= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F100)
	S117= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F101)
	S118= IR_WB.Out31_26=>CU_WB.Op                              Premise(F102)
	S119= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F103)
	S120= CtrlA_EX=0                                            Premise(F104)
	S121= CtrlB_EX=0                                            Premise(F105)
	S122= CtrlALUOut_MEM=0                                      Premise(F106)
	S123= CtrlALUOut_DMMU1=0                                    Premise(F107)
	S124= CtrlALUOut_DMMU2=0                                    Premise(F108)
	S125= CtrlALUOut_WB=0                                       Premise(F109)
	S126= CtrlA_MEM=0                                           Premise(F110)
	S127= CtrlA_WB=0                                            Premise(F111)
	S128= CtrlB_MEM=0                                           Premise(F112)
	S129= CtrlB_WB=0                                            Premise(F113)
	S130= CtrlICache=0                                          Premise(F114)
	S131= ICache[addr]={0,rS,rT,rD,0,39}                        ICache-Hold(S3,S130)
	S132= CtrlIMMU=0                                            Premise(F115)
	S133= CtrlIR_DMMU1=0                                        Premise(F116)
	S134= CtrlIR_DMMU2=0                                        Premise(F117)
	S135= CtrlIR_EX=0                                           Premise(F118)
	S136= CtrlIR_ID=1                                           Premise(F119)
	S137= [IR_ID]={0,rS,rT,rD,0,39}                             IR_ID-Write(S90,S136)
	S138= CtrlIR_IMMU=0                                         Premise(F120)
	S139= CtrlIR_MEM=0                                          Premise(F121)
	S140= CtrlIR_WB=0                                           Premise(F122)
	S141= CtrlGPR=0                                             Premise(F123)
	S142= CtrlIAddrReg=0                                        Premise(F124)
	S143= CtrlPC=0                                              Premise(F125)
	S144= CtrlPCInc=1                                           Premise(F126)
	S145= PC[Out]=addr+4                                        PC-Inc(S1,S143,S144)
	S146= PC[CIA]=addr                                          PC-Inc(S1,S143,S144)
	S147= CtrlIMem=0                                            Premise(F127)
	S148= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                    IMem-Hold(S2,S147)
	S149= CtrlICacheReg=0                                       Premise(F128)
	S150= CtrlASIDIn=0                                          Premise(F129)
	S151= CtrlCP0=0                                             Premise(F130)
	S152= CP0[ASID]=pid                                         CP0-Hold(S0,S151)
	S153= CtrlEPCIn=0                                           Premise(F131)
	S154= CtrlExCodeIn=0                                        Premise(F132)
	S155= CtrlIRMux=0                                           Premise(F133)
	S156= GPR[rS]=a                                             Premise(F134)
	S157= GPR[rT]=b                                             Premise(F135)

ID	S158= IR_ID.Out={0,rS,rT,rD,0,39}                           IR-Out(S137)
	S159= IR_ID.Out31_26=0                                      IR-Out(S137)
	S160= IR_ID.Out25_21=rS                                     IR-Out(S137)
	S161= IR_ID.Out20_16=rT                                     IR-Out(S137)
	S162= IR_ID.Out15_11=rD                                     IR-Out(S137)
	S163= IR_ID.Out10_6=0                                       IR-Out(S137)
	S164= IR_ID.Out5_0=39                                       IR-Out(S137)
	S165= PC.Out=addr+4                                         PC-Out(S145)
	S166= PC.CIA=addr                                           PC-Out(S146)
	S167= PC.CIA31_28=addr[31:28]                               PC-Out(S146)
	S168= CP0.ASID=pid                                          CP0-Read-ASID(S152)
	S169= A_EX.Out=>ALU.A                                       Premise(F266)
	S170= B_EX.Out=>ALU.B                                       Premise(F267)
	S171= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F268)
	S172= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F269)
	S173= ALU.Out=>ALUOut_MEM.In                                Premise(F270)
	S174= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F271)
	S175= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F272)
	S176= FU.OutID1=>A_EX.In                                    Premise(F273)
	S177= A_MEM.Out=>A_WB.In                                    Premise(F274)
	S178= FU.OutID2=>B_EX.In                                    Premise(F275)
	S179= B_MEM.Out=>B_WB.In                                    Premise(F276)
	S180= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F277)
	S181= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F278)
	S182= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F279)
	S183= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F280)
	S184= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F281)
	S185= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F282)
	S186= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F283)
	S187= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F284)
	S188= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F285)
	S189= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F286)
	S190= FU.Bub_ID=>CU_ID.Bub                                  Premise(F287)
	S191= FU.Halt_ID=>CU_ID.Halt                                Premise(F288)
	S192= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F289)
	S193= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F290)
	S194= FU.Bub_IF=>CU_IF.Bub                                  Premise(F291)
	S195= FU.Halt_IF=>CU_IF.Halt                                Premise(F292)
	S196= ICache.Hit=>CU_IF.ICacheHit                           Premise(F293)
	S197= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F294)
	S198= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F295)
	S199= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F296)
	S200= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F297)
	S201= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F298)
	S202= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F299)
	S203= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F300)
	S204= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F301)
	S205= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F302)
	S206= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F303)
	S207= ICache.Hit=>FU.ICacheHit                              Premise(F304)
	S208= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F305)
	S209= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F306)
	S210= IR_EX.Out=>FU.IR_EX                                   Premise(F307)
	S211= IR_ID.Out=>FU.IR_ID                                   Premise(F308)
	S212= FU.IR_ID={0,rS,rT,rD,0,39}                            Path(S158,S211)
	S213= IR_MEM.Out=>FU.IR_MEM                                 Premise(F309)
	S214= IR_WB.Out=>FU.IR_WB                                   Premise(F310)
	S215= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F311)
	S216= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F312)
	S217= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F313)
	S218= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F314)
	S219= ALU.Out=>FU.InEX                                      Premise(F315)
	S220= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F316)
	S221= GPR.Rdata1=>FU.InID1                                  Premise(F317)
	S222= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F318)
	S223= FU.InID1_RReg=rS                                      Path(S160,S222)
	S224= GPR.Rdata2=>FU.InID2                                  Premise(F319)
	S225= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F320)
	S226= FU.InID2_RReg=rT                                      Path(S161,S225)
	S227= ALUOut_MEM.Out=>FU.InMEM                              Premise(F321)
	S228= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F322)
	S229= ALUOut_WB.Out=>FU.InWB                                Premise(F323)
	S230= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F324)
	S231= IR_ID.Out25_21=>GPR.RReg1                             Premise(F325)
	S232= GPR.RReg1=rS                                          Path(S160,S231)
	S233= GPR.Rdata1=a                                          GPR-Read(S232,S156)
	S234= FU.InID1=a                                            Path(S233,S221)
	S235= FU.OutID1=FU(a)                                       FU-Forward(S234)
	S236= A_EX.In=FU(a)                                         Path(S235,S176)
	S237= IR_ID.Out20_16=>GPR.RReg2                             Premise(F326)
	S238= GPR.RReg2=rT                                          Path(S161,S237)
	S239= GPR.Rdata2=b                                          GPR-Read(S238,S157)
	S240= FU.InID2=b                                            Path(S239,S224)
	S241= FU.OutID2=FU(b)                                       FU-Forward(S240)
	S242= B_EX.In=FU(b)                                         Path(S241,S178)
	S243= ALUOut_WB.Out=>GPR.WData                              Premise(F327)
	S244= IR_WB.Out15_11=>GPR.WReg                              Premise(F328)
	S245= IMMU.Addr=>IAddrReg.In                                Premise(F329)
	S246= PC.Out=>ICache.IEA                                    Premise(F330)
	S247= ICache.IEA=addr+4                                     Path(S165,S246)
	S248= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S247)
	S249= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S248,S196)
	S250= FU.ICacheHit=ICacheHit(addr+4)                        Path(S248,S207)
	S251= ICache.Out=>ICacheReg.In                              Premise(F331)
	S252= PC.Out=>IMMU.IEA                                      Premise(F332)
	S253= IMMU.IEA=addr+4                                       Path(S165,S252)
	S254= CP0.ASID=>IMMU.PID                                    Premise(F333)
	S255= IMMU.PID=pid                                          Path(S168,S254)
	S256= IMMU.Addr={pid,addr+4}                                IMMU-Search(S255,S253)
	S257= IAddrReg.In={pid,addr+4}                              Path(S256,S245)
	S258= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S255,S253)
	S259= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S258,S197)
	S260= IR_MEM.Out=>IR_DMMU1.In                               Premise(F334)
	S261= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F335)
	S262= IR_ID.Out=>IR_EX.In                                   Premise(F336)
	S263= IR_EX.In={0,rS,rT,rD,0,39}                            Path(S158,S262)
	S264= ICache.Out=>IR_ID.In                                  Premise(F337)
	S265= ICache.Out=>IR_IMMU.In                                Premise(F338)
	S266= IR_EX.Out=>IR_MEM.In                                  Premise(F339)
	S267= IR_DMMU2.Out=>IR_WB.In                                Premise(F340)
	S268= IR_MEM.Out=>IR_WB.In                                  Premise(F341)
	S269= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F342)
	S270= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F343)
	S271= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F344)
	S272= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F345)
	S273= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F346)
	S274= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F347)
	S275= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F348)
	S276= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F349)
	S277= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F350)
	S278= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F351)
	S279= IR_EX.Out31_26=>CU_EX.Op                              Premise(F352)
	S280= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F353)
	S281= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F354)
	S282= CU_ID.IRFunc1=rT                                      Path(S161,S281)
	S283= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F355)
	S284= CU_ID.IRFunc2=rS                                      Path(S160,S283)
	S285= IR_ID.Out31_26=>CU_ID.Op                              Premise(F356)
	S286= CU_ID.Op=0                                            Path(S159,S285)
	S287= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F357)
	S288= CU_ID.IRFunc=39                                       Path(S164,S287)
	S289= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F358)
	S290= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F359)
	S291= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F360)
	S292= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F361)
	S293= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F362)
	S294= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F363)
	S295= IR_WB.Out31_26=>CU_WB.Op                              Premise(F364)
	S296= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F365)
	S297= CtrlA_EX=1                                            Premise(F366)
	S298= [A_EX]=FU(a)                                          A_EX-Write(S236,S297)
	S299= CtrlB_EX=1                                            Premise(F367)
	S300= [B_EX]=FU(b)                                          B_EX-Write(S242,S299)
	S301= CtrlALUOut_MEM=0                                      Premise(F368)
	S302= CtrlALUOut_DMMU1=0                                    Premise(F369)
	S303= CtrlALUOut_DMMU2=0                                    Premise(F370)
	S304= CtrlALUOut_WB=0                                       Premise(F371)
	S305= CtrlA_MEM=0                                           Premise(F372)
	S306= CtrlA_WB=0                                            Premise(F373)
	S307= CtrlB_MEM=0                                           Premise(F374)
	S308= CtrlB_WB=0                                            Premise(F375)
	S309= CtrlICache=0                                          Premise(F376)
	S310= ICache[addr]={0,rS,rT,rD,0,39}                        ICache-Hold(S131,S309)
	S311= CtrlIMMU=0                                            Premise(F377)
	S312= CtrlIR_DMMU1=0                                        Premise(F378)
	S313= CtrlIR_DMMU2=0                                        Premise(F379)
	S314= CtrlIR_EX=1                                           Premise(F380)
	S315= [IR_EX]={0,rS,rT,rD,0,39}                             IR_EX-Write(S263,S314)
	S316= CtrlIR_ID=0                                           Premise(F381)
	S317= [IR_ID]={0,rS,rT,rD,0,39}                             IR_ID-Hold(S137,S316)
	S318= CtrlIR_IMMU=0                                         Premise(F382)
	S319= CtrlIR_MEM=0                                          Premise(F383)
	S320= CtrlIR_WB=0                                           Premise(F384)
	S321= CtrlGPR=0                                             Premise(F385)
	S322= GPR[rS]=a                                             GPR-Hold(S156,S321)
	S323= GPR[rT]=b                                             GPR-Hold(S157,S321)
	S324= CtrlIAddrReg=0                                        Premise(F386)
	S325= CtrlPC=0                                              Premise(F387)
	S326= CtrlPCInc=0                                           Premise(F388)
	S327= PC[CIA]=addr                                          PC-Hold(S146,S326)
	S328= PC[Out]=addr+4                                        PC-Hold(S145,S325,S326)
	S329= CtrlIMem=0                                            Premise(F389)
	S330= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                    IMem-Hold(S148,S329)
	S331= CtrlICacheReg=0                                       Premise(F390)
	S332= CtrlASIDIn=0                                          Premise(F391)
	S333= CtrlCP0=0                                             Premise(F392)
	S334= CP0[ASID]=pid                                         CP0-Hold(S152,S333)
	S335= CtrlEPCIn=0                                           Premise(F393)
	S336= CtrlExCodeIn=0                                        Premise(F394)
	S337= CtrlIRMux=0                                           Premise(F395)

EX	S338= A_EX.Out=FU(a)                                        A_EX-Out(S298)
	S339= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S298)
	S340= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S298)
	S341= B_EX.Out=FU(b)                                        B_EX-Out(S300)
	S342= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S300)
	S343= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S300)
	S344= IR_EX.Out={0,rS,rT,rD,0,39}                           IR_EX-Out(S315)
	S345= IR_EX.Out31_26=0                                      IR_EX-Out(S315)
	S346= IR_EX.Out25_21=rS                                     IR_EX-Out(S315)
	S347= IR_EX.Out20_16=rT                                     IR_EX-Out(S315)
	S348= IR_EX.Out15_11=rD                                     IR_EX-Out(S315)
	S349= IR_EX.Out10_6=0                                       IR_EX-Out(S315)
	S350= IR_EX.Out5_0=39                                       IR_EX-Out(S315)
	S351= IR_ID.Out={0,rS,rT,rD,0,39}                           IR-Out(S317)
	S352= IR_ID.Out31_26=0                                      IR-Out(S317)
	S353= IR_ID.Out25_21=rS                                     IR-Out(S317)
	S354= IR_ID.Out20_16=rT                                     IR-Out(S317)
	S355= IR_ID.Out15_11=rD                                     IR-Out(S317)
	S356= IR_ID.Out10_6=0                                       IR-Out(S317)
	S357= IR_ID.Out5_0=39                                       IR-Out(S317)
	S358= PC.CIA=addr                                           PC-Out(S327)
	S359= PC.CIA31_28=addr[31:28]                               PC-Out(S327)
	S360= PC.Out=addr+4                                         PC-Out(S328)
	S361= CP0.ASID=pid                                          CP0-Read-ASID(S334)
	S362= A_EX.Out=>ALU.A                                       Premise(F396)
	S363= ALU.A=FU(a)                                           Path(S338,S362)
	S364= B_EX.Out=>ALU.B                                       Premise(F397)
	S365= ALU.B=FU(b)                                           Path(S341,S364)
	S366= ALU.Func=6'b001100                                    Premise(F398)
	S367= ALU.Out=~(FU(a)|FU(b))                                ALU(S363,S365)
	S368= ALU.Out1_0={~(FU(a)|FU(b))}[1:0]                      ALU(S363,S365)
	S369= ALU.CMP=Compare0(~(FU(a)|FU(b)))                      ALU(S363,S365)
	S370= ALU.OV=OverFlow(~(FU(a)|FU(b)))                       ALU(S363,S365)
	S371= ALU.CA=Carry(~(FU(a)|FU(b)))                          ALU(S363,S365)
	S372= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F399)
	S373= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F400)
	S374= ALU.Out=>ALUOut_MEM.In                                Premise(F401)
	S375= ALUOut_MEM.In=~(FU(a)|FU(b))                          Path(S367,S374)
	S376= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F402)
	S377= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F403)
	S378= FU.OutID1=>A_EX.In                                    Premise(F404)
	S379= A_MEM.Out=>A_WB.In                                    Premise(F405)
	S380= FU.OutID2=>B_EX.In                                    Premise(F406)
	S381= B_MEM.Out=>B_WB.In                                    Premise(F407)
	S382= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F408)
	S383= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F409)
	S384= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F410)
	S385= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F411)
	S386= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F412)
	S387= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F413)
	S388= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F414)
	S389= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F415)
	S390= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F416)
	S391= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F417)
	S392= FU.Bub_ID=>CU_ID.Bub                                  Premise(F418)
	S393= FU.Halt_ID=>CU_ID.Halt                                Premise(F419)
	S394= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F420)
	S395= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F421)
	S396= FU.Bub_IF=>CU_IF.Bub                                  Premise(F422)
	S397= FU.Halt_IF=>CU_IF.Halt                                Premise(F423)
	S398= ICache.Hit=>CU_IF.ICacheHit                           Premise(F424)
	S399= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F425)
	S400= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F426)
	S401= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F427)
	S402= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F428)
	S403= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F429)
	S404= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F430)
	S405= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F431)
	S406= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F432)
	S407= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F433)
	S408= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F434)
	S409= ICache.Hit=>FU.ICacheHit                              Premise(F435)
	S410= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F436)
	S411= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F437)
	S412= IR_EX.Out=>FU.IR_EX                                   Premise(F438)
	S413= FU.IR_EX={0,rS,rT,rD,0,39}                            Path(S344,S412)
	S414= IR_ID.Out=>FU.IR_ID                                   Premise(F439)
	S415= FU.IR_ID={0,rS,rT,rD,0,39}                            Path(S351,S414)
	S416= IR_MEM.Out=>FU.IR_MEM                                 Premise(F440)
	S417= IR_WB.Out=>FU.IR_WB                                   Premise(F441)
	S418= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F442)
	S419= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F443)
	S420= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F444)
	S421= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F445)
	S422= ALU.Out=>FU.InEX                                      Premise(F446)
	S423= FU.InEX=~(FU(a)|FU(b))                                Path(S367,S422)
	S424= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F447)
	S425= FU.InEX_WReg=rD                                       Path(S348,S424)
	S426= GPR.Rdata1=>FU.InID1                                  Premise(F448)
	S427= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F449)
	S428= FU.InID1_RReg=rS                                      Path(S353,S427)
	S429= GPR.Rdata2=>FU.InID2                                  Premise(F450)
	S430= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F451)
	S431= FU.InID2_RReg=rT                                      Path(S354,S430)
	S432= ALUOut_MEM.Out=>FU.InMEM                              Premise(F452)
	S433= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F453)
	S434= ALUOut_WB.Out=>FU.InWB                                Premise(F454)
	S435= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F455)
	S436= IR_ID.Out25_21=>GPR.RReg1                             Premise(F456)
	S437= GPR.RReg1=rS                                          Path(S353,S436)
	S438= GPR.Rdata1=a                                          GPR-Read(S437,S322)
	S439= FU.InID1=a                                            Path(S438,S426)
	S440= FU.OutID1=FU(a)                                       FU-Forward(S439)
	S441= A_EX.In=FU(a)                                         Path(S440,S378)
	S442= IR_ID.Out20_16=>GPR.RReg2                             Premise(F457)
	S443= GPR.RReg2=rT                                          Path(S354,S442)
	S444= GPR.Rdata2=b                                          GPR-Read(S443,S323)
	S445= FU.InID2=b                                            Path(S444,S429)
	S446= FU.OutID2=FU(b)                                       FU-Forward(S445)
	S447= B_EX.In=FU(b)                                         Path(S446,S380)
	S448= ALUOut_WB.Out=>GPR.WData                              Premise(F458)
	S449= IR_WB.Out15_11=>GPR.WReg                              Premise(F459)
	S450= IMMU.Addr=>IAddrReg.In                                Premise(F460)
	S451= PC.Out=>ICache.IEA                                    Premise(F461)
	S452= ICache.IEA=addr+4                                     Path(S360,S451)
	S453= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S452)
	S454= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S453,S398)
	S455= FU.ICacheHit=ICacheHit(addr+4)                        Path(S453,S409)
	S456= ICache.Out=>ICacheReg.In                              Premise(F462)
	S457= PC.Out=>IMMU.IEA                                      Premise(F463)
	S458= IMMU.IEA=addr+4                                       Path(S360,S457)
	S459= CP0.ASID=>IMMU.PID                                    Premise(F464)
	S460= IMMU.PID=pid                                          Path(S361,S459)
	S461= IMMU.Addr={pid,addr+4}                                IMMU-Search(S460,S458)
	S462= IAddrReg.In={pid,addr+4}                              Path(S461,S450)
	S463= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S460,S458)
	S464= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S463,S399)
	S465= IR_MEM.Out=>IR_DMMU1.In                               Premise(F465)
	S466= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F466)
	S467= IR_ID.Out=>IR_EX.In                                   Premise(F467)
	S468= IR_EX.In={0,rS,rT,rD,0,39}                            Path(S351,S467)
	S469= ICache.Out=>IR_ID.In                                  Premise(F468)
	S470= ICache.Out=>IR_IMMU.In                                Premise(F469)
	S471= IR_EX.Out=>IR_MEM.In                                  Premise(F470)
	S472= IR_MEM.In={0,rS,rT,rD,0,39}                           Path(S344,S471)
	S473= IR_DMMU2.Out=>IR_WB.In                                Premise(F471)
	S474= IR_MEM.Out=>IR_WB.In                                  Premise(F472)
	S475= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F473)
	S476= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F474)
	S477= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F475)
	S478= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F476)
	S479= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F477)
	S480= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F478)
	S481= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F479)
	S482= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F480)
	S483= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F481)
	S484= CU_EX.IRFunc1=rT                                      Path(S347,S483)
	S485= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F482)
	S486= CU_EX.IRFunc2=rS                                      Path(S346,S485)
	S487= IR_EX.Out31_26=>CU_EX.Op                              Premise(F483)
	S488= CU_EX.Op=0                                            Path(S345,S487)
	S489= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F484)
	S490= CU_EX.IRFunc=39                                       Path(S350,S489)
	S491= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F485)
	S492= CU_ID.IRFunc1=rT                                      Path(S354,S491)
	S493= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F486)
	S494= CU_ID.IRFunc2=rS                                      Path(S353,S493)
	S495= IR_ID.Out31_26=>CU_ID.Op                              Premise(F487)
	S496= CU_ID.Op=0                                            Path(S352,S495)
	S497= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F488)
	S498= CU_ID.IRFunc=39                                       Path(S357,S497)
	S499= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F489)
	S500= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F490)
	S501= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F491)
	S502= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F492)
	S503= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F493)
	S504= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F494)
	S505= IR_WB.Out31_26=>CU_WB.Op                              Premise(F495)
	S506= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F496)
	S507= CtrlA_EX=0                                            Premise(F497)
	S508= [A_EX]=FU(a)                                          A_EX-Hold(S298,S507)
	S509= CtrlB_EX=0                                            Premise(F498)
	S510= [B_EX]=FU(b)                                          B_EX-Hold(S300,S509)
	S511= CtrlALUOut_MEM=1                                      Premise(F499)
	S512= [ALUOut_MEM]=~(FU(a)|FU(b))                           ALUOut_MEM-Write(S375,S511)
	S513= CtrlALUOut_DMMU1=0                                    Premise(F500)
	S514= CtrlALUOut_DMMU2=0                                    Premise(F501)
	S515= CtrlALUOut_WB=0                                       Premise(F502)
	S516= CtrlA_MEM=0                                           Premise(F503)
	S517= CtrlA_WB=0                                            Premise(F504)
	S518= CtrlB_MEM=0                                           Premise(F505)
	S519= CtrlB_WB=0                                            Premise(F506)
	S520= CtrlICache=0                                          Premise(F507)
	S521= ICache[addr]={0,rS,rT,rD,0,39}                        ICache-Hold(S310,S520)
	S522= CtrlIMMU=0                                            Premise(F508)
	S523= CtrlIR_DMMU1=0                                        Premise(F509)
	S524= CtrlIR_DMMU2=0                                        Premise(F510)
	S525= CtrlIR_EX=0                                           Premise(F511)
	S526= [IR_EX]={0,rS,rT,rD,0,39}                             IR_EX-Hold(S315,S525)
	S527= CtrlIR_ID=0                                           Premise(F512)
	S528= [IR_ID]={0,rS,rT,rD,0,39}                             IR_ID-Hold(S317,S527)
	S529= CtrlIR_IMMU=0                                         Premise(F513)
	S530= CtrlIR_MEM=1                                          Premise(F514)
	S531= [IR_MEM]={0,rS,rT,rD,0,39}                            IR_MEM-Write(S472,S530)
	S532= CtrlIR_WB=0                                           Premise(F515)
	S533= CtrlGPR=0                                             Premise(F516)
	S534= GPR[rS]=a                                             GPR-Hold(S322,S533)
	S535= GPR[rT]=b                                             GPR-Hold(S323,S533)
	S536= CtrlIAddrReg=0                                        Premise(F517)
	S537= CtrlPC=0                                              Premise(F518)
	S538= CtrlPCInc=0                                           Premise(F519)
	S539= PC[CIA]=addr                                          PC-Hold(S327,S538)
	S540= PC[Out]=addr+4                                        PC-Hold(S328,S537,S538)
	S541= CtrlIMem=0                                            Premise(F520)
	S542= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                    IMem-Hold(S330,S541)
	S543= CtrlICacheReg=0                                       Premise(F521)
	S544= CtrlASIDIn=0                                          Premise(F522)
	S545= CtrlCP0=0                                             Premise(F523)
	S546= CP0[ASID]=pid                                         CP0-Hold(S334,S545)
	S547= CtrlEPCIn=0                                           Premise(F524)
	S548= CtrlExCodeIn=0                                        Premise(F525)
	S549= CtrlIRMux=0                                           Premise(F526)

MEM	S550= A_EX.Out=FU(a)                                        A_EX-Out(S508)
	S551= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S508)
	S552= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S508)
	S553= B_EX.Out=FU(b)                                        B_EX-Out(S510)
	S554= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S510)
	S555= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S510)
	S556= ALUOut_MEM.Out=~(FU(a)|FU(b))                         ALUOut_MEM-Out(S512)
	S557= ALUOut_MEM.Out1_0={~(FU(a)|FU(b))}[1:0]               ALUOut_MEM-Out(S512)
	S558= ALUOut_MEM.Out4_0={~(FU(a)|FU(b))}[4:0]               ALUOut_MEM-Out(S512)
	S559= IR_EX.Out={0,rS,rT,rD,0,39}                           IR_EX-Out(S526)
	S560= IR_EX.Out31_26=0                                      IR_EX-Out(S526)
	S561= IR_EX.Out25_21=rS                                     IR_EX-Out(S526)
	S562= IR_EX.Out20_16=rT                                     IR_EX-Out(S526)
	S563= IR_EX.Out15_11=rD                                     IR_EX-Out(S526)
	S564= IR_EX.Out10_6=0                                       IR_EX-Out(S526)
	S565= IR_EX.Out5_0=39                                       IR_EX-Out(S526)
	S566= IR_ID.Out={0,rS,rT,rD,0,39}                           IR-Out(S528)
	S567= IR_ID.Out31_26=0                                      IR-Out(S528)
	S568= IR_ID.Out25_21=rS                                     IR-Out(S528)
	S569= IR_ID.Out20_16=rT                                     IR-Out(S528)
	S570= IR_ID.Out15_11=rD                                     IR-Out(S528)
	S571= IR_ID.Out10_6=0                                       IR-Out(S528)
	S572= IR_ID.Out5_0=39                                       IR-Out(S528)
	S573= IR_MEM.Out={0,rS,rT,rD,0,39}                          IR_MEM-Out(S531)
	S574= IR_MEM.Out31_26=0                                     IR_MEM-Out(S531)
	S575= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S531)
	S576= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S531)
	S577= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S531)
	S578= IR_MEM.Out10_6=0                                      IR_MEM-Out(S531)
	S579= IR_MEM.Out5_0=39                                      IR_MEM-Out(S531)
	S580= PC.CIA=addr                                           PC-Out(S539)
	S581= PC.CIA31_28=addr[31:28]                               PC-Out(S539)
	S582= PC.Out=addr+4                                         PC-Out(S540)
	S583= CP0.ASID=pid                                          CP0-Read-ASID(S546)
	S584= A_EX.Out=>ALU.A                                       Premise(F527)
	S585= ALU.A=FU(a)                                           Path(S550,S584)
	S586= B_EX.Out=>ALU.B                                       Premise(F528)
	S587= ALU.B=FU(b)                                           Path(S553,S586)
	S588= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F529)
	S589= ALUOut_DMMU1.In=~(FU(a)|FU(b))                        Path(S556,S588)
	S590= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F530)
	S591= ALU.Out=>ALUOut_MEM.In                                Premise(F531)
	S592= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F532)
	S593= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F533)
	S594= ALUOut_WB.In=~(FU(a)|FU(b))                           Path(S556,S593)
	S595= FU.OutID1=>A_EX.In                                    Premise(F534)
	S596= A_MEM.Out=>A_WB.In                                    Premise(F535)
	S597= FU.OutID2=>B_EX.In                                    Premise(F536)
	S598= B_MEM.Out=>B_WB.In                                    Premise(F537)
	S599= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F538)
	S600= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F539)
	S601= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F540)
	S602= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F541)
	S603= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F542)
	S604= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F543)
	S605= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F544)
	S606= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F545)
	S607= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F546)
	S608= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F547)
	S609= FU.Bub_ID=>CU_ID.Bub                                  Premise(F548)
	S610= FU.Halt_ID=>CU_ID.Halt                                Premise(F549)
	S611= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F550)
	S612= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F551)
	S613= FU.Bub_IF=>CU_IF.Bub                                  Premise(F552)
	S614= FU.Halt_IF=>CU_IF.Halt                                Premise(F553)
	S615= ICache.Hit=>CU_IF.ICacheHit                           Premise(F554)
	S616= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F555)
	S617= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F556)
	S618= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F557)
	S619= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F558)
	S620= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F559)
	S621= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F560)
	S622= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F561)
	S623= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F562)
	S624= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F563)
	S625= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F564)
	S626= ICache.Hit=>FU.ICacheHit                              Premise(F565)
	S627= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F566)
	S628= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F567)
	S629= IR_EX.Out=>FU.IR_EX                                   Premise(F568)
	S630= FU.IR_EX={0,rS,rT,rD,0,39}                            Path(S559,S629)
	S631= IR_ID.Out=>FU.IR_ID                                   Premise(F569)
	S632= FU.IR_ID={0,rS,rT,rD,0,39}                            Path(S566,S631)
	S633= IR_MEM.Out=>FU.IR_MEM                                 Premise(F570)
	S634= FU.IR_MEM={0,rS,rT,rD,0,39}                           Path(S573,S633)
	S635= IR_WB.Out=>FU.IR_WB                                   Premise(F571)
	S636= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F572)
	S637= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F573)
	S638= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F574)
	S639= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F575)
	S640= ALU.Out=>FU.InEX                                      Premise(F576)
	S641= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F577)
	S642= FU.InEX_WReg=rD                                       Path(S563,S641)
	S643= GPR.Rdata1=>FU.InID1                                  Premise(F578)
	S644= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F579)
	S645= FU.InID1_RReg=rS                                      Path(S568,S644)
	S646= GPR.Rdata2=>FU.InID2                                  Premise(F580)
	S647= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F581)
	S648= FU.InID2_RReg=rT                                      Path(S569,S647)
	S649= ALUOut_MEM.Out=>FU.InMEM                              Premise(F582)
	S650= FU.InMEM=~(FU(a)|FU(b))                               Path(S556,S649)
	S651= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F583)
	S652= FU.InMEM_WReg=rD                                      Path(S577,S651)
	S653= ALUOut_WB.Out=>FU.InWB                                Premise(F584)
	S654= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F585)
	S655= IR_ID.Out25_21=>GPR.RReg1                             Premise(F586)
	S656= GPR.RReg1=rS                                          Path(S568,S655)
	S657= GPR.Rdata1=a                                          GPR-Read(S656,S534)
	S658= FU.InID1=a                                            Path(S657,S643)
	S659= FU.OutID1=FU(a)                                       FU-Forward(S658)
	S660= A_EX.In=FU(a)                                         Path(S659,S595)
	S661= IR_ID.Out20_16=>GPR.RReg2                             Premise(F587)
	S662= GPR.RReg2=rT                                          Path(S569,S661)
	S663= GPR.Rdata2=b                                          GPR-Read(S662,S535)
	S664= FU.InID2=b                                            Path(S663,S646)
	S665= FU.OutID2=FU(b)                                       FU-Forward(S664)
	S666= B_EX.In=FU(b)                                         Path(S665,S597)
	S667= ALUOut_WB.Out=>GPR.WData                              Premise(F588)
	S668= IR_WB.Out15_11=>GPR.WReg                              Premise(F589)
	S669= IMMU.Addr=>IAddrReg.In                                Premise(F590)
	S670= PC.Out=>ICache.IEA                                    Premise(F591)
	S671= ICache.IEA=addr+4                                     Path(S582,S670)
	S672= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S671)
	S673= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S672,S615)
	S674= FU.ICacheHit=ICacheHit(addr+4)                        Path(S672,S626)
	S675= ICache.Out=>ICacheReg.In                              Premise(F592)
	S676= PC.Out=>IMMU.IEA                                      Premise(F593)
	S677= IMMU.IEA=addr+4                                       Path(S582,S676)
	S678= CP0.ASID=>IMMU.PID                                    Premise(F594)
	S679= IMMU.PID=pid                                          Path(S583,S678)
	S680= IMMU.Addr={pid,addr+4}                                IMMU-Search(S679,S677)
	S681= IAddrReg.In={pid,addr+4}                              Path(S680,S669)
	S682= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S679,S677)
	S683= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S682,S616)
	S684= IR_MEM.Out=>IR_DMMU1.In                               Premise(F595)
	S685= IR_DMMU1.In={0,rS,rT,rD,0,39}                         Path(S573,S684)
	S686= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F596)
	S687= IR_ID.Out=>IR_EX.In                                   Premise(F597)
	S688= IR_EX.In={0,rS,rT,rD,0,39}                            Path(S566,S687)
	S689= ICache.Out=>IR_ID.In                                  Premise(F598)
	S690= ICache.Out=>IR_IMMU.In                                Premise(F599)
	S691= IR_EX.Out=>IR_MEM.In                                  Premise(F600)
	S692= IR_MEM.In={0,rS,rT,rD,0,39}                           Path(S559,S691)
	S693= IR_DMMU2.Out=>IR_WB.In                                Premise(F601)
	S694= IR_MEM.Out=>IR_WB.In                                  Premise(F602)
	S695= IR_WB.In={0,rS,rT,rD,0,39}                            Path(S573,S694)
	S696= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F603)
	S697= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F604)
	S698= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F605)
	S699= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F606)
	S700= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F607)
	S701= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F608)
	S702= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F609)
	S703= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F610)
	S704= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F611)
	S705= CU_EX.IRFunc1=rT                                      Path(S562,S704)
	S706= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F612)
	S707= CU_EX.IRFunc2=rS                                      Path(S561,S706)
	S708= IR_EX.Out31_26=>CU_EX.Op                              Premise(F613)
	S709= CU_EX.Op=0                                            Path(S560,S708)
	S710= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F614)
	S711= CU_EX.IRFunc=39                                       Path(S565,S710)
	S712= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F615)
	S713= CU_ID.IRFunc1=rT                                      Path(S569,S712)
	S714= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F616)
	S715= CU_ID.IRFunc2=rS                                      Path(S568,S714)
	S716= IR_ID.Out31_26=>CU_ID.Op                              Premise(F617)
	S717= CU_ID.Op=0                                            Path(S567,S716)
	S718= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F618)
	S719= CU_ID.IRFunc=39                                       Path(S572,S718)
	S720= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F619)
	S721= CU_MEM.IRFunc1=rT                                     Path(S576,S720)
	S722= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F620)
	S723= CU_MEM.IRFunc2=rS                                     Path(S575,S722)
	S724= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F621)
	S725= CU_MEM.Op=0                                           Path(S574,S724)
	S726= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F622)
	S727= CU_MEM.IRFunc=39                                      Path(S579,S726)
	S728= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F623)
	S729= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F624)
	S730= IR_WB.Out31_26=>CU_WB.Op                              Premise(F625)
	S731= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F626)
	S732= CtrlA_EX=0                                            Premise(F627)
	S733= [A_EX]=FU(a)                                          A_EX-Hold(S508,S732)
	S734= CtrlB_EX=0                                            Premise(F628)
	S735= [B_EX]=FU(b)                                          B_EX-Hold(S510,S734)
	S736= CtrlALUOut_MEM=0                                      Premise(F629)
	S737= [ALUOut_MEM]=~(FU(a)|FU(b))                           ALUOut_MEM-Hold(S512,S736)
	S738= CtrlALUOut_DMMU1=1                                    Premise(F630)
	S739= [ALUOut_DMMU1]=~(FU(a)|FU(b))                         ALUOut_DMMU1-Write(S589,S738)
	S740= CtrlALUOut_DMMU2=0                                    Premise(F631)
	S741= CtrlALUOut_WB=1                                       Premise(F632)
	S742= [ALUOut_WB]=~(FU(a)|FU(b))                            ALUOut_WB-Write(S594,S741)
	S743= CtrlA_MEM=0                                           Premise(F633)
	S744= CtrlA_WB=1                                            Premise(F634)
	S745= CtrlB_MEM=0                                           Premise(F635)
	S746= CtrlB_WB=1                                            Premise(F636)
	S747= CtrlICache=0                                          Premise(F637)
	S748= ICache[addr]={0,rS,rT,rD,0,39}                        ICache-Hold(S521,S747)
	S749= CtrlIMMU=0                                            Premise(F638)
	S750= CtrlIR_DMMU1=1                                        Premise(F639)
	S751= [IR_DMMU1]={0,rS,rT,rD,0,39}                          IR_DMMU1-Write(S685,S750)
	S752= CtrlIR_DMMU2=0                                        Premise(F640)
	S753= CtrlIR_EX=0                                           Premise(F641)
	S754= [IR_EX]={0,rS,rT,rD,0,39}                             IR_EX-Hold(S526,S753)
	S755= CtrlIR_ID=0                                           Premise(F642)
	S756= [IR_ID]={0,rS,rT,rD,0,39}                             IR_ID-Hold(S528,S755)
	S757= CtrlIR_IMMU=0                                         Premise(F643)
	S758= CtrlIR_MEM=0                                          Premise(F644)
	S759= [IR_MEM]={0,rS,rT,rD,0,39}                            IR_MEM-Hold(S531,S758)
	S760= CtrlIR_WB=1                                           Premise(F645)
	S761= [IR_WB]={0,rS,rT,rD,0,39}                             IR_WB-Write(S695,S760)
	S762= CtrlGPR=0                                             Premise(F646)
	S763= GPR[rS]=a                                             GPR-Hold(S534,S762)
	S764= GPR[rT]=b                                             GPR-Hold(S535,S762)
	S765= CtrlIAddrReg=0                                        Premise(F647)
	S766= CtrlPC=0                                              Premise(F648)
	S767= CtrlPCInc=0                                           Premise(F649)
	S768= PC[CIA]=addr                                          PC-Hold(S539,S767)
	S769= PC[Out]=addr+4                                        PC-Hold(S540,S766,S767)
	S770= CtrlIMem=0                                            Premise(F650)
	S771= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                    IMem-Hold(S542,S770)
	S772= CtrlICacheReg=0                                       Premise(F651)
	S773= CtrlASIDIn=0                                          Premise(F652)
	S774= CtrlCP0=0                                             Premise(F653)
	S775= CP0[ASID]=pid                                         CP0-Hold(S546,S774)
	S776= CtrlEPCIn=0                                           Premise(F654)
	S777= CtrlExCodeIn=0                                        Premise(F655)
	S778= CtrlIRMux=0                                           Premise(F656)

WB	S779= A_EX.Out=FU(a)                                        A_EX-Out(S733)
	S780= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S733)
	S781= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S733)
	S782= B_EX.Out=FU(b)                                        B_EX-Out(S735)
	S783= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S735)
	S784= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S735)
	S785= ALUOut_MEM.Out=~(FU(a)|FU(b))                         ALUOut_MEM-Out(S737)
	S786= ALUOut_MEM.Out1_0={~(FU(a)|FU(b))}[1:0]               ALUOut_MEM-Out(S737)
	S787= ALUOut_MEM.Out4_0={~(FU(a)|FU(b))}[4:0]               ALUOut_MEM-Out(S737)
	S788= ALUOut_DMMU1.Out=~(FU(a)|FU(b))                       ALUOut_DMMU1-Out(S739)
	S789= ALUOut_DMMU1.Out1_0={~(FU(a)|FU(b))}[1:0]             ALUOut_DMMU1-Out(S739)
	S790= ALUOut_DMMU1.Out4_0={~(FU(a)|FU(b))}[4:0]             ALUOut_DMMU1-Out(S739)
	S791= ALUOut_WB.Out=~(FU(a)|FU(b))                          ALUOut_WB-Out(S742)
	S792= ALUOut_WB.Out1_0={~(FU(a)|FU(b))}[1:0]                ALUOut_WB-Out(S742)
	S793= ALUOut_WB.Out4_0={~(FU(a)|FU(b))}[4:0]                ALUOut_WB-Out(S742)
	S794= IR_DMMU1.Out={0,rS,rT,rD,0,39}                        IR_DMMU1-Out(S751)
	S795= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S751)
	S796= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S751)
	S797= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S751)
	S798= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S751)
	S799= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S751)
	S800= IR_DMMU1.Out5_0=39                                    IR_DMMU1-Out(S751)
	S801= IR_EX.Out={0,rS,rT,rD,0,39}                           IR_EX-Out(S754)
	S802= IR_EX.Out31_26=0                                      IR_EX-Out(S754)
	S803= IR_EX.Out25_21=rS                                     IR_EX-Out(S754)
	S804= IR_EX.Out20_16=rT                                     IR_EX-Out(S754)
	S805= IR_EX.Out15_11=rD                                     IR_EX-Out(S754)
	S806= IR_EX.Out10_6=0                                       IR_EX-Out(S754)
	S807= IR_EX.Out5_0=39                                       IR_EX-Out(S754)
	S808= IR_ID.Out={0,rS,rT,rD,0,39}                           IR-Out(S756)
	S809= IR_ID.Out31_26=0                                      IR-Out(S756)
	S810= IR_ID.Out25_21=rS                                     IR-Out(S756)
	S811= IR_ID.Out20_16=rT                                     IR-Out(S756)
	S812= IR_ID.Out15_11=rD                                     IR-Out(S756)
	S813= IR_ID.Out10_6=0                                       IR-Out(S756)
	S814= IR_ID.Out5_0=39                                       IR-Out(S756)
	S815= IR_MEM.Out={0,rS,rT,rD,0,39}                          IR_MEM-Out(S759)
	S816= IR_MEM.Out31_26=0                                     IR_MEM-Out(S759)
	S817= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S759)
	S818= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S759)
	S819= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S759)
	S820= IR_MEM.Out10_6=0                                      IR_MEM-Out(S759)
	S821= IR_MEM.Out5_0=39                                      IR_MEM-Out(S759)
	S822= IR_WB.Out={0,rS,rT,rD,0,39}                           IR-Out(S761)
	S823= IR_WB.Out31_26=0                                      IR-Out(S761)
	S824= IR_WB.Out25_21=rS                                     IR-Out(S761)
	S825= IR_WB.Out20_16=rT                                     IR-Out(S761)
	S826= IR_WB.Out15_11=rD                                     IR-Out(S761)
	S827= IR_WB.Out10_6=0                                       IR-Out(S761)
	S828= IR_WB.Out5_0=39                                       IR-Out(S761)
	S829= PC.CIA=addr                                           PC-Out(S768)
	S830= PC.CIA31_28=addr[31:28]                               PC-Out(S768)
	S831= PC.Out=addr+4                                         PC-Out(S769)
	S832= CP0.ASID=pid                                          CP0-Read-ASID(S775)
	S833= A_EX.Out=>ALU.A                                       Premise(F917)
	S834= ALU.A=FU(a)                                           Path(S779,S833)
	S835= B_EX.Out=>ALU.B                                       Premise(F918)
	S836= ALU.B=FU(b)                                           Path(S782,S835)
	S837= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F919)
	S838= ALUOut_DMMU1.In=~(FU(a)|FU(b))                        Path(S785,S837)
	S839= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F920)
	S840= ALUOut_DMMU2.In=~(FU(a)|FU(b))                        Path(S788,S839)
	S841= ALU.Out=>ALUOut_MEM.In                                Premise(F921)
	S842= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F922)
	S843= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F923)
	S844= ALUOut_WB.In=~(FU(a)|FU(b))                           Path(S785,S843)
	S845= FU.OutID1=>A_EX.In                                    Premise(F924)
	S846= A_MEM.Out=>A_WB.In                                    Premise(F925)
	S847= FU.OutID2=>B_EX.In                                    Premise(F926)
	S848= B_MEM.Out=>B_WB.In                                    Premise(F927)
	S849= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F928)
	S850= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F929)
	S851= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F930)
	S852= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F931)
	S853= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F932)
	S854= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F933)
	S855= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F934)
	S856= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F935)
	S857= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F936)
	S858= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F937)
	S859= FU.Bub_ID=>CU_ID.Bub                                  Premise(F938)
	S860= FU.Halt_ID=>CU_ID.Halt                                Premise(F939)
	S861= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F940)
	S862= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F941)
	S863= FU.Bub_IF=>CU_IF.Bub                                  Premise(F942)
	S864= FU.Halt_IF=>CU_IF.Halt                                Premise(F943)
	S865= ICache.Hit=>CU_IF.ICacheHit                           Premise(F944)
	S866= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F945)
	S867= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F946)
	S868= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F947)
	S869= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F948)
	S870= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F949)
	S871= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F950)
	S872= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F951)
	S873= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F952)
	S874= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F953)
	S875= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F954)
	S876= ICache.Hit=>FU.ICacheHit                              Premise(F955)
	S877= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F956)
	S878= FU.IR_DMMU1={0,rS,rT,rD,0,39}                         Path(S794,S877)
	S879= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F957)
	S880= IR_EX.Out=>FU.IR_EX                                   Premise(F958)
	S881= FU.IR_EX={0,rS,rT,rD,0,39}                            Path(S801,S880)
	S882= IR_ID.Out=>FU.IR_ID                                   Premise(F959)
	S883= FU.IR_ID={0,rS,rT,rD,0,39}                            Path(S808,S882)
	S884= IR_MEM.Out=>FU.IR_MEM                                 Premise(F960)
	S885= FU.IR_MEM={0,rS,rT,rD,0,39}                           Path(S815,S884)
	S886= IR_WB.Out=>FU.IR_WB                                   Premise(F961)
	S887= FU.IR_WB={0,rS,rT,rD,0,39}                            Path(S822,S886)
	S888= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F962)
	S889= FU.InDMMU1=~(FU(a)|FU(b))                             Path(S788,S888)
	S890= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F963)
	S891= FU.InDMMU1_WReg=rD                                    Path(S798,S890)
	S892= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F964)
	S893= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F965)
	S894= ALU.Out=>FU.InEX                                      Premise(F966)
	S895= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F967)
	S896= FU.InEX_WReg=rD                                       Path(S805,S895)
	S897= GPR.Rdata1=>FU.InID1                                  Premise(F968)
	S898= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F969)
	S899= FU.InID1_RReg=rS                                      Path(S810,S898)
	S900= GPR.Rdata2=>FU.InID2                                  Premise(F970)
	S901= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F971)
	S902= FU.InID2_RReg=rT                                      Path(S811,S901)
	S903= ALUOut_MEM.Out=>FU.InMEM                              Premise(F972)
	S904= FU.InMEM=~(FU(a)|FU(b))                               Path(S785,S903)
	S905= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F973)
	S906= FU.InMEM_WReg=rD                                      Path(S819,S905)
	S907= ALUOut_WB.Out=>FU.InWB                                Premise(F974)
	S908= FU.InWB=~(FU(a)|FU(b))                                Path(S791,S907)
	S909= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F975)
	S910= FU.InWB_WReg=rD                                       Path(S826,S909)
	S911= IR_ID.Out25_21=>GPR.RReg1                             Premise(F976)
	S912= GPR.RReg1=rS                                          Path(S810,S911)
	S913= GPR.Rdata1=a                                          GPR-Read(S912,S763)
	S914= FU.InID1=a                                            Path(S913,S897)
	S915= FU.OutID1=FU(a)                                       FU-Forward(S914)
	S916= A_EX.In=FU(a)                                         Path(S915,S845)
	S917= IR_ID.Out20_16=>GPR.RReg2                             Premise(F977)
	S918= GPR.RReg2=rT                                          Path(S811,S917)
	S919= GPR.Rdata2=b                                          GPR-Read(S918,S764)
	S920= FU.InID2=b                                            Path(S919,S900)
	S921= FU.OutID2=FU(b)                                       FU-Forward(S920)
	S922= B_EX.In=FU(b)                                         Path(S921,S847)
	S923= ALUOut_WB.Out=>GPR.WData                              Premise(F978)
	S924= GPR.WData=~(FU(a)|FU(b))                              Path(S791,S923)
	S925= IR_WB.Out15_11=>GPR.WReg                              Premise(F979)
	S926= GPR.WReg=rD                                           Path(S826,S925)
	S927= IMMU.Addr=>IAddrReg.In                                Premise(F980)
	S928= PC.Out=>ICache.IEA                                    Premise(F981)
	S929= ICache.IEA=addr+4                                     Path(S831,S928)
	S930= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S929)
	S931= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S930,S865)
	S932= FU.ICacheHit=ICacheHit(addr+4)                        Path(S930,S876)
	S933= ICache.Out=>ICacheReg.In                              Premise(F982)
	S934= PC.Out=>IMMU.IEA                                      Premise(F983)
	S935= IMMU.IEA=addr+4                                       Path(S831,S934)
	S936= CP0.ASID=>IMMU.PID                                    Premise(F984)
	S937= IMMU.PID=pid                                          Path(S832,S936)
	S938= IMMU.Addr={pid,addr+4}                                IMMU-Search(S937,S935)
	S939= IAddrReg.In={pid,addr+4}                              Path(S938,S927)
	S940= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S937,S935)
	S941= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S940,S866)
	S942= IR_MEM.Out=>IR_DMMU1.In                               Premise(F985)
	S943= IR_DMMU1.In={0,rS,rT,rD,0,39}                         Path(S815,S942)
	S944= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F986)
	S945= IR_DMMU2.In={0,rS,rT,rD,0,39}                         Path(S794,S944)
	S946= IR_ID.Out=>IR_EX.In                                   Premise(F987)
	S947= IR_EX.In={0,rS,rT,rD,0,39}                            Path(S808,S946)
	S948= ICache.Out=>IR_ID.In                                  Premise(F988)
	S949= ICache.Out=>IR_IMMU.In                                Premise(F989)
	S950= IR_EX.Out=>IR_MEM.In                                  Premise(F990)
	S951= IR_MEM.In={0,rS,rT,rD,0,39}                           Path(S801,S950)
	S952= IR_DMMU2.Out=>IR_WB.In                                Premise(F991)
	S953= IR_MEM.Out=>IR_WB.In                                  Premise(F992)
	S954= IR_WB.In={0,rS,rT,rD,0,39}                            Path(S815,S953)
	S955= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F993)
	S956= CU_DMMU1.IRFunc1=rT                                   Path(S797,S955)
	S957= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F994)
	S958= CU_DMMU1.IRFunc2=rS                                   Path(S796,S957)
	S959= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F995)
	S960= CU_DMMU1.Op=0                                         Path(S795,S959)
	S961= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F996)
	S962= CU_DMMU1.IRFunc=39                                    Path(S800,S961)
	S963= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F997)
	S964= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F998)
	S965= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F999)
	S966= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F1000)
	S967= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F1001)
	S968= CU_EX.IRFunc1=rT                                      Path(S804,S967)
	S969= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F1002)
	S970= CU_EX.IRFunc2=rS                                      Path(S803,S969)
	S971= IR_EX.Out31_26=>CU_EX.Op                              Premise(F1003)
	S972= CU_EX.Op=0                                            Path(S802,S971)
	S973= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F1004)
	S974= CU_EX.IRFunc=39                                       Path(S807,S973)
	S975= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F1005)
	S976= CU_ID.IRFunc1=rT                                      Path(S811,S975)
	S977= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F1006)
	S978= CU_ID.IRFunc2=rS                                      Path(S810,S977)
	S979= IR_ID.Out31_26=>CU_ID.Op                              Premise(F1007)
	S980= CU_ID.Op=0                                            Path(S809,S979)
	S981= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F1008)
	S982= CU_ID.IRFunc=39                                       Path(S814,S981)
	S983= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F1009)
	S984= CU_MEM.IRFunc1=rT                                     Path(S818,S983)
	S985= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F1010)
	S986= CU_MEM.IRFunc2=rS                                     Path(S817,S985)
	S987= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F1011)
	S988= CU_MEM.Op=0                                           Path(S816,S987)
	S989= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F1012)
	S990= CU_MEM.IRFunc=39                                      Path(S821,S989)
	S991= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F1013)
	S992= CU_WB.IRFunc1=rT                                      Path(S825,S991)
	S993= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F1014)
	S994= CU_WB.IRFunc2=rS                                      Path(S824,S993)
	S995= IR_WB.Out31_26=>CU_WB.Op                              Premise(F1015)
	S996= CU_WB.Op=0                                            Path(S823,S995)
	S997= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F1016)
	S998= CU_WB.IRFunc=39                                       Path(S828,S997)
	S999= CtrlA_EX=0                                            Premise(F1017)
	S1000= [A_EX]=FU(a)                                         A_EX-Hold(S733,S999)
	S1001= CtrlB_EX=0                                           Premise(F1018)
	S1002= [B_EX]=FU(b)                                         B_EX-Hold(S735,S1001)
	S1003= CtrlALUOut_MEM=0                                     Premise(F1019)
	S1004= [ALUOut_MEM]=~(FU(a)|FU(b))                          ALUOut_MEM-Hold(S737,S1003)
	S1005= CtrlALUOut_DMMU1=0                                   Premise(F1020)
	S1006= [ALUOut_DMMU1]=~(FU(a)|FU(b))                        ALUOut_DMMU1-Hold(S739,S1005)
	S1007= CtrlALUOut_DMMU2=0                                   Premise(F1021)
	S1008= CtrlALUOut_WB=0                                      Premise(F1022)
	S1009= [ALUOut_WB]=~(FU(a)|FU(b))                           ALUOut_WB-Hold(S742,S1008)
	S1010= CtrlA_MEM=0                                          Premise(F1023)
	S1011= CtrlA_WB=0                                           Premise(F1024)
	S1012= CtrlB_MEM=0                                          Premise(F1025)
	S1013= CtrlB_WB=0                                           Premise(F1026)
	S1014= CtrlICache=0                                         Premise(F1027)
	S1015= ICache[addr]={0,rS,rT,rD,0,39}                       ICache-Hold(S748,S1014)
	S1016= CtrlIMMU=0                                           Premise(F1028)
	S1017= CtrlIR_DMMU1=0                                       Premise(F1029)
	S1018= [IR_DMMU1]={0,rS,rT,rD,0,39}                         IR_DMMU1-Hold(S751,S1017)
	S1019= CtrlIR_DMMU2=0                                       Premise(F1030)
	S1020= CtrlIR_EX=0                                          Premise(F1031)
	S1021= [IR_EX]={0,rS,rT,rD,0,39}                            IR_EX-Hold(S754,S1020)
	S1022= CtrlIR_ID=0                                          Premise(F1032)
	S1023= [IR_ID]={0,rS,rT,rD,0,39}                            IR_ID-Hold(S756,S1022)
	S1024= CtrlIR_IMMU=0                                        Premise(F1033)
	S1025= CtrlIR_MEM=0                                         Premise(F1034)
	S1026= [IR_MEM]={0,rS,rT,rD,0,39}                           IR_MEM-Hold(S759,S1025)
	S1027= CtrlIR_WB=0                                          Premise(F1035)
	S1028= [IR_WB]={0,rS,rT,rD,0,39}                            IR_WB-Hold(S761,S1027)
	S1029= CtrlGPR=1                                            Premise(F1036)
	S1030= GPR[rD]=~(FU(a)|FU(b))                               GPR-Write(S926,S924,S1029)
	S1031= CtrlIAddrReg=0                                       Premise(F1037)
	S1032= CtrlPC=0                                             Premise(F1038)
	S1033= CtrlPCInc=0                                          Premise(F1039)
	S1034= PC[CIA]=addr                                         PC-Hold(S768,S1033)
	S1035= PC[Out]=addr+4                                       PC-Hold(S769,S1032,S1033)
	S1036= CtrlIMem=0                                           Premise(F1040)
	S1037= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                   IMem-Hold(S771,S1036)
	S1038= CtrlICacheReg=0                                      Premise(F1041)
	S1039= CtrlASIDIn=0                                         Premise(F1042)
	S1040= CtrlCP0=0                                            Premise(F1043)
	S1041= CP0[ASID]=pid                                        CP0-Hold(S775,S1040)
	S1042= CtrlEPCIn=0                                          Premise(F1044)
	S1043= CtrlExCodeIn=0                                       Premise(F1045)
	S1044= CtrlIRMux=0                                          Premise(F1046)

POST	S1000= [A_EX]=FU(a)                                         A_EX-Hold(S733,S999)
	S1002= [B_EX]=FU(b)                                         B_EX-Hold(S735,S1001)
	S1004= [ALUOut_MEM]=~(FU(a)|FU(b))                          ALUOut_MEM-Hold(S737,S1003)
	S1006= [ALUOut_DMMU1]=~(FU(a)|FU(b))                        ALUOut_DMMU1-Hold(S739,S1005)
	S1009= [ALUOut_WB]=~(FU(a)|FU(b))                           ALUOut_WB-Hold(S742,S1008)
	S1015= ICache[addr]={0,rS,rT,rD,0,39}                       ICache-Hold(S748,S1014)
	S1018= [IR_DMMU1]={0,rS,rT,rD,0,39}                         IR_DMMU1-Hold(S751,S1017)
	S1021= [IR_EX]={0,rS,rT,rD,0,39}                            IR_EX-Hold(S754,S1020)
	S1023= [IR_ID]={0,rS,rT,rD,0,39}                            IR_ID-Hold(S756,S1022)
	S1026= [IR_MEM]={0,rS,rT,rD,0,39}                           IR_MEM-Hold(S759,S1025)
	S1028= [IR_WB]={0,rS,rT,rD,0,39}                            IR_WB-Hold(S761,S1027)
	S1030= GPR[rD]=~(FU(a)|FU(b))                               GPR-Write(S926,S924,S1029)
	S1034= PC[CIA]=addr                                         PC-Hold(S768,S1033)
	S1035= PC[Out]=addr+4                                       PC-Hold(S769,S1032,S1033)
	S1037= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                   IMem-Hold(S771,S1036)
	S1041= CP0[ASID]=pid                                        CP0-Hold(S775,S1040)

