{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461870685575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:11:25 2016 " "Processing started: Thu Apr 28 14:11:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461870685805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conor_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file conor_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conor_rom " "Found entity 1: conor_rom" {  } { { "conor_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/conor_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "18_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 18_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_18 " "Found entity 1: reg_18" {  } { { "18_reg.sv" "" { Text "C:/Users/dlim15/FinalProject/18_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_1 " "Found entity 1: lookuptable_rom_1" {  } { { "lookuptable_rom_1.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flippers.sv 1 1 " "Found 1 design units, including 1 entities, in source file flippers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flippers " "Found entity 1: flippers" {  } { { "flippers.sv" "" { Text "C:/Users/dlim15/FinalProject/flippers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shape_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file shape_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shape_rom " "Found entity 1: shape_rom" {  } { { "shape_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/shape_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/dlim15/FinalProject/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693589 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(41) " "Verilog HDL information at keyboard.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461870693589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461870693590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/Users/dlim15/FinalProject/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "C:/Users/dlim15/FinalProject/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR thegame.sv(8) " "Verilog HDL Declaration information at thegame.sv(8): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461870693594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET thegame.sv(2) " "Verilog HDL Declaration information at thegame.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461870693594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thegame.sv 1 1 " "Found 1 design units, including 1 entities, in source file thegame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thegame " "Found entity 1: thegame" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_2 " "Found entity 1: lookuptable_rom_2" {  } { { "lookuptable_rom_2.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_3 " "Found entity 1: lookuptable_rom_3" {  } { { "lookuptable_rom_3.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_5 " "Found entity 1: lookuptable_rom_5" {  } { { "lookuptable_rom_5.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_4 " "Found entity 1: lookuptable_rom_4" {  } { { "lookuptable_rom_4.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_flippers.sv 1 1 " "Found 1 design units, including 1 entities, in source file back_flippers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_flippers " "Found entity 1: back_flippers" {  } { { "back_flippers.sv" "" { Text "C:/Users/dlim15/FinalProject/back_flippers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity.sv 1 1 " "Found 1 design units, including 1 entities, in source file parity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "parity.sv" "" { Text "C:/Users/dlim15/FinalProject/parity.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debjit_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file debjit_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debjit_rom " "Found entity 1: debjit_rom" {  } { { "debjit_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/debjit_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_addr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_addr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_addr_rom " "Found entity 1: sprite_addr_rom" {  } { { "sprite_addr_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/sprite_addr_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461870693654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thegame thegame:thegame " "Elaborating entity \"thegame\" for hierarchy \"thegame:thegame\"" {  } { { "finalproject.sv" "thegame" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693656 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thegame.sv(364) " "Verilog HDL Case Statement information at thegame.sv(364): all case item expressions in this case statement are onehot" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1461870693660 "|finalproject|thegame:thegame"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "thegame.sv(675) " "Verilog HDL Case Statement warning at thegame.sv(675): incomplete case statement has no default case item" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 675 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1461870693660 "|finalproject|thegame:thegame"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thegame.sv(675) " "Verilog HDL Case Statement information at thegame.sv(675): all case item expressions in this case statement are onehot" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 675 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1461870693660 "|finalproject|thegame:thegame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_1 thegame:thegame\|lookuptable_rom_1:table1 " "Elaborating entity \"lookuptable_rom_1\" for hierarchy \"thegame:thegame\|lookuptable_rom_1:table1\"" {  } { { "thegame.sv" "table1" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_2 thegame:thegame\|lookuptable_rom_2:table2 " "Elaborating entity \"lookuptable_rom_2\" for hierarchy \"thegame:thegame\|lookuptable_rom_2:table2\"" {  } { { "thegame.sv" "table2" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_3 thegame:thegame\|lookuptable_rom_3:table3 " "Elaborating entity \"lookuptable_rom_3\" for hierarchy \"thegame:thegame\|lookuptable_rom_3:table3\"" {  } { { "thegame.sv" "table3" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_4 thegame:thegame\|lookuptable_rom_4:table4 " "Elaborating entity \"lookuptable_rom_4\" for hierarchy \"thegame:thegame\|lookuptable_rom_4:table4\"" {  } { { "thegame.sv" "table4" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_5 thegame:thegame\|lookuptable_rom_5:table5 " "Elaborating entity \"lookuptable_rom_5\" for hierarchy \"thegame:thegame\|lookuptable_rom_5:table5\"" {  } { { "thegame.sv" "table5" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity thegame:thegame\|parity:parity " "Elaborating entity \"parity\" for hierarchy \"thegame:thegame\|parity:parity\"" {  } { { "thegame.sv" "parity" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_18 thegame:thegame\|reg_18:board_reg " "Elaborating entity \"reg_18\" for hierarchy \"thegame:thegame\|reg_18:board_reg\"" {  } { { "thegame.sv" "board_reg" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flippers thegame:thegame\|flippers:flippers " "Elaborating entity \"flippers\" for hierarchy \"thegame:thegame\|flippers:flippers\"" {  } { { "thegame.sv" "flippers" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_flippers thegame:thegame\|back_flippers:back1 " "Elaborating entity \"back_flippers\" for hierarchy \"thegame:thegame\|back_flippers:back1\"" {  } { { "thegame.sv" "back1" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_instance " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_instance\"" {  } { { "finalproject.sv" "keyboard_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:keyboard_instance\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:keyboard_instance\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 keyboard:keyboard_instance\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"keyboard:keyboard_instance\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgasync_instance " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgasync_instance\"" {  } { { "finalproject.sv" "vgasync_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "finalproject.sv" "color_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(98) " "Verilog HDL assignment warning at Color_Mapper.sv(98): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(99) " "Verilog HDL assignment warning at Color_Mapper.sv(99): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(119) " "Verilog HDL assignment warning at Color_Mapper.sv(119): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(120) " "Verilog HDL assignment warning at Color_Mapper.sv(120): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(140) " "Verilog HDL assignment warning at Color_Mapper.sv(140): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(141) " "Verilog HDL assignment warning at Color_Mapper.sv(141): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(161) " "Verilog HDL assignment warning at Color_Mapper.sv(161): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(162) " "Verilog HDL assignment warning at Color_Mapper.sv(162): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(182) " "Verilog HDL assignment warning at Color_Mapper.sv(182): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(183) " "Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(203) " "Verilog HDL assignment warning at Color_Mapper.sv(203): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(204) " "Verilog HDL assignment warning at Color_Mapper.sv(204): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(224) " "Verilog HDL assignment warning at Color_Mapper.sv(224): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(225) " "Verilog HDL assignment warning at Color_Mapper.sv(225): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(245) " "Verilog HDL assignment warning at Color_Mapper.sv(245): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693823 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(246) " "Verilog HDL assignment warning at Color_Mapper.sv(246): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693823 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(266) " "Verilog HDL assignment warning at Color_Mapper.sv(266): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693823 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(267) " "Verilog HDL assignment warning at Color_Mapper.sv(267): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693823 "|finalproject|color_mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conor_rom color_mapper:color_instance\|conor_rom:conor " "Elaborating entity \"conor_rom\" for hierarchy \"color_mapper:color_instance\|conor_rom:conor\"" {  } { { "Color_Mapper.sv" "conor" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debjit_rom color_mapper:color_instance\|debjit_rom:debjit " "Elaborating entity \"debjit_rom\" for hierarchy \"color_mapper:color_instance\|debjit_rom:debjit\"" {  } { { "Color_Mapper.sv" "debjit" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_addr_rom color_mapper:color_instance\|sprite_addr_rom:mult_table " "Elaborating entity \"sprite_addr_rom\" for hierarchy \"color_mapper:color_instance\|sprite_addr_rom:mult_table\"" {  } { { "Color_Mapper.sv" "mult_table" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693871 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461870775563 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461870775672 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461870775672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461870685575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:11:25 2016 " "Processing started: Thu Apr 28 14:11:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461870685805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conor_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file conor_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conor_rom " "Found entity 1: conor_rom" {  } { { "conor_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/conor_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "18_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 18_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_18 " "Found entity 1: reg_18" {  } { { "18_reg.sv" "" { Text "C:/Users/dlim15/FinalProject/18_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_1 " "Found entity 1: lookuptable_rom_1" {  } { { "lookuptable_rom_1.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flippers.sv 1 1 " "Found 1 design units, including 1 entities, in source file flippers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flippers " "Found entity 1: flippers" {  } { { "flippers.sv" "" { Text "C:/Users/dlim15/FinalProject/flippers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shape_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file shape_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shape_rom " "Found entity 1: shape_rom" {  } { { "shape_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/shape_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/dlim15/FinalProject/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693589 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(41) " "Verilog HDL information at keyboard.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461870693589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461870693590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/Users/dlim15/FinalProject/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "C:/Users/dlim15/FinalProject/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR thegame.sv(8) " "Verilog HDL Declaration information at thegame.sv(8): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461870693594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET thegame.sv(2) " "Verilog HDL Declaration information at thegame.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461870693594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thegame.sv 1 1 " "Found 1 design units, including 1 entities, in source file thegame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thegame " "Found entity 1: thegame" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_2 " "Found entity 1: lookuptable_rom_2" {  } { { "lookuptable_rom_2.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_3 " "Found entity 1: lookuptable_rom_3" {  } { { "lookuptable_rom_3.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_5 " "Found entity 1: lookuptable_rom_5" {  } { { "lookuptable_rom_5.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_4 " "Found entity 1: lookuptable_rom_4" {  } { { "lookuptable_rom_4.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_flippers.sv 1 1 " "Found 1 design units, including 1 entities, in source file back_flippers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_flippers " "Found entity 1: back_flippers" {  } { { "back_flippers.sv" "" { Text "C:/Users/dlim15/FinalProject/back_flippers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity.sv 1 1 " "Found 1 design units, including 1 entities, in source file parity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "parity.sv" "" { Text "C:/Users/dlim15/FinalProject/parity.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debjit_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file debjit_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debjit_rom " "Found entity 1: debjit_rom" {  } { { "debjit_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/debjit_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_addr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_addr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_addr_rom " "Found entity 1: sprite_addr_rom" {  } { { "sprite_addr_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/sprite_addr_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461870693606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461870693654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thegame thegame:thegame " "Elaborating entity \"thegame\" for hierarchy \"thegame:thegame\"" {  } { { "finalproject.sv" "thegame" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693656 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thegame.sv(364) " "Verilog HDL Case Statement information at thegame.sv(364): all case item expressions in this case statement are onehot" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1461870693660 "|finalproject|thegame:thegame"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "thegame.sv(675) " "Verilog HDL Case Statement warning at thegame.sv(675): incomplete case statement has no default case item" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 675 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1461870693660 "|finalproject|thegame:thegame"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thegame.sv(675) " "Verilog HDL Case Statement information at thegame.sv(675): all case item expressions in this case statement are onehot" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 675 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1461870693660 "|finalproject|thegame:thegame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_1 thegame:thegame\|lookuptable_rom_1:table1 " "Elaborating entity \"lookuptable_rom_1\" for hierarchy \"thegame:thegame\|lookuptable_rom_1:table1\"" {  } { { "thegame.sv" "table1" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_2 thegame:thegame\|lookuptable_rom_2:table2 " "Elaborating entity \"lookuptable_rom_2\" for hierarchy \"thegame:thegame\|lookuptable_rom_2:table2\"" {  } { { "thegame.sv" "table2" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_3 thegame:thegame\|lookuptable_rom_3:table3 " "Elaborating entity \"lookuptable_rom_3\" for hierarchy \"thegame:thegame\|lookuptable_rom_3:table3\"" {  } { { "thegame.sv" "table3" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_4 thegame:thegame\|lookuptable_rom_4:table4 " "Elaborating entity \"lookuptable_rom_4\" for hierarchy \"thegame:thegame\|lookuptable_rom_4:table4\"" {  } { { "thegame.sv" "table4" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_5 thegame:thegame\|lookuptable_rom_5:table5 " "Elaborating entity \"lookuptable_rom_5\" for hierarchy \"thegame:thegame\|lookuptable_rom_5:table5\"" {  } { { "thegame.sv" "table5" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity thegame:thegame\|parity:parity " "Elaborating entity \"parity\" for hierarchy \"thegame:thegame\|parity:parity\"" {  } { { "thegame.sv" "parity" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_18 thegame:thegame\|reg_18:board_reg " "Elaborating entity \"reg_18\" for hierarchy \"thegame:thegame\|reg_18:board_reg\"" {  } { { "thegame.sv" "board_reg" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flippers thegame:thegame\|flippers:flippers " "Elaborating entity \"flippers\" for hierarchy \"thegame:thegame\|flippers:flippers\"" {  } { { "thegame.sv" "flippers" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_flippers thegame:thegame\|back_flippers:back1 " "Elaborating entity \"back_flippers\" for hierarchy \"thegame:thegame\|back_flippers:back1\"" {  } { { "thegame.sv" "back1" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_instance " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_instance\"" {  } { { "finalproject.sv" "keyboard_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:keyboard_instance\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:keyboard_instance\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 keyboard:keyboard_instance\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"keyboard:keyboard_instance\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgasync_instance " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgasync_instance\"" {  } { { "finalproject.sv" "vgasync_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "finalproject.sv" "color_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461870693673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(98) " "Verilog HDL assignment warning at Color_Mapper.sv(98): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(99) " "Verilog HDL assignment warning at Color_Mapper.sv(99): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(119) " "Verilog HDL assignment warning at Color_Mapper.sv(119): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(120) " "Verilog HDL assignment warning at Color_Mapper.sv(120): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(140) " "Verilog HDL assignment warning at Color_Mapper.sv(140): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(141) " "Verilog HDL assignment warning at Color_Mapper.sv(141): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(161) " "Verilog HDL assignment warning at Color_Mapper.sv(161): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(162) " "Verilog HDL assignment warning at Color_Mapper.sv(162): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(182) " "Verilog HDL assignment warning at Color_Mapper.sv(182): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(183) " "Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(203) " "Verilog HDL assignment warning at Color_Mapper.sv(203): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(204) " "Verilog HDL assignment warning at Color_Mapper.sv(204): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(224) " "Verilog HDL assignment warning at Color_Mapper.sv(224): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(225) " "Verilog HDL assignment warning at Color_Mapper.sv(225): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1461870685575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:11:25 2016 " "Processing started: Thu Apr 28 14:11:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461870685576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1461870685576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1461870685576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 1 0 "Quartus II" 0 -1 1461870685805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conor_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file conor_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conor_rom " "Found entity 1: conor_rom" {  } { { "conor_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/conor_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "18_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 18_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_18 " "Found entity 1: reg_18" {  } { { "18_reg.sv" "" { Text "C:/Users/dlim15/FinalProject/18_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_1 " "Found entity 1: lookuptable_rom_1" {  } { { "lookuptable_rom_1.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flippers.sv 1 1 " "Found 1 design units, including 1 entities, in source file flippers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flippers " "Found entity 1: flippers" {  } { { "flippers.sv" "" { Text "C:/Users/dlim15/FinalProject/flippers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shape_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file shape_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shape_rom " "Found entity 1: shape_rom" {  } { { "shape_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/shape_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/dlim15/FinalProject/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693589 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(41) " "Verilog HDL information at keyboard.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 0 0 "Quartus II" 0 -1 1461870693589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1461870693590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/Users/dlim15/FinalProject/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "C:/Users/dlim15/FinalProject/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR thegame.sv(8) " "Verilog HDL Declaration information at thegame.sv(8): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1461870693594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET thegame.sv(2) " "Verilog HDL Declaration information at thegame.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1461870693594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thegame.sv 1 1 " "Found 1 design units, including 1 entities, in source file thegame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thegame " "Found entity 1: thegame" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_2 " "Found entity 1: lookuptable_rom_2" {  } { { "lookuptable_rom_2.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_3 " "Found entity 1: lookuptable_rom_3" {  } { { "lookuptable_rom_3.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_5 " "Found entity 1: lookuptable_rom_5" {  } { { "lookuptable_rom_5.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_4 " "Found entity 1: lookuptable_rom_4" {  } { { "lookuptable_rom_4.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_flippers.sv 1 1 " "Found 1 design units, including 1 entities, in source file back_flippers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_flippers " "Found entity 1: back_flippers" {  } { { "back_flippers.sv" "" { Text "C:/Users/dlim15/FinalProject/back_flippers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity.sv 1 1 " "Found 1 design units, including 1 entities, in source file parity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "parity.sv" "" { Text "C:/Users/dlim15/FinalProject/parity.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debjit_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file debjit_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debjit_rom " "Found entity 1: debjit_rom" {  } { { "debjit_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/debjit_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_addr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_addr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_addr_rom " "Found entity 1: sprite_addr_rom" {  } { { "sprite_addr_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/sprite_addr_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461870693606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1461870693606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1461870693654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thegame thegame:thegame " "Elaborating entity \"thegame\" for hierarchy \"thegame:thegame\"" {  } { { "finalproject.sv" "thegame" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693656 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thegame.sv(364) " "Verilog HDL Case Statement information at thegame.sv(364): all case item expressions in this case statement are onehot" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Quartus II" 0 -1 1461870693660 "|finalproject|thegame:thegame"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "thegame.sv(675) " "Verilog HDL Case Statement warning at thegame.sv(675): incomplete case statement has no default case item" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 675 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Quartus II" 0 -1 1461870693660 "|finalproject|thegame:thegame"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thegame.sv(675) " "Verilog HDL Case Statement information at thegame.sv(675): all case item expressions in this case statement are onehot" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 675 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Quartus II" 0 -1 1461870693660 "|finalproject|thegame:thegame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_1 thegame:thegame\|lookuptable_rom_1:table1 " "Elaborating entity \"lookuptable_rom_1\" for hierarchy \"thegame:thegame\|lookuptable_rom_1:table1\"" {  } { { "thegame.sv" "table1" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_2 thegame:thegame\|lookuptable_rom_2:table2 " "Elaborating entity \"lookuptable_rom_2\" for hierarchy \"thegame:thegame\|lookuptable_rom_2:table2\"" {  } { { "thegame.sv" "table2" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_3 thegame:thegame\|lookuptable_rom_3:table3 " "Elaborating entity \"lookuptable_rom_3\" for hierarchy \"thegame:thegame\|lookuptable_rom_3:table3\"" {  } { { "thegame.sv" "table3" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_4 thegame:thegame\|lookuptable_rom_4:table4 " "Elaborating entity \"lookuptable_rom_4\" for hierarchy \"thegame:thegame\|lookuptable_rom_4:table4\"" {  } { { "thegame.sv" "table4" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_5 thegame:thegame\|lookuptable_rom_5:table5 " "Elaborating entity \"lookuptable_rom_5\" for hierarchy \"thegame:thegame\|lookuptable_rom_5:table5\"" {  } { { "thegame.sv" "table5" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity thegame:thegame\|parity:parity " "Elaborating entity \"parity\" for hierarchy \"thegame:thegame\|parity:parity\"" {  } { { "thegame.sv" "parity" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_18 thegame:thegame\|reg_18:board_reg " "Elaborating entity \"reg_18\" for hierarchy \"thegame:thegame\|reg_18:board_reg\"" {  } { { "thegame.sv" "board_reg" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flippers thegame:thegame\|flippers:flippers " "Elaborating entity \"flippers\" for hierarchy \"thegame:thegame\|flippers:flippers\"" {  } { { "thegame.sv" "flippers" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_flippers thegame:thegame\|back_flippers:back1 " "Elaborating entity \"back_flippers\" for hierarchy \"thegame:thegame\|back_flippers:back1\"" {  } { { "thegame.sv" "back1" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_instance " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_instance\"" {  } { { "finalproject.sv" "keyboard_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:keyboard_instance\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:keyboard_instance\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 keyboard:keyboard_instance\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"keyboard:keyboard_instance\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgasync_instance " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgasync_instance\"" {  } { { "finalproject.sv" "vgasync_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "finalproject.sv" "color_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1461870693673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(98) " "Verilog HDL assignment warning at Color_Mapper.sv(98): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(99) " "Verilog HDL assignment warning at Color_Mapper.sv(99): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(119) " "Verilog HDL assignment warning at Color_Mapper.sv(119): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(120) " "Verilog HDL assignment warning at Color_Mapper.sv(120): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693820 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(140) " "Verilog HDL assignment warning at Color_Mapper.sv(140): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(141) " "Verilog HDL assignment warning at Color_Mapper.sv(141): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(161) " "Verilog HDL assignment warning at Color_Mapper.sv(161): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(162) " "Verilog HDL assignment warning at Color_Mapper.sv(162): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693821 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(182) " "Verilog HDL assignment warning at Color_Mapper.sv(182): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(183) " "Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(203) " "Verilog HDL assignment warning at Color_Mapper.sv(203): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(204) " "Verilog HDL assignment warning at Color_Mapper.sv(204): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(224) " "Verilog HDL assignment warning at Color_Mapper.sv(224): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(225) " "Verilog HDL assignment warning at Color_Mapper.sv(225): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1461870693822 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461871654793 "|finalproject|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461871654793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461871654990 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461871677546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dlim15/FinalProject/output_files/Final.map.smsg " "Generated suppressed messages file C:/Users/dlim15/FinalProject/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461871677688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461871678039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678390 "|finalproject|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678390 "|finalproject|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678390 "|finalproject|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678390 "|finalproject|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678390 "|finalproject|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678390 "|finalproject|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678390 "|finalproject|switches[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[16\] " "No output dependent on input pin \"switches\[16\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678390 "|finalproject|switches[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[17\] " "No output dependent on input pin \"switches\[17\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461871678390 "|finalproject|switches[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461871678390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8834 " "Implemented 8834 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461871678391 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461871678391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8756 " "Implemented 8756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461871678391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461871678391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "750 " "Peak virtual memory: 750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461871678436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 14:27:58 2016 " "Processing ended: Thu Apr 28 14:27:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461871678436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:33 " "Elapsed time: 00:16:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461871678436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:45 " "Total CPU time (on all processors): 00:16:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461871678436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461871678436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461871680664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461871680665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:28:00 2016 " "Processing started: Thu Apr 28 14:28:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461871680665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1461871680665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1461871680665 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1461871680744 ""}
{ "Info" "0" "" "Project  = Final" {  } {  } 0 0 "Project  = Final" 0 0 "Fitter" 0 0 1461871680744 ""}
{ "Info" "0" "" "Revision = Final" {  } {  } 0 0 "Revision = Final" 0 0 "Fitter" 0 0 1461871680744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1461871680875 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461871681185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461871681242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461871681242 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461871681623 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461871681727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461871681727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461871681727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461871681727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461871681727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461871681727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461871681727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461871681727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461871681727 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461871681727 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 0 { 0 ""} 0 9426 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461871681748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 0 { 0 ""} 0 9428 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461871681748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 0 { 0 ""} 0 9430 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461871681748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 0 { 0 ""} 0 9432 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461871681748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 0 { 0 ""} 0 9434 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461871681748 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461871681748 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1461871681755 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final.sdc " "Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461871684525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461871684526 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1461871684586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1461871684586 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461871684587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461871685295 ""}  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 0 { 0 ""} 0 9409 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461871685295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vgasync_instance\|clkdiv  " "Automatically promoted node vga_controller:vgasync_instance\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461871685295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgasync_instance\|clkdiv~0 " "Destination node vga_controller:vgasync_instance\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/Users/dlim15/FinalProject/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 0 { 0 ""} 0 9341 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461871685295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 0 { 0 ""} 0 9404 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461871685295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461871685295 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/dlim15/FinalProject/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 0 { 0 ""} 0 214 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461871685295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461871686446 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461871686447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461871686448 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461871686450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461871686452 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461871686454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461871686454 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461871686455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461871686609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461871686611 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461871686611 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461871687513 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1461871687525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461871690757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461871692227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461871692308 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461871702266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461871702266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461871703613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "59 X46_Y12 X57_Y23 " "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23" {  } { { "loc" "" { Generic "C:/Users/dlim15/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23"} { { 12 { 0 ""} 46 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461871711994 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461871711994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461871743210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461871743213 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461871743213 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.42 " "Total time spent on timing analysis during the Fitter is 2.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1461871743434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461871743533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461871744520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461871744589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461871745522 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461871747469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dlim15/FinalProject/output_files/Final.fit.smsg " "Generated suppressed messages file C:/Users/dlim15/FinalProject/output_files/Final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461871749160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1856 " "Peak virtual memory: 1856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461871750680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 14:29:10 2016 " "Processing ended: Thu Apr 28 14:29:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461871750680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461871750680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461871750680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461871750680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1461871752831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461871752832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:29:12 2016 " "Processing started: Thu Apr 28 14:29:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461871752832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1461871752832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1461871752832 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1461871755874 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1461871756014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461871757230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 14:29:17 2016 " "Processing ended: Thu Apr 28 14:29:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461871757230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461871757230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461871757230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1461871757230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1461871759278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461871759279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:29:18 2016 " "Processing started: Thu Apr 28 14:29:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461871759279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461871759279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461871759279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461871759620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461871759620 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final.sdc " "Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461871760547 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register thegame:thegame\|reg_18:board_reg\|Data_Out\[16\] CLOCK_50 " "Register thegame:thegame\|reg_18:board_reg\|Data_Out\[16\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1461871760565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1461871760565 "|finalproject|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|clkdiv " "Node: vga_controller:vgasync_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vgasync_instance\|hc\[1\] vga_controller:vgasync_instance\|clkdiv " "Register vga_controller:vgasync_instance\|hc\[1\] is being clocked by vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1461871760566 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1461871760566 "|finalproject|vga_controller:vgasync_instance|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:keyboard_instance\|reg_11:reg_B\|Data_Out\[5\] PS2_CLK " "Register keyboard:keyboard_instance\|reg_11:reg_B\|Data_Out\[5\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1461871760566 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1461871760566 "|finalproject|PS2_CLK"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1461871760572 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1461871760653 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1461871760663 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1461871760724 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1461871760894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1461871761183 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1461871762235 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1461871772231 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "160.39 mW " "Total thermal power estimate for the design is 160.39 mW" {  } { { "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1461871772310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "833 " "Peak virtual memory: 833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461871772536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 14:29:32 2016 " "Processing ended: Thu Apr 28 14:29:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461871772536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461871772536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461871772536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461871772536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461871774727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461871774727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:29:34 2016 " "Processing started: Thu Apr 28 14:29:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461871774727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461871774727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Final -c Final " "Command: quartus_sta Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461871774728 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1461871774802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461871775016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461871775070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461871775070 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final.sdc " "Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461871775671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1461871775671 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461871775689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vgasync_instance\|clkdiv vga_controller:vgasync_instance\|clkdiv " "create_clock -period 1.000 -name vga_controller:vgasync_instance\|clkdiv vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461871775689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_CLK PS2_CLK " "create_clock -period 1.000 -name PS2_CLK PS2_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461871775689 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461871775689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1461871775970 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461871775970 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1461871775971 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1461871775983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461871776055 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461871776055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.858 " "Worst-case setup slack is -10.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.858            -553.368 CLOCK_50  " "  -10.858            -553.368 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.195             -35.994 vga_controller:vgasync_instance\|clkdiv  " "   -2.195             -35.994 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.072 PS2_CLK  " "   -0.040              -0.072 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461871776059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 CLOCK_50  " "    0.242               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 PS2_CLK  " "    0.462               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 vga_controller:vgasync_instance\|clkdiv  " "    0.658               0.000 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461871776075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461871776079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461871776083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 CLOCK_50  " "   -3.000            -112.225 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 PS2_CLK  " "   -3.000             -28.700 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 vga_controller:vgasync_instance\|clkdiv  " "   -1.285             -28.270 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871776088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461871776088 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1461871776343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1461871776395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1461871777475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777876 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461871777910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461871777910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.964 " "Worst-case setup slack is -9.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.964            -502.187 CLOCK_50  " "   -9.964            -502.187 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885             -30.309 vga_controller:vgasync_instance\|clkdiv  " "   -1.885             -30.309 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 PS2_CLK  " "    0.064               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461871777932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 CLOCK_50  " "    0.228               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 PS2_CLK  " "    0.423               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 vga_controller:vgasync_instance\|clkdiv  " "    0.602               0.000 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871777949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461871777949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461871777978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461871777985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 CLOCK_50  " "   -3.000            -112.225 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 PS2_CLK  " "   -3.000             -28.700 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 vga_controller:vgasync_instance\|clkdiv  " "   -1.285             -28.270 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461871778012 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1461871778240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461871778568 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461871778568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.960 " "Worst-case setup slack is -4.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.960            -235.279 CLOCK_50  " "   -4.960            -235.279 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536              -7.157 vga_controller:vgasync_instance\|clkdiv  " "   -0.536              -7.157 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 PS2_CLK  " "    0.506               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461871778576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.004 " "Worst-case hold slack is -0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.004 CLOCK_50  " "   -0.004              -0.004 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 PS2_CLK  " "    0.206               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 vga_controller:vgasync_instance\|clkdiv  " "    0.301               0.000 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461871778597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461871778612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461871778621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.784 CLOCK_50  " "   -3.000             -93.784 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.360 PS2_CLK  " "   -3.000             -25.360 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 vga_controller:vgasync_instance\|clkdiv  " "   -1.000             -22.000 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461871778630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461871778630 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461871779319 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461871779320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461871779603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 14:29:39 2016 " "Processing ended: Thu Apr 28 14:29:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461871779603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461871779603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461871779603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461871779603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461871781737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461871781738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:29:41 2016 " "Processing started: Thu Apr 28 14:29:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461871781738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461871781738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461871781738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_7_1200mv_85c_slow.svo C:/Users/dlim15/FinalProject/simulation/modelsim/ simulation " "Generated file Final_7_1200mv_85c_slow.svo in folder \"C:/Users/dlim15/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461871783610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_7_1200mv_0c_slow.svo C:/Users/dlim15/FinalProject/simulation/modelsim/ simulation " "Generated file Final_7_1200mv_0c_slow.svo in folder \"C:/Users/dlim15/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461871784538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_min_1200mv_0c_fast.svo C:/Users/dlim15/FinalProject/simulation/modelsim/ simulation " "Generated file Final_min_1200mv_0c_fast.svo in folder \"C:/Users/dlim15/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461871785460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final.svo C:/Users/dlim15/FinalProject/simulation/modelsim/ simulation " "Generated file Final.svo in folder \"C:/Users/dlim15/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461871786387 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_7_1200mv_85c_v_slow.sdo C:/Users/dlim15/FinalProject/simulation/modelsim/ simulation " "Generated file Final_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/dlim15/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461871787177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_7_1200mv_0c_v_slow.sdo C:/Users/dlim15/FinalProject/simulation/modelsim/ simulation " "Generated file Final_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/dlim15/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461871787969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_min_1200mv_0c_v_fast.sdo C:/Users/dlim15/FinalProject/simulation/modelsim/ simulation " "Generated file Final_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/dlim15/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461871788760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_v.sdo C:/Users/dlim15/FinalProject/simulation/modelsim/ simulation " "Generated file Final_v.sdo in folder \"C:/Users/dlim15/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461871789564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461871789720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 14:29:49 2016 " "Processing ended: Thu Apr 28 14:29:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461871789720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461871789720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461871789720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461871789720 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus II Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461871790445 ""}
