#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 21 14:08:01 2023
# Process ID: 17176
# Current directory: c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex
# Command line: vivado.exe -notrace -source c:/Users/cresp/FPGA_Projects/UART_proj/.Xil/axi_vip_0/tmp_axi_vip_0.srcs/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl
# Log file: c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/vivado.log
# Journal file: c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/cresp/FPGA_Projects/UART_proj/.Xil/axi_vip_0/tmp_axi_vip_0.srcs/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl -notrace
update_compile_order -fileset sources_1
current_fileset -simset [ get_filesets sim_basic_mst_active_pt_mem__slv_passive ]
launch_simulation -simset [get_filesets sim_basic_mst_active_pt_mem__slv_passive ]
source axi_vip_0__exdes_basic_mst_active_pt_mem__slv_passive.tcl
current_wave_config {Untitled 1}
add_wave {{/axi_vip_0__exdes_basic_mst_active_pt_mem__slv_passive/DUT/ex_design/axi_vip_mst/M_AXI}} 
run 10 us
