Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : UART_Tx
Version: K-2015.06
Date   : Fri Aug  2 05:56:37 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
UART_Tx                                1.33e-05 6.62e-05 8.42e+05 9.22e-04 100.0
  FSM_control_block (FSM_controller_test_1)
                                       2.25e-06 8.68e-06 1.14e+05 1.25e-04  13.6
  parity_block (Parity_calc_test_1)    4.09e-07 1.99e-05 2.02e+05 2.22e-04  24.1
  ser_block (serializer_test_1)        1.94e-06 3.52e-05 4.85e+05 5.22e-04  56.6
    add_31 (serializer_DW01_inc_0)     8.49e-08 3.00e-07 9.74e+04 9.77e-05  10.6
1
