17:12:09 INFO  : Registering command handlers for SDK TCF services
17:12:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
17:12:16 INFO  : XSCT server has started successfully.
17:12:19 INFO  : Successfully done setting XSCT server connection channel  
17:12:19 INFO  : Successfully done setting SDK workspace  
17:12:19 INFO  : Processing command line option -hwspec C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper.hdf.
17:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
17:18:27 INFO  : 'jtag frequency' command is executed.
17:18:27 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
17:18:29 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:30 INFO  : Context for 'APU' is selected.
17:18:30 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:30 INFO  : Context for 'APU' is selected.
17:18:30 INFO  : 'stop' command is executed.
17:18:32 INFO  : 'ps7_init' command is executed.
17:18:32 INFO  : 'ps7_post_config' command is executed.
17:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:33 INFO  : The application 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:33 INFO  : Memory regions updated for context APU
17:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:34 INFO  : 'con' command is executed.
17:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

17:18:34 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multiplier.elf_on_local.tcl'
17:18:47 INFO  : Disconnected from the channel tcfchan#1.
17:18:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
17:18:49 INFO  : 'jtag frequency' command is executed.
17:18:49 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
17:18:51 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:52 INFO  : Context for 'APU' is selected.
17:18:58 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:58 INFO  : Context for 'APU' is selected.
17:18:58 INFO  : 'stop' command is executed.
17:19:00 INFO  : 'ps7_init' command is executed.
17:19:00 INFO  : 'ps7_post_config' command is executed.
17:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:01 INFO  : The application 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:01 INFO  : Memory regions updated for context APU
17:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:02 INFO  : 'con' command is executed.
17:19:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

17:19:02 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multiplier.elf_on_local.tcl'
17:20:52 INFO  : Disconnected from the channel tcfchan#2.
17:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:53 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
17:20:53 INFO  : 'jtag frequency' command is executed.
17:20:53 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
17:20:56 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:56 INFO  : Context for 'APU' is selected.
17:21:02 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:02 INFO  : Context for 'APU' is selected.
17:21:02 INFO  : 'stop' command is executed.
17:21:04 INFO  : 'ps7_init' command is executed.
17:21:04 INFO  : 'ps7_post_config' command is executed.
17:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:05 INFO  : The application 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:05 INFO  : Memory regions updated for context APU
17:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:06 INFO  : 'con' command is executed.
17:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

17:21:06 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multiplier.elf_on_local.tcl'
19:17:58 INFO  : Disconnected from the channel tcfchan#3.
10:00:15 INFO  : Registering command handlers for SDK TCF services
10:00:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
10:00:23 INFO  : XSCT server has started successfully.
10:00:26 INFO  : Successfully done setting XSCT server connection channel  
10:00:26 INFO  : Successfully done setting SDK workspace  
10:00:26 INFO  : Processing command line option -hwspec C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper.hdf.
10:00:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
10:01:01 INFO  : 'jtag frequency' command is executed.
10:01:01 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
10:01:04 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:04 INFO  : Context for 'APU' is selected.
10:01:04 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:01:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:04 INFO  : Context for 'APU' is selected.
10:01:05 INFO  : 'stop' command is executed.
10:01:06 INFO  : 'ps7_init' command is executed.
10:01:06 INFO  : 'ps7_post_config' command is executed.
10:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:07 INFO  : The application 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:08 INFO  : Memory regions updated for context APU
10:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:08 INFO  : 'con' command is executed.
10:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

10:01:08 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multiplier.elf_on_local.tcl'
10:51:33 INFO  : Disconnected from the channel tcfchan#1.
10:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
10:52:11 INFO  : 'jtag frequency' command is executed.
10:52:11 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
10:52:14 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:52:14 INFO  : Context for 'APU' is selected.
10:52:22 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:22 INFO  : Context for 'APU' is selected.
10:52:22 INFO  : 'stop' command is executed.
10:52:24 INFO  : 'ps7_init' command is executed.
10:52:24 INFO  : 'ps7_post_config' command is executed.
10:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:25 INFO  : The application 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:25 INFO  : Memory regions updated for context APU
10:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:25 INFO  : 'con' command is executed.
10:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

10:52:25 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multiplier.elf_on_local.tcl'
10:54:22 INFO  : Disconnected from the channel tcfchan#2.
10:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
10:54:24 INFO  : 'jtag frequency' command is executed.
10:54:24 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
10:54:27 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:54:27 INFO  : Context for 'APU' is selected.
10:54:33 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:33 INFO  : Context for 'APU' is selected.
10:54:33 INFO  : 'stop' command is executed.
10:54:35 INFO  : 'ps7_init' command is executed.
10:54:35 INFO  : 'ps7_post_config' command is executed.
10:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:36 INFO  : The application 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:36 INFO  : Memory regions updated for context APU
10:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:36 INFO  : 'con' command is executed.
10:54:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

10:54:36 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multiplier.elf_on_local.tcl'
10:54:50 INFO  : Disconnected from the channel tcfchan#3.
10:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
10:54:52 INFO  : 'jtag frequency' command is executed.
10:54:52 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
10:54:54 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:54:55 INFO  : Context for 'APU' is selected.
10:55:01 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:01 INFO  : Context for 'APU' is selected.
10:55:02 INFO  : 'stop' command is executed.
10:55:03 INFO  : 'ps7_init' command is executed.
10:55:03 INFO  : 'ps7_post_config' command is executed.
10:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:04 INFO  : The application 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:04 INFO  : Memory regions updated for context APU
10:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:05 INFO  : 'con' command is executed.
10:55:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

10:55:05 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multiplier.elf_on_local.tcl'
10:56:05 INFO  : Disconnected from the channel tcfchan#4.
10:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
10:56:07 INFO  : 'jtag frequency' command is executed.
10:56:07 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
10:56:10 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:10 INFO  : Context for 'APU' is selected.
10:56:17 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:56:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:17 INFO  : Context for 'APU' is selected.
10:56:17 INFO  : 'stop' command is executed.
10:56:19 INFO  : 'ps7_init' command is executed.
10:56:19 INFO  : 'ps7_post_config' command is executed.
10:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:20 INFO  : The application 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/lab_3/lab_3.sdk/multiplier/Debug/multiplier.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:20 INFO  : Memory regions updated for context APU
10:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:20 INFO  : 'con' command is executed.
10:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

10:56:20 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\lab_3\lab_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multiplier.elf_on_local.tcl'
19:55:50 INFO  : Disconnected from the channel tcfchan#5.
