(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:04:27 MDT 2018
# Start time    : Wed Jun 12 16:04:17 +0800 2019
# Command line  : sds++ -Wall -O3 -I../src {-IE:\reconfiguration_lab\SYSROOT_arm64} -c -fmessage-length=0 -MTsrc/main.o {-IE:\reconfiguration_lab\SYSROOT_arm64/usr/include} -hls-target 1 -MMD -MP -MFsrc/main.d -MTsrc/main.o -o src/main.o ../src/main.cpp -sds-hw convolution_hw main.cpp -clkid 3 -sds-end -sds-sys-config ubuntu -sds-proc ubuntu -sds-pf zcu104_dvfs
# Log file      : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds_main.log
# Journal file  : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds_main.jou
# Report file   : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds_main.rpt
#-----------------------------------------------------------

Create data motion intermediate representation
H:/Vivado/SDx/2018.2/bin/clang_wrapper -I../src {-IE:\reconfiguration_lab\SYSROOT_arm64} {-IE:\reconfiguration_lab\SYSROOT_arm64/usr/include} -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g     -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11 -emit-llvm -S E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/src/main.s

E:\C_FPGA_PRO\cnn_accelerator\Release>H:\Vivado\SDx\2018.2\llvm-clang\win64\llvm\bin\clang.exe -I../src -IE:\reconfiguration_lab\SYSROOT_arm64 -IE:\reconfiguration_lab\SYSROOT_arm64/usr/include -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include -D HLS_NO_XIL_FPO_LIB -I H:/Vivado/Vivado/2018.2/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include -std=c++11 -emit-llvm -S E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/src/main.s 
E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:163:28: warning: data argument not used by format string [-Wformat-extra-args]
        else printf("correct!\n", error);
                    ~~~~~~~~~~~~  ^
E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:505:24: warning: unused variable 's1' [-Wunused-variable]
    short unsigned int s1;
                       ^
E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:503:24: warning: unused variable 't0' [-Wunused-variable]
    short unsigned int t0, t1, t2;
                       ^
E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:503:28: warning: unused variable 't1' [-Wunused-variable]
    short unsigned int t0, t1, t2;
                           ^
E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:503:32: warning: unused variable 't2' [-Wunused-variable]
    short unsigned int t0, t1, t2;
                               ^
E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:643:9: warning: unused variable 'count' [-Wunused-variable]
    int count = 0;
        ^
E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:745:17: warning: unused variable 'cifm' [-Wunused-variable]
       FIXDATA* cifm=(FIXDATA*)sds_alloc(N*(IR+2*P)*(IC+2*P)*sizeof(FIXDATA));
                ^
E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:748:17: warning: unused variable 'cofm' [-Wunused-variable]
       FIXDATA* cofm=(FIXDATA*)sds_alloc(M*OR*OC*sizeof(FIXDATA));
                ^

E:\C_FPGA_PRO\cnn_accelerator\Release>exit /b 0 
Performing accelerator source linting for convolution_hw
H:/Vivado/SDx/2018.2/bin/sdslint -target cortex-a53 -func "convolution_hw" E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -- -c -I../src {-IE:\reconfiguration_lab\SYSROOT_arm64} {-IE:\reconfiguration_lab\SYSROOT_arm64/usr/include} -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -w    -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11
aarch64-linux-gnu-g++ -c E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdinfo=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o.xml E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
Performing pragma generation
H:/Vivado/SDx/2018.2/bin/clang_wrapper -E -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/reconfiguration_lab/SYSROOT_arm64 -IE:/reconfiguration_lab/SYSROOT_arm64/usr/include -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -m64 -target aarch64-linux-gnu -D HLS_NO_XIL_FPO_LIB -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include -IE:/C_FPGA_PRO/cnn_accelerator/src -D __SDSVHLS__ -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -w    -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11 E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/main_pp.cpp

E:\C_FPGA_PRO\cnn_accelerator\Release>H:\Vivado\SDx\2018.2\llvm-clang\win64\llvm\bin\clang.exe -E -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/reconfiguration_lab/SYSROOT_arm64 -IE:/reconfiguration_lab/SYSROOT_arm64/usr/include -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -m64 -target aarch64-linux-gnu -D HLS_NO_XIL_FPO_LIB -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include -IE:/C_FPGA_PRO/cnn_accelerator/src -D __SDSVHLS__ -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -w -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include -D HLS_NO_XIL_FPO_LIB -I H:/Vivado/Vivado/2018.2/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include -std=c++11 E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/main_pp.cpp 

E:\C_FPGA_PRO\cnn_accelerator\Release>exit /b 0 
H:/Vivado/SDx/2018.2/bin/pragma_gen  -func "convolution_hw"   -tcl E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw.tcl   E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/main_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/reconfiguration_lab/SYSROOT_arm64 -IE:/reconfiguration_lab/SYSROOT_arm64/usr/include -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__ -m64 -target aarch64-linux-gnu    -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include -IE:/C_FPGA_PRO/cnn_accelerator/src  -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -w    -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11
INFO: [PragmaGen 83-3231] Successfully generated tcl script: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw.tcl
Moving function convolution_hw to Programmable Logic
H:/Vivado/Vivado/2018.2/bin/vivado_hls E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw_run.tcl -l convolution_hw_vivado_hls.log

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source H:/Vivado/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'H:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'eddie' on host 'desktop-jn7hb1f' (Windows NT_amd64 version 6.2) on Wed Jun 12 16:04:41 +0800 2019
INFO: [HLS 200-10] In directory 'E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw'.
INFO: [HLS 200-10] Adding design file 'E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xczu7ev-ffvc1156-2-e '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
INFO: [HLS 200-10] Analyzing design file 'E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 103.555 ; gain = 46.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 103.555 ; gain = 46.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:413) in function 'conv_write(float (*) [16][3][3], float (*) [58], float (*) [58], float (*) [58], float (*) [56])': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 109.152 ; gain = 52.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 113.344 ; gain = 56.234
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'cifm' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:471).
INFO: [XFORM 203-1101] Packing variable 'cifm' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:471) into a 512-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'cofm' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:471).
INFO: [XFORM 203-1101] Packing variable 'cofm' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:471) into a 512-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'tran_wgt' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:471).
INFO: [XFORM 203-1101] Packing variable 'tran_wgt' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:471) into a 512-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:407) in function 'conv_write' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:413) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 56 for loop 'Loop-0' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:523:1) in function 'convolution_hw'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 56 for loop 'Loop-0' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:523:1) in function 'convolution_hw'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'Loop-0-0-0' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:415:1) in function 'conv_write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'Loop-0-0' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:410:1) in function 'conv_write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 56 for loop 'Loop-0' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:406:1) in function 'conv_write'.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:407) in function 'conv_write' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:413) in function 'conv_write' completely.
INFO: [XFORM 203-101] Partitioning array 'ifm_buff0' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:481) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ifm_buff1' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:483) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ifm_buff2' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:485) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ifm_buff3' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:487) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter_buff' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:490) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ofm_buff0' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:496) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofm_buff1' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:497) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter_buff' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:490) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'filter_buff' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:490) in dimension 4 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 143.945 ; gain = 86.836
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:381:19) in function 'load_filter_buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:404:21) in function 'conv_write'.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 58 on port 'cifm' (E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:280:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 195.855 ; gain = 138.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_cifm_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.038 seconds; current allocated memory: 150.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 150.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_filter_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 152.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 153.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_row_ifm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 153.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 153.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifm_buff0_0_load_2', E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp:423) on array 'ifm_buff0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifm_buff0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 170.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.797 seconds; current allocated memory: 161.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.846 seconds; current allocated memory: 174.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.132 seconds; current allocated memory: 174.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 175.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region convolution_hw since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 175.722 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.316 seconds; current allocated memory: 177.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_cifm_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_cifm_data'.
INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 179.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_filter_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_filter_buffer' is 5184 from HDL expression: ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_filter_buffer'.
INFO: [HLS 200-111]  Elapsed time: 1.214 seconds; current allocated memory: 181.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_row_ifm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_row_ifm'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 183.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convolution_hw_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolution_hw_fabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolution_hw_fmcud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_write' is 26368 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'convolution_hw_fabkb': 144 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolution_hw_fmcud': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_write'.
INFO: [HLS 200-111]  Elapsed time: 7.117 seconds; current allocated memory: 200.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_read'.
INFO: [HLS 200-111]  Elapsed time: 14.784 seconds; current allocated memory: 204.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_hw/cifm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_hw/cofm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_hw/tran_wgt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_hw/cifm_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_hw/cofm_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_hw/tran_wgt_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_0' to 'convolution_hw_ifdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_1' to 'convolution_hw_ifeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_2' to 'convolution_hw_iffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_3' to 'convolution_hw_ifg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_4' to 'convolution_hw_ifhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_5' to 'convolution_hw_ifibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_6' to 'convolution_hw_ifjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_7' to 'convolution_hw_ifkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_8' to 'convolution_hw_iflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_9' to 'convolution_hw_ifmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_10' to 'convolution_hw_ifncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_11' to 'convolution_hw_ifocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_12' to 'convolution_hw_ifpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_13' to 'convolution_hw_ifqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_14' to 'convolution_hw_ifrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff0_15' to 'convolution_hw_ifsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_0' to 'convolution_hw_iftde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_1' to 'convolution_hw_ifudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_2' to 'convolution_hw_ifvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_3' to 'convolution_hw_ifwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_4' to 'convolution_hw_ifxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_5' to 'convolution_hw_ifyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_6' to 'convolution_hw_ifzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_7' to 'convolution_hw_ifAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_8' to 'convolution_hw_ifBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_9' to 'convolution_hw_ifCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_10' to 'convolution_hw_ifDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_11' to 'convolution_hw_ifEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_12' to 'convolution_hw_ifFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_13' to 'convolution_hw_ifGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_14' to 'convolution_hw_ifHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff1_15' to 'convolution_hw_ifIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_0' to 'convolution_hw_ifJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_1' to 'convolution_hw_ifKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_2' to 'convolution_hw_ifLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_3' to 'convolution_hw_ifMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_4' to 'convolution_hw_ifNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_5' to 'convolution_hw_ifOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_6' to 'convolution_hw_ifPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_7' to 'convolution_hw_ifQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_8' to 'convolution_hw_ifRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_9' to 'convolution_hw_ifShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_10' to 'convolution_hw_ifThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_11' to 'convolution_hw_ifUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_12' to 'convolution_hw_ifVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_13' to 'convolution_hw_ifWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_14' to 'convolution_hw_ifXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff2_15' to 'convolution_hw_ifYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_0' to 'convolution_hw_ifZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_1' to 'convolution_hw_if0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_2' to 'convolution_hw_if1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_3' to 'convolution_hw_if2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_4' to 'convolution_hw_if3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_5' to 'convolution_hw_if4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_6' to 'convolution_hw_if5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_7' to 'convolution_hw_if6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_8' to 'convolution_hw_if7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_9' to 'convolution_hw_if8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_10' to 'convolution_hw_if9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_11' to 'convolution_hw_ifbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_12' to 'convolution_hw_ifbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_13' to 'convolution_hw_ifbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_14' to 'convolution_hw_ifbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ifm_buff3_15' to 'convolution_hw_ifbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_0_0_0' to 'convolution_hw_fibfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_0_0_1' to 'convolution_hw_fibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_0_0_2' to 'convolution_hw_fibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_0_1_0' to 'convolution_hw_fibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_0_1_1' to 'convolution_hw_fibjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_0_1_2' to 'convolution_hw_fibkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_0_2_0' to 'convolution_hw_fibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_0_2_1' to 'convolution_hw_fibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_0_2_2' to 'convolution_hw_fibnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_1_0_0' to 'convolution_hw_fibom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_1_0_1' to 'convolution_hw_fibpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_1_0_2' to 'convolution_hw_fibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_1_1_0' to 'convolution_hw_fibrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_1_1_1' to 'convolution_hw_fibsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_1_1_2' to 'convolution_hw_fibtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_1_2_0' to 'convolution_hw_fibun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_1_2_1' to 'convolution_hw_fibvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_1_2_2' to 'convolution_hw_fibwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_2_0_0' to 'convolution_hw_fibxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_2_0_1' to 'convolution_hw_fibyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_2_0_2' to 'convolution_hw_fibzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_2_1_0' to 'convolution_hw_fibAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_2_1_1' to 'convolution_hw_fibBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_2_1_2' to 'convolution_hw_fibCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_2_2_0' to 'convolution_hw_fibDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_2_2_1' to 'convolution_hw_fibEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_2_2_2' to 'convolution_hw_fibFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_3_0_0' to 'convolution_hw_fibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_3_0_1' to 'convolution_hw_fibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_3_0_2' to 'convolution_hw_fibIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_3_1_0' to 'convolution_hw_fibJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_3_1_1' to 'convolution_hw_fibKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_3_1_2' to 'convolution_hw_fibLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_3_2_0' to 'convolution_hw_fibMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_3_2_1' to 'convolution_hw_fibNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_3_2_2' to 'convolution_hw_fibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_4_0_0' to 'convolution_hw_fibPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_4_0_1' to 'convolution_hw_fibQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_4_0_2' to 'convolution_hw_fibRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_4_1_0' to 'convolution_hw_fibSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_4_1_1' to 'convolution_hw_fibTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_4_1_2' to 'convolution_hw_fibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_4_2_0' to 'convolution_hw_fibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_4_2_1' to 'convolution_hw_fibWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_4_2_2' to 'convolution_hw_fibXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_5_0_0' to 'convolution_hw_fibYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_5_0_1' to 'convolution_hw_fibZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_5_0_2' to 'convolution_hw_fib0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_5_1_0' to 'convolution_hw_fib1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_5_1_1' to 'convolution_hw_fib2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_5_1_2' to 'convolution_hw_fib3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_5_2_0' to 'convolution_hw_fib4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_5_2_1' to 'convolution_hw_fib5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_5_2_2' to 'convolution_hw_fib6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_6_0_0' to 'convolution_hw_fib7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_6_0_1' to 'convolution_hw_fib8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_6_0_2' to 'convolution_hw_fib9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_6_1_0' to 'convolution_hw_ficau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_6_1_1' to 'convolution_hw_ficbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_6_1_2' to 'convolution_hw_ficcu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_6_2_0' to 'convolution_hw_ficdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_6_2_1' to 'convolution_hw_ficeu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_6_2_2' to 'convolution_hw_ficfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_7_0_0' to 'convolution_hw_ficgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_7_0_1' to 'convolution_hw_fichv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_7_0_2' to 'convolution_hw_ficiv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_7_1_0' to 'convolution_hw_ficjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_7_1_1' to 'convolution_hw_fickv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_7_1_2' to 'convolution_hw_ficlv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_7_2_0' to 'convolution_hw_ficmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_7_2_1' to 'convolution_hw_ficnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_7_2_2' to 'convolution_hw_ficow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_8_0_0' to 'convolution_hw_ficpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_8_0_1' to 'convolution_hw_ficqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_8_0_2' to 'convolution_hw_ficrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_8_1_0' to 'convolution_hw_ficsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_8_1_1' to 'convolution_hw_fictx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_8_1_2' to 'convolution_hw_ficux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_8_2_0' to 'convolution_hw_ficvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_8_2_1' to 'convolution_hw_ficwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_8_2_2' to 'convolution_hw_ficxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_9_0_0' to 'convolution_hw_ficyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_9_0_1' to 'convolution_hw_ficzy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_9_0_2' to 'convolution_hw_ficAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_9_1_0' to 'convolution_hw_ficBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_9_1_1' to 'convolution_hw_ficCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_9_1_2' to 'convolution_hw_ficDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_9_2_0' to 'convolution_hw_ficEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_9_2_1' to 'convolution_hw_ficFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_9_2_2' to 'convolution_hw_ficGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_10_0_0' to 'convolution_hw_ficHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_10_0_1' to 'convolution_hw_ficIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_10_0_2' to 'convolution_hw_ficJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_10_1_0' to 'convolution_hw_ficKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_10_1_1' to 'convolution_hw_ficLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_10_1_2' to 'convolution_hw_ficMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_10_2_0' to 'convolution_hw_ficNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_10_2_1' to 'convolution_hw_ficOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_10_2_2' to 'convolution_hw_ficPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_11_0_0' to 'convolution_hw_ficQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_11_0_1' to 'convolution_hw_ficRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_11_0_2' to 'convolution_hw_ficSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_11_1_0' to 'convolution_hw_ficTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_11_1_1' to 'convolution_hw_ficUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_11_1_2' to 'convolution_hw_ficVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_11_2_0' to 'convolution_hw_ficWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_11_2_1' to 'convolution_hw_ficXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_11_2_2' to 'convolution_hw_ficYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_12_0_0' to 'convolution_hw_ficZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_12_0_1' to 'convolution_hw_fic0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_12_0_2' to 'convolution_hw_fic1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_12_1_0' to 'convolution_hw_fic2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_12_1_1' to 'convolution_hw_fic3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_12_1_2' to 'convolution_hw_fic4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_12_2_0' to 'convolution_hw_fic5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_12_2_1' to 'convolution_hw_fic6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_12_2_2' to 'convolution_hw_fic7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_13_0_0' to 'convolution_hw_fic8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_13_0_1' to 'convolution_hw_fic9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_13_0_2' to 'convolution_hw_fidaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_13_1_0' to 'convolution_hw_fidbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_13_1_1' to 'convolution_hw_fidcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_13_1_2' to 'convolution_hw_fiddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_13_2_0' to 'convolution_hw_fideE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_13_2_1' to 'convolution_hw_fidfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_13_2_2' to 'convolution_hw_fidgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_14_0_0' to 'convolution_hw_fidhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_14_0_1' to 'convolution_hw_fidiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_14_0_2' to 'convolution_hw_fidjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_14_1_0' to 'convolution_hw_fidkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_14_1_1' to 'convolution_hw_fidlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_14_1_2' to 'convolution_hw_fidmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_14_2_0' to 'convolution_hw_fidnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_14_2_1' to 'convolution_hw_fidoG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_14_2_2' to 'convolution_hw_fidpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_15_0_0' to 'convolution_hw_fidqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_15_0_1' to 'convolution_hw_fidrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_15_0_2' to 'convolution_hw_fidsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_15_1_0' to 'convolution_hw_fidtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_15_1_1' to 'convolution_hw_fiduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_15_1_2' to 'convolution_hw_fidvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_15_2_0' to 'convolution_hw_fidwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_15_2_1' to 'convolution_hw_fidxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_filter_buff_15_2_2' to 'convolution_hw_fidyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_0' to 'convolution_hw_ofdzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_1' to 'convolution_hw_ofdAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_2' to 'convolution_hw_ofdBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_3' to 'convolution_hw_ofdCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_4' to 'convolution_hw_ofdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_5' to 'convolution_hw_ofdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_6' to 'convolution_hw_ofdFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_7' to 'convolution_hw_ofdGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_8' to 'convolution_hw_ofdHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_9' to 'convolution_hw_ofdIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_10' to 'convolution_hw_ofdJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_11' to 'convolution_hw_ofdKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_12' to 'convolution_hw_ofdLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_13' to 'convolution_hw_ofdMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_14' to 'convolution_hw_ofdNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff0_15' to 'convolution_hw_ofdOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_0' to 'convolution_hw_ofdPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_1' to 'convolution_hw_ofdQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_2' to 'convolution_hw_ofdRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_3' to 'convolution_hw_ofdSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_4' to 'convolution_hw_ofdTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_5' to 'convolution_hw_ofdUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_6' to 'convolution_hw_ofdVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_7' to 'convolution_hw_ofdWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_8' to 'convolution_hw_ofdXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_9' to 'convolution_hw_ofdYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_10' to 'convolution_hw_ofdZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_11' to 'convolution_hw_ofd0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_12' to 'convolution_hw_ofd1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_13' to 'convolution_hw_ofd2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_14' to 'convolution_hw_ofd3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_hw_ofm_buff1_15' to 'convolution_hw_ofd4N' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_hw'.
INFO: [HLS 200-111]  Elapsed time: 10.956 seconds; current allocated memory: 218.520 MB.
INFO: [RTMG 210-278] Implementing memory 'a0_convolution_hw_ifdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_convolution_hw_fibfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_convolution_hw_ofdzI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:02:00 . Memory (MB): peak = 340.422 ; gain = 283.313
INFO: [SYSC 207-301] Generating SystemC RTL for convolution_hw with prefix a0_.
INFO: [VHDL 208-304] Generating VHDL RTL for convolution_hw with prefix a0_.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution_hw with prefix a0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 307.754 ; gain = 74.027
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Vivado/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'a0_convolution_hw_ap_fadd_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 350.070 ; gain = 42.316
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'a0_convolution_hw_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'a0_convolution_hw_ap_fadd_6_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'a0_convolution_hw_ap_fmul_3_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'a0_convolution_hw_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'a0_convolution_hw_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Vivado/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 16:07:37 2019...
INFO: [HLS 200-112] Total elapsed time: 179.646 seconds; peak allocated memory: 218.520 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jun 12 16:07:37 2019...
H:/Vivado/SDK/2018.2/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw/solution/impl/ip/auxiliary.xml
H:/Vivado/SDx/2018.2/bin/xsltproc  --output E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.hlsmap1.xml  --stringparam P_CLKID 3  --stringparam P_HLS_TYPE hls   H:/Vivado/SDx/2018.2/scripts/xsd/xdHlsmapRenameAttr.xsl  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw_auxiliary.xml
H:/Vivado/SDx/2018.2/bin/xsltproc  --output E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.hlsmap.xml  H:/Vivado/SDx/2018.2/scripts/xsd/xdHlsmapAdapter.xsl  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.hlsmap1.xml
H:/Vivado/SDx/2018.2/bin/xsltproc    --output E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.fcnmap.xml  H:/Vivado/SDx/2018.2/scripts/xsd/xdHlsmapAxi4.xsl  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.hlsmap.xml
H:/Vivado/SDx/2018.2/bin/xsltproc  --output E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  H:/Vivado/SDx/2018.2/scripts/xsd/xdHlsAdapterComp.xsl  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.fcnmap.xml
aarch64-linux-gnu-objcopy --add-section .xddata=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/convolution_hw.xml E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdasm=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/src/main.s E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-g++ -E -I../src {-IE:\reconfiguration_lab\SYSROOT_arm64} {-IE:\reconfiguration_lab\SYSROOT_arm64/usr/include} -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__ -MTE:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o -MFE:/C_FPGA_PRO/cnn_accelerator/Release/src/main.d -MTE:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o     -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include E:/C_FPGA_PRO/cnn_accelerator/src/main.cpp -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.pp/main.iix
aarch64-linux-gnu-objcopy --add-section .xdpp=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.pp/main.ii E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdfcnmap=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.fcnmap.xml E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdhlscore=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/vhls/convolution_hw/solution/impl/ip/xilinx_com_hls_convolution_hw_1_0.zip E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
aarch64-linux-gnu-objcopy --add-section .xdif=E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw_if.xml E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
sds++ log file saved as E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds_main.log
sds++ completed at Wed Jun 12 16:07:39 +0800 2019
