
BMSv1.0_Unit_Tests.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009c4  0800c380  0800c380  0001c380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd44  0800cd44  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  0800cd44  0800cd44  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cd44  0800cd44  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd44  0800cd44  0001cd44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cd48  0800cd48  0001cd48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800cd4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
 10 .bss          00004910  20000088  20000088  00020088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004998  20004998  00020088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018549  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000368c  00000000  00000000  00038601  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001170  00000000  00000000  0003bc90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001008  00000000  00000000  0003ce00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fb9a  00000000  00000000  0003de08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018751  00000000  00000000  0005d9a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b951a  00000000  00000000  000760f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012f60d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c64  00000000  00000000  0012f660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c368 	.word	0x0800c368

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800c368 	.word	0x0800c368

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000896:	4804      	ldr	r0, [pc, #16]	; (80008a8 <SELECT+0x1c>)
 8000898:	f002 fe46 	bl	8003528 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800089c:	2001      	movs	r0, #1
 800089e:	f001 fcd1 	bl	8002244 <HAL_Delay>
}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	48000400 	.word	0x48000400

080008ac <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80008b0:	2201      	movs	r2, #1
 80008b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008b6:	4804      	ldr	r0, [pc, #16]	; (80008c8 <DESELECT+0x1c>)
 80008b8:	f002 fe36 	bl	8003528 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80008bc:	2001      	movs	r0, #1
 80008be:	f001 fcc1 	bl	8002244 <HAL_Delay>
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	48000400 	.word	0x48000400

080008cc <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80008d6:	bf00      	nop
 80008d8:	4b08      	ldr	r3, [pc, #32]	; (80008fc <SPI_TxByte+0x30>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	689b      	ldr	r3, [r3, #8]
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	2b02      	cmp	r3, #2
 80008e4:	d1f8      	bne.n	80008d8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80008e6:	1df9      	adds	r1, r7, #7
 80008e8:	2364      	movs	r3, #100	; 0x64
 80008ea:	2201      	movs	r2, #1
 80008ec:	4803      	ldr	r0, [pc, #12]	; (80008fc <SPI_TxByte+0x30>)
 80008ee:	f004 fd5a 	bl	80053a6 <HAL_SPI_Transmit>
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	200002f4 	.word	0x200002f4

08000900 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	460b      	mov	r3, r1
 800090a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800090c:	bf00      	nop
 800090e:	4b08      	ldr	r3, [pc, #32]	; (8000930 <SPI_TxBuffer+0x30>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	689b      	ldr	r3, [r3, #8]
 8000914:	f003 0302 	and.w	r3, r3, #2
 8000918:	2b02      	cmp	r3, #2
 800091a:	d1f8      	bne.n	800090e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800091c:	887a      	ldrh	r2, [r7, #2]
 800091e:	2364      	movs	r3, #100	; 0x64
 8000920:	6879      	ldr	r1, [r7, #4]
 8000922:	4803      	ldr	r0, [pc, #12]	; (8000930 <SPI_TxBuffer+0x30>)
 8000924:	f004 fd3f 	bl	80053a6 <HAL_SPI_Transmit>
}
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	200002f4 	.word	0x200002f4

08000934 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800093a:	23ff      	movs	r3, #255	; 0xff
 800093c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800093e:	bf00      	nop
 8000940:	4b09      	ldr	r3, [pc, #36]	; (8000968 <SPI_RxByte+0x34>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	f003 0302 	and.w	r3, r3, #2
 800094a:	2b02      	cmp	r3, #2
 800094c:	d1f8      	bne.n	8000940 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800094e:	1dba      	adds	r2, r7, #6
 8000950:	1df9      	adds	r1, r7, #7
 8000952:	2364      	movs	r3, #100	; 0x64
 8000954:	9300      	str	r3, [sp, #0]
 8000956:	2301      	movs	r3, #1
 8000958:	4803      	ldr	r0, [pc, #12]	; (8000968 <SPI_RxByte+0x34>)
 800095a:	f004 fe92 	bl	8005682 <HAL_SPI_TransmitReceive>

	return data;
 800095e:	79bb      	ldrb	r3, [r7, #6]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3708      	adds	r7, #8
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200002f4 	.word	0x200002f4

0800096c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000974:	f7ff ffde 	bl	8000934 <SPI_RxByte>
 8000978:	4603      	mov	r3, r0
 800097a:	461a      	mov	r2, r3
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	701a      	strb	r2, [r3, #0]
}
 8000980:	bf00      	nop
 8000982:	3708      	adds	r7, #8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}

08000988 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800098e:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <SD_ReadyWait+0x30>)
 8000990:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000994:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000996:	f7ff ffcd 	bl	8000934 <SPI_RxByte>
 800099a:	4603      	mov	r3, r0
 800099c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	2bff      	cmp	r3, #255	; 0xff
 80009a2:	d004      	beq.n	80009ae <SD_ReadyWait+0x26>
 80009a4:	4b04      	ldr	r3, [pc, #16]	; (80009b8 <SD_ReadyWait+0x30>)
 80009a6:	881b      	ldrh	r3, [r3, #0]
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d1f3      	bne.n	8000996 <SD_ReadyWait+0xe>

	return res;
 80009ae:	79fb      	ldrb	r3, [r7, #7]
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	2000291a 	.word	0x2000291a

080009bc <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80009c2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80009c6:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80009c8:	f7ff ff70 	bl	80008ac <DESELECT>
	for(int i = 0; i < 10; i++)
 80009cc:	2300      	movs	r3, #0
 80009ce:	60bb      	str	r3, [r7, #8]
 80009d0:	e005      	b.n	80009de <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80009d2:	20ff      	movs	r0, #255	; 0xff
 80009d4:	f7ff ff7a 	bl	80008cc <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	3301      	adds	r3, #1
 80009dc:	60bb      	str	r3, [r7, #8]
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	2b09      	cmp	r3, #9
 80009e2:	ddf6      	ble.n	80009d2 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80009e4:	f7ff ff52 	bl	800088c <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80009e8:	2340      	movs	r3, #64	; 0x40
 80009ea:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80009f4:	2300      	movs	r3, #0
 80009f6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80009f8:	2300      	movs	r3, #0
 80009fa:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80009fc:	2395      	movs	r3, #149	; 0x95
 80009fe:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8000a00:	463b      	mov	r3, r7
 8000a02:	2106      	movs	r1, #6
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff7b 	bl	8000900 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8000a0a:	e002      	b.n	8000a12 <SD_PowerOn+0x56>
	{
		cnt--;
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	3b01      	subs	r3, #1
 8000a10:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8000a12:	f7ff ff8f 	bl	8000934 <SPI_RxByte>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d002      	beq.n	8000a22 <SD_PowerOn+0x66>
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d1f4      	bne.n	8000a0c <SD_PowerOn+0x50>
	}

	DESELECT();
 8000a22:	f7ff ff43 	bl	80008ac <DESELECT>
	SPI_TxByte(0XFF);
 8000a26:	20ff      	movs	r0, #255	; 0xff
 8000a28:	f7ff ff50 	bl	80008cc <SPI_TxByte>

	PowerFlag = 1;
 8000a2c:	4b03      	ldr	r3, [pc, #12]	; (8000a3c <SD_PowerOn+0x80>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	701a      	strb	r2, [r3, #0]
}
 8000a32:	bf00      	nop
 8000a34:	3710      	adds	r7, #16
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	200000a5 	.word	0x200000a5

08000a40 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000a44:	4b03      	ldr	r3, [pc, #12]	; (8000a54 <SD_PowerOff+0x14>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	701a      	strb	r2, [r3, #0]
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	200000a5 	.word	0x200000a5

08000a58 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000a5c:	4b03      	ldr	r3, [pc, #12]	; (8000a6c <SD_CheckPower+0x14>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	200000a5 	.word	0x200000a5

08000a70 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8000a7a:	4b14      	ldr	r3, [pc, #80]	; (8000acc <SD_RxDataBlock+0x5c>)
 8000a7c:	22c8      	movs	r2, #200	; 0xc8
 8000a7e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000a80:	f7ff ff58 	bl	8000934 <SPI_RxByte>
 8000a84:	4603      	mov	r3, r0
 8000a86:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000a88:	7bfb      	ldrb	r3, [r7, #15]
 8000a8a:	2bff      	cmp	r3, #255	; 0xff
 8000a8c:	d104      	bne.n	8000a98 <SD_RxDataBlock+0x28>
 8000a8e:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <SD_RxDataBlock+0x5c>)
 8000a90:	881b      	ldrh	r3, [r3, #0]
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d1f3      	bne.n	8000a80 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000a98:	7bfb      	ldrb	r3, [r7, #15]
 8000a9a:	2bfe      	cmp	r3, #254	; 0xfe
 8000a9c:	d001      	beq.n	8000aa2 <SD_RxDataBlock+0x32>
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	e00f      	b.n	8000ac2 <SD_RxDataBlock+0x52>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	1c5a      	adds	r2, r3, #1
 8000aa6:	607a      	str	r2, [r7, #4]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff5f 	bl	800096c <SPI_RxBytePtr>
	} while(len--);
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	1e5a      	subs	r2, r3, #1
 8000ab2:	603a      	str	r2, [r7, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d1f4      	bne.n	8000aa2 <SD_RxDataBlock+0x32>

	/* discard CRC */
	SPI_RxByte();
 8000ab8:	f7ff ff3c 	bl	8000934 <SPI_RxByte>
	SPI_RxByte();
 8000abc:	f7ff ff3a 	bl	8000934 <SPI_RxByte>

	return TRUE;
 8000ac0:	2301      	movs	r3, #1
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3710      	adds	r7, #16
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	2000291c 	.word	0x2000291c

08000ad0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	460b      	mov	r3, r1
 8000ada:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8000ae0:	f7ff ff52 	bl	8000988 <SD_ReadyWait>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2bff      	cmp	r3, #255	; 0xff
 8000ae8:	d001      	beq.n	8000aee <SD_TxDataBlock+0x1e>
 8000aea:	2300      	movs	r3, #0
 8000aec:	e02f      	b.n	8000b4e <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8000aee:	78fb      	ldrb	r3, [r7, #3]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff feeb 	bl	80008cc <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8000af6:	78fb      	ldrb	r3, [r7, #3]
 8000af8:	2bfd      	cmp	r3, #253	; 0xfd
 8000afa:	d020      	beq.n	8000b3e <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8000afc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f7ff fefd 	bl	8000900 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000b06:	f7ff ff15 	bl	8000934 <SPI_RxByte>
		SPI_RxByte();
 8000b0a:	f7ff ff13 	bl	8000934 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8000b0e:	e00b      	b.n	8000b28 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8000b10:	f7ff ff10 	bl	8000934 <SPI_RxByte>
 8000b14:	4603      	mov	r3, r0
 8000b16:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8000b18:	7bfb      	ldrb	r3, [r7, #15]
 8000b1a:	f003 031f 	and.w	r3, r3, #31
 8000b1e:	2b05      	cmp	r3, #5
 8000b20:	d006      	beq.n	8000b30 <SD_TxDataBlock+0x60>
			i++;
 8000b22:	7bbb      	ldrb	r3, [r7, #14]
 8000b24:	3301      	adds	r3, #1
 8000b26:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000b28:	7bbb      	ldrb	r3, [r7, #14]
 8000b2a:	2b40      	cmp	r3, #64	; 0x40
 8000b2c:	d9f0      	bls.n	8000b10 <SD_TxDataBlock+0x40>
 8000b2e:	e000      	b.n	8000b32 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000b30:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000b32:	bf00      	nop
 8000b34:	f7ff fefe 	bl	8000934 <SPI_RxByte>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d0fa      	beq.n	8000b34 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000b3e:	7bfb      	ldrb	r3, [r7, #15]
 8000b40:	f003 031f 	and.w	r3, r3, #31
 8000b44:	2b05      	cmp	r3, #5
 8000b46:	d101      	bne.n	8000b4c <SD_TxDataBlock+0x7c>
 8000b48:	2301      	movs	r3, #1
 8000b4a:	e000      	b.n	8000b4e <SD_TxDataBlock+0x7e>

	return FALSE;
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b084      	sub	sp, #16
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	6039      	str	r1, [r7, #0]
 8000b60:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000b62:	f7ff ff11 	bl	8000988 <SD_ReadyWait>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2bff      	cmp	r3, #255	; 0xff
 8000b6a:	d001      	beq.n	8000b70 <SD_SendCmd+0x1a>
 8000b6c:	23ff      	movs	r3, #255	; 0xff
 8000b6e:	e042      	b.n	8000bf6 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff feaa 	bl	80008cc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	0e1b      	lsrs	r3, r3, #24
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff fea4 	bl	80008cc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	0c1b      	lsrs	r3, r3, #16
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fe9e 	bl	80008cc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	0a1b      	lsrs	r3, r3, #8
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	4618      	mov	r0, r3
 8000b98:	f7ff fe98 	bl	80008cc <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fe93 	bl	80008cc <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	2b40      	cmp	r3, #64	; 0x40
 8000baa:	d102      	bne.n	8000bb2 <SD_SendCmd+0x5c>
 8000bac:	2395      	movs	r3, #149	; 0x95
 8000bae:	73fb      	strb	r3, [r7, #15]
 8000bb0:	e007      	b.n	8000bc2 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b48      	cmp	r3, #72	; 0x48
 8000bb6:	d102      	bne.n	8000bbe <SD_SendCmd+0x68>
 8000bb8:	2387      	movs	r3, #135	; 0x87
 8000bba:	73fb      	strb	r3, [r7, #15]
 8000bbc:	e001      	b.n	8000bc2 <SD_SendCmd+0x6c>
	else crc = 1;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8000bc2:	7bfb      	ldrb	r3, [r7, #15]
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f7ff fe81 	bl	80008cc <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	2b4c      	cmp	r3, #76	; 0x4c
 8000bce:	d101      	bne.n	8000bd4 <SD_SendCmd+0x7e>
 8000bd0:	f7ff feb0 	bl	8000934 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000bd4:	230a      	movs	r3, #10
 8000bd6:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8000bd8:	f7ff feac 	bl	8000934 <SPI_RxByte>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8000be0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	da05      	bge.n	8000bf4 <SD_SendCmd+0x9e>
 8000be8:	7bbb      	ldrb	r3, [r7, #14]
 8000bea:	3b01      	subs	r3, #1
 8000bec:	73bb      	strb	r3, [r7, #14]
 8000bee:	7bbb      	ldrb	r3, [r7, #14]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d1f1      	bne.n	8000bd8 <SD_SendCmd+0x82>

	return res;
 8000bf4:	7b7b      	ldrb	r3, [r7, #13]
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000c00:	b590      	push	{r4, r7, lr}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <SD_disk_initialize+0x14>
 8000c10:	2301      	movs	r3, #1
 8000c12:	e0d6      	b.n	8000dc2 <SD_disk_initialize+0x1c2>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000c14:	4b6d      	ldr	r3, [pc, #436]	; (8000dcc <SD_disk_initialize+0x1cc>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	f003 0302 	and.w	r3, r3, #2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d003      	beq.n	8000c2a <SD_disk_initialize+0x2a>
 8000c22:	4b6a      	ldr	r3, [pc, #424]	; (8000dcc <SD_disk_initialize+0x1cc>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	e0cb      	b.n	8000dc2 <SD_disk_initialize+0x1c2>

	/* power on */
	SD_PowerOn();
 8000c2a:	f7ff fec7 	bl	80009bc <SD_PowerOn>

	/* slave select */
	SELECT();
 8000c2e:	f7ff fe2d 	bl	800088c <SELECT>

	/* check disk type */
	type = 0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8000c36:	2100      	movs	r1, #0
 8000c38:	2040      	movs	r0, #64	; 0x40
 8000c3a:	f7ff ff8c 	bl	8000b56 <SD_SendCmd>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	f040 80a6 	bne.w	8000d92 <SD_disk_initialize+0x192>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8000c46:	4b62      	ldr	r3, [pc, #392]	; (8000dd0 <SD_disk_initialize+0x1d0>)
 8000c48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c4c:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000c4e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000c52:	2048      	movs	r0, #72	; 0x48
 8000c54:	f7ff ff7f 	bl	8000b56 <SD_SendCmd>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d158      	bne.n	8000d10 <SD_disk_initialize+0x110>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8000c5e:	2300      	movs	r3, #0
 8000c60:	73fb      	strb	r3, [r7, #15]
 8000c62:	e00c      	b.n	8000c7e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8000c64:	7bfc      	ldrb	r4, [r7, #15]
 8000c66:	f7ff fe65 	bl	8000934 <SPI_RxByte>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	f107 0310 	add.w	r3, r7, #16
 8000c72:	4423      	add	r3, r4
 8000c74:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000c78:	7bfb      	ldrb	r3, [r7, #15]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	73fb      	strb	r3, [r7, #15]
 8000c7e:	7bfb      	ldrb	r3, [r7, #15]
 8000c80:	2b03      	cmp	r3, #3
 8000c82:	d9ef      	bls.n	8000c64 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000c84:	7abb      	ldrb	r3, [r7, #10]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	f040 8083 	bne.w	8000d92 <SD_disk_initialize+0x192>
 8000c8c:	7afb      	ldrb	r3, [r7, #11]
 8000c8e:	2baa      	cmp	r3, #170	; 0xaa
 8000c90:	d17f      	bne.n	8000d92 <SD_disk_initialize+0x192>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000c92:	2100      	movs	r1, #0
 8000c94:	2077      	movs	r0, #119	; 0x77
 8000c96:	f7ff ff5e 	bl	8000b56 <SD_SendCmd>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d807      	bhi.n	8000cb0 <SD_disk_initialize+0xb0>
 8000ca0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000ca4:	2069      	movs	r0, #105	; 0x69
 8000ca6:	f7ff ff56 	bl	8000b56 <SD_SendCmd>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d005      	beq.n	8000cbc <SD_disk_initialize+0xbc>
				} while (Timer1);
 8000cb0:	4b47      	ldr	r3, [pc, #284]	; (8000dd0 <SD_disk_initialize+0x1d0>)
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d1eb      	bne.n	8000c92 <SD_disk_initialize+0x92>
 8000cba:	e000      	b.n	8000cbe <SD_disk_initialize+0xbe>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000cbc:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000cbe:	4b44      	ldr	r3, [pc, #272]	; (8000dd0 <SD_disk_initialize+0x1d0>)
 8000cc0:	881b      	ldrh	r3, [r3, #0]
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d064      	beq.n	8000d92 <SD_disk_initialize+0x192>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	207a      	movs	r0, #122	; 0x7a
 8000ccc:	f7ff ff43 	bl	8000b56 <SD_SendCmd>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d15d      	bne.n	8000d92 <SD_disk_initialize+0x192>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	73fb      	strb	r3, [r7, #15]
 8000cda:	e00c      	b.n	8000cf6 <SD_disk_initialize+0xf6>
					{
						ocr[n] = SPI_RxByte();
 8000cdc:	7bfc      	ldrb	r4, [r7, #15]
 8000cde:	f7ff fe29 	bl	8000934 <SPI_RxByte>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	f107 0310 	add.w	r3, r7, #16
 8000cea:	4423      	add	r3, r4
 8000cec:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	73fb      	strb	r3, [r7, #15]
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	2b03      	cmp	r3, #3
 8000cfa:	d9ef      	bls.n	8000cdc <SD_disk_initialize+0xdc>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000cfc:	7a3b      	ldrb	r3, [r7, #8]
 8000cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <SD_disk_initialize+0x10a>
 8000d06:	230c      	movs	r3, #12
 8000d08:	e000      	b.n	8000d0c <SD_disk_initialize+0x10c>
 8000d0a:	2304      	movs	r3, #4
 8000d0c:	73bb      	strb	r3, [r7, #14]
 8000d0e:	e040      	b.n	8000d92 <SD_disk_initialize+0x192>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000d10:	2100      	movs	r1, #0
 8000d12:	2077      	movs	r0, #119	; 0x77
 8000d14:	f7ff ff1f 	bl	8000b56 <SD_SendCmd>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d808      	bhi.n	8000d30 <SD_disk_initialize+0x130>
 8000d1e:	2100      	movs	r1, #0
 8000d20:	2069      	movs	r0, #105	; 0x69
 8000d22:	f7ff ff18 	bl	8000b56 <SD_SendCmd>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d801      	bhi.n	8000d30 <SD_disk_initialize+0x130>
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	e000      	b.n	8000d32 <SD_disk_initialize+0x132>
 8000d30:	2301      	movs	r3, #1
 8000d32:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000d34:	7bbb      	ldrb	r3, [r7, #14]
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d10e      	bne.n	8000d58 <SD_disk_initialize+0x158>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	2077      	movs	r0, #119	; 0x77
 8000d3e:	f7ff ff0a 	bl	8000b56 <SD_SendCmd>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d80e      	bhi.n	8000d66 <SD_disk_initialize+0x166>
 8000d48:	2100      	movs	r1, #0
 8000d4a:	2069      	movs	r0, #105	; 0x69
 8000d4c:	f7ff ff03 	bl	8000b56 <SD_SendCmd>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d107      	bne.n	8000d66 <SD_disk_initialize+0x166>
 8000d56:	e00d      	b.n	8000d74 <SD_disk_initialize+0x174>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000d58:	2100      	movs	r1, #0
 8000d5a:	2041      	movs	r0, #65	; 0x41
 8000d5c:	f7ff fefb 	bl	8000b56 <SD_SendCmd>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d005      	beq.n	8000d72 <SD_disk_initialize+0x172>
				}

			} while (Timer1);
 8000d66:	4b1a      	ldr	r3, [pc, #104]	; (8000dd0 <SD_disk_initialize+0x1d0>)
 8000d68:	881b      	ldrh	r3, [r3, #0]
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d1e1      	bne.n	8000d34 <SD_disk_initialize+0x134>
 8000d70:	e000      	b.n	8000d74 <SD_disk_initialize+0x174>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000d72:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000d74:	4b16      	ldr	r3, [pc, #88]	; (8000dd0 <SD_disk_initialize+0x1d0>)
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d007      	beq.n	8000d8e <SD_disk_initialize+0x18e>
 8000d7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d82:	2050      	movs	r0, #80	; 0x50
 8000d84:	f7ff fee7 	bl	8000b56 <SD_SendCmd>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <SD_disk_initialize+0x192>
 8000d8e:	2300      	movs	r3, #0
 8000d90:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000d92:	4a10      	ldr	r2, [pc, #64]	; (8000dd4 <SD_disk_initialize+0x1d4>)
 8000d94:	7bbb      	ldrb	r3, [r7, #14]
 8000d96:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000d98:	f7ff fd88 	bl	80008ac <DESELECT>
	SPI_RxByte();
 8000d9c:	f7ff fdca 	bl	8000934 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000da0:	7bbb      	ldrb	r3, [r7, #14]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d008      	beq.n	8000db8 <SD_disk_initialize+0x1b8>
	{
		Stat &= ~STA_NOINIT;
 8000da6:	4b09      	ldr	r3, [pc, #36]	; (8000dcc <SD_disk_initialize+0x1cc>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	f023 0301 	bic.w	r3, r3, #1
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <SD_disk_initialize+0x1cc>)
 8000db4:	701a      	strb	r2, [r3, #0]
 8000db6:	e001      	b.n	8000dbc <SD_disk_initialize+0x1bc>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000db8:	f7ff fe42 	bl	8000a40 <SD_PowerOff>
	}

	return Stat;
 8000dbc:	4b03      	ldr	r3, [pc, #12]	; (8000dcc <SD_disk_initialize+0x1cc>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	b2db      	uxtb	r3, r3
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3714      	adds	r7, #20
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd90      	pop	{r4, r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000000 	.word	0x20000000
 8000dd0:	2000291c 	.word	0x2000291c
 8000dd4:	200000a4 	.word	0x200000a4

08000dd8 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <SD_disk_status+0x14>
 8000de8:	2301      	movs	r3, #1
 8000dea:	e002      	b.n	8000df2 <SD_disk_status+0x1a>
	return Stat;
 8000dec:	4b04      	ldr	r3, [pc, #16]	; (8000e00 <SD_disk_status+0x28>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	b2db      	uxtb	r3, r3
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	370c      	adds	r7, #12
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000000 	.word	0x20000000

08000e04 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60b9      	str	r1, [r7, #8]
 8000e0c:	607a      	str	r2, [r7, #4]
 8000e0e:	603b      	str	r3, [r7, #0]
 8000e10:	4603      	mov	r3, r0
 8000e12:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000e14:	7bfb      	ldrb	r3, [r7, #15]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d102      	bne.n	8000e20 <SD_disk_read+0x1c>
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d101      	bne.n	8000e24 <SD_disk_read+0x20>
 8000e20:	2304      	movs	r3, #4
 8000e22:	e051      	b.n	8000ec8 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000e24:	4b2a      	ldr	r3, [pc, #168]	; (8000ed0 <SD_disk_read+0xcc>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <SD_disk_read+0x32>
 8000e32:	2303      	movs	r3, #3
 8000e34:	e048      	b.n	8000ec8 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000e36:	4b27      	ldr	r3, [pc, #156]	; (8000ed4 <SD_disk_read+0xd0>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	f003 0304 	and.w	r3, r3, #4
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d102      	bne.n	8000e48 <SD_disk_read+0x44>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	025b      	lsls	r3, r3, #9
 8000e46:	607b      	str	r3, [r7, #4]

	SELECT();
 8000e48:	f7ff fd20 	bl	800088c <SELECT>

	if (count == 1)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d111      	bne.n	8000e76 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000e52:	6879      	ldr	r1, [r7, #4]
 8000e54:	2051      	movs	r0, #81	; 0x51
 8000e56:	f7ff fe7e 	bl	8000b56 <SD_SendCmd>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d129      	bne.n	8000eb4 <SD_disk_read+0xb0>
 8000e60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e64:	68b8      	ldr	r0, [r7, #8]
 8000e66:	f7ff fe03 	bl	8000a70 <SD_RxDataBlock>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d021      	beq.n	8000eb4 <SD_disk_read+0xb0>
 8000e70:	2300      	movs	r3, #0
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	e01e      	b.n	8000eb4 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000e76:	6879      	ldr	r1, [r7, #4]
 8000e78:	2052      	movs	r0, #82	; 0x52
 8000e7a:	f7ff fe6c 	bl	8000b56 <SD_SendCmd>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d117      	bne.n	8000eb4 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000e84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e88:	68b8      	ldr	r0, [r7, #8]
 8000e8a:	f7ff fdf1 	bl	8000a70 <SD_RxDataBlock>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d00a      	beq.n	8000eaa <SD_disk_read+0xa6>
				buff += 512;
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000e9a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	603b      	str	r3, [r7, #0]
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d1ed      	bne.n	8000e84 <SD_disk_read+0x80>
 8000ea8:	e000      	b.n	8000eac <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000eaa:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000eac:	2100      	movs	r1, #0
 8000eae:	204c      	movs	r0, #76	; 0x4c
 8000eb0:	f7ff fe51 	bl	8000b56 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000eb4:	f7ff fcfa 	bl	80008ac <DESELECT>
	SPI_RxByte();
 8000eb8:	f7ff fd3c 	bl	8000934 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	bf14      	ite	ne
 8000ec2:	2301      	movne	r3, #1
 8000ec4:	2300      	moveq	r3, #0
 8000ec6:	b2db      	uxtb	r3, r3
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000000 	.word	0x20000000
 8000ed4:	200000a4 	.word	0x200000a4

08000ed8 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60b9      	str	r1, [r7, #8]
 8000ee0:	607a      	str	r2, [r7, #4]
 8000ee2:	603b      	str	r3, [r7, #0]
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000ee8:	7bfb      	ldrb	r3, [r7, #15]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d102      	bne.n	8000ef4 <SD_disk_write+0x1c>
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d101      	bne.n	8000ef8 <SD_disk_write+0x20>
 8000ef4:	2304      	movs	r3, #4
 8000ef6:	e06b      	b.n	8000fd0 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000ef8:	4b37      	ldr	r3, [pc, #220]	; (8000fd8 <SD_disk_write+0x100>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <SD_disk_write+0x32>
 8000f06:	2303      	movs	r3, #3
 8000f08:	e062      	b.n	8000fd0 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000f0a:	4b33      	ldr	r3, [pc, #204]	; (8000fd8 <SD_disk_write+0x100>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	f003 0304 	and.w	r3, r3, #4
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <SD_disk_write+0x44>
 8000f18:	2302      	movs	r3, #2
 8000f1a:	e059      	b.n	8000fd0 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000f1c:	4b2f      	ldr	r3, [pc, #188]	; (8000fdc <SD_disk_write+0x104>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	f003 0304 	and.w	r3, r3, #4
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d102      	bne.n	8000f2e <SD_disk_write+0x56>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	025b      	lsls	r3, r3, #9
 8000f2c:	607b      	str	r3, [r7, #4]

	SELECT();
 8000f2e:	f7ff fcad 	bl	800088c <SELECT>

	if (count == 1)
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d110      	bne.n	8000f5a <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000f38:	6879      	ldr	r1, [r7, #4]
 8000f3a:	2058      	movs	r0, #88	; 0x58
 8000f3c:	f7ff fe0b 	bl	8000b56 <SD_SendCmd>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d13a      	bne.n	8000fbc <SD_disk_write+0xe4>
 8000f46:	21fe      	movs	r1, #254	; 0xfe
 8000f48:	68b8      	ldr	r0, [r7, #8]
 8000f4a:	f7ff fdc1 	bl	8000ad0 <SD_TxDataBlock>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d033      	beq.n	8000fbc <SD_disk_write+0xe4>
			count = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	e030      	b.n	8000fbc <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000f5a:	4b20      	ldr	r3, [pc, #128]	; (8000fdc <SD_disk_write+0x104>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d007      	beq.n	8000f76 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000f66:	2100      	movs	r1, #0
 8000f68:	2077      	movs	r0, #119	; 0x77
 8000f6a:	f7ff fdf4 	bl	8000b56 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000f6e:	6839      	ldr	r1, [r7, #0]
 8000f70:	2057      	movs	r0, #87	; 0x57
 8000f72:	f7ff fdf0 	bl	8000b56 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	2059      	movs	r0, #89	; 0x59
 8000f7a:	f7ff fdec 	bl	8000b56 <SD_SendCmd>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d11b      	bne.n	8000fbc <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000f84:	21fc      	movs	r1, #252	; 0xfc
 8000f86:	68b8      	ldr	r0, [r7, #8]
 8000f88:	f7ff fda2 	bl	8000ad0 <SD_TxDataBlock>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d00a      	beq.n	8000fa8 <SD_disk_write+0xd0>
				buff += 512;
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000f98:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	603b      	str	r3, [r7, #0]
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d1ee      	bne.n	8000f84 <SD_disk_write+0xac>
 8000fa6:	e000      	b.n	8000faa <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000fa8:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000faa:	21fd      	movs	r1, #253	; 0xfd
 8000fac:	2000      	movs	r0, #0
 8000fae:	f7ff fd8f 	bl	8000ad0 <SD_TxDataBlock>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d101      	bne.n	8000fbc <SD_disk_write+0xe4>
			{
				count = 1;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000fbc:	f7ff fc76 	bl	80008ac <DESELECT>
	SPI_RxByte();
 8000fc0:	f7ff fcb8 	bl	8000934 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	bf14      	ite	ne
 8000fca:	2301      	movne	r3, #1
 8000fcc:	2300      	moveq	r3, #0
 8000fce:	b2db      	uxtb	r3, r3
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	20000000 	.word	0x20000000
 8000fdc:	200000a4 	.word	0x200000a4

08000fe0 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8000fe0:	b590      	push	{r4, r7, lr}
 8000fe2:	b08b      	sub	sp, #44	; 0x2c
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	603a      	str	r2, [r7, #0]
 8000fea:	71fb      	strb	r3, [r7, #7]
 8000fec:	460b      	mov	r3, r1
 8000fee:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <SD_disk_ioctl+0x1e>
 8000ffa:	2304      	movs	r3, #4
 8000ffc:	e115      	b.n	800122a <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8001004:	79bb      	ldrb	r3, [r7, #6]
 8001006:	2b05      	cmp	r3, #5
 8001008:	d124      	bne.n	8001054 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 800100a:	6a3b      	ldr	r3, [r7, #32]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b02      	cmp	r3, #2
 8001010:	d012      	beq.n	8001038 <SD_disk_ioctl+0x58>
 8001012:	2b02      	cmp	r3, #2
 8001014:	dc1a      	bgt.n	800104c <SD_disk_ioctl+0x6c>
 8001016:	2b00      	cmp	r3, #0
 8001018:	d002      	beq.n	8001020 <SD_disk_ioctl+0x40>
 800101a:	2b01      	cmp	r3, #1
 800101c:	d006      	beq.n	800102c <SD_disk_ioctl+0x4c>
 800101e:	e015      	b.n	800104c <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8001020:	f7ff fd0e 	bl	8000a40 <SD_PowerOff>
			res = RES_OK;
 8001024:	2300      	movs	r3, #0
 8001026:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800102a:	e0fc      	b.n	8001226 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 800102c:	f7ff fcc6 	bl	80009bc <SD_PowerOn>
			res = RES_OK;
 8001030:	2300      	movs	r3, #0
 8001032:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001036:	e0f6      	b.n	8001226 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8001038:	6a3b      	ldr	r3, [r7, #32]
 800103a:	1c5c      	adds	r4, r3, #1
 800103c:	f7ff fd0c 	bl	8000a58 <SD_CheckPower>
 8001040:	4603      	mov	r3, r0
 8001042:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8001044:	2300      	movs	r3, #0
 8001046:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800104a:	e0ec      	b.n	8001226 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 800104c:	2304      	movs	r3, #4
 800104e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001052:	e0e8      	b.n	8001226 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001054:	4b77      	ldr	r3, [pc, #476]	; (8001234 <SD_disk_ioctl+0x254>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	b2db      	uxtb	r3, r3
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <SD_disk_ioctl+0x86>
 8001062:	2303      	movs	r3, #3
 8001064:	e0e1      	b.n	800122a <SD_disk_ioctl+0x24a>

		SELECT();
 8001066:	f7ff fc11 	bl	800088c <SELECT>

		switch (ctrl)
 800106a:	79bb      	ldrb	r3, [r7, #6]
 800106c:	2b0d      	cmp	r3, #13
 800106e:	f200 80cb 	bhi.w	8001208 <SD_disk_ioctl+0x228>
 8001072:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <SD_disk_ioctl+0x98>)
 8001074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001078:	08001173 	.word	0x08001173
 800107c:	080010b1 	.word	0x080010b1
 8001080:	08001163 	.word	0x08001163
 8001084:	08001209 	.word	0x08001209
 8001088:	08001209 	.word	0x08001209
 800108c:	08001209 	.word	0x08001209
 8001090:	08001209 	.word	0x08001209
 8001094:	08001209 	.word	0x08001209
 8001098:	08001209 	.word	0x08001209
 800109c:	08001209 	.word	0x08001209
 80010a0:	08001209 	.word	0x08001209
 80010a4:	08001185 	.word	0x08001185
 80010a8:	080011a9 	.word	0x080011a9
 80010ac:	080011cd 	.word	0x080011cd
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80010b0:	2100      	movs	r1, #0
 80010b2:	2049      	movs	r0, #73	; 0x49
 80010b4:	f7ff fd4f 	bl	8000b56 <SD_SendCmd>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f040 80a8 	bne.w	8001210 <SD_disk_ioctl+0x230>
 80010c0:	f107 030c 	add.w	r3, r7, #12
 80010c4:	2110      	movs	r1, #16
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fcd2 	bl	8000a70 <SD_RxDataBlock>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f000 809e 	beq.w	8001210 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 80010d4:	7b3b      	ldrb	r3, [r7, #12]
 80010d6:	099b      	lsrs	r3, r3, #6
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d10e      	bne.n	80010fc <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80010de:	7d7b      	ldrb	r3, [r7, #21]
 80010e0:	b29a      	uxth	r2, r3
 80010e2:	7d3b      	ldrb	r3, [r7, #20]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	021b      	lsls	r3, r3, #8
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	4413      	add	r3, r2
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	3301      	adds	r3, #1
 80010f0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 80010f2:	8bfb      	ldrh	r3, [r7, #30]
 80010f4:	029a      	lsls	r2, r3, #10
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	e02e      	b.n	800115a <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80010fc:	7c7b      	ldrb	r3, [r7, #17]
 80010fe:	f003 030f 	and.w	r3, r3, #15
 8001102:	b2da      	uxtb	r2, r3
 8001104:	7dbb      	ldrb	r3, [r7, #22]
 8001106:	09db      	lsrs	r3, r3, #7
 8001108:	b2db      	uxtb	r3, r3
 800110a:	4413      	add	r3, r2
 800110c:	b2da      	uxtb	r2, r3
 800110e:	7d7b      	ldrb	r3, [r7, #21]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	b2db      	uxtb	r3, r3
 8001114:	f003 0306 	and.w	r3, r3, #6
 8001118:	b2db      	uxtb	r3, r3
 800111a:	4413      	add	r3, r2
 800111c:	b2db      	uxtb	r3, r3
 800111e:	3302      	adds	r3, #2
 8001120:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001124:	7d3b      	ldrb	r3, [r7, #20]
 8001126:	099b      	lsrs	r3, r3, #6
 8001128:	b2db      	uxtb	r3, r3
 800112a:	b29a      	uxth	r2, r3
 800112c:	7cfb      	ldrb	r3, [r7, #19]
 800112e:	b29b      	uxth	r3, r3
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	b29b      	uxth	r3, r3
 8001134:	4413      	add	r3, r2
 8001136:	b29a      	uxth	r2, r3
 8001138:	7cbb      	ldrb	r3, [r7, #18]
 800113a:	029b      	lsls	r3, r3, #10
 800113c:	b29b      	uxth	r3, r3
 800113e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001142:	b29b      	uxth	r3, r3
 8001144:	4413      	add	r3, r2
 8001146:	b29b      	uxth	r3, r3
 8001148:	3301      	adds	r3, #1
 800114a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 800114c:	8bfa      	ldrh	r2, [r7, #30]
 800114e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001152:	3b09      	subs	r3, #9
 8001154:	409a      	lsls	r2, r3
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800115a:	2300      	movs	r3, #0
 800115c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001160:	e056      	b.n	8001210 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001168:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800116a:	2300      	movs	r3, #0
 800116c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001170:	e055      	b.n	800121e <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001172:	f7ff fc09 	bl	8000988 <SD_ReadyWait>
 8001176:	4603      	mov	r3, r0
 8001178:	2bff      	cmp	r3, #255	; 0xff
 800117a:	d14b      	bne.n	8001214 <SD_disk_ioctl+0x234>
 800117c:	2300      	movs	r3, #0
 800117e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001182:	e047      	b.n	8001214 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001184:	2100      	movs	r1, #0
 8001186:	2049      	movs	r0, #73	; 0x49
 8001188:	f7ff fce5 	bl	8000b56 <SD_SendCmd>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d142      	bne.n	8001218 <SD_disk_ioctl+0x238>
 8001192:	2110      	movs	r1, #16
 8001194:	6a38      	ldr	r0, [r7, #32]
 8001196:	f7ff fc6b 	bl	8000a70 <SD_RxDataBlock>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d03b      	beq.n	8001218 <SD_disk_ioctl+0x238>
 80011a0:	2300      	movs	r3, #0
 80011a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80011a6:	e037      	b.n	8001218 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80011a8:	2100      	movs	r1, #0
 80011aa:	204a      	movs	r0, #74	; 0x4a
 80011ac:	f7ff fcd3 	bl	8000b56 <SD_SendCmd>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d132      	bne.n	800121c <SD_disk_ioctl+0x23c>
 80011b6:	2110      	movs	r1, #16
 80011b8:	6a38      	ldr	r0, [r7, #32]
 80011ba:	f7ff fc59 	bl	8000a70 <SD_RxDataBlock>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d02b      	beq.n	800121c <SD_disk_ioctl+0x23c>
 80011c4:	2300      	movs	r3, #0
 80011c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80011ca:	e027      	b.n	800121c <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 80011cc:	2100      	movs	r1, #0
 80011ce:	207a      	movs	r0, #122	; 0x7a
 80011d0:	f7ff fcc1 	bl	8000b56 <SD_SendCmd>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d116      	bne.n	8001208 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 80011da:	2300      	movs	r3, #0
 80011dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80011e0:	e00b      	b.n	80011fa <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 80011e2:	6a3c      	ldr	r4, [r7, #32]
 80011e4:	1c63      	adds	r3, r4, #1
 80011e6:	623b      	str	r3, [r7, #32]
 80011e8:	f7ff fba4 	bl	8000934 <SPI_RxByte>
 80011ec:	4603      	mov	r3, r0
 80011ee:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80011f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011f4:	3301      	adds	r3, #1
 80011f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80011fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011fe:	2b03      	cmp	r3, #3
 8001200:	d9ef      	bls.n	80011e2 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8001202:	2300      	movs	r3, #0
 8001204:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8001208:	2304      	movs	r3, #4
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800120e:	e006      	b.n	800121e <SD_disk_ioctl+0x23e>
			break;
 8001210:	bf00      	nop
 8001212:	e004      	b.n	800121e <SD_disk_ioctl+0x23e>
			break;
 8001214:	bf00      	nop
 8001216:	e002      	b.n	800121e <SD_disk_ioctl+0x23e>
			break;
 8001218:	bf00      	nop
 800121a:	e000      	b.n	800121e <SD_disk_ioctl+0x23e>
			break;
 800121c:	bf00      	nop
		}

		DESELECT();
 800121e:	f7ff fb45 	bl	80008ac <DESELECT>
		SPI_RxByte();
 8001222:	f7ff fb87 	bl	8000934 <SPI_RxByte>
	}

	return res;
 8001226:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800122a:	4618      	mov	r0, r3
 800122c:	372c      	adds	r7, #44	; 0x2c
 800122e:	46bd      	mov	sp, r7
 8001230:	bd90      	pop	{r4, r7, pc}
 8001232:	bf00      	nop
 8001234:	20000000 	.word	0x20000000

08001238 <bufsize>:
uint8_t uart_rx_data[10];  //  uart receive buffer of 10 bytes
int uart_rx_flag = 0;

/*******************************************************************************/
int bufsize (char *buf)
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
	int i=0;
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
	while (*buf++ != '\0') i++;
 8001244:	e002      	b.n	800124c <bufsize+0x14>
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	3301      	adds	r3, #1
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	1c5a      	adds	r2, r3, #1
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d1f6      	bne.n	8001246 <bufsize+0xe>
	return i;
 8001258:	68fb      	ldr	r3, [r7, #12]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
	...

08001268 <clear_buffer>:

void clear_buffer (void)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
	for (int i=0; i<BUFFER_SIZE; i++) buffer[i] = '\0';
 800126e:	2300      	movs	r3, #0
 8001270:	607b      	str	r3, [r7, #4]
 8001272:	e007      	b.n	8001284 <clear_buffer+0x1c>
 8001274:	4a09      	ldr	r2, [pc, #36]	; (800129c <clear_buffer+0x34>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4413      	add	r3, r2
 800127a:	2200      	movs	r2, #0
 800127c:	701a      	strb	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3301      	adds	r3, #1
 8001282:	607b      	str	r3, [r7, #4]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800128a:	dbf3      	blt.n	8001274 <clear_buffer+0xc>
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	200013dc 	.word	0x200013dc

080012a0 <send_uart>:

void send_uart (char *string)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen (string);
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7fe ff91 	bl	80001d0 <strlen>
 80012ae:	4603      	mov	r3, r0
 80012b0:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t *) string, len, HAL_MAX_DELAY);  // transmit in blocking mode
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ba:	6879      	ldr	r1, [r7, #4]
 80012bc:	4803      	ldr	r0, [pc, #12]	; (80012cc <send_uart+0x2c>)
 80012be:	f004 fda5 	bl	8005e0c <HAL_UART_Transmit>
}
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20001820 	.word	0x20001820

080012d0 <write_to_csvfile>:

void write_to_csvfile (void)
{
 80012d0:	b590      	push	{r4, r7, lr}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af04      	add	r7, sp, #16

		  dummy_timer =+ 1;
 80012d6:	4b29      	ldr	r3, [pc, #164]	; (800137c <write_to_csvfile+0xac>)
 80012d8:	2201      	movs	r2, #1
 80012da:	701a      	strb	r2, [r3, #0]
		  dummy_cell_votlages =+ 0.3;
 80012dc:	4b28      	ldr	r3, [pc, #160]	; (8001380 <write_to_csvfile+0xb0>)
 80012de:	2200      	movs	r2, #0
 80012e0:	701a      	strb	r2, [r3, #0]
		  dummy_pack_voltage =+ 11;
 80012e2:	4b28      	ldr	r3, [pc, #160]	; (8001384 <write_to_csvfile+0xb4>)
 80012e4:	220b      	movs	r2, #11
 80012e6:	701a      	strb	r2, [r3, #0]
		  dummy_pack_current =+ 0.5;
 80012e8:	4b27      	ldr	r3, [pc, #156]	; (8001388 <write_to_csvfile+0xb8>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
		  dummy_temperature =+ 5;
 80012ee:	4b27      	ldr	r3, [pc, #156]	; (800138c <write_to_csvfile+0xbc>)
 80012f0:	2205      	movs	r2, #5
 80012f2:	701a      	strb	r2, [r3, #0]

		  fresult = f_open(&fil, "file3.csv", FA_OPEN_EXISTING | FA_READ | FA_WRITE);
 80012f4:	2203      	movs	r2, #3
 80012f6:	4926      	ldr	r1, [pc, #152]	; (8001390 <write_to_csvfile+0xc0>)
 80012f8:	4826      	ldr	r0, [pc, #152]	; (8001394 <write_to_csvfile+0xc4>)
 80012fa:	f008 fd79 	bl	8009df0 <f_open>
 80012fe:	4603      	mov	r3, r0
 8001300:	461a      	mov	r2, r3
 8001302:	4b25      	ldr	r3, [pc, #148]	; (8001398 <write_to_csvfile+0xc8>)
 8001304:	701a      	strb	r2, [r3, #0]
		  /* Move to offset to the end of the file */
		  fresult = f_lseek(&fil, f_size(&fil));
 8001306:	4b23      	ldr	r3, [pc, #140]	; (8001394 <write_to_csvfile+0xc4>)
 8001308:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800130c:	330c      	adds	r3, #12
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4619      	mov	r1, r3
 8001312:	4820      	ldr	r0, [pc, #128]	; (8001394 <write_to_csvfile+0xc4>)
 8001314:	f009 fe38 	bl	800af88 <f_lseek>
 8001318:	4603      	mov	r3, r0
 800131a:	461a      	mov	r2, r3
 800131c:	4b1e      	ldr	r3, [pc, #120]	; (8001398 <write_to_csvfile+0xc8>)
 800131e:	701a      	strb	r2, [r3, #0]
		  sprintf(buffer, "%d,%d,%d,%d,%d\r\n", dummy_timer, dummy_cell_votlages, dummy_pack_voltage, dummy_pack_current, dummy_temperature);
 8001320:	4b16      	ldr	r3, [pc, #88]	; (800137c <write_to_csvfile+0xac>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4618      	mov	r0, r3
 8001326:	4b16      	ldr	r3, [pc, #88]	; (8001380 <write_to_csvfile+0xb0>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	461c      	mov	r4, r3
 800132c:	4b15      	ldr	r3, [pc, #84]	; (8001384 <write_to_csvfile+0xb4>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	461a      	mov	r2, r3
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <write_to_csvfile+0xb8>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	4619      	mov	r1, r3
 8001338:	4b14      	ldr	r3, [pc, #80]	; (800138c <write_to_csvfile+0xbc>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	9302      	str	r3, [sp, #8]
 800133e:	9101      	str	r1, [sp, #4]
 8001340:	9200      	str	r2, [sp, #0]
 8001342:	4623      	mov	r3, r4
 8001344:	4602      	mov	r2, r0
 8001346:	4915      	ldr	r1, [pc, #84]	; (800139c <write_to_csvfile+0xcc>)
 8001348:	4815      	ldr	r0, [pc, #84]	; (80013a0 <write_to_csvfile+0xd0>)
 800134a:	f00a fbed 	bl	800bb28 <siprintf>
		  fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 800134e:	4814      	ldr	r0, [pc, #80]	; (80013a0 <write_to_csvfile+0xd0>)
 8001350:	f7ff ff72 	bl	8001238 <bufsize>
 8001354:	4603      	mov	r3, r0
 8001356:	461a      	mov	r2, r3
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <write_to_csvfile+0xd4>)
 800135a:	4911      	ldr	r1, [pc, #68]	; (80013a0 <write_to_csvfile+0xd0>)
 800135c:	480d      	ldr	r0, [pc, #52]	; (8001394 <write_to_csvfile+0xc4>)
 800135e:	f009 fa97 	bl	800a890 <f_write>
 8001362:	4603      	mov	r3, r0
 8001364:	461a      	mov	r2, r3
 8001366:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <write_to_csvfile+0xc8>)
 8001368:	701a      	strb	r2, [r3, #0]
		  //send_uart(buffer);
		  f_close (&fil);
 800136a:	480a      	ldr	r0, [pc, #40]	; (8001394 <write_to_csvfile+0xc4>)
 800136c:	f009 fde1 	bl	800af32 <f_close>

		  clear_buffer();
 8001370:	f7ff ff7a 	bl	8001268 <clear_buffer>
}
 8001374:	bf00      	nop
 8001376:	3704      	adds	r7, #4
 8001378:	46bd      	mov	sp, r7
 800137a:	bd90      	pop	{r4, r7, pc}
 800137c:	200013d4 	.word	0x200013d4
 8001380:	20002918 	.word	0x20002918
 8001384:	200002f0 	.word	0x200002f0
 8001388:	200018dc 	.word	0x200018dc
 800138c:	20001808 	.word	0x20001808
 8001390:	0800c380 	.word	0x0800c380
 8001394:	200018ec 	.word	0x200018ec
 8001398:	20001814 	.word	0x20001814
 800139c:	0800c38c 	.word	0x0800c38c
 80013a0:	200013dc 	.word	0x200013dc
 80013a4:	20001804 	.word	0x20001804

080013a8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 80013b0:	4b08      	ldr	r3, [pc, #32]	; (80013d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 80013b2:	4a09      	ldr	r2, [pc, #36]	; (80013d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80013b4:	2100      	movs	r1, #0
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f001 fa4c 	bl	8002854 <HAL_CAN_GetRxMessage>
	if(RxHeader.DLC == 2 )
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80013be:	691b      	ldr	r3, [r3, #16]
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d102      	bne.n	80013ca <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
	{
		CAN_data_checkFlag = 1;
 80013c4:	4b05      	ldr	r3, [pc, #20]	; (80013dc <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	601a      	str	r2, [r3, #0]
	}
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20001818 	.word	0x20001818
 80013d8:	200018c0 	.word	0x200018c0
 80013dc:	200000a8 	.word	0x200000a8

080013e0 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(&huart2, uart_rx_data, 4);
 80013e8:	2204      	movs	r2, #4
 80013ea:	4905      	ldr	r1, [pc, #20]	; (8001400 <HAL_UART_RxCpltCallback+0x20>)
 80013ec:	4805      	ldr	r0, [pc, #20]	; (8001404 <HAL_UART_RxCpltCallback+0x24>)
 80013ee:	f004 fda1 	bl	8005f34 <HAL_UART_Receive_IT>
  uart_rx_flag = 1;
 80013f2:	4b05      	ldr	r3, [pc, #20]	; (8001408 <HAL_UART_RxCpltCallback+0x28>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	601a      	str	r2, [r3, #0]

}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	200018e0 	.word	0x200018e0
 8001404:	20001820 	.word	0x20001820
 8001408:	200000ac 	.word	0x200000ac

0800140c <set_time>:



void set_time(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
	  RTC_TimeTypeDef sTime = {0};
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
	  RTC_DateTypeDef sDate = {0};
 8001420:	2300      	movs	r3, #0
 8001422:	603b      	str	r3, [r7, #0]
	  /** Initialize RTC and set the Time and Date
	  */
	  sTime.Hours = 0x0;
 8001424:	2300      	movs	r3, #0
 8001426:	713b      	strb	r3, [r7, #4]
	  sTime.Minutes = 0x53;
 8001428:	2353      	movs	r3, #83	; 0x53
 800142a:	717b      	strb	r3, [r7, #5]
	  sTime.Seconds = 0x0;
 800142c:	2300      	movs	r3, #0
 800142e:	71bb      	strb	r3, [r7, #6]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001430:	2300      	movs	r3, #0
 8001432:	613b      	str	r3, [r7, #16]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001438:	1d3b      	adds	r3, r7, #4
 800143a:	2201      	movs	r2, #1
 800143c:	4619      	mov	r1, r3
 800143e:	4812      	ldr	r0, [pc, #72]	; (8001488 <set_time+0x7c>)
 8001440:	f003 fc33 	bl	8004caa <HAL_RTC_SetTime>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <set_time+0x42>
	  {
	    Error_Handler();
 800144a:	f000 fc83 	bl	8001d54 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 800144e:	2303      	movs	r3, #3
 8001450:	703b      	strb	r3, [r7, #0]
	  sDate.Month = RTC_MONTH_JUNE;
 8001452:	2306      	movs	r3, #6
 8001454:	707b      	strb	r3, [r7, #1]
	  sDate.Date = 0x22;
 8001456:	2322      	movs	r3, #34	; 0x22
 8001458:	70bb      	strb	r3, [r7, #2]
	  sDate.Year = 0x22;
 800145a:	2322      	movs	r3, #34	; 0x22
 800145c:	70fb      	strb	r3, [r7, #3]

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800145e:	463b      	mov	r3, r7
 8001460:	2201      	movs	r2, #1
 8001462:	4619      	mov	r1, r3
 8001464:	4808      	ldr	r0, [pc, #32]	; (8001488 <set_time+0x7c>)
 8001466:	f003 fd3b 	bl	8004ee0 <HAL_RTC_SetDate>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <set_time+0x68>
	  {
	    Error_Handler();
 8001470:	f000 fc70 	bl	8001d54 <Error_Handler>
	  }
	  /* USER CODE BEGIN RTC_Init 2 */
	  HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1, 0x32F2);
 8001474:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001478:	2101      	movs	r1, #1
 800147a:	4803      	ldr	r0, [pc, #12]	; (8001488 <set_time+0x7c>)
 800147c:	f003 feb6 	bl	80051ec <HAL_RTCEx_BKUPWrite>

	  /* USER CODE END RTC_Init 2 */
}
 8001480:	bf00      	nop
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200017dc 	.word	0x200017dc

0800148c <get_time>:


void get_time(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b088      	sub	sp, #32
 8001490:	af02      	add	r7, sp, #8
 RTC_DateTypeDef gDate;
 RTC_TimeTypeDef gTime;
/* Get the RTC current Time */
 HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8001492:	463b      	mov	r3, r7
 8001494:	2200      	movs	r2, #0
 8001496:	4619      	mov	r1, r3
 8001498:	4817      	ldr	r0, [pc, #92]	; (80014f8 <get_time+0x6c>)
 800149a:	f003 fcc3 	bl	8004e24 <HAL_RTC_GetTime>
/* Get the RTC current Date */
 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	2200      	movs	r2, #0
 80014a4:	4619      	mov	r1, r3
 80014a6:	4814      	ldr	r0, [pc, #80]	; (80014f8 <get_time+0x6c>)
 80014a8:	f003 fdc1 	bl	800502e <HAL_RTC_GetDate>
/* Display time Format: hh:mm:ss */
 sprintf(buffer,"Time is: %02d:%02d:%02d\r\n",gTime.Hours, gTime.Minutes, gTime.Seconds);
 80014ac:	783b      	ldrb	r3, [r7, #0]
 80014ae:	461a      	mov	r2, r3
 80014b0:	787b      	ldrb	r3, [r7, #1]
 80014b2:	4619      	mov	r1, r3
 80014b4:	78bb      	ldrb	r3, [r7, #2]
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	460b      	mov	r3, r1
 80014ba:	4910      	ldr	r1, [pc, #64]	; (80014fc <get_time+0x70>)
 80014bc:	4810      	ldr	r0, [pc, #64]	; (8001500 <get_time+0x74>)
 80014be:	f00a fb33 	bl	800bb28 <siprintf>
 send_uart(buffer);
 80014c2:	480f      	ldr	r0, [pc, #60]	; (8001500 <get_time+0x74>)
 80014c4:	f7ff feec 	bl	80012a0 <send_uart>
 clear_buffer();
 80014c8:	f7ff fece 	bl	8001268 <clear_buffer>
/* Display date Format: dd-mm-yy */
 sprintf(buffer,"Date is : %02d-%02d-%2d\r\n",gDate.Date, gDate.Month, 2000 + gDate.Year);
 80014cc:	7dbb      	ldrb	r3, [r7, #22]
 80014ce:	461a      	mov	r2, r3
 80014d0:	7d7b      	ldrb	r3, [r7, #21]
 80014d2:	4619      	mov	r1, r3
 80014d4:	7dfb      	ldrb	r3, [r7, #23]
 80014d6:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	460b      	mov	r3, r1
 80014de:	4909      	ldr	r1, [pc, #36]	; (8001504 <get_time+0x78>)
 80014e0:	4807      	ldr	r0, [pc, #28]	; (8001500 <get_time+0x74>)
 80014e2:	f00a fb21 	bl	800bb28 <siprintf>
 send_uart(buffer);
 80014e6:	4806      	ldr	r0, [pc, #24]	; (8001500 <get_time+0x74>)
 80014e8:	f7ff feda 	bl	80012a0 <send_uart>
 clear_buffer();
 80014ec:	f7ff febc 	bl	8001268 <clear_buffer>
}
 80014f0:	bf00      	nop
 80014f2:	3718      	adds	r7, #24
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	200017dc 	.word	0x200017dc
 80014fc:	0800c3a0 	.word	0x0800c3a0
 8001500:	200013dc 	.word	0x200013dc
 8001504:	0800c3bc 	.word	0x0800c3bc

08001508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800150e:	f000 fe33 	bl	8002178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001512:	f000 fa73 	bl	80019fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001516:	f000 fbc5 	bl	8001ca4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800151a:	f000 fb93 	bl	8001c44 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800151e:	f000 fb53 	bl	8001bc8 <MX_SPI2_Init>
  MX_FATFS_Init();
 8001522:	f005 fe79 	bl	8007218 <MX_FATFS_Init>
  MX_CAN_Init();
 8001526:	f000 fad5 	bl	8001ad4 <MX_CAN_Init>
  MX_RTC_Init();
 800152a:	f000 fb27 	bl	8001b7c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //char buf[100];
  HAL_Delay(250);
 800152e:	20fa      	movs	r0, #250	; 0xfa
 8001530:	f000 fe88 	bl	8002244 <HAL_Delay>

  sprintf(buffer, "Xanadu BMS v1.0 Unit Test in Progress\r\n");
 8001534:	4921      	ldr	r1, [pc, #132]	; (80015bc <main+0xb4>)
 8001536:	4822      	ldr	r0, [pc, #136]	; (80015c0 <main+0xb8>)
 8001538:	f00a faf6 	bl	800bb28 <siprintf>
  send_uart(buffer);
 800153c:	4820      	ldr	r0, [pc, #128]	; (80015c0 <main+0xb8>)
 800153e:	f7ff feaf 	bl	80012a0 <send_uart>
  clear_buffer();
 8001542:	f7ff fe91 	bl	8001268 <clear_buffer>

  if(HAL_RTCEx_BKUPRead(&hrtc,RTC_BKP_DR1) != 0x32F2)
 8001546:	2101      	movs	r1, #1
 8001548:	481e      	ldr	r0, [pc, #120]	; (80015c4 <main+0xbc>)
 800154a:	f003 fe69 	bl	8005220 <HAL_RTCEx_BKUPRead>
 800154e:	4603      	mov	r3, r0
 8001550:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001554:	4293      	cmp	r3, r2
 8001556:	d001      	beq.n	800155c <main+0x54>
  	  {
	  	  set_time(); //set RTC init value
 8001558:	f7ff ff58 	bl	800140c <set_time>
  	  }

  /*CAN Initializations*/
  HAL_CAN_Start(&hcan);
 800155c:	481a      	ldr	r0, [pc, #104]	; (80015c8 <main+0xc0>)
 800155e:	f001 f85a 	bl	8002616 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING); //using FIFO0 for RX callback reception
 8001562:	2102      	movs	r1, #2
 8001564:	4818      	ldr	r0, [pc, #96]	; (80015c8 <main+0xc0>)
 8001566:	f001 fa87 	bl	8002a78 <HAL_CAN_ActivateNotification>
  TxHeader.DLC = 2; //data
 800156a:	4b18      	ldr	r3, [pc, #96]	; (80015cc <main+0xc4>)
 800156c:	2202      	movs	r2, #2
 800156e:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 8001570:	4b16      	ldr	r3, [pc, #88]	; (80015cc <main+0xc4>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8001576:	4b15      	ldr	r3, [pc, #84]	; (80015cc <main+0xc4>)
 8001578:	2200      	movs	r2, #0
 800157a:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x446;  //id
 800157c:	4b13      	ldr	r3, [pc, #76]	; (80015cc <main+0xc4>)
 800157e:	f240 4246 	movw	r2, #1094	; 0x446
 8001582:	601a      	str	r2, [r3, #0]

  //populate data to Txdata bytes
  TxData[0] = 11;
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <main+0xc8>)
 8001586:	220b      	movs	r2, #11
 8001588:	701a      	strb	r2, [r3, #0]
  TxData[1] = 100;
 800158a:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <main+0xc8>)
 800158c:	2264      	movs	r2, #100	; 0x64
 800158e:	705a      	strb	r2, [r3, #1]
  //send CAN message // TO DO:check CAN message reception on BluePill
  //HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);

  HAL_UART_Receive_IT (&huart2, uart_rx_data, 4); //set interrupt for uart rx
 8001590:	2204      	movs	r2, #4
 8001592:	4910      	ldr	r1, [pc, #64]	; (80015d4 <main+0xcc>)
 8001594:	4810      	ldr	r0, [pc, #64]	; (80015d8 <main+0xd0>)
 8001596:	f004 fccd 	bl	8005f34 <HAL_UART_Receive_IT>

  //mount SD card and check SD card mounting status
  fresult = f_mount(&fs, "/", 1);
 800159a:	2201      	movs	r2, #1
 800159c:	490f      	ldr	r1, [pc, #60]	; (80015dc <main+0xd4>)
 800159e:	4810      	ldr	r0, [pc, #64]	; (80015e0 <main+0xd8>)
 80015a0:	f008 fbdc 	bl	8009d5c <f_mount>
 80015a4:	4603      	mov	r3, r0
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <main+0xdc>)
 80015aa:	701a      	strb	r2, [r3, #0]
  	if (fresult != FR_OK)
 80015ac:	4b0d      	ldr	r3, [pc, #52]	; (80015e4 <main+0xdc>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d01b      	beq.n	80015ec <main+0xe4>
  	{
  		send_uart ("ERROR!!! in mounting SD CARD...\n\n");
 80015b4:	480c      	ldr	r0, [pc, #48]	; (80015e8 <main+0xe0>)
 80015b6:	f7ff fe73 	bl	80012a0 <send_uart>
 80015ba:	e01a      	b.n	80015f2 <main+0xea>
 80015bc:	0800c3d8 	.word	0x0800c3d8
 80015c0:	200013dc 	.word	0x200013dc
 80015c4:	200017dc 	.word	0x200017dc
 80015c8:	200013a8 	.word	0x200013a8
 80015cc:	200018a8 	.word	0x200018a8
 80015d0:	200017fc 	.word	0x200017fc
 80015d4:	200018e0 	.word	0x200018e0
 80015d8:	20001820 	.word	0x20001820
 80015dc:	0800c400 	.word	0x0800c400
 80015e0:	20000378 	.word	0x20000378
 80015e4:	20001814 	.word	0x20001814
 80015e8:	0800c404 	.word	0x0800c404

  	}
  	else
  	{
  		send_uart("SD CARD mounted successfully...\r\n");
 80015ec:	48bc      	ldr	r0, [pc, #752]	; (80018e0 <main+0x3d8>)
 80015ee:	f7ff fe57 	bl	80012a0 <send_uart>
  	}

  	/*************** Card capacity details ********************/

  	/* Check free space */
  	f_getfree("", &fre_clust, &pfs);
 80015f2:	4abc      	ldr	r2, [pc, #752]	; (80018e4 <main+0x3dc>)
 80015f4:	49bc      	ldr	r1, [pc, #752]	; (80018e8 <main+0x3e0>)
 80015f6:	48bd      	ldr	r0, [pc, #756]	; (80018ec <main+0x3e4>)
 80015f8:	f009 fffa 	bl	800b5f0 <f_getfree>

  	total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 80015fc:	4bb9      	ldr	r3, [pc, #740]	; (80018e4 <main+0x3dc>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001604:	3314      	adds	r3, #20
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	1e9a      	subs	r2, r3, #2
 800160a:	4bb6      	ldr	r3, [pc, #728]	; (80018e4 <main+0x3dc>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001612:	3302      	adds	r3, #2
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	fb03 f302 	mul.w	r3, r3, r2
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff f89c 	bl	8000758 <__aeabi_ui2d>
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	4bb2      	ldr	r3, [pc, #712]	; (80018f0 <main+0x3e8>)
 8001626:	f7fe fe2b 	bl	8000280 <__aeabi_dmul>
 800162a:	4602      	mov	r2, r0
 800162c:	460b      	mov	r3, r1
 800162e:	4610      	mov	r0, r2
 8001630:	4619      	mov	r1, r3
 8001632:	f7ff f90b 	bl	800084c <__aeabi_d2uiz>
 8001636:	4603      	mov	r3, r0
 8001638:	4aae      	ldr	r2, [pc, #696]	; (80018f4 <main+0x3ec>)
 800163a:	6013      	str	r3, [r2, #0]
  	sprintf (buffer, "SD CARD Total Size: \t%lu\r\n",total);
 800163c:	4bad      	ldr	r3, [pc, #692]	; (80018f4 <main+0x3ec>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	461a      	mov	r2, r3
 8001642:	49ad      	ldr	r1, [pc, #692]	; (80018f8 <main+0x3f0>)
 8001644:	48ad      	ldr	r0, [pc, #692]	; (80018fc <main+0x3f4>)
 8001646:	f00a fa6f 	bl	800bb28 <siprintf>
  	send_uart(buffer);
 800164a:	48ac      	ldr	r0, [pc, #688]	; (80018fc <main+0x3f4>)
 800164c:	f7ff fe28 	bl	80012a0 <send_uart>
  	clear_buffer();
 8001650:	f7ff fe0a 	bl	8001268 <clear_buffer>
  	free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 8001654:	4ba3      	ldr	r3, [pc, #652]	; (80018e4 <main+0x3dc>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800165c:	3302      	adds	r3, #2
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	461a      	mov	r2, r3
 8001662:	4ba1      	ldr	r3, [pc, #644]	; (80018e8 <main+0x3e0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	fb03 f302 	mul.w	r3, r3, r2
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff f874 	bl	8000758 <__aeabi_ui2d>
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	4b9e      	ldr	r3, [pc, #632]	; (80018f0 <main+0x3e8>)
 8001676:	f7fe fe03 	bl	8000280 <__aeabi_dmul>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f7ff f8e3 	bl	800084c <__aeabi_d2uiz>
 8001686:	4603      	mov	r3, r0
 8001688:	4a9d      	ldr	r2, [pc, #628]	; (8001900 <main+0x3f8>)
 800168a:	6013      	str	r3, [r2, #0]
  	sprintf (buffer, "SD CARD Free Space: \t%lu\r\n",free_space);
 800168c:	4b9c      	ldr	r3, [pc, #624]	; (8001900 <main+0x3f8>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	461a      	mov	r2, r3
 8001692:	499c      	ldr	r1, [pc, #624]	; (8001904 <main+0x3fc>)
 8001694:	4899      	ldr	r0, [pc, #612]	; (80018fc <main+0x3f4>)
 8001696:	f00a fa47 	bl	800bb28 <siprintf>
  	send_uart(buffer);
 800169a:	4898      	ldr	r0, [pc, #608]	; (80018fc <main+0x3f4>)
 800169c:	f7ff fe00 	bl	80012a0 <send_uart>
  	clear_buffer();
 80016a0:	f7ff fde2 	bl	8001268 <clear_buffer>


  	/************* The following operation is using PUTS and GETS *********************/

  	/* Open file to write/ create a file if it doesn't exist */
    fresult = f_open(&fil, "file1.txt", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 80016a4:	2213      	movs	r2, #19
 80016a6:	4998      	ldr	r1, [pc, #608]	; (8001908 <main+0x400>)
 80016a8:	4898      	ldr	r0, [pc, #608]	; (800190c <main+0x404>)
 80016aa:	f008 fba1 	bl	8009df0 <f_open>
 80016ae:	4603      	mov	r3, r0
 80016b0:	461a      	mov	r2, r3
 80016b2:	4b97      	ldr	r3, [pc, #604]	; (8001910 <main+0x408>)
 80016b4:	701a      	strb	r2, [r3, #0]
  	/* Writing text */
  	f_puts("This data is written to FILE1.txt and it was written using f_puts ", &fil);
 80016b6:	4995      	ldr	r1, [pc, #596]	; (800190c <main+0x404>)
 80016b8:	4896      	ldr	r0, [pc, #600]	; (8001914 <main+0x40c>)
 80016ba:	f00a f8f5 	bl	800b8a8 <f_puts>
  	/* Close file */
  	fresult = f_close(&fil);
 80016be:	4893      	ldr	r0, [pc, #588]	; (800190c <main+0x404>)
 80016c0:	f009 fc37 	bl	800af32 <f_close>
 80016c4:	4603      	mov	r3, r0
 80016c6:	461a      	mov	r2, r3
 80016c8:	4b91      	ldr	r3, [pc, #580]	; (8001910 <main+0x408>)
 80016ca:	701a      	strb	r2, [r3, #0]

  	if (fresult == FR_OK)
 80016cc:	4b90      	ldr	r3, [pc, #576]	; (8001910 <main+0x408>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d102      	bne.n	80016da <main+0x1d2>
  	{
  		send_uart ("File1.txt created and the data is written \r\n");
 80016d4:	4890      	ldr	r0, [pc, #576]	; (8001918 <main+0x410>)
 80016d6:	f7ff fde3 	bl	80012a0 <send_uart>
  	}

  	/* Open file to read */
  	fresult = f_open(&fil, "file1.txt", FA_READ);
 80016da:	2201      	movs	r2, #1
 80016dc:	498a      	ldr	r1, [pc, #552]	; (8001908 <main+0x400>)
 80016de:	488b      	ldr	r0, [pc, #556]	; (800190c <main+0x404>)
 80016e0:	f008 fb86 	bl	8009df0 <f_open>
 80016e4:	4603      	mov	r3, r0
 80016e6:	461a      	mov	r2, r3
 80016e8:	4b89      	ldr	r3, [pc, #548]	; (8001910 <main+0x408>)
 80016ea:	701a      	strb	r2, [r3, #0]

  	/* Read string from the file */
  	f_gets(buffer, f_size(&fil), &fil);
 80016ec:	4b87      	ldr	r3, [pc, #540]	; (800190c <main+0x404>)
 80016ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016f2:	330c      	adds	r3, #12
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a85      	ldr	r2, [pc, #532]	; (800190c <main+0x404>)
 80016f8:	4619      	mov	r1, r3
 80016fa:	4880      	ldr	r0, [pc, #512]	; (80018fc <main+0x3f4>)
 80016fc:	f00a f85a 	bl	800b7b4 <f_gets>

  	send_uart("File1.txt is opened and it contains the data as shown below\r\n");
 8001700:	4886      	ldr	r0, [pc, #536]	; (800191c <main+0x414>)
 8001702:	f7ff fdcd 	bl	80012a0 <send_uart>
  	send_uart(buffer);
 8001706:	487d      	ldr	r0, [pc, #500]	; (80018fc <main+0x3f4>)
 8001708:	f7ff fdca 	bl	80012a0 <send_uart>
  	send_uart("\r\n");
 800170c:	4884      	ldr	r0, [pc, #528]	; (8001920 <main+0x418>)
 800170e:	f7ff fdc7 	bl	80012a0 <send_uart>
  	/* Close file */
  	f_close(&fil);
 8001712:	487e      	ldr	r0, [pc, #504]	; (800190c <main+0x404>)
 8001714:	f009 fc0d 	bl	800af32 <f_close>
  	clear_buffer();
 8001718:	f7ff fda6 	bl	8001268 <clear_buffer>
  	/**************** The following operation is using f_write and f_read **************************/

  	/* Create second file with read write access and open it */
  	fresult = f_open(&fil, "file2.txt", FA_CREATE_ALWAYS | FA_WRITE);
 800171c:	220a      	movs	r2, #10
 800171e:	4981      	ldr	r1, [pc, #516]	; (8001924 <main+0x41c>)
 8001720:	487a      	ldr	r0, [pc, #488]	; (800190c <main+0x404>)
 8001722:	f008 fb65 	bl	8009df0 <f_open>
 8001726:	4603      	mov	r3, r0
 8001728:	461a      	mov	r2, r3
 800172a:	4b79      	ldr	r3, [pc, #484]	; (8001910 <main+0x408>)
 800172c:	701a      	strb	r2, [r3, #0]

  	/* Writing text */
  	strcpy (buffer, "This is File2.txt, written using f_write and it says SD card unit test for BMS\r\n");
 800172e:	4a73      	ldr	r2, [pc, #460]	; (80018fc <main+0x3f4>)
 8001730:	4b7d      	ldr	r3, [pc, #500]	; (8001928 <main+0x420>)
 8001732:	4610      	mov	r0, r2
 8001734:	4619      	mov	r1, r3
 8001736:	2351      	movs	r3, #81	; 0x51
 8001738:	461a      	mov	r2, r3
 800173a:	f00a f9df 	bl	800bafc <memcpy>

  	fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 800173e:	486f      	ldr	r0, [pc, #444]	; (80018fc <main+0x3f4>)
 8001740:	f7ff fd7a 	bl	8001238 <bufsize>
 8001744:	4603      	mov	r3, r0
 8001746:	461a      	mov	r2, r3
 8001748:	4b78      	ldr	r3, [pc, #480]	; (800192c <main+0x424>)
 800174a:	496c      	ldr	r1, [pc, #432]	; (80018fc <main+0x3f4>)
 800174c:	486f      	ldr	r0, [pc, #444]	; (800190c <main+0x404>)
 800174e:	f009 f89f 	bl	800a890 <f_write>
 8001752:	4603      	mov	r3, r0
 8001754:	461a      	mov	r2, r3
 8001756:	4b6e      	ldr	r3, [pc, #440]	; (8001910 <main+0x408>)
 8001758:	701a      	strb	r2, [r3, #0]
  	if (fresult == FR_OK)
 800175a:	4b6d      	ldr	r3, [pc, #436]	; (8001910 <main+0x408>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d102      	bne.n	8001768 <main+0x260>
  	{
  		send_uart ("File2.txt created and the data is written \r\n");
 8001762:	4873      	ldr	r0, [pc, #460]	; (8001930 <main+0x428>)
 8001764:	f7ff fd9c 	bl	80012a0 <send_uart>
  	}

  	/* Close file */
  	f_close(&fil);
 8001768:	4868      	ldr	r0, [pc, #416]	; (800190c <main+0x404>)
 800176a:	f009 fbe2 	bl	800af32 <f_close>
  	// clearing buffer to show that result obtained is from the file
  	clear_buffer();
 800176e:	f7ff fd7b 	bl	8001268 <clear_buffer>
  	/* Open second file to read */
  	fresult = f_open(&fil, "file2.txt", FA_READ);
 8001772:	2201      	movs	r2, #1
 8001774:	496b      	ldr	r1, [pc, #428]	; (8001924 <main+0x41c>)
 8001776:	4865      	ldr	r0, [pc, #404]	; (800190c <main+0x404>)
 8001778:	f008 fb3a 	bl	8009df0 <f_open>
 800177c:	4603      	mov	r3, r0
 800177e:	461a      	mov	r2, r3
 8001780:	4b63      	ldr	r3, [pc, #396]	; (8001910 <main+0x408>)
 8001782:	701a      	strb	r2, [r3, #0]
  	if (fresult == FR_OK){
 8001784:	4b62      	ldr	r3, [pc, #392]	; (8001910 <main+0x408>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d102      	bne.n	8001792 <main+0x28a>
  		send_uart ("file2.txt is open and the data is shown below\r\n");
 800178c:	4869      	ldr	r0, [pc, #420]	; (8001934 <main+0x42c>)
 800178e:	f7ff fd87 	bl	80012a0 <send_uart>
  	}

  	/* Read data from the file
  	 * Please see the function details for the arguments */
  	f_read (&fil, buffer, f_size(&fil), &br);
 8001792:	4b5e      	ldr	r3, [pc, #376]	; (800190c <main+0x404>)
 8001794:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001798:	330c      	adds	r3, #12
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b66      	ldr	r3, [pc, #408]	; (8001938 <main+0x430>)
 800179e:	4957      	ldr	r1, [pc, #348]	; (80018fc <main+0x3f4>)
 80017a0:	485a      	ldr	r0, [pc, #360]	; (800190c <main+0x404>)
 80017a2:	f008 fe5f 	bl	800a464 <f_read>
  	send_uart(buffer);
 80017a6:	4855      	ldr	r0, [pc, #340]	; (80018fc <main+0x3f4>)
 80017a8:	f7ff fd7a 	bl	80012a0 <send_uart>
  	send_uart("\r\n");
 80017ac:	485c      	ldr	r0, [pc, #368]	; (8001920 <main+0x418>)
 80017ae:	f7ff fd77 	bl	80012a0 <send_uart>

  	/* Close file */
  	f_close(&fil);
 80017b2:	4856      	ldr	r0, [pc, #344]	; (800190c <main+0x404>)
 80017b4:	f009 fbbd 	bl	800af32 <f_close>

  	clear_buffer();
 80017b8:	f7ff fd56 	bl	8001268 <clear_buffer>


  	/*********************UPDATING an existing file ***************************/

  	/* Open the file with write access */
  	fresult = f_open(&fil, "file2.txt", FA_OPEN_EXISTING | FA_READ | FA_WRITE);
 80017bc:	2203      	movs	r2, #3
 80017be:	4959      	ldr	r1, [pc, #356]	; (8001924 <main+0x41c>)
 80017c0:	4852      	ldr	r0, [pc, #328]	; (800190c <main+0x404>)
 80017c2:	f008 fb15 	bl	8009df0 <f_open>
 80017c6:	4603      	mov	r3, r0
 80017c8:	461a      	mov	r2, r3
 80017ca:	4b51      	ldr	r3, [pc, #324]	; (8001910 <main+0x408>)
 80017cc:	701a      	strb	r2, [r3, #0]

  	/* Move to offset to the end of the file */
  	fresult = f_lseek(&fil, f_size(&fil));
 80017ce:	4b4f      	ldr	r3, [pc, #316]	; (800190c <main+0x404>)
 80017d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017d4:	330c      	adds	r3, #12
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4619      	mov	r1, r3
 80017da:	484c      	ldr	r0, [pc, #304]	; (800190c <main+0x404>)
 80017dc:	f009 fbd4 	bl	800af88 <f_lseek>
 80017e0:	4603      	mov	r3, r0
 80017e2:	461a      	mov	r2, r3
 80017e4:	4b4a      	ldr	r3, [pc, #296]	; (8001910 <main+0x408>)
 80017e6:	701a      	strb	r2, [r3, #0]

  	if (fresult == FR_OK)
 80017e8:	4b49      	ldr	r3, [pc, #292]	; (8001910 <main+0x408>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d102      	bne.n	80017f6 <main+0x2ee>
  	{
  		send_uart ("About to update the file2.txt\r\n");
 80017f0:	4852      	ldr	r0, [pc, #328]	; (800193c <main+0x434>)
 80017f2:	f7ff fd55 	bl	80012a0 <send_uart>
  	}

  	/* write the string to the file */
  	fresult = f_puts("This is updated data and it should be in the end", &fil);
 80017f6:	4945      	ldr	r1, [pc, #276]	; (800190c <main+0x404>)
 80017f8:	4851      	ldr	r0, [pc, #324]	; (8001940 <main+0x438>)
 80017fa:	f00a f855 	bl	800b8a8 <f_puts>
 80017fe:	4603      	mov	r3, r0
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4b43      	ldr	r3, [pc, #268]	; (8001910 <main+0x408>)
 8001804:	701a      	strb	r2, [r3, #0]
  	f_close (&fil);
 8001806:	4841      	ldr	r0, [pc, #260]	; (800190c <main+0x404>)
 8001808:	f009 fb93 	bl	800af32 <f_close>
  	clear_buffer();
 800180c:	f7ff fd2c 	bl	8001268 <clear_buffer>

  	/* Open to read the file */
  	fresult = f_open (&fil, "file2.txt", FA_READ);
 8001810:	2201      	movs	r2, #1
 8001812:	4944      	ldr	r1, [pc, #272]	; (8001924 <main+0x41c>)
 8001814:	483d      	ldr	r0, [pc, #244]	; (800190c <main+0x404>)
 8001816:	f008 faeb 	bl	8009df0 <f_open>
 800181a:	4603      	mov	r3, r0
 800181c:	461a      	mov	r2, r3
 800181e:	4b3c      	ldr	r3, [pc, #240]	; (8001910 <main+0x408>)
 8001820:	701a      	strb	r2, [r3, #0]

  	/* Read string from the file */
  	fresult = f_read (&fil, buffer, f_size(&fil), &br);
 8001822:	4b3a      	ldr	r3, [pc, #232]	; (800190c <main+0x404>)
 8001824:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001828:	330c      	adds	r3, #12
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4b42      	ldr	r3, [pc, #264]	; (8001938 <main+0x430>)
 800182e:	4933      	ldr	r1, [pc, #204]	; (80018fc <main+0x3f4>)
 8001830:	4836      	ldr	r0, [pc, #216]	; (800190c <main+0x404>)
 8001832:	f008 fe17 	bl	800a464 <f_read>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	4b35      	ldr	r3, [pc, #212]	; (8001910 <main+0x408>)
 800183c:	701a      	strb	r2, [r3, #0]
  	if (fresult == FR_OK)
 800183e:	4b34      	ldr	r3, [pc, #208]	; (8001910 <main+0x408>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d108      	bne.n	8001858 <main+0x350>
  	{
  		send_uart ("Below is the data from updated file2.txt\r\n");
 8001846:	483f      	ldr	r0, [pc, #252]	; (8001944 <main+0x43c>)
 8001848:	f7ff fd2a 	bl	80012a0 <send_uart>
  		send_uart(buffer);
 800184c:	482b      	ldr	r0, [pc, #172]	; (80018fc <main+0x3f4>)
 800184e:	f7ff fd27 	bl	80012a0 <send_uart>
  		send_uart("\r\n");
 8001852:	4833      	ldr	r0, [pc, #204]	; (8001920 <main+0x418>)
 8001854:	f7ff fd24 	bl	80012a0 <send_uart>
  	}

  	/* Close file */
  	f_close(&fil);
 8001858:	482c      	ldr	r0, [pc, #176]	; (800190c <main+0x404>)
 800185a:	f009 fb6a 	bl	800af32 <f_close>

  	clear_buffer();
 800185e:	f7ff fd03 	bl	8001268 <clear_buffer>


  	/*Create csv file to log random data*/
  	fresult = f_open(&fil, "file3.csv", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001862:	2213      	movs	r2, #19
 8001864:	4938      	ldr	r1, [pc, #224]	; (8001948 <main+0x440>)
 8001866:	4829      	ldr	r0, [pc, #164]	; (800190c <main+0x404>)
 8001868:	f008 fac2 	bl	8009df0 <f_open>
 800186c:	4603      	mov	r3, r0
 800186e:	461a      	mov	r2, r3
 8001870:	4b27      	ldr	r3, [pc, #156]	; (8001910 <main+0x408>)
 8001872:	701a      	strb	r2, [r3, #0]
  	/* Writing text */
  	f_puts("Timer(s), Cell_Voltages, Pack_Voltage, Pack_Current, Temperature\r\n ", &fil);
 8001874:	4925      	ldr	r1, [pc, #148]	; (800190c <main+0x404>)
 8001876:	4835      	ldr	r0, [pc, #212]	; (800194c <main+0x444>)
 8001878:	f00a f816 	bl	800b8a8 <f_puts>
  	/* Close file */
  	fresult = f_close(&fil);
 800187c:	4823      	ldr	r0, [pc, #140]	; (800190c <main+0x404>)
 800187e:	f009 fb58 	bl	800af32 <f_close>
 8001882:	4603      	mov	r3, r0
 8001884:	461a      	mov	r2, r3
 8001886:	4b22      	ldr	r3, [pc, #136]	; (8001910 <main+0x408>)
 8001888:	701a      	strb	r2, [r3, #0]
  	if (fresult == FR_OK)
 800188a:	4b21      	ldr	r3, [pc, #132]	; (8001910 <main+0x408>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d102      	bne.n	8001898 <main+0x390>
  	{
  		send_uart ("File3.csv created and header is written \r\n");
 8001892:	482f      	ldr	r0, [pc, #188]	; (8001950 <main+0x448>)
 8001894:	f7ff fd04 	bl	80012a0 <send_uart>
//  	{
//  		send_uart ("SD CARD UNMOUNTED successfully...\r\n");
//  	}


  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET); //turn ON precharge relay
 8001898:	2201      	movs	r2, #1
 800189a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800189e:	482d      	ldr	r0, [pc, #180]	; (8001954 <main+0x44c>)
 80018a0:	f001 fe42 	bl	8003528 <HAL_GPIO_WritePin>
  	HAL_Delay(1000);
 80018a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018a8:	f000 fccc 	bl	8002244 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); //turn OFF precharge relay
 80018ac:	2200      	movs	r2, #0
 80018ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018b2:	4828      	ldr	r0, [pc, #160]	; (8001954 <main+0x44c>)
 80018b4:	f001 fe38 	bl	8003528 <HAL_GPIO_WritePin>
  	HAL_Delay(250);
 80018b8:	20fa      	movs	r0, #250	; 0xfa
 80018ba:	f000 fcc3 	bl	8002244 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET); //turn ON HV+ contactor
 80018be:	2201      	movs	r2, #1
 80018c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018c4:	4823      	ldr	r0, [pc, #140]	; (8001954 <main+0x44c>)
 80018c6:	f001 fe2f 	bl	8003528 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //HAL_UART_Receive (&huart2, Rx_data, 4, 1000);
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3); //toggle status LED
 80018ca:	2108      	movs	r1, #8
 80018cc:	4821      	ldr	r0, [pc, #132]	; (8001954 <main+0x44c>)
 80018ce:	f001 fe43 	bl	8003558 <HAL_GPIO_TogglePin>
	  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11); //toggle precharge relay
	  //HAL_UART_Transmit(&huart2,char_data,sizeof(char_data),10);
	  write_to_csvfile();
 80018d2:	f7ff fcfd 	bl	80012d0 <write_to_csvfile>
	  HAL_Delay(250);
 80018d6:	20fa      	movs	r0, #250	; 0xfa
 80018d8:	f000 fcb4 	bl	8002244 <HAL_Delay>
 80018dc:	e03c      	b.n	8001958 <main+0x450>
 80018de:	bf00      	nop
 80018e0:	0800c428 	.word	0x0800c428
 80018e4:	20001810 	.word	0x20001810
 80018e8:	200002ec 	.word	0x200002ec
 80018ec:	0800c44c 	.word	0x0800c44c
 80018f0:	3fe00000 	.word	0x3fe00000
 80018f4:	200018a4 	.word	0x200018a4
 80018f8:	0800c450 	.word	0x0800c450
 80018fc:	200013dc 	.word	0x200013dc
 8001900:	200013d8 	.word	0x200013d8
 8001904:	0800c46c 	.word	0x0800c46c
 8001908:	0800c488 	.word	0x0800c488
 800190c:	200018ec 	.word	0x200018ec
 8001910:	20001814 	.word	0x20001814
 8001914:	0800c494 	.word	0x0800c494
 8001918:	0800c4d8 	.word	0x0800c4d8
 800191c:	0800c508 	.word	0x0800c508
 8001920:	0800c548 	.word	0x0800c548
 8001924:	0800c54c 	.word	0x0800c54c
 8001928:	0800c558 	.word	0x0800c558
 800192c:	20001804 	.word	0x20001804
 8001930:	0800c5ac 	.word	0x0800c5ac
 8001934:	0800c5dc 	.word	0x0800c5dc
 8001938:	200013d0 	.word	0x200013d0
 800193c:	0800c60c 	.word	0x0800c60c
 8001940:	0800c62c 	.word	0x0800c62c
 8001944:	0800c660 	.word	0x0800c660
 8001948:	0800c380 	.word	0x0800c380
 800194c:	0800c68c 	.word	0x0800c68c
 8001950:	0800c6d0 	.word	0x0800c6d0
 8001954:	48000400 	.word	0x48000400
	  //send CAN message // TO DO:check CAN message reception on BluePill
	  HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 8001958:	4b1d      	ldr	r3, [pc, #116]	; (80019d0 <main+0x4c8>)
 800195a:	4a1e      	ldr	r2, [pc, #120]	; (80019d4 <main+0x4cc>)
 800195c:	491e      	ldr	r1, [pc, #120]	; (80019d8 <main+0x4d0>)
 800195e:	481f      	ldr	r0, [pc, #124]	; (80019dc <main+0x4d4>)
 8001960:	f000 fe9d 	bl	800269e <HAL_CAN_AddTxMessage>

	  if(CAN_data_checkFlag) //check if CAN RX flag is set in HAL_CAN_RxFifo0MsgPendingCallback
 8001964:	4b1e      	ldr	r3, [pc, #120]	; (80019e0 <main+0x4d8>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d010      	beq.n	800198e <main+0x486>
	  {
		  sprintf(buffer, "CAN Message values received is:%d, %d\r\n", RxData[0], RxData[1]);
 800196c:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <main+0x4dc>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	4b1c      	ldr	r3, [pc, #112]	; (80019e4 <main+0x4dc>)
 8001974:	785b      	ldrb	r3, [r3, #1]
 8001976:	491c      	ldr	r1, [pc, #112]	; (80019e8 <main+0x4e0>)
 8001978:	481c      	ldr	r0, [pc, #112]	; (80019ec <main+0x4e4>)
 800197a:	f00a f8d5 	bl	800bb28 <siprintf>
		  send_uart(buffer);
 800197e:	481b      	ldr	r0, [pc, #108]	; (80019ec <main+0x4e4>)
 8001980:	f7ff fc8e 	bl	80012a0 <send_uart>
		  clear_buffer();
 8001984:	f7ff fc70 	bl	8001268 <clear_buffer>
		  CAN_data_checkFlag = 0;
 8001988:	4b15      	ldr	r3, [pc, #84]	; (80019e0 <main+0x4d8>)
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
		  //HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
	  }

	  if(uart_rx_flag)
 800198e:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <main+0x4e8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d015      	beq.n	80019c2 <main+0x4ba>
	  {
		  sprintf(buffer, "RX Message is: %c, %c, %c\r\n", uart_rx_data[0], uart_rx_data[1], uart_rx_data[2]);
 8001996:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <main+0x4ec>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	461a      	mov	r2, r3
 800199c:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <main+0x4ec>)
 800199e:	785b      	ldrb	r3, [r3, #1]
 80019a0:	4619      	mov	r1, r3
 80019a2:	4b14      	ldr	r3, [pc, #80]	; (80019f4 <main+0x4ec>)
 80019a4:	789b      	ldrb	r3, [r3, #2]
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	460b      	mov	r3, r1
 80019aa:	4913      	ldr	r1, [pc, #76]	; (80019f8 <main+0x4f0>)
 80019ac:	480f      	ldr	r0, [pc, #60]	; (80019ec <main+0x4e4>)
 80019ae:	f00a f8bb 	bl	800bb28 <siprintf>
		  send_uart(buffer);
 80019b2:	480e      	ldr	r0, [pc, #56]	; (80019ec <main+0x4e4>)
 80019b4:	f7ff fc74 	bl	80012a0 <send_uart>
		  clear_buffer();
 80019b8:	f7ff fc56 	bl	8001268 <clear_buffer>
		  uart_rx_flag = 0;
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <main+0x4e8>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]

	  }

	  get_time();  //print RTC
 80019c2:	f7ff fd63 	bl	800148c <get_time>
	  HAL_Delay(250);
 80019c6:	20fa      	movs	r0, #250	; 0xfa
 80019c8:	f000 fc3c 	bl	8002244 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3); //toggle status LED
 80019cc:	e77d      	b.n	80018ca <main+0x3c2>
 80019ce:	bf00      	nop
 80019d0:	2000180c 	.word	0x2000180c
 80019d4:	200017fc 	.word	0x200017fc
 80019d8:	200018a8 	.word	0x200018a8
 80019dc:	200013a8 	.word	0x200013a8
 80019e0:	200000a8 	.word	0x200000a8
 80019e4:	20001818 	.word	0x20001818
 80019e8:	0800c6fc 	.word	0x0800c6fc
 80019ec:	200013dc 	.word	0x200013dc
 80019f0:	200000ac 	.word	0x200000ac
 80019f4:	200018e0 	.word	0x200018e0
 80019f8:	0800c724 	.word	0x0800c724

080019fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b09e      	sub	sp, #120	; 0x78
 8001a00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a02:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a06:	2228      	movs	r2, #40	; 0x28
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f00a f884 	bl	800bb18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a10:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a20:	463b      	mov	r3, r7
 8001a22:	223c      	movs	r2, #60	; 0x3c
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f00a f876 	bl	800bb18 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a2c:	f001 fdae 	bl	800358c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001a30:	4b26      	ldr	r3, [pc, #152]	; (8001acc <SystemClock_Config+0xd0>)
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	4a25      	ldr	r2, [pc, #148]	; (8001acc <SystemClock_Config+0xd0>)
 8001a36:	f023 0318 	bic.w	r3, r3, #24
 8001a3a:	6213      	str	r3, [r2, #32]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001a3c:	2305      	movs	r3, #5
 8001a3e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a44:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a46:	2300      	movs	r3, #0
 8001a48:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a52:	2302      	movs	r3, #2
 8001a54:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a5a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a5c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a60:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a62:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a66:	4618      	mov	r0, r3
 8001a68:	f001 fda0 	bl	80035ac <HAL_RCC_OscConfig>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001a72:	f000 f96f 	bl	8001d54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a76:	230f      	movs	r3, #15
 8001a78:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a86:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a8c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a90:	2102      	movs	r1, #2
 8001a92:	4618      	mov	r0, r3
 8001a94:	f002 fc92 	bl	80043bc <HAL_RCC_ClockConfig>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001a9e:	f000 f959 	bl	8001d54 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <SystemClock_Config+0xd4>)
 8001aa4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001aaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aae:	607b      	str	r3, [r7, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab0:	463b      	mov	r3, r7
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f002 feb8 	bl	8004828 <HAL_RCCEx_PeriphCLKConfig>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001abe:	f000 f949 	bl	8001d54 <Error_Handler>
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	3778      	adds	r7, #120	; 0x78
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	00010002 	.word	0x00010002

08001ad4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	; 0x28
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001ada:	4b26      	ldr	r3, [pc, #152]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001adc:	4a26      	ldr	r2, [pc, #152]	; (8001b78 <MX_CAN_Init+0xa4>)
 8001ade:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 18;
 8001ae0:	4b24      	ldr	r3, [pc, #144]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001ae2:	2212      	movs	r2, #18
 8001ae4:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001ae6:	4b23      	ldr	r3, [pc, #140]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001aec:	4b21      	ldr	r3, [pc, #132]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001af2:	4b20      	ldr	r3, [pc, #128]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001af4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001af8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001afa:	4b1e      	ldr	r3, [pc, #120]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001b00:	4b1c      	ldr	r3, [pc, #112]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001b06:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001b0c:	4b19      	ldr	r3, [pc, #100]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001b12:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001b18:	4b16      	ldr	r3, [pc, #88]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001b1e:	4b15      	ldr	r3, [pc, #84]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001b24:	4813      	ldr	r0, [pc, #76]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001b26:	f000 fbb1 	bl	800228c <HAL_CAN_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001b30:	f000 f910 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  //CAN filter settings
  CAN_FilterTypeDef canfilterConfig;

  canfilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8001b34:	2301      	movs	r3, #1
 8001b36:	623b      	str	r3, [r7, #32]
  canfilterConfig.FilterBank = 11;
 8001b38:	230b      	movs	r3, #11
 8001b3a:	617b      	str	r3, [r7, #20]
  canfilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	613b      	str	r3, [r7, #16]
  canfilterConfig.FilterIdHigh = 0x103<<5;
 8001b40:	f242 0360 	movw	r3, #8288	; 0x2060
 8001b44:	603b      	str	r3, [r7, #0]
  canfilterConfig.FilterIdLow = 0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	607b      	str	r3, [r7, #4]
  canfilterConfig.FilterMaskIdHigh = 0x103<<5;
 8001b4a:	f242 0360 	movw	r3, #8288	; 0x2060
 8001b4e:	60bb      	str	r3, [r7, #8]
  canfilterConfig.FilterMaskIdLow = 0x0000;
 8001b50:	2300      	movs	r3, #0
 8001b52:	60fb      	str	r3, [r7, #12]
  canfilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001b54:	2300      	movs	r3, #0
 8001b56:	61bb      	str	r3, [r7, #24]
  canfilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	61fb      	str	r3, [r7, #28]
  canfilterConfig.SlaveStartFilterBank = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &canfilterConfig);
 8001b60:	463b      	mov	r3, r7
 8001b62:	4619      	mov	r1, r3
 8001b64:	4803      	ldr	r0, [pc, #12]	; (8001b74 <MX_CAN_Init+0xa0>)
 8001b66:	f000 fc8c 	bl	8002482 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 8001b6a:	bf00      	nop
 8001b6c:	3728      	adds	r7, #40	; 0x28
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	200013a8 	.word	0x200013a8
 8001b78:	40006400 	.word	0x40006400

08001b7c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b80:	4b0f      	ldr	r3, [pc, #60]	; (8001bc0 <MX_RTC_Init+0x44>)
 8001b82:	4a10      	ldr	r2, [pc, #64]	; (8001bc4 <MX_RTC_Init+0x48>)
 8001b84:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <MX_RTC_Init+0x44>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <MX_RTC_Init+0x44>)
 8001b8e:	227f      	movs	r2, #127	; 0x7f
 8001b90:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001b92:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <MX_RTC_Init+0x44>)
 8001b94:	22ff      	movs	r2, #255	; 0xff
 8001b96:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b98:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <MX_RTC_Init+0x44>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001b9e:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <MX_RTC_Init+0x44>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001ba4:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <MX_RTC_Init+0x44>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001baa:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <MX_RTC_Init+0x44>)
 8001bac:	f002 ffec 	bl	8004b88 <HAL_RTC_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001bb6:	f000 f8cd 	bl	8001d54 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */



}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	200017dc 	.word	0x200017dc
 8001bc4:	40002800 	.word	0x40002800

08001bc8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001bcc:	4b1b      	ldr	r3, [pc, #108]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001bce:	4a1c      	ldr	r2, [pc, #112]	; (8001c40 <MX_SPI2_Init+0x78>)
 8001bd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001bd2:	4b1a      	ldr	r3, [pc, #104]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001bd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001bda:	4b18      	ldr	r3, [pc, #96]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001be0:	4b16      	ldr	r3, [pc, #88]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001be2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001be6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001be8:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bee:	4b13      	ldr	r3, [pc, #76]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001bf4:	4b11      	ldr	r3, [pc, #68]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001bf6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bfa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001bfc:	4b0f      	ldr	r3, [pc, #60]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001bfe:	2208      	movs	r2, #8
 8001c00:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c02:	4b0e      	ldr	r3, [pc, #56]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c08:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c0e:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001c14:	4b09      	ldr	r3, [pc, #36]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001c16:	2207      	movs	r2, #7
 8001c18:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c1a:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001c22:	2208      	movs	r2, #8
 8001c24:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c26:	4805      	ldr	r0, [pc, #20]	; (8001c3c <MX_SPI2_Init+0x74>)
 8001c28:	f003 fb12 	bl	8005250 <HAL_SPI_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001c32:	f000 f88f 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	200002f4 	.word	0x200002f4
 8001c40:	40003800 	.word	0x40003800

08001c44 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c48:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c4a:	4a15      	ldr	r2, [pc, #84]	; (8001ca0 <MX_USART2_UART_Init+0x5c>)
 8001c4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c4e:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c56:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c5c:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c6a:	220c      	movs	r2, #12
 8001c6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c74:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c7a:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c80:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c86:	4805      	ldr	r0, [pc, #20]	; (8001c9c <MX_USART2_UART_Init+0x58>)
 8001c88:	f004 f872 	bl	8005d70 <HAL_UART_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c92:	f000 f85f 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20001820 	.word	0x20001820
 8001ca0:	40004400 	.word	0x40004400

08001ca4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08a      	sub	sp, #40	; 0x28
 8001ca8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]
 8001cb4:	609a      	str	r2, [r3, #8]
 8001cb6:	60da      	str	r2, [r3, #12]
 8001cb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cba:	4b24      	ldr	r3, [pc, #144]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	4a23      	ldr	r2, [pc, #140]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001cc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001cc4:	6153      	str	r3, [r2, #20]
 8001cc6:	4b21      	ldr	r3, [pc, #132]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cd2:	4b1e      	ldr	r3, [pc, #120]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001cd4:	695b      	ldr	r3, [r3, #20]
 8001cd6:	4a1d      	ldr	r2, [pc, #116]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001cd8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cdc:	6153      	str	r3, [r2, #20]
 8001cde:	4b1b      	ldr	r3, [pc, #108]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001ce0:	695b      	ldr	r3, [r3, #20]
 8001ce2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cea:	4b18      	ldr	r3, [pc, #96]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	4a17      	ldr	r2, [pc, #92]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cf4:	6153      	str	r3, [r2, #20]
 8001cf6:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d02:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	4a11      	ldr	r2, [pc, #68]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001d08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d0c:	6153      	str	r3, [r2, #20]
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <MX_GPIO_Init+0xa8>)
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_3, GPIO_PIN_RESET);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f641 4108 	movw	r1, #7176	; 0x1c08
 8001d20:	480b      	ldr	r0, [pc, #44]	; (8001d50 <MX_GPIO_Init+0xac>)
 8001d22:	f001 fc01 	bl	8003528 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10 PB11 PB12 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_3;
 8001d26:	f641 4308 	movw	r3, #7176	; 0x1c08
 8001d2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d34:	2300      	movs	r3, #0
 8001d36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d38:	f107 0314 	add.w	r3, r7, #20
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4804      	ldr	r0, [pc, #16]	; (8001d50 <MX_GPIO_Init+0xac>)
 8001d40:	f001 fa78 	bl	8003234 <HAL_GPIO_Init>

}
 8001d44:	bf00      	nop
 8001d46:	3728      	adds	r7, #40	; 0x28
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	48000400 	.word	0x48000400

08001d54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d58:	b672      	cpsid	i
}
 8001d5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d5c:	e7fe      	b.n	8001d5c <Error_Handler+0x8>
	...

08001d60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d66:	4b0f      	ldr	r3, [pc, #60]	; (8001da4 <HAL_MspInit+0x44>)
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	4a0e      	ldr	r2, [pc, #56]	; (8001da4 <HAL_MspInit+0x44>)
 8001d6c:	f043 0301 	orr.w	r3, r3, #1
 8001d70:	6193      	str	r3, [r2, #24]
 8001d72:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <HAL_MspInit+0x44>)
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7e:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <HAL_MspInit+0x44>)
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	4a08      	ldr	r2, [pc, #32]	; (8001da4 <HAL_MspInit+0x44>)
 8001d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d88:	61d3      	str	r3, [r2, #28]
 8001d8a:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <HAL_MspInit+0x44>)
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d92:	603b      	str	r3, [r7, #0]
 8001d94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	40021000 	.word	0x40021000

08001da8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	; 0x28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a1c      	ldr	r2, [pc, #112]	; (8001e38 <HAL_CAN_MspInit+0x90>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d131      	bne.n	8001e2e <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001dca:	4b1c      	ldr	r3, [pc, #112]	; (8001e3c <HAL_CAN_MspInit+0x94>)
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	4a1b      	ldr	r2, [pc, #108]	; (8001e3c <HAL_CAN_MspInit+0x94>)
 8001dd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dd4:	61d3      	str	r3, [r2, #28]
 8001dd6:	4b19      	ldr	r3, [pc, #100]	; (8001e3c <HAL_CAN_MspInit+0x94>)
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	4b16      	ldr	r3, [pc, #88]	; (8001e3c <HAL_CAN_MspInit+0x94>)
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	4a15      	ldr	r2, [pc, #84]	; (8001e3c <HAL_CAN_MspInit+0x94>)
 8001de8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dec:	6153      	str	r3, [r2, #20]
 8001dee:	4b13      	ldr	r3, [pc, #76]	; (8001e3c <HAL_CAN_MspInit+0x94>)
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001dfa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001dfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e00:	2302      	movs	r3, #2
 8001e02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001e0c:	2309      	movs	r3, #9
 8001e0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e10:	f107 0314 	add.w	r3, r7, #20
 8001e14:	4619      	mov	r1, r3
 8001e16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e1a:	f001 fa0b 	bl	8003234 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2100      	movs	r1, #0
 8001e22:	2014      	movs	r0, #20
 8001e24:	f001 f959 	bl	80030da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001e28:	2014      	movs	r0, #20
 8001e2a:	f001 f972 	bl	8003112 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8001e2e:	bf00      	nop
 8001e30:	3728      	adds	r7, #40	; 0x28
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40006400 	.word	0x40006400
 8001e3c:	40021000 	.word	0x40021000

08001e40 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	; (8001e84 <HAL_RTC_MspInit+0x44>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d111      	bne.n	8001e76 <HAL_RTC_MspInit+0x36>
 8001e52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e56:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	fa93 f3a3 	rbit	r3, r3
 8001e5e:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e60:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e62:	fab3 f383 	clz	r3, r3
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <HAL_RTC_MspInit+0x48>)
 8001e6c:	4413      	add	r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	461a      	mov	r2, r3
 8001e72:	2301      	movs	r3, #1
 8001e74:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001e76:	bf00      	nop
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	40002800 	.word	0x40002800
 8001e88:	10908100 	.word	0x10908100

08001e8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	; 0x28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a17      	ldr	r2, [pc, #92]	; (8001f08 <HAL_SPI_MspInit+0x7c>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d128      	bne.n	8001f00 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001eae:	4b17      	ldr	r3, [pc, #92]	; (8001f0c <HAL_SPI_MspInit+0x80>)
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	4a16      	ldr	r2, [pc, #88]	; (8001f0c <HAL_SPI_MspInit+0x80>)
 8001eb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eb8:	61d3      	str	r3, [r2, #28]
 8001eba:	4b14      	ldr	r3, [pc, #80]	; (8001f0c <HAL_SPI_MspInit+0x80>)
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ec2:	613b      	str	r3, [r7, #16]
 8001ec4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec6:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <HAL_SPI_MspInit+0x80>)
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	4a10      	ldr	r2, [pc, #64]	; (8001f0c <HAL_SPI_MspInit+0x80>)
 8001ecc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ed0:	6153      	str	r3, [r2, #20]
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_SPI_MspInit+0x80>)
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001ede:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eec:	2303      	movs	r3, #3
 8001eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ef0:	2305      	movs	r3, #5
 8001ef2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef4:	f107 0314 	add.w	r3, r7, #20
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4805      	ldr	r0, [pc, #20]	; (8001f10 <HAL_SPI_MspInit+0x84>)
 8001efc:	f001 f99a 	bl	8003234 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001f00:	bf00      	nop
 8001f02:	3728      	adds	r7, #40	; 0x28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40003800 	.word	0x40003800
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	48000400 	.word	0x48000400

08001f14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08a      	sub	sp, #40	; 0x28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	609a      	str	r2, [r3, #8]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a1b      	ldr	r2, [pc, #108]	; (8001fa0 <HAL_UART_MspInit+0x8c>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d130      	bne.n	8001f98 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f36:	4b1b      	ldr	r3, [pc, #108]	; (8001fa4 <HAL_UART_MspInit+0x90>)
 8001f38:	69db      	ldr	r3, [r3, #28]
 8001f3a:	4a1a      	ldr	r2, [pc, #104]	; (8001fa4 <HAL_UART_MspInit+0x90>)
 8001f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f40:	61d3      	str	r3, [r2, #28]
 8001f42:	4b18      	ldr	r3, [pc, #96]	; (8001fa4 <HAL_UART_MspInit+0x90>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4e:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <HAL_UART_MspInit+0x90>)
 8001f50:	695b      	ldr	r3, [r3, #20]
 8001f52:	4a14      	ldr	r2, [pc, #80]	; (8001fa4 <HAL_UART_MspInit+0x90>)
 8001f54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f58:	6153      	str	r3, [r2, #20]
 8001f5a:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <HAL_UART_MspInit+0x90>)
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f66:	230c      	movs	r3, #12
 8001f68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f72:	2303      	movs	r3, #3
 8001f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f76:	2307      	movs	r3, #7
 8001f78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7a:	f107 0314 	add.w	r3, r7, #20
 8001f7e:	4619      	mov	r1, r3
 8001f80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f84:	f001 f956 	bl	8003234 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	2026      	movs	r0, #38	; 0x26
 8001f8e:	f001 f8a4 	bl	80030da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f92:	2026      	movs	r0, #38	; 0x26
 8001f94:	f001 f8bd 	bl	8003112 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f98:	bf00      	nop
 8001f9a:	3728      	adds	r7, #40	; 0x28
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40004400 	.word	0x40004400
 8001fa4:	40021000 	.word	0x40021000

08001fa8 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint16_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8001fac:	4b0e      	ldr	r3, [pc, #56]	; (8001fe8 <SDTimer_Handler+0x40>)
 8001fae:	881b      	ldrh	r3, [r3, #0]
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d006      	beq.n	8001fc4 <SDTimer_Handler+0x1c>
    Timer1--;
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <SDTimer_Handler+0x40>)
 8001fb8:	881b      	ldrh	r3, [r3, #0]
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	4b09      	ldr	r3, [pc, #36]	; (8001fe8 <SDTimer_Handler+0x40>)
 8001fc2:	801a      	strh	r2, [r3, #0]

  if(Timer2 > 0)
 8001fc4:	4b09      	ldr	r3, [pc, #36]	; (8001fec <SDTimer_Handler+0x44>)
 8001fc6:	881b      	ldrh	r3, [r3, #0]
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d006      	beq.n	8001fdc <SDTimer_Handler+0x34>
    Timer2--;
 8001fce:	4b07      	ldr	r3, [pc, #28]	; (8001fec <SDTimer_Handler+0x44>)
 8001fd0:	881b      	ldrh	r3, [r3, #0]
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	4b04      	ldr	r3, [pc, #16]	; (8001fec <SDTimer_Handler+0x44>)
 8001fda:	801a      	strh	r2, [r3, #0]
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	2000291c 	.word	0x2000291c
 8001fec:	2000291a 	.word	0x2000291a

08001ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ff4:	e7fe      	b.n	8001ff4 <NMI_Handler+0x4>

08001ff6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ffa:	e7fe      	b.n	8001ffa <HardFault_Handler+0x4>

08001ffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002000:	e7fe      	b.n	8002000 <MemManage_Handler+0x4>

08002002 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002002:	b480      	push	{r7}
 8002004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002006:	e7fe      	b.n	8002006 <BusFault_Handler+0x4>

08002008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800200c:	e7fe      	b.n	800200c <UsageFault_Handler+0x4>

0800200e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800200e:	b480      	push	{r7}
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800202a:	b480      	push	{r7}
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 800203c:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <SysTick_Handler+0x30>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	b2db      	uxtb	r3, r3
 8002042:	3301      	adds	r3, #1
 8002044:	b2da      	uxtb	r2, r3
 8002046:	4b08      	ldr	r3, [pc, #32]	; (8002068 <SysTick_Handler+0x30>)
 8002048:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >=10)
 800204a:	4b07      	ldr	r3, [pc, #28]	; (8002068 <SysTick_Handler+0x30>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b09      	cmp	r3, #9
 8002052:	d904      	bls.n	800205e <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 8002054:	4b04      	ldr	r3, [pc, #16]	; (8002068 <SysTick_Handler+0x30>)
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 800205a:	f7ff ffa5 	bl	8001fa8 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800205e:	f000 f8d1 	bl	8002204 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	200000b0 	.word	0x200000b0

0800206c <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002070:	4802      	ldr	r0, [pc, #8]	; (800207c <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8002072:	f000 fd27 	bl	8002ac4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	200013a8 	.word	0x200013a8

08002080 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002084:	4802      	ldr	r0, [pc, #8]	; (8002090 <USART2_IRQHandler+0x10>)
 8002086:	f003 ffa3 	bl	8005fd0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20001820 	.word	0x20001820

08002094 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800209c:	4a14      	ldr	r2, [pc, #80]	; (80020f0 <_sbrk+0x5c>)
 800209e:	4b15      	ldr	r3, [pc, #84]	; (80020f4 <_sbrk+0x60>)
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a8:	4b13      	ldr	r3, [pc, #76]	; (80020f8 <_sbrk+0x64>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d102      	bne.n	80020b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020b0:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <_sbrk+0x64>)
 80020b2:	4a12      	ldr	r2, [pc, #72]	; (80020fc <_sbrk+0x68>)
 80020b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020b6:	4b10      	ldr	r3, [pc, #64]	; (80020f8 <_sbrk+0x64>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4413      	add	r3, r2
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d207      	bcs.n	80020d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020c4:	f009 fcf0 	bl	800baa8 <__errno>
 80020c8:	4603      	mov	r3, r0
 80020ca:	220c      	movs	r2, #12
 80020cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
 80020d2:	e009      	b.n	80020e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020d4:	4b08      	ldr	r3, [pc, #32]	; (80020f8 <_sbrk+0x64>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020da:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <_sbrk+0x64>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4413      	add	r3, r2
 80020e2:	4a05      	ldr	r2, [pc, #20]	; (80020f8 <_sbrk+0x64>)
 80020e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020e6:	68fb      	ldr	r3, [r7, #12]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3718      	adds	r7, #24
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	2000a000 	.word	0x2000a000
 80020f4:	00000400 	.word	0x00000400
 80020f8:	200000b4 	.word	0x200000b4
 80020fc:	20004998 	.word	0x20004998

08002100 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <SystemInit+0x20>)
 8002106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800210a:	4a05      	ldr	r2, [pc, #20]	; (8002120 <SystemInit+0x20>)
 800210c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002124:	f8df d034 	ldr.w	sp, [pc, #52]	; 800215c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002128:	480d      	ldr	r0, [pc, #52]	; (8002160 <LoopForever+0x6>)
  ldr r1, =_edata
 800212a:	490e      	ldr	r1, [pc, #56]	; (8002164 <LoopForever+0xa>)
  ldr r2, =_sidata
 800212c:	4a0e      	ldr	r2, [pc, #56]	; (8002168 <LoopForever+0xe>)
  movs r3, #0
 800212e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002130:	e002      	b.n	8002138 <LoopCopyDataInit>

08002132 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002132:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002134:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002136:	3304      	adds	r3, #4

08002138 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002138:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800213a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800213c:	d3f9      	bcc.n	8002132 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800213e:	4a0b      	ldr	r2, [pc, #44]	; (800216c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002140:	4c0b      	ldr	r4, [pc, #44]	; (8002170 <LoopForever+0x16>)
  movs r3, #0
 8002142:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002144:	e001      	b.n	800214a <LoopFillZerobss>

08002146 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002146:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002148:	3204      	adds	r2, #4

0800214a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800214a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800214c:	d3fb      	bcc.n	8002146 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800214e:	f7ff ffd7 	bl	8002100 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002152:	f009 fcaf 	bl	800bab4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002156:	f7ff f9d7 	bl	8001508 <main>

0800215a <LoopForever>:

LoopForever:
    b LoopForever
 800215a:	e7fe      	b.n	800215a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800215c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002164:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8002168:	0800cd4c 	.word	0x0800cd4c
  ldr r2, =_sbss
 800216c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8002170:	20004998 	.word	0x20004998

08002174 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002174:	e7fe      	b.n	8002174 <ADC1_2_IRQHandler>
	...

08002178 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800217c:	4b08      	ldr	r3, [pc, #32]	; (80021a0 <HAL_Init+0x28>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a07      	ldr	r2, [pc, #28]	; (80021a0 <HAL_Init+0x28>)
 8002182:	f043 0310 	orr.w	r3, r3, #16
 8002186:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002188:	2003      	movs	r0, #3
 800218a:	f000 ff9b 	bl	80030c4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800218e:	200f      	movs	r0, #15
 8002190:	f000 f808 	bl	80021a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002194:	f7ff fde4 	bl	8001d60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40022000 	.word	0x40022000

080021a4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021ac:	4b12      	ldr	r3, [pc, #72]	; (80021f8 <HAL_InitTick+0x54>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	4b12      	ldr	r3, [pc, #72]	; (80021fc <HAL_InitTick+0x58>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	4619      	mov	r1, r3
 80021b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80021be:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 ffb3 	bl	800312e <HAL_SYSTICK_Config>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e00e      	b.n	80021f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2b0f      	cmp	r3, #15
 80021d6:	d80a      	bhi.n	80021ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021d8:	2200      	movs	r2, #0
 80021da:	6879      	ldr	r1, [r7, #4]
 80021dc:	f04f 30ff 	mov.w	r0, #4294967295
 80021e0:	f000 ff7b 	bl	80030da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021e4:	4a06      	ldr	r2, [pc, #24]	; (8002200 <HAL_InitTick+0x5c>)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80021ea:	2300      	movs	r3, #0
 80021ec:	e000      	b.n	80021f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20000004 	.word	0x20000004
 80021fc:	2000000c 	.word	0x2000000c
 8002200:	20000008 	.word	0x20000008

08002204 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <HAL_IncTick+0x20>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	461a      	mov	r2, r3
 800220e:	4b06      	ldr	r3, [pc, #24]	; (8002228 <HAL_IncTick+0x24>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4413      	add	r3, r2
 8002214:	4a04      	ldr	r2, [pc, #16]	; (8002228 <HAL_IncTick+0x24>)
 8002216:	6013      	str	r3, [r2, #0]
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	2000000c 	.word	0x2000000c
 8002228:	20002920 	.word	0x20002920

0800222c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return uwTick;  
 8002230:	4b03      	ldr	r3, [pc, #12]	; (8002240 <HAL_GetTick+0x14>)
 8002232:	681b      	ldr	r3, [r3, #0]
}
 8002234:	4618      	mov	r0, r3
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	20002920 	.word	0x20002920

08002244 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800224c:	f7ff ffee 	bl	800222c <HAL_GetTick>
 8002250:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800225c:	d005      	beq.n	800226a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800225e:	4b0a      	ldr	r3, [pc, #40]	; (8002288 <HAL_Delay+0x44>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	461a      	mov	r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	4413      	add	r3, r2
 8002268:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800226a:	bf00      	nop
 800226c:	f7ff ffde 	bl	800222c <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	429a      	cmp	r2, r3
 800227a:	d8f7      	bhi.n	800226c <HAL_Delay+0x28>
  {
  }
}
 800227c:	bf00      	nop
 800227e:	bf00      	nop
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	2000000c 	.word	0x2000000c

0800228c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0ed      	b.n	800247a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d102      	bne.n	80022b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff fd7c 	bl	8001da8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f042 0201 	orr.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022c0:	f7ff ffb4 	bl	800222c <HAL_GetTick>
 80022c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022c6:	e012      	b.n	80022ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022c8:	f7ff ffb0 	bl	800222c <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b0a      	cmp	r3, #10
 80022d4:	d90b      	bls.n	80022ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2205      	movs	r2, #5
 80022e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e0c5      	b.n	800247a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0e5      	beq.n	80022c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0202 	bic.w	r2, r2, #2
 800230a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800230c:	f7ff ff8e 	bl	800222c <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002312:	e012      	b.n	800233a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002314:	f7ff ff8a 	bl	800222c <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b0a      	cmp	r3, #10
 8002320:	d90b      	bls.n	800233a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002326:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2205      	movs	r2, #5
 8002332:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e09f      	b.n	800247a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1e5      	bne.n	8002314 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7e1b      	ldrb	r3, [r3, #24]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d108      	bne.n	8002362 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	e007      	b.n	8002372 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002370:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	7e5b      	ldrb	r3, [r3, #25]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d108      	bne.n	800238c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	e007      	b.n	800239c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800239a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	7e9b      	ldrb	r3, [r3, #26]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d108      	bne.n	80023b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0220 	orr.w	r2, r2, #32
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	e007      	b.n	80023c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f022 0220 	bic.w	r2, r2, #32
 80023c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	7edb      	ldrb	r3, [r3, #27]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d108      	bne.n	80023e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0210 	bic.w	r2, r2, #16
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	e007      	b.n	80023f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f042 0210 	orr.w	r2, r2, #16
 80023ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	7f1b      	ldrb	r3, [r3, #28]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d108      	bne.n	800240a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0208 	orr.w	r2, r2, #8
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	e007      	b.n	800241a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0208 	bic.w	r2, r2, #8
 8002418:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	7f5b      	ldrb	r3, [r3, #29]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d108      	bne.n	8002434 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f042 0204 	orr.w	r2, r2, #4
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	e007      	b.n	8002444 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0204 	bic.w	r2, r2, #4
 8002442:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	431a      	orrs	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	ea42 0103 	orr.w	r1, r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	1e5a      	subs	r2, r3, #1
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	430a      	orrs	r2, r1
 8002468:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002482:	b480      	push	{r7}
 8002484:	b087      	sub	sp, #28
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
 800248a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002498:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800249a:	7cfb      	ldrb	r3, [r7, #19]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d003      	beq.n	80024a8 <HAL_CAN_ConfigFilter+0x26>
 80024a0:	7cfb      	ldrb	r3, [r7, #19]
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	f040 80aa 	bne.w	80025fc <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80024ae:	f043 0201 	orr.w	r2, r3, #1
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	695b      	ldr	r3, [r3, #20]
 80024bc:	f003 031f 	and.w	r3, r3, #31
 80024c0:	2201      	movs	r2, #1
 80024c2:	fa02 f303 	lsl.w	r3, r2, r3
 80024c6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	43db      	mvns	r3, r3
 80024d2:	401a      	ands	r2, r3
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d123      	bne.n	800252a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	43db      	mvns	r3, r3
 80024ec:	401a      	ands	r2, r3
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002504:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	3248      	adds	r2, #72	; 0x48
 800250a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800251e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002520:	6979      	ldr	r1, [r7, #20]
 8002522:	3348      	adds	r3, #72	; 0x48
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	440b      	add	r3, r1
 8002528:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d122      	bne.n	8002578 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	431a      	orrs	r2, r3
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800254e:	683a      	ldr	r2, [r7, #0]
 8002550:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002552:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	3248      	adds	r2, #72	; 0x48
 8002558:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800256c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800256e:	6979      	ldr	r1, [r7, #20]
 8002570:	3348      	adds	r3, #72	; 0x48
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	440b      	add	r3, r1
 8002576:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d109      	bne.n	8002594 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	43db      	mvns	r3, r3
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002592:	e007      	b.n	80025a4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	431a      	orrs	r2, r3
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d109      	bne.n	80025c0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	43db      	mvns	r3, r3
 80025b6:	401a      	ands	r2, r3
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80025be:	e007      	b.n	80025d0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	431a      	orrs	r2, r3
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d107      	bne.n	80025e8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	431a      	orrs	r2, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025ee:	f023 0201 	bic.w	r2, r3, #1
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80025f8:	2300      	movs	r3, #0
 80025fa:	e006      	b.n	800260a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002600:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
  }
}
 800260a:	4618      	mov	r0, r3
 800260c:	371c      	adds	r7, #28
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b084      	sub	sp, #16
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b01      	cmp	r3, #1
 8002628:	d12e      	bne.n	8002688 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2202      	movs	r2, #2
 800262e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 0201 	bic.w	r2, r2, #1
 8002640:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002642:	f7ff fdf3 	bl	800222c <HAL_GetTick>
 8002646:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002648:	e012      	b.n	8002670 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800264a:	f7ff fdef 	bl	800222c <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b0a      	cmp	r3, #10
 8002656:	d90b      	bls.n	8002670 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2205      	movs	r2, #5
 8002668:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e012      	b.n	8002696 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1e5      	bne.n	800264a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002684:	2300      	movs	r3, #0
 8002686:	e006      	b.n	8002696 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
  }
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800269e:	b480      	push	{r7}
 80026a0:	b089      	sub	sp, #36	; 0x24
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	60f8      	str	r0, [r7, #12]
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	607a      	str	r2, [r7, #4]
 80026aa:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026b2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80026bc:	7ffb      	ldrb	r3, [r7, #31]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d003      	beq.n	80026ca <HAL_CAN_AddTxMessage+0x2c>
 80026c2:	7ffb      	ldrb	r3, [r7, #31]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	f040 80b8 	bne.w	800283a <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10a      	bne.n	80026ea <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d105      	bne.n	80026ea <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f000 80a0 	beq.w	800282a <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	0e1b      	lsrs	r3, r3, #24
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d907      	bls.n	800270a <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e09e      	b.n	8002848 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800270a:	2201      	movs	r2, #1
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	409a      	lsls	r2, r3
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10d      	bne.n	8002738 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002726:	68f9      	ldr	r1, [r7, #12]
 8002728:	6809      	ldr	r1, [r1, #0]
 800272a:	431a      	orrs	r2, r3
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	3318      	adds	r3, #24
 8002730:	011b      	lsls	r3, r3, #4
 8002732:	440b      	add	r3, r1
 8002734:	601a      	str	r2, [r3, #0]
 8002736:	e00f      	b.n	8002758 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002742:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002748:	68f9      	ldr	r1, [r7, #12]
 800274a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800274c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	3318      	adds	r3, #24
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	440b      	add	r3, r1
 8002756:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6819      	ldr	r1, [r3, #0]
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	691a      	ldr	r2, [r3, #16]
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	3318      	adds	r3, #24
 8002764:	011b      	lsls	r3, r3, #4
 8002766:	440b      	add	r3, r1
 8002768:	3304      	adds	r3, #4
 800276a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	7d1b      	ldrb	r3, [r3, #20]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d111      	bne.n	8002798 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	3318      	adds	r3, #24
 800277c:	011b      	lsls	r3, r3, #4
 800277e:	4413      	add	r3, r2
 8002780:	3304      	adds	r3, #4
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	6811      	ldr	r1, [r2, #0]
 8002788:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	3318      	adds	r3, #24
 8002790:	011b      	lsls	r3, r3, #4
 8002792:	440b      	add	r3, r1
 8002794:	3304      	adds	r3, #4
 8002796:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3307      	adds	r3, #7
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	061a      	lsls	r2, r3, #24
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	3306      	adds	r3, #6
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	041b      	lsls	r3, r3, #16
 80027a8:	431a      	orrs	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3305      	adds	r3, #5
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	021b      	lsls	r3, r3, #8
 80027b2:	4313      	orrs	r3, r2
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	3204      	adds	r2, #4
 80027b8:	7812      	ldrb	r2, [r2, #0]
 80027ba:	4610      	mov	r0, r2
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	6811      	ldr	r1, [r2, #0]
 80027c0:	ea43 0200 	orr.w	r2, r3, r0
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	011b      	lsls	r3, r3, #4
 80027c8:	440b      	add	r3, r1
 80027ca:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80027ce:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3303      	adds	r3, #3
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	061a      	lsls	r2, r3, #24
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3302      	adds	r3, #2
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	041b      	lsls	r3, r3, #16
 80027e0:	431a      	orrs	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	3301      	adds	r3, #1
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	021b      	lsls	r3, r3, #8
 80027ea:	4313      	orrs	r3, r2
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	7812      	ldrb	r2, [r2, #0]
 80027f0:	4610      	mov	r0, r2
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	6811      	ldr	r1, [r2, #0]
 80027f6:	ea43 0200 	orr.w	r2, r3, r0
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	440b      	add	r3, r1
 8002800:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002804:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	3318      	adds	r3, #24
 800280e:	011b      	lsls	r3, r3, #4
 8002810:	4413      	add	r3, r2
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	6811      	ldr	r1, [r2, #0]
 8002818:	f043 0201 	orr.w	r2, r3, #1
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	3318      	adds	r3, #24
 8002820:	011b      	lsls	r3, r3, #4
 8002822:	440b      	add	r3, r1
 8002824:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002826:	2300      	movs	r3, #0
 8002828:	e00e      	b.n	8002848 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e006      	b.n	8002848 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
  }
}
 8002848:	4618      	mov	r0, r3
 800284a:	3724      	adds	r7, #36	; 0x24
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002854:	b480      	push	{r7}
 8002856:	b087      	sub	sp, #28
 8002858:	af00      	add	r7, sp, #0
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
 8002860:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002868:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800286a:	7dfb      	ldrb	r3, [r7, #23]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d003      	beq.n	8002878 <HAL_CAN_GetRxMessage+0x24>
 8002870:	7dfb      	ldrb	r3, [r7, #23]
 8002872:	2b02      	cmp	r3, #2
 8002874:	f040 80f3 	bne.w	8002a5e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10e      	bne.n	800289c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	f003 0303 	and.w	r3, r3, #3
 8002888:	2b00      	cmp	r3, #0
 800288a:	d116      	bne.n	80028ba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002890:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0e7      	b.n	8002a6c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d107      	bne.n	80028ba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ae:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e0d8      	b.n	8002a6c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	331b      	adds	r3, #27
 80028c2:	011b      	lsls	r3, r3, #4
 80028c4:	4413      	add	r3, r2
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0204 	and.w	r2, r3, #4
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10c      	bne.n	80028f2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	331b      	adds	r3, #27
 80028e0:	011b      	lsls	r3, r3, #4
 80028e2:	4413      	add	r3, r2
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	0d5b      	lsrs	r3, r3, #21
 80028e8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	e00b      	b.n	800290a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	331b      	adds	r3, #27
 80028fa:	011b      	lsls	r3, r3, #4
 80028fc:	4413      	add	r3, r2
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	08db      	lsrs	r3, r3, #3
 8002902:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	331b      	adds	r3, #27
 8002912:	011b      	lsls	r3, r3, #4
 8002914:	4413      	add	r3, r2
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0202 	and.w	r2, r3, #2
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	331b      	adds	r3, #27
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	4413      	add	r3, r2
 800292c:	3304      	adds	r3, #4
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 020f 	and.w	r2, r3, #15
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	331b      	adds	r3, #27
 8002940:	011b      	lsls	r3, r3, #4
 8002942:	4413      	add	r3, r2
 8002944:	3304      	adds	r3, #4
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	0a1b      	lsrs	r3, r3, #8
 800294a:	b2da      	uxtb	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	331b      	adds	r3, #27
 8002958:	011b      	lsls	r3, r3, #4
 800295a:	4413      	add	r3, r2
 800295c:	3304      	adds	r3, #4
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	0c1b      	lsrs	r3, r3, #16
 8002962:	b29a      	uxth	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	011b      	lsls	r3, r3, #4
 8002970:	4413      	add	r3, r2
 8002972:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	b2da      	uxtb	r2, r3
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	4413      	add	r3, r2
 8002988:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	0a1a      	lsrs	r2, r3, #8
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	3301      	adds	r3, #1
 8002994:	b2d2      	uxtb	r2, r2
 8002996:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	011b      	lsls	r3, r3, #4
 80029a0:	4413      	add	r3, r2
 80029a2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	0c1a      	lsrs	r2, r3, #16
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	3302      	adds	r3, #2
 80029ae:	b2d2      	uxtb	r2, r2
 80029b0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	4413      	add	r3, r2
 80029bc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	0e1a      	lsrs	r2, r3, #24
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	3303      	adds	r3, #3
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	4413      	add	r3, r2
 80029d6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	3304      	adds	r3, #4
 80029e0:	b2d2      	uxtb	r2, r2
 80029e2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	011b      	lsls	r3, r3, #4
 80029ec:	4413      	add	r3, r2
 80029ee:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	0a1a      	lsrs	r2, r3, #8
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	3305      	adds	r3, #5
 80029fa:	b2d2      	uxtb	r2, r2
 80029fc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	011b      	lsls	r3, r3, #4
 8002a06:	4413      	add	r3, r2
 8002a08:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	0c1a      	lsrs	r2, r3, #16
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	3306      	adds	r3, #6
 8002a14:	b2d2      	uxtb	r2, r2
 8002a16:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	011b      	lsls	r3, r3, #4
 8002a20:	4413      	add	r3, r2
 8002a22:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	0e1a      	lsrs	r2, r3, #24
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	3307      	adds	r3, #7
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d108      	bne.n	8002a4a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68da      	ldr	r2, [r3, #12]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f042 0220 	orr.w	r2, r2, #32
 8002a46:	60da      	str	r2, [r3, #12]
 8002a48:	e007      	b.n	8002a5a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	691a      	ldr	r2, [r3, #16]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f042 0220 	orr.w	r2, r2, #32
 8002a58:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	e006      	b.n	8002a6c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a62:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
  }
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	371c      	adds	r7, #28
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a88:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a8a:	7bfb      	ldrb	r3, [r7, #15]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d002      	beq.n	8002a96 <HAL_CAN_ActivateNotification+0x1e>
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d109      	bne.n	8002aaa <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	6959      	ldr	r1, [r3, #20]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	e006      	b.n	8002ab8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
  }
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b08a      	sub	sp, #40	; 0x28
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002acc:	2300      	movs	r3, #0
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002b00:	6a3b      	ldr	r3, [r7, #32]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d07c      	beq.n	8002c04 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d023      	beq.n	8002b5c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f000 f983 	bl	8002e32 <HAL_CAN_TxMailbox0CompleteCallback>
 8002b2c:	e016      	b.n	8002b5c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d004      	beq.n	8002b42 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b3e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b40:	e00c      	b.n	8002b5c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	f003 0308 	and.w	r3, r3, #8
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d004      	beq.n	8002b56 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
 8002b54:	e002      	b.n	8002b5c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f989 	bl	8002e6e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d024      	beq.n	8002bb0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b6e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d003      	beq.n	8002b82 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f963 	bl	8002e46 <HAL_CAN_TxMailbox1CompleteCallback>
 8002b80:	e016      	b.n	8002bb0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d004      	beq.n	8002b96 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002b92:	627b      	str	r3, [r7, #36]	; 0x24
 8002b94:	e00c      	b.n	8002bb0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d004      	beq.n	8002baa <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ba8:	e002      	b.n	8002bb0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f969 	bl	8002e82 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d024      	beq.n	8002c04 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002bc2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f943 	bl	8002e5a <HAL_CAN_TxMailbox2CompleteCallback>
 8002bd4:	e016      	b.n	8002c04 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d004      	beq.n	8002bea <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002be6:	627b      	str	r3, [r7, #36]	; 0x24
 8002be8:	e00c      	b.n	8002c04 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d004      	beq.n	8002bfe <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bfa:	627b      	str	r3, [r7, #36]	; 0x24
 8002bfc:	e002      	b.n	8002c04 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 f949 	bl	8002e96 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	f003 0308 	and.w	r3, r3, #8
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00c      	beq.n	8002c28 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	f003 0310 	and.w	r3, r3, #16
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d007      	beq.n	8002c28 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c1e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2210      	movs	r2, #16
 8002c26:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002c28:	6a3b      	ldr	r3, [r7, #32]
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00b      	beq.n	8002c4a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	f003 0308 	and.w	r3, r3, #8
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d006      	beq.n	8002c4a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2208      	movs	r2, #8
 8002c42:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f930 	bl	8002eaa <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002c4a:	6a3b      	ldr	r3, [r7, #32]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d009      	beq.n	8002c68 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d002      	beq.n	8002c68 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f7fe fba0 	bl	80013a8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002c68:	6a3b      	ldr	r3, [r7, #32]
 8002c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00c      	beq.n	8002c8c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	f003 0310 	and.w	r3, r3, #16
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d007      	beq.n	8002c8c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c82:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2210      	movs	r2, #16
 8002c8a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002c8c:	6a3b      	ldr	r3, [r7, #32]
 8002c8e:	f003 0320 	and.w	r3, r3, #32
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00b      	beq.n	8002cae <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	f003 0308 	and.w	r3, r3, #8
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d006      	beq.n	8002cae <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2208      	movs	r2, #8
 8002ca6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f000 f912 	bl	8002ed2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	f003 0310 	and.w	r3, r3, #16
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d009      	beq.n	8002ccc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d002      	beq.n	8002ccc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f8f9 	bl	8002ebe <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002ccc:	6a3b      	ldr	r3, [r7, #32]
 8002cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00b      	beq.n	8002cee <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d006      	beq.n	8002cee <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2210      	movs	r2, #16
 8002ce6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f8fc 	bl	8002ee6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002cee:	6a3b      	ldr	r3, [r7, #32]
 8002cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00b      	beq.n	8002d10 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	f003 0308 	and.w	r3, r3, #8
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d006      	beq.n	8002d10 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2208      	movs	r2, #8
 8002d08:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 f8f5 	bl	8002efa <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002d10:	6a3b      	ldr	r3, [r7, #32]
 8002d12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d07b      	beq.n	8002e12 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d072      	beq.n	8002e0a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002d24:	6a3b      	ldr	r3, [r7, #32]
 8002d26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d008      	beq.n	8002d40 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d003      	beq.n	8002d40 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3a:	f043 0301 	orr.w	r3, r3, #1
 8002d3e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d40:	6a3b      	ldr	r3, [r7, #32]
 8002d42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d008      	beq.n	8002d5c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d56:	f043 0302 	orr.w	r3, r3, #2
 8002d5a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d008      	beq.n	8002d78 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d003      	beq.n	8002d78 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d72:	f043 0304 	orr.w	r3, r3, #4
 8002d76:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d043      	beq.n	8002e0a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d03e      	beq.n	8002e0a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d92:	2b60      	cmp	r3, #96	; 0x60
 8002d94:	d02b      	beq.n	8002dee <HAL_CAN_IRQHandler+0x32a>
 8002d96:	2b60      	cmp	r3, #96	; 0x60
 8002d98:	d82e      	bhi.n	8002df8 <HAL_CAN_IRQHandler+0x334>
 8002d9a:	2b50      	cmp	r3, #80	; 0x50
 8002d9c:	d022      	beq.n	8002de4 <HAL_CAN_IRQHandler+0x320>
 8002d9e:	2b50      	cmp	r3, #80	; 0x50
 8002da0:	d82a      	bhi.n	8002df8 <HAL_CAN_IRQHandler+0x334>
 8002da2:	2b40      	cmp	r3, #64	; 0x40
 8002da4:	d019      	beq.n	8002dda <HAL_CAN_IRQHandler+0x316>
 8002da6:	2b40      	cmp	r3, #64	; 0x40
 8002da8:	d826      	bhi.n	8002df8 <HAL_CAN_IRQHandler+0x334>
 8002daa:	2b30      	cmp	r3, #48	; 0x30
 8002dac:	d010      	beq.n	8002dd0 <HAL_CAN_IRQHandler+0x30c>
 8002dae:	2b30      	cmp	r3, #48	; 0x30
 8002db0:	d822      	bhi.n	8002df8 <HAL_CAN_IRQHandler+0x334>
 8002db2:	2b10      	cmp	r3, #16
 8002db4:	d002      	beq.n	8002dbc <HAL_CAN_IRQHandler+0x2f8>
 8002db6:	2b20      	cmp	r3, #32
 8002db8:	d005      	beq.n	8002dc6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002dba:	e01d      	b.n	8002df8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbe:	f043 0308 	orr.w	r3, r3, #8
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002dc4:	e019      	b.n	8002dfa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	f043 0310 	orr.w	r3, r3, #16
 8002dcc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002dce:	e014      	b.n	8002dfa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd2:	f043 0320 	orr.w	r3, r3, #32
 8002dd6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002dd8:	e00f      	b.n	8002dfa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ddc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002de0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002de2:	e00a      	b.n	8002dfa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dea:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002dec:	e005      	b.n	8002dfa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002df4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002df6:	e000      	b.n	8002dfa <HAL_CAN_IRQHandler+0x336>
            break;
 8002df8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	699a      	ldr	r2, [r3, #24]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002e08:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2204      	movs	r2, #4
 8002e10:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d008      	beq.n	8002e2a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f872 	bl	8002f0e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002e2a:	bf00      	nop
 8002e2c:	3728      	adds	r7, #40	; 0x28
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b083      	sub	sp, #12
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr

08002e46 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b083      	sub	sp, #12
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002e4e:	bf00      	nop
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b083      	sub	sp, #12
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002e62:	bf00      	nop
 8002e64:	370c      	adds	r7, #12
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr

08002e6e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b083      	sub	sp, #12
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002e76:	bf00      	nop
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr

08002e82 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b083      	sub	sp, #12
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b083      	sub	sp, #12
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr

08002ebe <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	b083      	sub	sp, #12
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002ec6:	bf00      	nop
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr

08002ed2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	b083      	sub	sp, #12
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002eda:	bf00      	nop
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr

08002ee6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b083      	sub	sp, #12
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b083      	sub	sp, #12
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
	...

08002f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f34:	4b0c      	ldr	r3, [pc, #48]	; (8002f68 <__NVIC_SetPriorityGrouping+0x44>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f3a:	68ba      	ldr	r2, [r7, #8]
 8002f3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f40:	4013      	ands	r3, r2
 8002f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f56:	4a04      	ldr	r2, [pc, #16]	; (8002f68 <__NVIC_SetPriorityGrouping+0x44>)
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	60d3      	str	r3, [r2, #12]
}
 8002f5c:	bf00      	nop
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	e000ed00 	.word	0xe000ed00

08002f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f70:	4b04      	ldr	r3, [pc, #16]	; (8002f84 <__NVIC_GetPriorityGrouping+0x18>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	0a1b      	lsrs	r3, r3, #8
 8002f76:	f003 0307 	and.w	r3, r3, #7
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	e000ed00 	.word	0xe000ed00

08002f88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	db0b      	blt.n	8002fb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f9a:	79fb      	ldrb	r3, [r7, #7]
 8002f9c:	f003 021f 	and.w	r2, r3, #31
 8002fa0:	4907      	ldr	r1, [pc, #28]	; (8002fc0 <__NVIC_EnableIRQ+0x38>)
 8002fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa6:	095b      	lsrs	r3, r3, #5
 8002fa8:	2001      	movs	r0, #1
 8002faa:	fa00 f202 	lsl.w	r2, r0, r2
 8002fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fb2:	bf00      	nop
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	e000e100 	.word	0xe000e100

08002fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	6039      	str	r1, [r7, #0]
 8002fce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	db0a      	blt.n	8002fee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	b2da      	uxtb	r2, r3
 8002fdc:	490c      	ldr	r1, [pc, #48]	; (8003010 <__NVIC_SetPriority+0x4c>)
 8002fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe2:	0112      	lsls	r2, r2, #4
 8002fe4:	b2d2      	uxtb	r2, r2
 8002fe6:	440b      	add	r3, r1
 8002fe8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fec:	e00a      	b.n	8003004 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	4908      	ldr	r1, [pc, #32]	; (8003014 <__NVIC_SetPriority+0x50>)
 8002ff4:	79fb      	ldrb	r3, [r7, #7]
 8002ff6:	f003 030f 	and.w	r3, r3, #15
 8002ffa:	3b04      	subs	r3, #4
 8002ffc:	0112      	lsls	r2, r2, #4
 8002ffe:	b2d2      	uxtb	r2, r2
 8003000:	440b      	add	r3, r1
 8003002:	761a      	strb	r2, [r3, #24]
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	e000e100 	.word	0xe000e100
 8003014:	e000ed00 	.word	0xe000ed00

08003018 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003018:	b480      	push	{r7}
 800301a:	b089      	sub	sp, #36	; 0x24
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	f1c3 0307 	rsb	r3, r3, #7
 8003032:	2b04      	cmp	r3, #4
 8003034:	bf28      	it	cs
 8003036:	2304      	movcs	r3, #4
 8003038:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	3304      	adds	r3, #4
 800303e:	2b06      	cmp	r3, #6
 8003040:	d902      	bls.n	8003048 <NVIC_EncodePriority+0x30>
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	3b03      	subs	r3, #3
 8003046:	e000      	b.n	800304a <NVIC_EncodePriority+0x32>
 8003048:	2300      	movs	r3, #0
 800304a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800304c:	f04f 32ff 	mov.w	r2, #4294967295
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	43da      	mvns	r2, r3
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	401a      	ands	r2, r3
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003060:	f04f 31ff 	mov.w	r1, #4294967295
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	fa01 f303 	lsl.w	r3, r1, r3
 800306a:	43d9      	mvns	r1, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003070:	4313      	orrs	r3, r2
         );
}
 8003072:	4618      	mov	r0, r3
 8003074:	3724      	adds	r7, #36	; 0x24
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
	...

08003080 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	3b01      	subs	r3, #1
 800308c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003090:	d301      	bcc.n	8003096 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003092:	2301      	movs	r3, #1
 8003094:	e00f      	b.n	80030b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003096:	4a0a      	ldr	r2, [pc, #40]	; (80030c0 <SysTick_Config+0x40>)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	3b01      	subs	r3, #1
 800309c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800309e:	210f      	movs	r1, #15
 80030a0:	f04f 30ff 	mov.w	r0, #4294967295
 80030a4:	f7ff ff8e 	bl	8002fc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <SysTick_Config+0x40>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ae:	4b04      	ldr	r3, [pc, #16]	; (80030c0 <SysTick_Config+0x40>)
 80030b0:	2207      	movs	r2, #7
 80030b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	e000e010 	.word	0xe000e010

080030c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f7ff ff29 	bl	8002f24 <__NVIC_SetPriorityGrouping>
}
 80030d2:	bf00      	nop
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b086      	sub	sp, #24
 80030de:	af00      	add	r7, sp, #0
 80030e0:	4603      	mov	r3, r0
 80030e2:	60b9      	str	r1, [r7, #8]
 80030e4:	607a      	str	r2, [r7, #4]
 80030e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030e8:	2300      	movs	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030ec:	f7ff ff3e 	bl	8002f6c <__NVIC_GetPriorityGrouping>
 80030f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	68b9      	ldr	r1, [r7, #8]
 80030f6:	6978      	ldr	r0, [r7, #20]
 80030f8:	f7ff ff8e 	bl	8003018 <NVIC_EncodePriority>
 80030fc:	4602      	mov	r2, r0
 80030fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003102:	4611      	mov	r1, r2
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff ff5d 	bl	8002fc4 <__NVIC_SetPriority>
}
 800310a:	bf00      	nop
 800310c:	3718      	adds	r7, #24
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
 8003118:	4603      	mov	r3, r0
 800311a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800311c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff ff31 	bl	8002f88 <__NVIC_EnableIRQ>
}
 8003126:	bf00      	nop
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}

0800312e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800312e:	b580      	push	{r7, lr}
 8003130:	b082      	sub	sp, #8
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f7ff ffa2 	bl	8003080 <SysTick_Config>
 800313c:	4603      	mov	r3, r0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}

08003146 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003146:	b480      	push	{r7}
 8003148:	b083      	sub	sp, #12
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003154:	2b02      	cmp	r3, #2
 8003156:	d008      	beq.n	800316a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2204      	movs	r2, #4
 800315c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e020      	b.n	80031ac <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 020e 	bic.w	r2, r2, #14
 8003178:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0201 	bic.w	r2, r2, #1
 8003188:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003192:	2101      	movs	r1, #1
 8003194:	fa01 f202 	lsl.w	r2, r1, r2
 8003198:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031c0:	2300      	movs	r3, #0
 80031c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d005      	beq.n	80031da <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2204      	movs	r2, #4
 80031d2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	73fb      	strb	r3, [r7, #15]
 80031d8:	e027      	b.n	800322a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 020e 	bic.w	r2, r2, #14
 80031e8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0201 	bic.w	r2, r2, #1
 80031f8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003202:	2101      	movs	r1, #1
 8003204:	fa01 f202 	lsl.w	r2, r1, r2
 8003208:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	4798      	blx	r3
    } 
  }
  return status;
 800322a:	7bfb      	ldrb	r3, [r7, #15]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003234:	b480      	push	{r7}
 8003236:	b087      	sub	sp, #28
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003242:	e154      	b.n	80034ee <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	2101      	movs	r1, #1
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	fa01 f303 	lsl.w	r3, r1, r3
 8003250:	4013      	ands	r3, r2
 8003252:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 8146 	beq.w	80034e8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f003 0303 	and.w	r3, r3, #3
 8003264:	2b01      	cmp	r3, #1
 8003266:	d005      	beq.n	8003274 <HAL_GPIO_Init+0x40>
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f003 0303 	and.w	r3, r3, #3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d130      	bne.n	80032d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	2203      	movs	r2, #3
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	43db      	mvns	r3, r3
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	4013      	ands	r3, r2
 800328a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	68da      	ldr	r2, [r3, #12]
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	4313      	orrs	r3, r2
 800329c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032aa:	2201      	movs	r2, #1
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	43db      	mvns	r3, r3
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	4013      	ands	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	091b      	lsrs	r3, r3, #4
 80032c0:	f003 0201 	and.w	r2, r3, #1
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	693a      	ldr	r2, [r7, #16]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f003 0303 	and.w	r3, r3, #3
 80032de:	2b03      	cmp	r3, #3
 80032e0:	d017      	beq.n	8003312 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	2203      	movs	r2, #3
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43db      	mvns	r3, r3
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	4013      	ands	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	689a      	ldr	r2, [r3, #8]
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	4313      	orrs	r3, r2
 800330a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	2b02      	cmp	r3, #2
 800331c:	d123      	bne.n	8003366 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	08da      	lsrs	r2, r3, #3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	3208      	adds	r2, #8
 8003326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800332a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	220f      	movs	r2, #15
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43db      	mvns	r3, r3
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	4013      	ands	r3, r2
 8003340:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	691a      	ldr	r2, [r3, #16]
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	4313      	orrs	r3, r2
 8003356:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	08da      	lsrs	r2, r3, #3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	3208      	adds	r2, #8
 8003360:	6939      	ldr	r1, [r7, #16]
 8003362:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	2203      	movs	r2, #3
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	43db      	mvns	r3, r3
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4013      	ands	r3, r2
 800337c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f003 0203 	and.w	r2, r3, #3
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 80a0 	beq.w	80034e8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033a8:	4b58      	ldr	r3, [pc, #352]	; (800350c <HAL_GPIO_Init+0x2d8>)
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	4a57      	ldr	r2, [pc, #348]	; (800350c <HAL_GPIO_Init+0x2d8>)
 80033ae:	f043 0301 	orr.w	r3, r3, #1
 80033b2:	6193      	str	r3, [r2, #24]
 80033b4:	4b55      	ldr	r3, [pc, #340]	; (800350c <HAL_GPIO_Init+0x2d8>)
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	60bb      	str	r3, [r7, #8]
 80033be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80033c0:	4a53      	ldr	r2, [pc, #332]	; (8003510 <HAL_GPIO_Init+0x2dc>)
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	089b      	lsrs	r3, r3, #2
 80033c6:	3302      	adds	r3, #2
 80033c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	220f      	movs	r2, #15
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	43db      	mvns	r3, r3
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	4013      	ands	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80033ea:	d019      	beq.n	8003420 <HAL_GPIO_Init+0x1ec>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a49      	ldr	r2, [pc, #292]	; (8003514 <HAL_GPIO_Init+0x2e0>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d013      	beq.n	800341c <HAL_GPIO_Init+0x1e8>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a48      	ldr	r2, [pc, #288]	; (8003518 <HAL_GPIO_Init+0x2e4>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d00d      	beq.n	8003418 <HAL_GPIO_Init+0x1e4>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a47      	ldr	r2, [pc, #284]	; (800351c <HAL_GPIO_Init+0x2e8>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d007      	beq.n	8003414 <HAL_GPIO_Init+0x1e0>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	4a46      	ldr	r2, [pc, #280]	; (8003520 <HAL_GPIO_Init+0x2ec>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d101      	bne.n	8003410 <HAL_GPIO_Init+0x1dc>
 800340c:	2304      	movs	r3, #4
 800340e:	e008      	b.n	8003422 <HAL_GPIO_Init+0x1ee>
 8003410:	2305      	movs	r3, #5
 8003412:	e006      	b.n	8003422 <HAL_GPIO_Init+0x1ee>
 8003414:	2303      	movs	r3, #3
 8003416:	e004      	b.n	8003422 <HAL_GPIO_Init+0x1ee>
 8003418:	2302      	movs	r3, #2
 800341a:	e002      	b.n	8003422 <HAL_GPIO_Init+0x1ee>
 800341c:	2301      	movs	r3, #1
 800341e:	e000      	b.n	8003422 <HAL_GPIO_Init+0x1ee>
 8003420:	2300      	movs	r3, #0
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	f002 0203 	and.w	r2, r2, #3
 8003428:	0092      	lsls	r2, r2, #2
 800342a:	4093      	lsls	r3, r2
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003432:	4937      	ldr	r1, [pc, #220]	; (8003510 <HAL_GPIO_Init+0x2dc>)
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	089b      	lsrs	r3, r3, #2
 8003438:	3302      	adds	r3, #2
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003440:	4b38      	ldr	r3, [pc, #224]	; (8003524 <HAL_GPIO_Init+0x2f0>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	43db      	mvns	r3, r3
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	4013      	ands	r3, r2
 800344e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	4313      	orrs	r3, r2
 8003462:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003464:	4a2f      	ldr	r2, [pc, #188]	; (8003524 <HAL_GPIO_Init+0x2f0>)
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800346a:	4b2e      	ldr	r3, [pc, #184]	; (8003524 <HAL_GPIO_Init+0x2f0>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	43db      	mvns	r3, r3
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	4013      	ands	r3, r2
 8003478:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	4313      	orrs	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800348e:	4a25      	ldr	r2, [pc, #148]	; (8003524 <HAL_GPIO_Init+0x2f0>)
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003494:	4b23      	ldr	r3, [pc, #140]	; (8003524 <HAL_GPIO_Init+0x2f0>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	43db      	mvns	r3, r3
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	4013      	ands	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80034b8:	4a1a      	ldr	r2, [pc, #104]	; (8003524 <HAL_GPIO_Init+0x2f0>)
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034be:	4b19      	ldr	r3, [pc, #100]	; (8003524 <HAL_GPIO_Init+0x2f0>)
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	43db      	mvns	r3, r3
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4013      	ands	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4313      	orrs	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80034e2:	4a10      	ldr	r2, [pc, #64]	; (8003524 <HAL_GPIO_Init+0x2f0>)
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	3301      	adds	r3, #1
 80034ec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	fa22 f303 	lsr.w	r3, r2, r3
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f47f aea3 	bne.w	8003244 <HAL_GPIO_Init+0x10>
  }
}
 80034fe:	bf00      	nop
 8003500:	bf00      	nop
 8003502:	371c      	adds	r7, #28
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	40021000 	.word	0x40021000
 8003510:	40010000 	.word	0x40010000
 8003514:	48000400 	.word	0x48000400
 8003518:	48000800 	.word	0x48000800
 800351c:	48000c00 	.word	0x48000c00
 8003520:	48001000 	.word	0x48001000
 8003524:	40010400 	.word	0x40010400

08003528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	460b      	mov	r3, r1
 8003532:	807b      	strh	r3, [r7, #2]
 8003534:	4613      	mov	r3, r2
 8003536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003538:	787b      	ldrb	r3, [r7, #1]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800353e:	887a      	ldrh	r2, [r7, #2]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003544:	e002      	b.n	800354c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003546:	887a      	ldrh	r2, [r7, #2]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800354c:	bf00      	nop
 800354e:	370c      	adds	r7, #12
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003558:	b480      	push	{r7}
 800355a:	b085      	sub	sp, #20
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	460b      	mov	r3, r1
 8003562:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	695b      	ldr	r3, [r3, #20]
 8003568:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	4013      	ands	r3, r2
 8003570:	041a      	lsls	r2, r3, #16
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	43d9      	mvns	r1, r3
 8003576:	887b      	ldrh	r3, [r7, #2]
 8003578:	400b      	ands	r3, r1
 800357a:	431a      	orrs	r2, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	619a      	str	r2, [r3, #24]
}
 8003580:	bf00      	nop
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8003590:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a04      	ldr	r2, [pc, #16]	; (80035a8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003596:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800359a:	6013      	str	r3, [r2, #0]
}
 800359c:	bf00      	nop
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40007000 	.word	0x40007000

080035ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	1d3b      	adds	r3, r7, #4
 80035b6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035b8:	1d3b      	adds	r3, r7, #4
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d102      	bne.n	80035c6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	f000 bef4 	b.w	80043ae <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035c6:	1d3b      	adds	r3, r7, #4
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 816a 	beq.w	80038aa <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80035d6:	4bb3      	ldr	r3, [pc, #716]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f003 030c 	and.w	r3, r3, #12
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d00c      	beq.n	80035fc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80035e2:	4bb0      	ldr	r3, [pc, #704]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f003 030c 	and.w	r3, r3, #12
 80035ea:	2b08      	cmp	r3, #8
 80035ec:	d159      	bne.n	80036a2 <HAL_RCC_OscConfig+0xf6>
 80035ee:	4bad      	ldr	r3, [pc, #692]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035fa:	d152      	bne.n	80036a2 <HAL_RCC_OscConfig+0xf6>
 80035fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003600:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003608:	fa93 f3a3 	rbit	r3, r3
 800360c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8003610:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003614:	fab3 f383 	clz	r3, r3
 8003618:	b2db      	uxtb	r3, r3
 800361a:	095b      	lsrs	r3, r3, #5
 800361c:	b2db      	uxtb	r3, r3
 800361e:	f043 0301 	orr.w	r3, r3, #1
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2b01      	cmp	r3, #1
 8003626:	d102      	bne.n	800362e <HAL_RCC_OscConfig+0x82>
 8003628:	4b9e      	ldr	r3, [pc, #632]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	e015      	b.n	800365a <HAL_RCC_OscConfig+0xae>
 800362e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003632:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003636:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800363a:	fa93 f3a3 	rbit	r3, r3
 800363e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003642:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003646:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800364a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800364e:	fa93 f3a3 	rbit	r3, r3
 8003652:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003656:	4b93      	ldr	r3, [pc, #588]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 8003658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800365e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003662:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003666:	fa92 f2a2 	rbit	r2, r2
 800366a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800366e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003672:	fab2 f282 	clz	r2, r2
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	f042 0220 	orr.w	r2, r2, #32
 800367c:	b2d2      	uxtb	r2, r2
 800367e:	f002 021f 	and.w	r2, r2, #31
 8003682:	2101      	movs	r1, #1
 8003684:	fa01 f202 	lsl.w	r2, r1, r2
 8003688:	4013      	ands	r3, r2
 800368a:	2b00      	cmp	r3, #0
 800368c:	f000 810c 	beq.w	80038a8 <HAL_RCC_OscConfig+0x2fc>
 8003690:	1d3b      	adds	r3, r7, #4
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	f040 8106 	bne.w	80038a8 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	f000 be86 	b.w	80043ae <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036a2:	1d3b      	adds	r3, r7, #4
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036ac:	d106      	bne.n	80036bc <HAL_RCC_OscConfig+0x110>
 80036ae:	4b7d      	ldr	r3, [pc, #500]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a7c      	ldr	r2, [pc, #496]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036b8:	6013      	str	r3, [r2, #0]
 80036ba:	e030      	b.n	800371e <HAL_RCC_OscConfig+0x172>
 80036bc:	1d3b      	adds	r3, r7, #4
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10c      	bne.n	80036e0 <HAL_RCC_OscConfig+0x134>
 80036c6:	4b77      	ldr	r3, [pc, #476]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a76      	ldr	r2, [pc, #472]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036d0:	6013      	str	r3, [r2, #0]
 80036d2:	4b74      	ldr	r3, [pc, #464]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a73      	ldr	r2, [pc, #460]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036dc:	6013      	str	r3, [r2, #0]
 80036de:	e01e      	b.n	800371e <HAL_RCC_OscConfig+0x172>
 80036e0:	1d3b      	adds	r3, r7, #4
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036ea:	d10c      	bne.n	8003706 <HAL_RCC_OscConfig+0x15a>
 80036ec:	4b6d      	ldr	r3, [pc, #436]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a6c      	ldr	r2, [pc, #432]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036f6:	6013      	str	r3, [r2, #0]
 80036f8:	4b6a      	ldr	r3, [pc, #424]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a69      	ldr	r2, [pc, #420]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80036fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003702:	6013      	str	r3, [r2, #0]
 8003704:	e00b      	b.n	800371e <HAL_RCC_OscConfig+0x172>
 8003706:	4b67      	ldr	r3, [pc, #412]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a66      	ldr	r2, [pc, #408]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 800370c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003710:	6013      	str	r3, [r2, #0]
 8003712:	4b64      	ldr	r3, [pc, #400]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a63      	ldr	r2, [pc, #396]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 8003718:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800371c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800371e:	4b61      	ldr	r3, [pc, #388]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 8003720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003722:	f023 020f 	bic.w	r2, r3, #15
 8003726:	1d3b      	adds	r3, r7, #4
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	495d      	ldr	r1, [pc, #372]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 800372e:	4313      	orrs	r3, r2
 8003730:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003732:	1d3b      	adds	r3, r7, #4
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d059      	beq.n	80037f0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373c:	f7fe fd76 	bl	800222c <HAL_GetTick>
 8003740:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003744:	e00a      	b.n	800375c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003746:	f7fe fd71 	bl	800222c <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b64      	cmp	r3, #100	; 0x64
 8003754:	d902      	bls.n	800375c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	f000 be29 	b.w	80043ae <HAL_RCC_OscConfig+0xe02>
 800375c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003760:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003764:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003768:	fa93 f3a3 	rbit	r3, r3
 800376c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003770:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003774:	fab3 f383 	clz	r3, r3
 8003778:	b2db      	uxtb	r3, r3
 800377a:	095b      	lsrs	r3, r3, #5
 800377c:	b2db      	uxtb	r3, r3
 800377e:	f043 0301 	orr.w	r3, r3, #1
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b01      	cmp	r3, #1
 8003786:	d102      	bne.n	800378e <HAL_RCC_OscConfig+0x1e2>
 8003788:	4b46      	ldr	r3, [pc, #280]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	e015      	b.n	80037ba <HAL_RCC_OscConfig+0x20e>
 800378e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003792:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003796:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800379a:	fa93 f3a3 	rbit	r3, r3
 800379e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80037a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037a6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80037aa:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80037ae:	fa93 f3a3 	rbit	r3, r3
 80037b2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80037b6:	4b3b      	ldr	r3, [pc, #236]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 80037b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037be:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80037c2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80037c6:	fa92 f2a2 	rbit	r2, r2
 80037ca:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80037ce:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80037d2:	fab2 f282 	clz	r2, r2
 80037d6:	b2d2      	uxtb	r2, r2
 80037d8:	f042 0220 	orr.w	r2, r2, #32
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	f002 021f 	and.w	r2, r2, #31
 80037e2:	2101      	movs	r1, #1
 80037e4:	fa01 f202 	lsl.w	r2, r1, r2
 80037e8:	4013      	ands	r3, r2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d0ab      	beq.n	8003746 <HAL_RCC_OscConfig+0x19a>
 80037ee:	e05c      	b.n	80038aa <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f0:	f7fe fd1c 	bl	800222c <HAL_GetTick>
 80037f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037f8:	e00a      	b.n	8003810 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037fa:	f7fe fd17 	bl	800222c <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	2b64      	cmp	r3, #100	; 0x64
 8003808:	d902      	bls.n	8003810 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	f000 bdcf 	b.w	80043ae <HAL_RCC_OscConfig+0xe02>
 8003810:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003814:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800381c:	fa93 f3a3 	rbit	r3, r3
 8003820:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003824:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003828:	fab3 f383 	clz	r3, r3
 800382c:	b2db      	uxtb	r3, r3
 800382e:	095b      	lsrs	r3, r3, #5
 8003830:	b2db      	uxtb	r3, r3
 8003832:	f043 0301 	orr.w	r3, r3, #1
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b01      	cmp	r3, #1
 800383a:	d102      	bne.n	8003842 <HAL_RCC_OscConfig+0x296>
 800383c:	4b19      	ldr	r3, [pc, #100]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	e015      	b.n	800386e <HAL_RCC_OscConfig+0x2c2>
 8003842:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003846:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800384e:	fa93 f3a3 	rbit	r3, r3
 8003852:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003856:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800385a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800385e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003862:	fa93 f3a3 	rbit	r3, r3
 8003866:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800386a:	4b0e      	ldr	r3, [pc, #56]	; (80038a4 <HAL_RCC_OscConfig+0x2f8>)
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003872:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003876:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800387a:	fa92 f2a2 	rbit	r2, r2
 800387e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003882:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003886:	fab2 f282 	clz	r2, r2
 800388a:	b2d2      	uxtb	r2, r2
 800388c:	f042 0220 	orr.w	r2, r2, #32
 8003890:	b2d2      	uxtb	r2, r2
 8003892:	f002 021f 	and.w	r2, r2, #31
 8003896:	2101      	movs	r1, #1
 8003898:	fa01 f202 	lsl.w	r2, r1, r2
 800389c:	4013      	ands	r3, r2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1ab      	bne.n	80037fa <HAL_RCC_OscConfig+0x24e>
 80038a2:	e002      	b.n	80038aa <HAL_RCC_OscConfig+0x2fe>
 80038a4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038aa:	1d3b      	adds	r3, r7, #4
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0302 	and.w	r3, r3, #2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f000 816f 	beq.w	8003b98 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80038ba:	4bd0      	ldr	r3, [pc, #832]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f003 030c 	and.w	r3, r3, #12
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00b      	beq.n	80038de <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80038c6:	4bcd      	ldr	r3, [pc, #820]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f003 030c 	and.w	r3, r3, #12
 80038ce:	2b08      	cmp	r3, #8
 80038d0:	d16c      	bne.n	80039ac <HAL_RCC_OscConfig+0x400>
 80038d2:	4bca      	ldr	r3, [pc, #808]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d166      	bne.n	80039ac <HAL_RCC_OscConfig+0x400>
 80038de:	2302      	movs	r3, #2
 80038e0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80038e8:	fa93 f3a3 	rbit	r3, r3
 80038ec:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80038f0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038f4:	fab3 f383 	clz	r3, r3
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	095b      	lsrs	r3, r3, #5
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	f043 0301 	orr.w	r3, r3, #1
 8003902:	b2db      	uxtb	r3, r3
 8003904:	2b01      	cmp	r3, #1
 8003906:	d102      	bne.n	800390e <HAL_RCC_OscConfig+0x362>
 8003908:	4bbc      	ldr	r3, [pc, #752]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	e013      	b.n	8003936 <HAL_RCC_OscConfig+0x38a>
 800390e:	2302      	movs	r3, #2
 8003910:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003914:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003918:	fa93 f3a3 	rbit	r3, r3
 800391c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003920:	2302      	movs	r3, #2
 8003922:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003926:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800392a:	fa93 f3a3 	rbit	r3, r3
 800392e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003932:	4bb2      	ldr	r3, [pc, #712]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 8003934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003936:	2202      	movs	r2, #2
 8003938:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800393c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003940:	fa92 f2a2 	rbit	r2, r2
 8003944:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003948:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800394c:	fab2 f282 	clz	r2, r2
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	f042 0220 	orr.w	r2, r2, #32
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	f002 021f 	and.w	r2, r2, #31
 800395c:	2101      	movs	r1, #1
 800395e:	fa01 f202 	lsl.w	r2, r1, r2
 8003962:	4013      	ands	r3, r2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d007      	beq.n	8003978 <HAL_RCC_OscConfig+0x3cc>
 8003968:	1d3b      	adds	r3, r7, #4
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d002      	beq.n	8003978 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	f000 bd1b 	b.w	80043ae <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003978:	4ba0      	ldr	r3, [pc, #640]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003980:	1d3b      	adds	r3, r7, #4
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	21f8      	movs	r1, #248	; 0xf8
 8003988:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800398c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003990:	fa91 f1a1 	rbit	r1, r1
 8003994:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003998:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800399c:	fab1 f181 	clz	r1, r1
 80039a0:	b2c9      	uxtb	r1, r1
 80039a2:	408b      	lsls	r3, r1
 80039a4:	4995      	ldr	r1, [pc, #596]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039aa:	e0f5      	b.n	8003b98 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039ac:	1d3b      	adds	r3, r7, #4
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	f000 8085 	beq.w	8003ac2 <HAL_RCC_OscConfig+0x516>
 80039b8:	2301      	movs	r3, #1
 80039ba:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039be:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80039c2:	fa93 f3a3 	rbit	r3, r3
 80039c6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80039ca:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039ce:	fab3 f383 	clz	r3, r3
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80039d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	461a      	mov	r2, r3
 80039e0:	2301      	movs	r3, #1
 80039e2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e4:	f7fe fc22 	bl	800222c <HAL_GetTick>
 80039e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ec:	e00a      	b.n	8003a04 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039ee:	f7fe fc1d 	bl	800222c <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d902      	bls.n	8003a04 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	f000 bcd5 	b.w	80043ae <HAL_RCC_OscConfig+0xe02>
 8003a04:	2302      	movs	r3, #2
 8003a06:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003a0e:	fa93 f3a3 	rbit	r3, r3
 8003a12:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003a16:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a1a:	fab3 f383 	clz	r3, r3
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	095b      	lsrs	r3, r3, #5
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d102      	bne.n	8003a34 <HAL_RCC_OscConfig+0x488>
 8003a2e:	4b73      	ldr	r3, [pc, #460]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	e013      	b.n	8003a5c <HAL_RCC_OscConfig+0x4b0>
 8003a34:	2302      	movs	r3, #2
 8003a36:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003a3e:	fa93 f3a3 	rbit	r3, r3
 8003a42:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003a46:	2302      	movs	r3, #2
 8003a48:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003a4c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003a50:	fa93 f3a3 	rbit	r3, r3
 8003a54:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003a58:	4b68      	ldr	r3, [pc, #416]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003a62:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003a66:	fa92 f2a2 	rbit	r2, r2
 8003a6a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003a6e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003a72:	fab2 f282 	clz	r2, r2
 8003a76:	b2d2      	uxtb	r2, r2
 8003a78:	f042 0220 	orr.w	r2, r2, #32
 8003a7c:	b2d2      	uxtb	r2, r2
 8003a7e:	f002 021f 	and.w	r2, r2, #31
 8003a82:	2101      	movs	r1, #1
 8003a84:	fa01 f202 	lsl.w	r2, r1, r2
 8003a88:	4013      	ands	r3, r2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d0af      	beq.n	80039ee <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a8e:	4b5b      	ldr	r3, [pc, #364]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a96:	1d3b      	adds	r3, r7, #4
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	695b      	ldr	r3, [r3, #20]
 8003a9c:	21f8      	movs	r1, #248	; 0xf8
 8003a9e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa2:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003aa6:	fa91 f1a1 	rbit	r1, r1
 8003aaa:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003aae:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003ab2:	fab1 f181 	clz	r1, r1
 8003ab6:	b2c9      	uxtb	r1, r1
 8003ab8:	408b      	lsls	r3, r1
 8003aba:	4950      	ldr	r1, [pc, #320]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	600b      	str	r3, [r1, #0]
 8003ac0:	e06a      	b.n	8003b98 <HAL_RCC_OscConfig+0x5ec>
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003acc:	fa93 f3a3 	rbit	r3, r3
 8003ad0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003ad4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ad8:	fab3 f383 	clz	r3, r3
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003ae2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	461a      	mov	r2, r3
 8003aea:	2300      	movs	r3, #0
 8003aec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aee:	f7fe fb9d 	bl	800222c <HAL_GetTick>
 8003af2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003af6:	e00a      	b.n	8003b0e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003af8:	f7fe fb98 	bl	800222c <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d902      	bls.n	8003b0e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	f000 bc50 	b.w	80043ae <HAL_RCC_OscConfig+0xe02>
 8003b0e:	2302      	movs	r3, #2
 8003b10:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b14:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003b18:	fa93 f3a3 	rbit	r3, r3
 8003b1c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003b20:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b24:	fab3 f383 	clz	r3, r3
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	f043 0301 	orr.w	r3, r3, #1
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d102      	bne.n	8003b3e <HAL_RCC_OscConfig+0x592>
 8003b38:	4b30      	ldr	r3, [pc, #192]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	e013      	b.n	8003b66 <HAL_RCC_OscConfig+0x5ba>
 8003b3e:	2302      	movs	r3, #2
 8003b40:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b44:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003b48:	fa93 f3a3 	rbit	r3, r3
 8003b4c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003b50:	2302      	movs	r3, #2
 8003b52:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003b56:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003b5a:	fa93 f3a3 	rbit	r3, r3
 8003b5e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003b62:	4b26      	ldr	r3, [pc, #152]	; (8003bfc <HAL_RCC_OscConfig+0x650>)
 8003b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b66:	2202      	movs	r2, #2
 8003b68:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003b6c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003b70:	fa92 f2a2 	rbit	r2, r2
 8003b74:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003b78:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003b7c:	fab2 f282 	clz	r2, r2
 8003b80:	b2d2      	uxtb	r2, r2
 8003b82:	f042 0220 	orr.w	r2, r2, #32
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	f002 021f 	and.w	r2, r2, #31
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b92:	4013      	ands	r3, r2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1af      	bne.n	8003af8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b98:	1d3b      	adds	r3, r7, #4
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f000 80da 	beq.w	8003d5c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ba8:	1d3b      	adds	r3, r7, #4
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d069      	beq.n	8003c86 <HAL_RCC_OscConfig+0x6da>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003bbc:	fa93 f3a3 	rbit	r3, r3
 8003bc0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003bc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bc8:	fab3 f383 	clz	r3, r3
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	461a      	mov	r2, r3
 8003bd0:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <HAL_RCC_OscConfig+0x654>)
 8003bd2:	4413      	add	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	2301      	movs	r3, #1
 8003bda:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bdc:	f7fe fb26 	bl	800222c <HAL_GetTick>
 8003be0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003be4:	e00e      	b.n	8003c04 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003be6:	f7fe fb21 	bl	800222c <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d906      	bls.n	8003c04 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e3d9      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
 8003bfa:	bf00      	nop
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	10908120 	.word	0x10908120
 8003c04:	2302      	movs	r3, #2
 8003c06:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c0a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003c0e:	fa93 f3a3 	rbit	r3, r3
 8003c12:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003c16:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	601a      	str	r2, [r3, #0]
 8003c1e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	fa93 f2a3 	rbit	r2, r3
 8003c28:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003c2c:	601a      	str	r2, [r3, #0]
 8003c2e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003c32:	2202      	movs	r2, #2
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	fa93 f2a3 	rbit	r2, r3
 8003c40:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003c44:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c46:	4ba5      	ldr	r3, [pc, #660]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003c48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c4a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003c4e:	2102      	movs	r1, #2
 8003c50:	6019      	str	r1, [r3, #0]
 8003c52:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	fa93 f1a3 	rbit	r1, r3
 8003c5c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003c60:	6019      	str	r1, [r3, #0]
  return result;
 8003c62:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	fab3 f383 	clz	r3, r3
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	f003 031f 	and.w	r3, r3, #31
 8003c78:	2101      	movs	r1, #1
 8003c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c7e:	4013      	ands	r3, r2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0b0      	beq.n	8003be6 <HAL_RCC_OscConfig+0x63a>
 8003c84:	e06a      	b.n	8003d5c <HAL_RCC_OscConfig+0x7b0>
 8003c86:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c8e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	fa93 f2a3 	rbit	r2, r3
 8003c98:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003c9c:	601a      	str	r2, [r3, #0]
  return result;
 8003c9e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003ca2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ca4:	fab3 f383 	clz	r3, r3
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	461a      	mov	r2, r3
 8003cac:	4b8c      	ldr	r3, [pc, #560]	; (8003ee0 <HAL_RCC_OscConfig+0x934>)
 8003cae:	4413      	add	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb8:	f7fe fab8 	bl	800222c <HAL_GetTick>
 8003cbc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cc0:	e009      	b.n	8003cd6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cc2:	f7fe fab3 	bl	800222c <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e36b      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
 8003cd6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003cda:	2202      	movs	r2, #2
 8003cdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cde:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	fa93 f2a3 	rbit	r2, r3
 8003ce8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	fa93 f2a3 	rbit	r2, r3
 8003d00:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003d04:	601a      	str	r2, [r3, #0]
 8003d06:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	fa93 f2a3 	rbit	r2, r3
 8003d18:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003d1c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d1e:	4b6f      	ldr	r3, [pc, #444]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003d20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d22:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003d26:	2102      	movs	r1, #2
 8003d28:	6019      	str	r1, [r3, #0]
 8003d2a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	fa93 f1a3 	rbit	r1, r3
 8003d34:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003d38:	6019      	str	r1, [r3, #0]
  return result;
 8003d3a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	fab3 f383 	clz	r3, r3
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	f003 031f 	and.w	r3, r3, #31
 8003d50:	2101      	movs	r1, #1
 8003d52:	fa01 f303 	lsl.w	r3, r1, r3
 8003d56:	4013      	ands	r3, r2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1b2      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5c:	1d3b      	adds	r3, r7, #4
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0304 	and.w	r3, r3, #4
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 8158 	beq.w	800401c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d72:	4b5a      	ldr	r3, [pc, #360]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d112      	bne.n	8003da4 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7e:	4b57      	ldr	r3, [pc, #348]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	4a56      	ldr	r2, [pc, #344]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d88:	61d3      	str	r3, [r2, #28]
 8003d8a:	4b54      	ldr	r3, [pc, #336]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003d92:	f107 0308 	add.w	r3, r7, #8
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	f107 0308 	add.w	r3, r7, #8
 8003d9c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da4:	4b4f      	ldr	r3, [pc, #316]	; (8003ee4 <HAL_RCC_OscConfig+0x938>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d11a      	bne.n	8003de6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003db0:	4b4c      	ldr	r3, [pc, #304]	; (8003ee4 <HAL_RCC_OscConfig+0x938>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a4b      	ldr	r2, [pc, #300]	; (8003ee4 <HAL_RCC_OscConfig+0x938>)
 8003db6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dba:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dbc:	f7fe fa36 	bl	800222c <HAL_GetTick>
 8003dc0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc4:	e009      	b.n	8003dda <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dc6:	f7fe fa31 	bl	800222c <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b64      	cmp	r3, #100	; 0x64
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e2e9      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dda:	4b42      	ldr	r3, [pc, #264]	; (8003ee4 <HAL_RCC_OscConfig+0x938>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0ef      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003de6:	1d3b      	adds	r3, r7, #4
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d106      	bne.n	8003dfe <HAL_RCC_OscConfig+0x852>
 8003df0:	4b3a      	ldr	r3, [pc, #232]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	4a39      	ldr	r2, [pc, #228]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003df6:	f043 0301 	orr.w	r3, r3, #1
 8003dfa:	6213      	str	r3, [r2, #32]
 8003dfc:	e02f      	b.n	8003e5e <HAL_RCC_OscConfig+0x8b2>
 8003dfe:	1d3b      	adds	r3, r7, #4
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10c      	bne.n	8003e22 <HAL_RCC_OscConfig+0x876>
 8003e08:	4b34      	ldr	r3, [pc, #208]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	4a33      	ldr	r2, [pc, #204]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e0e:	f023 0301 	bic.w	r3, r3, #1
 8003e12:	6213      	str	r3, [r2, #32]
 8003e14:	4b31      	ldr	r3, [pc, #196]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	4a30      	ldr	r2, [pc, #192]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e1a:	f023 0304 	bic.w	r3, r3, #4
 8003e1e:	6213      	str	r3, [r2, #32]
 8003e20:	e01d      	b.n	8003e5e <HAL_RCC_OscConfig+0x8b2>
 8003e22:	1d3b      	adds	r3, r7, #4
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	2b05      	cmp	r3, #5
 8003e2a:	d10c      	bne.n	8003e46 <HAL_RCC_OscConfig+0x89a>
 8003e2c:	4b2b      	ldr	r3, [pc, #172]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	4a2a      	ldr	r2, [pc, #168]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e32:	f043 0304 	orr.w	r3, r3, #4
 8003e36:	6213      	str	r3, [r2, #32]
 8003e38:	4b28      	ldr	r3, [pc, #160]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	4a27      	ldr	r2, [pc, #156]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e3e:	f043 0301 	orr.w	r3, r3, #1
 8003e42:	6213      	str	r3, [r2, #32]
 8003e44:	e00b      	b.n	8003e5e <HAL_RCC_OscConfig+0x8b2>
 8003e46:	4b25      	ldr	r3, [pc, #148]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	4a24      	ldr	r2, [pc, #144]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e4c:	f023 0301 	bic.w	r3, r3, #1
 8003e50:	6213      	str	r3, [r2, #32]
 8003e52:	4b22      	ldr	r3, [pc, #136]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	4a21      	ldr	r2, [pc, #132]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003e58:	f023 0304 	bic.w	r3, r3, #4
 8003e5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e5e:	1d3b      	adds	r3, r7, #4
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d06b      	beq.n	8003f40 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e68:	f7fe f9e0 	bl	800222c <HAL_GetTick>
 8003e6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e70:	e00b      	b.n	8003e8a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e72:	f7fe f9db 	bl	800222c <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d901      	bls.n	8003e8a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e291      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
 8003e8a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003e8e:	2202      	movs	r2, #2
 8003e90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e92:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	fa93 f2a3 	rbit	r2, r3
 8003e9c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	fa93 f2a3 	rbit	r2, r3
 8003eb4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003eb8:	601a      	str	r2, [r3, #0]
  return result;
 8003eba:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003ebe:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ec0:	fab3 f383 	clz	r3, r3
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	095b      	lsrs	r3, r3, #5
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	f043 0302 	orr.w	r3, r3, #2
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d109      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x93c>
 8003ed4:	4b01      	ldr	r3, [pc, #4]	; (8003edc <HAL_RCC_OscConfig+0x930>)
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	e014      	b.n	8003f04 <HAL_RCC_OscConfig+0x958>
 8003eda:	bf00      	nop
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	10908120 	.word	0x10908120
 8003ee4:	40007000 	.word	0x40007000
 8003ee8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003eec:	2202      	movs	r2, #2
 8003eee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ef0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	fa93 f2a3 	rbit	r2, r3
 8003efa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003efe:	601a      	str	r2, [r3, #0]
 8003f00:	4bbb      	ldr	r3, [pc, #748]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003f08:	2102      	movs	r1, #2
 8003f0a:	6011      	str	r1, [r2, #0]
 8003f0c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003f10:	6812      	ldr	r2, [r2, #0]
 8003f12:	fa92 f1a2 	rbit	r1, r2
 8003f16:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003f1a:	6011      	str	r1, [r2, #0]
  return result;
 8003f1c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003f20:	6812      	ldr	r2, [r2, #0]
 8003f22:	fab2 f282 	clz	r2, r2
 8003f26:	b2d2      	uxtb	r2, r2
 8003f28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f2c:	b2d2      	uxtb	r2, r2
 8003f2e:	f002 021f 	and.w	r2, r2, #31
 8003f32:	2101      	movs	r1, #1
 8003f34:	fa01 f202 	lsl.w	r2, r1, r2
 8003f38:	4013      	ands	r3, r2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d099      	beq.n	8003e72 <HAL_RCC_OscConfig+0x8c6>
 8003f3e:	e063      	b.n	8004008 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f40:	f7fe f974 	bl	800222c <HAL_GetTick>
 8003f44:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f48:	e00b      	b.n	8003f62 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f4a:	f7fe f96f 	bl	800222c <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e225      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
 8003f62:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003f66:	2202      	movs	r2, #2
 8003f68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	fa93 f2a3 	rbit	r2, r3
 8003f74:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003f78:	601a      	str	r2, [r3, #0]
 8003f7a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003f7e:	2202      	movs	r2, #2
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	fa93 f2a3 	rbit	r2, r3
 8003f8c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003f90:	601a      	str	r2, [r3, #0]
  return result;
 8003f92:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003f96:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f98:	fab3 f383 	clz	r3, r3
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	095b      	lsrs	r3, r3, #5
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	f043 0302 	orr.w	r3, r3, #2
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d102      	bne.n	8003fb2 <HAL_RCC_OscConfig+0xa06>
 8003fac:	4b90      	ldr	r3, [pc, #576]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 8003fae:	6a1b      	ldr	r3, [r3, #32]
 8003fb0:	e00d      	b.n	8003fce <HAL_RCC_OscConfig+0xa22>
 8003fb2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fba:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	fa93 f2a3 	rbit	r2, r3
 8003fc4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003fc8:	601a      	str	r2, [r3, #0]
 8003fca:	4b89      	ldr	r3, [pc, #548]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fce:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003fd2:	2102      	movs	r1, #2
 8003fd4:	6011      	str	r1, [r2, #0]
 8003fd6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003fda:	6812      	ldr	r2, [r2, #0]
 8003fdc:	fa92 f1a2 	rbit	r1, r2
 8003fe0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003fe4:	6011      	str	r1, [r2, #0]
  return result;
 8003fe6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003fea:	6812      	ldr	r2, [r2, #0]
 8003fec:	fab2 f282 	clz	r2, r2
 8003ff0:	b2d2      	uxtb	r2, r2
 8003ff2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ff6:	b2d2      	uxtb	r2, r2
 8003ff8:	f002 021f 	and.w	r2, r2, #31
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	fa01 f202 	lsl.w	r2, r1, r2
 8004002:	4013      	ands	r3, r2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d1a0      	bne.n	8003f4a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004008:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800400c:	2b01      	cmp	r3, #1
 800400e:	d105      	bne.n	800401c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004010:	4b77      	ldr	r3, [pc, #476]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	4a76      	ldr	r2, [pc, #472]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 8004016:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800401a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800401c:	1d3b      	adds	r3, r7, #4
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	2b00      	cmp	r3, #0
 8004024:	f000 81c2 	beq.w	80043ac <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004028:	4b71      	ldr	r3, [pc, #452]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f003 030c 	and.w	r3, r3, #12
 8004030:	2b08      	cmp	r3, #8
 8004032:	f000 819c 	beq.w	800436e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004036:	1d3b      	adds	r3, r7, #4
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	2b02      	cmp	r3, #2
 800403e:	f040 8114 	bne.w	800426a <HAL_RCC_OscConfig+0xcbe>
 8004042:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004046:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800404a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800404c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	fa93 f2a3 	rbit	r2, r3
 8004056:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800405a:	601a      	str	r2, [r3, #0]
  return result;
 800405c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004060:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004062:	fab3 f383 	clz	r3, r3
 8004066:	b2db      	uxtb	r3, r3
 8004068:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800406c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	461a      	mov	r2, r3
 8004074:	2300      	movs	r3, #0
 8004076:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004078:	f7fe f8d8 	bl	800222c <HAL_GetTick>
 800407c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004080:	e009      	b.n	8004096 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004082:	f7fe f8d3 	bl	800222c <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e18b      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
 8004096:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800409a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800409e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	fa93 f2a3 	rbit	r2, r3
 80040aa:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80040ae:	601a      	str	r2, [r3, #0]
  return result;
 80040b0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80040b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040b6:	fab3 f383 	clz	r3, r3
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	095b      	lsrs	r3, r3, #5
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	f043 0301 	orr.w	r3, r3, #1
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d102      	bne.n	80040d0 <HAL_RCC_OscConfig+0xb24>
 80040ca:	4b49      	ldr	r3, [pc, #292]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	e01b      	b.n	8004108 <HAL_RCC_OscConfig+0xb5c>
 80040d0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80040d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040da:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	fa93 f2a3 	rbit	r2, r3
 80040e4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80040ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040f2:	601a      	str	r2, [r3, #0]
 80040f4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	fa93 f2a3 	rbit	r2, r3
 80040fe:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	4b3a      	ldr	r3, [pc, #232]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800410c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004110:	6011      	str	r1, [r2, #0]
 8004112:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004116:	6812      	ldr	r2, [r2, #0]
 8004118:	fa92 f1a2 	rbit	r1, r2
 800411c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004120:	6011      	str	r1, [r2, #0]
  return result;
 8004122:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	fab2 f282 	clz	r2, r2
 800412c:	b2d2      	uxtb	r2, r2
 800412e:	f042 0220 	orr.w	r2, r2, #32
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	f002 021f 	and.w	r2, r2, #31
 8004138:	2101      	movs	r1, #1
 800413a:	fa01 f202 	lsl.w	r2, r1, r2
 800413e:	4013      	ands	r3, r2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d19e      	bne.n	8004082 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004144:	4b2a      	ldr	r3, [pc, #168]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800414c:	1d3b      	adds	r3, r7, #4
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004152:	1d3b      	adds	r3, r7, #4
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	430b      	orrs	r3, r1
 800415a:	4925      	ldr	r1, [pc, #148]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 800415c:	4313      	orrs	r3, r2
 800415e:	604b      	str	r3, [r1, #4]
 8004160:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004164:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004168:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800416a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	fa93 f2a3 	rbit	r2, r3
 8004174:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004178:	601a      	str	r2, [r3, #0]
  return result;
 800417a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800417e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004180:	fab3 f383 	clz	r3, r3
 8004184:	b2db      	uxtb	r3, r3
 8004186:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800418a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	461a      	mov	r2, r3
 8004192:	2301      	movs	r3, #1
 8004194:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004196:	f7fe f849 	bl	800222c <HAL_GetTick>
 800419a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800419e:	e009      	b.n	80041b4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a0:	f7fe f844 	bl	800222c <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e0fc      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
 80041b4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80041b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041be:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	fa93 f2a3 	rbit	r2, r3
 80041c8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80041cc:	601a      	str	r2, [r3, #0]
  return result;
 80041ce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80041d2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041d4:	fab3 f383 	clz	r3, r3
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	095b      	lsrs	r3, r3, #5
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	f043 0301 	orr.w	r3, r3, #1
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d105      	bne.n	80041f4 <HAL_RCC_OscConfig+0xc48>
 80041e8:	4b01      	ldr	r3, [pc, #4]	; (80041f0 <HAL_RCC_OscConfig+0xc44>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	e01e      	b.n	800422c <HAL_RCC_OscConfig+0xc80>
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000
 80041f4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80041f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	fa93 f2a3 	rbit	r2, r3
 8004208:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800420c:	601a      	str	r2, [r3, #0]
 800420e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004212:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	fa93 f2a3 	rbit	r2, r3
 8004222:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	4b63      	ldr	r3, [pc, #396]	; (80043b8 <HAL_RCC_OscConfig+0xe0c>)
 800422a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004230:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004234:	6011      	str	r1, [r2, #0]
 8004236:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800423a:	6812      	ldr	r2, [r2, #0]
 800423c:	fa92 f1a2 	rbit	r1, r2
 8004240:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004244:	6011      	str	r1, [r2, #0]
  return result;
 8004246:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	fab2 f282 	clz	r2, r2
 8004250:	b2d2      	uxtb	r2, r2
 8004252:	f042 0220 	orr.w	r2, r2, #32
 8004256:	b2d2      	uxtb	r2, r2
 8004258:	f002 021f 	and.w	r2, r2, #31
 800425c:	2101      	movs	r1, #1
 800425e:	fa01 f202 	lsl.w	r2, r1, r2
 8004262:	4013      	ands	r3, r2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d09b      	beq.n	80041a0 <HAL_RCC_OscConfig+0xbf4>
 8004268:	e0a0      	b.n	80043ac <HAL_RCC_OscConfig+0xe00>
 800426a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800426e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004272:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004274:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	fa93 f2a3 	rbit	r2, r3
 800427e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004282:	601a      	str	r2, [r3, #0]
  return result;
 8004284:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004288:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800428a:	fab3 f383 	clz	r3, r3
 800428e:	b2db      	uxtb	r3, r3
 8004290:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004294:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	461a      	mov	r2, r3
 800429c:	2300      	movs	r3, #0
 800429e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a0:	f7fd ffc4 	bl	800222c <HAL_GetTick>
 80042a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042a8:	e009      	b.n	80042be <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042aa:	f7fd ffbf 	bl	800222c <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e077      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
 80042be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80042c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	fa93 f2a3 	rbit	r2, r3
 80042d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042d6:	601a      	str	r2, [r3, #0]
  return result;
 80042d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042dc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042de:	fab3 f383 	clz	r3, r3
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	095b      	lsrs	r3, r3, #5
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d102      	bne.n	80042f8 <HAL_RCC_OscConfig+0xd4c>
 80042f2:	4b31      	ldr	r3, [pc, #196]	; (80043b8 <HAL_RCC_OscConfig+0xe0c>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	e01b      	b.n	8004330 <HAL_RCC_OscConfig+0xd84>
 80042f8:	f107 0320 	add.w	r3, r7, #32
 80042fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004300:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004302:	f107 0320 	add.w	r3, r7, #32
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	fa93 f2a3 	rbit	r2, r3
 800430c:	f107 031c 	add.w	r3, r7, #28
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	f107 0318 	add.w	r3, r7, #24
 8004316:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	f107 0318 	add.w	r3, r7, #24
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	fa93 f2a3 	rbit	r2, r3
 8004326:	f107 0314 	add.w	r3, r7, #20
 800432a:	601a      	str	r2, [r3, #0]
 800432c:	4b22      	ldr	r3, [pc, #136]	; (80043b8 <HAL_RCC_OscConfig+0xe0c>)
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	f107 0210 	add.w	r2, r7, #16
 8004334:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004338:	6011      	str	r1, [r2, #0]
 800433a:	f107 0210 	add.w	r2, r7, #16
 800433e:	6812      	ldr	r2, [r2, #0]
 8004340:	fa92 f1a2 	rbit	r1, r2
 8004344:	f107 020c 	add.w	r2, r7, #12
 8004348:	6011      	str	r1, [r2, #0]
  return result;
 800434a:	f107 020c 	add.w	r2, r7, #12
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	fab2 f282 	clz	r2, r2
 8004354:	b2d2      	uxtb	r2, r2
 8004356:	f042 0220 	orr.w	r2, r2, #32
 800435a:	b2d2      	uxtb	r2, r2
 800435c:	f002 021f 	and.w	r2, r2, #31
 8004360:	2101      	movs	r1, #1
 8004362:	fa01 f202 	lsl.w	r2, r1, r2
 8004366:	4013      	ands	r3, r2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d19e      	bne.n	80042aa <HAL_RCC_OscConfig+0xcfe>
 800436c:	e01e      	b.n	80043ac <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800436e:	1d3b      	adds	r3, r7, #4
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	69db      	ldr	r3, [r3, #28]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e018      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800437c:	4b0e      	ldr	r3, [pc, #56]	; (80043b8 <HAL_RCC_OscConfig+0xe0c>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004384:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004388:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800438c:	1d3b      	adds	r3, r7, #4
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	429a      	cmp	r2, r3
 8004394:	d108      	bne.n	80043a8 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004396:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800439a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800439e:	1d3b      	adds	r3, r7, #4
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d001      	beq.n	80043ac <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e000      	b.n	80043ae <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40021000 	.word	0x40021000

080043bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b09e      	sub	sp, #120	; 0x78
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e162      	b.n	800469a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043d4:	4b90      	ldr	r3, [pc, #576]	; (8004618 <HAL_RCC_ClockConfig+0x25c>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0307 	and.w	r3, r3, #7
 80043dc:	683a      	ldr	r2, [r7, #0]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d910      	bls.n	8004404 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043e2:	4b8d      	ldr	r3, [pc, #564]	; (8004618 <HAL_RCC_ClockConfig+0x25c>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f023 0207 	bic.w	r2, r3, #7
 80043ea:	498b      	ldr	r1, [pc, #556]	; (8004618 <HAL_RCC_ClockConfig+0x25c>)
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043f2:	4b89      	ldr	r3, [pc, #548]	; (8004618 <HAL_RCC_ClockConfig+0x25c>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d001      	beq.n	8004404 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e14a      	b.n	800469a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d008      	beq.n	8004422 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004410:	4b82      	ldr	r3, [pc, #520]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	497f      	ldr	r1, [pc, #508]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 800441e:	4313      	orrs	r3, r2
 8004420:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 80dc 	beq.w	80045e8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d13c      	bne.n	80044b2 <HAL_RCC_ClockConfig+0xf6>
 8004438:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800443c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004440:	fa93 f3a3 	rbit	r3, r3
 8004444:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004446:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004448:	fab3 f383 	clz	r3, r3
 800444c:	b2db      	uxtb	r3, r3
 800444e:	095b      	lsrs	r3, r3, #5
 8004450:	b2db      	uxtb	r3, r3
 8004452:	f043 0301 	orr.w	r3, r3, #1
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b01      	cmp	r3, #1
 800445a:	d102      	bne.n	8004462 <HAL_RCC_ClockConfig+0xa6>
 800445c:	4b6f      	ldr	r3, [pc, #444]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	e00f      	b.n	8004482 <HAL_RCC_ClockConfig+0xc6>
 8004462:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004466:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004468:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800446a:	fa93 f3a3 	rbit	r3, r3
 800446e:	667b      	str	r3, [r7, #100]	; 0x64
 8004470:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004474:	663b      	str	r3, [r7, #96]	; 0x60
 8004476:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004478:	fa93 f3a3 	rbit	r3, r3
 800447c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800447e:	4b67      	ldr	r3, [pc, #412]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 8004480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004482:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004486:	65ba      	str	r2, [r7, #88]	; 0x58
 8004488:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800448a:	fa92 f2a2 	rbit	r2, r2
 800448e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004490:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004492:	fab2 f282 	clz	r2, r2
 8004496:	b2d2      	uxtb	r2, r2
 8004498:	f042 0220 	orr.w	r2, r2, #32
 800449c:	b2d2      	uxtb	r2, r2
 800449e:	f002 021f 	and.w	r2, r2, #31
 80044a2:	2101      	movs	r1, #1
 80044a4:	fa01 f202 	lsl.w	r2, r1, r2
 80044a8:	4013      	ands	r3, r2
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d17b      	bne.n	80045a6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e0f3      	b.n	800469a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d13c      	bne.n	8004534 <HAL_RCC_ClockConfig+0x178>
 80044ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044be:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044c2:	fa93 f3a3 	rbit	r3, r3
 80044c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80044c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ca:	fab3 f383 	clz	r3, r3
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	095b      	lsrs	r3, r3, #5
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	f043 0301 	orr.w	r3, r3, #1
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d102      	bne.n	80044e4 <HAL_RCC_ClockConfig+0x128>
 80044de:	4b4f      	ldr	r3, [pc, #316]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	e00f      	b.n	8004504 <HAL_RCC_ClockConfig+0x148>
 80044e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044e8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044ec:	fa93 f3a3 	rbit	r3, r3
 80044f0:	647b      	str	r3, [r7, #68]	; 0x44
 80044f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044f6:	643b      	str	r3, [r7, #64]	; 0x40
 80044f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044fa:	fa93 f3a3 	rbit	r3, r3
 80044fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004500:	4b46      	ldr	r3, [pc, #280]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 8004502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004504:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004508:	63ba      	str	r2, [r7, #56]	; 0x38
 800450a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800450c:	fa92 f2a2 	rbit	r2, r2
 8004510:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004512:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004514:	fab2 f282 	clz	r2, r2
 8004518:	b2d2      	uxtb	r2, r2
 800451a:	f042 0220 	orr.w	r2, r2, #32
 800451e:	b2d2      	uxtb	r2, r2
 8004520:	f002 021f 	and.w	r2, r2, #31
 8004524:	2101      	movs	r1, #1
 8004526:	fa01 f202 	lsl.w	r2, r1, r2
 800452a:	4013      	ands	r3, r2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d13a      	bne.n	80045a6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e0b2      	b.n	800469a <HAL_RCC_ClockConfig+0x2de>
 8004534:	2302      	movs	r3, #2
 8004536:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800453a:	fa93 f3a3 	rbit	r3, r3
 800453e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004542:	fab3 f383 	clz	r3, r3
 8004546:	b2db      	uxtb	r3, r3
 8004548:	095b      	lsrs	r3, r3, #5
 800454a:	b2db      	uxtb	r3, r3
 800454c:	f043 0301 	orr.w	r3, r3, #1
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b01      	cmp	r3, #1
 8004554:	d102      	bne.n	800455c <HAL_RCC_ClockConfig+0x1a0>
 8004556:	4b31      	ldr	r3, [pc, #196]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	e00d      	b.n	8004578 <HAL_RCC_ClockConfig+0x1bc>
 800455c:	2302      	movs	r3, #2
 800455e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004562:	fa93 f3a3 	rbit	r3, r3
 8004566:	627b      	str	r3, [r7, #36]	; 0x24
 8004568:	2302      	movs	r3, #2
 800456a:	623b      	str	r3, [r7, #32]
 800456c:	6a3b      	ldr	r3, [r7, #32]
 800456e:	fa93 f3a3 	rbit	r3, r3
 8004572:	61fb      	str	r3, [r7, #28]
 8004574:	4b29      	ldr	r3, [pc, #164]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 8004576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004578:	2202      	movs	r2, #2
 800457a:	61ba      	str	r2, [r7, #24]
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	fa92 f2a2 	rbit	r2, r2
 8004582:	617a      	str	r2, [r7, #20]
  return result;
 8004584:	697a      	ldr	r2, [r7, #20]
 8004586:	fab2 f282 	clz	r2, r2
 800458a:	b2d2      	uxtb	r2, r2
 800458c:	f042 0220 	orr.w	r2, r2, #32
 8004590:	b2d2      	uxtb	r2, r2
 8004592:	f002 021f 	and.w	r2, r2, #31
 8004596:	2101      	movs	r1, #1
 8004598:	fa01 f202 	lsl.w	r2, r1, r2
 800459c:	4013      	ands	r3, r2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e079      	b.n	800469a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045a6:	4b1d      	ldr	r3, [pc, #116]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f023 0203 	bic.w	r2, r3, #3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	491a      	ldr	r1, [pc, #104]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045b8:	f7fd fe38 	bl	800222c <HAL_GetTick>
 80045bc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045be:	e00a      	b.n	80045d6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045c0:	f7fd fe34 	bl	800222c <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e061      	b.n	800469a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045d6:	4b11      	ldr	r3, [pc, #68]	; (800461c <HAL_RCC_ClockConfig+0x260>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f003 020c 	and.w	r2, r3, #12
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d1eb      	bne.n	80045c0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045e8:	4b0b      	ldr	r3, [pc, #44]	; (8004618 <HAL_RCC_ClockConfig+0x25c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	683a      	ldr	r2, [r7, #0]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d214      	bcs.n	8004620 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045f6:	4b08      	ldr	r3, [pc, #32]	; (8004618 <HAL_RCC_ClockConfig+0x25c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f023 0207 	bic.w	r2, r3, #7
 80045fe:	4906      	ldr	r1, [pc, #24]	; (8004618 <HAL_RCC_ClockConfig+0x25c>)
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	4313      	orrs	r3, r2
 8004604:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004606:	4b04      	ldr	r3, [pc, #16]	; (8004618 <HAL_RCC_ClockConfig+0x25c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0307 	and.w	r3, r3, #7
 800460e:	683a      	ldr	r2, [r7, #0]
 8004610:	429a      	cmp	r2, r3
 8004612:	d005      	beq.n	8004620 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e040      	b.n	800469a <HAL_RCC_ClockConfig+0x2de>
 8004618:	40022000 	.word	0x40022000
 800461c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b00      	cmp	r3, #0
 800462a:	d008      	beq.n	800463e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800462c:	4b1d      	ldr	r3, [pc, #116]	; (80046a4 <HAL_RCC_ClockConfig+0x2e8>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	491a      	ldr	r1, [pc, #104]	; (80046a4 <HAL_RCC_ClockConfig+0x2e8>)
 800463a:	4313      	orrs	r3, r2
 800463c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0308 	and.w	r3, r3, #8
 8004646:	2b00      	cmp	r3, #0
 8004648:	d009      	beq.n	800465e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800464a:	4b16      	ldr	r3, [pc, #88]	; (80046a4 <HAL_RCC_ClockConfig+0x2e8>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	4912      	ldr	r1, [pc, #72]	; (80046a4 <HAL_RCC_ClockConfig+0x2e8>)
 800465a:	4313      	orrs	r3, r2
 800465c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800465e:	f000 f829 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 8004662:	4601      	mov	r1, r0
 8004664:	4b0f      	ldr	r3, [pc, #60]	; (80046a4 <HAL_RCC_ClockConfig+0x2e8>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800466c:	22f0      	movs	r2, #240	; 0xf0
 800466e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	fa92 f2a2 	rbit	r2, r2
 8004676:	60fa      	str	r2, [r7, #12]
  return result;
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	fab2 f282 	clz	r2, r2
 800467e:	b2d2      	uxtb	r2, r2
 8004680:	40d3      	lsrs	r3, r2
 8004682:	4a09      	ldr	r2, [pc, #36]	; (80046a8 <HAL_RCC_ClockConfig+0x2ec>)
 8004684:	5cd3      	ldrb	r3, [r2, r3]
 8004686:	fa21 f303 	lsr.w	r3, r1, r3
 800468a:	4a08      	ldr	r2, [pc, #32]	; (80046ac <HAL_RCC_ClockConfig+0x2f0>)
 800468c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800468e:	4b08      	ldr	r3, [pc, #32]	; (80046b0 <HAL_RCC_ClockConfig+0x2f4>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4618      	mov	r0, r3
 8004694:	f7fd fd86 	bl	80021a4 <HAL_InitTick>
  
  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3778      	adds	r7, #120	; 0x78
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	40021000 	.word	0x40021000
 80046a8:	0800c788 	.word	0x0800c788
 80046ac:	20000004 	.word	0x20000004
 80046b0:	20000008 	.word	0x20000008

080046b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b08b      	sub	sp, #44	; 0x2c
 80046b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	2300      	movs	r3, #0
 80046c0:	61bb      	str	r3, [r7, #24]
 80046c2:	2300      	movs	r3, #0
 80046c4:	627b      	str	r3, [r7, #36]	; 0x24
 80046c6:	2300      	movs	r3, #0
 80046c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80046ca:	2300      	movs	r3, #0
 80046cc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80046ce:	4b29      	ldr	r3, [pc, #164]	; (8004774 <HAL_RCC_GetSysClockFreq+0xc0>)
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	f003 030c 	and.w	r3, r3, #12
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d002      	beq.n	80046e4 <HAL_RCC_GetSysClockFreq+0x30>
 80046de:	2b08      	cmp	r3, #8
 80046e0:	d003      	beq.n	80046ea <HAL_RCC_GetSysClockFreq+0x36>
 80046e2:	e03c      	b.n	800475e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046e4:	4b24      	ldr	r3, [pc, #144]	; (8004778 <HAL_RCC_GetSysClockFreq+0xc4>)
 80046e6:	623b      	str	r3, [r7, #32]
      break;
 80046e8:	e03c      	b.n	8004764 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80046f0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80046f4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	fa92 f2a2 	rbit	r2, r2
 80046fc:	607a      	str	r2, [r7, #4]
  return result;
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	fab2 f282 	clz	r2, r2
 8004704:	b2d2      	uxtb	r2, r2
 8004706:	40d3      	lsrs	r3, r2
 8004708:	4a1c      	ldr	r2, [pc, #112]	; (800477c <HAL_RCC_GetSysClockFreq+0xc8>)
 800470a:	5cd3      	ldrb	r3, [r2, r3]
 800470c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800470e:	4b19      	ldr	r3, [pc, #100]	; (8004774 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004712:	f003 030f 	and.w	r3, r3, #15
 8004716:	220f      	movs	r2, #15
 8004718:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	fa92 f2a2 	rbit	r2, r2
 8004720:	60fa      	str	r2, [r7, #12]
  return result;
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	fab2 f282 	clz	r2, r2
 8004728:	b2d2      	uxtb	r2, r2
 800472a:	40d3      	lsrs	r3, r2
 800472c:	4a14      	ldr	r2, [pc, #80]	; (8004780 <HAL_RCC_GetSysClockFreq+0xcc>)
 800472e:	5cd3      	ldrb	r3, [r2, r3]
 8004730:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d008      	beq.n	800474e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800473c:	4a0e      	ldr	r2, [pc, #56]	; (8004778 <HAL_RCC_GetSysClockFreq+0xc4>)
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	fbb2 f2f3 	udiv	r2, r2, r3
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	fb02 f303 	mul.w	r3, r2, r3
 800474a:	627b      	str	r3, [r7, #36]	; 0x24
 800474c:	e004      	b.n	8004758 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	4a0c      	ldr	r2, [pc, #48]	; (8004784 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004752:	fb02 f303 	mul.w	r3, r2, r3
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475a:	623b      	str	r3, [r7, #32]
      break;
 800475c:	e002      	b.n	8004764 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800475e:	4b06      	ldr	r3, [pc, #24]	; (8004778 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004760:	623b      	str	r3, [r7, #32]
      break;
 8004762:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004764:	6a3b      	ldr	r3, [r7, #32]
}
 8004766:	4618      	mov	r0, r3
 8004768:	372c      	adds	r7, #44	; 0x2c
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	40021000 	.word	0x40021000
 8004778:	007a1200 	.word	0x007a1200
 800477c:	0800c7a0 	.word	0x0800c7a0
 8004780:	0800c7b0 	.word	0x0800c7b0
 8004784:	003d0900 	.word	0x003d0900

08004788 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004788:	b480      	push	{r7}
 800478a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800478c:	4b03      	ldr	r3, [pc, #12]	; (800479c <HAL_RCC_GetHCLKFreq+0x14>)
 800478e:	681b      	ldr	r3, [r3, #0]
}
 8004790:	4618      	mov	r0, r3
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	20000004 	.word	0x20000004

080047a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80047a6:	f7ff ffef 	bl	8004788 <HAL_RCC_GetHCLKFreq>
 80047aa:	4601      	mov	r1, r0
 80047ac:	4b0b      	ldr	r3, [pc, #44]	; (80047dc <HAL_RCC_GetPCLK1Freq+0x3c>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80047b4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80047b8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	fa92 f2a2 	rbit	r2, r2
 80047c0:	603a      	str	r2, [r7, #0]
  return result;
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	fab2 f282 	clz	r2, r2
 80047c8:	b2d2      	uxtb	r2, r2
 80047ca:	40d3      	lsrs	r3, r2
 80047cc:	4a04      	ldr	r2, [pc, #16]	; (80047e0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80047ce:	5cd3      	ldrb	r3, [r2, r3]
 80047d0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80047d4:	4618      	mov	r0, r3
 80047d6:	3708      	adds	r7, #8
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40021000 	.word	0x40021000
 80047e0:	0800c798 	.word	0x0800c798

080047e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80047ea:	f7ff ffcd 	bl	8004788 <HAL_RCC_GetHCLKFreq>
 80047ee:	4601      	mov	r1, r0
 80047f0:	4b0b      	ldr	r3, [pc, #44]	; (8004820 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80047f8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80047fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	fa92 f2a2 	rbit	r2, r2
 8004804:	603a      	str	r2, [r7, #0]
  return result;
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	fab2 f282 	clz	r2, r2
 800480c:	b2d2      	uxtb	r2, r2
 800480e:	40d3      	lsrs	r3, r2
 8004810:	4a04      	ldr	r2, [pc, #16]	; (8004824 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004812:	5cd3      	ldrb	r3, [r2, r3]
 8004814:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004818:	4618      	mov	r0, r3
 800481a:	3708      	adds	r7, #8
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40021000 	.word	0x40021000
 8004824:	0800c798 	.word	0x0800c798

08004828 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b092      	sub	sp, #72	; 0x48
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004830:	2300      	movs	r3, #0
 8004832:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004834:	2300      	movs	r3, #0
 8004836:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004838:	2300      	movs	r3, #0
 800483a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004846:	2b00      	cmp	r3, #0
 8004848:	f000 80d4 	beq.w	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800484c:	4b4e      	ldr	r3, [pc, #312]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800484e:	69db      	ldr	r3, [r3, #28]
 8004850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10e      	bne.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004858:	4b4b      	ldr	r3, [pc, #300]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	4a4a      	ldr	r2, [pc, #296]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800485e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004862:	61d3      	str	r3, [r2, #28]
 8004864:	4b48      	ldr	r3, [pc, #288]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800486c:	60bb      	str	r3, [r7, #8]
 800486e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004870:	2301      	movs	r3, #1
 8004872:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004876:	4b45      	ldr	r3, [pc, #276]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487e:	2b00      	cmp	r3, #0
 8004880:	d118      	bne.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004882:	4b42      	ldr	r3, [pc, #264]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a41      	ldr	r2, [pc, #260]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004888:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800488c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800488e:	f7fd fccd 	bl	800222c <HAL_GetTick>
 8004892:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004894:	e008      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004896:	f7fd fcc9 	bl	800222c <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	2b64      	cmp	r3, #100	; 0x64
 80048a2:	d901      	bls.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e169      	b.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048a8:	4b38      	ldr	r3, [pc, #224]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d0f0      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048b4:	4b34      	ldr	r3, [pc, #208]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 8084 	beq.w	80049ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d07c      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048d4:	4b2c      	ldr	r3, [pc, #176]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048d6:	6a1b      	ldr	r3, [r3, #32]
 80048d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80048e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e6:	fa93 f3a3 	rbit	r3, r3
 80048ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80048ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048ee:	fab3 f383 	clz	r3, r3
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	461a      	mov	r2, r3
 80048f6:	4b26      	ldr	r3, [pc, #152]	; (8004990 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048f8:	4413      	add	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	461a      	mov	r2, r3
 80048fe:	2301      	movs	r3, #1
 8004900:	6013      	str	r3, [r2, #0]
 8004902:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004906:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800490a:	fa93 f3a3 	rbit	r3, r3
 800490e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004912:	fab3 f383 	clz	r3, r3
 8004916:	b2db      	uxtb	r3, r3
 8004918:	461a      	mov	r2, r3
 800491a:	4b1d      	ldr	r3, [pc, #116]	; (8004990 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800491c:	4413      	add	r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	461a      	mov	r2, r3
 8004922:	2300      	movs	r3, #0
 8004924:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004926:	4a18      	ldr	r2, [pc, #96]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800492a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800492c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d04b      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004936:	f7fd fc79 	bl	800222c <HAL_GetTick>
 800493a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800493c:	e00a      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800493e:	f7fd fc75 	bl	800222c <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	f241 3288 	movw	r2, #5000	; 0x1388
 800494c:	4293      	cmp	r3, r2
 800494e:	d901      	bls.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e113      	b.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004954:	2302      	movs	r3, #2
 8004956:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495a:	fa93 f3a3 	rbit	r3, r3
 800495e:	627b      	str	r3, [r7, #36]	; 0x24
 8004960:	2302      	movs	r3, #2
 8004962:	623b      	str	r3, [r7, #32]
 8004964:	6a3b      	ldr	r3, [r7, #32]
 8004966:	fa93 f3a3 	rbit	r3, r3
 800496a:	61fb      	str	r3, [r7, #28]
  return result;
 800496c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800496e:	fab3 f383 	clz	r3, r3
 8004972:	b2db      	uxtb	r3, r3
 8004974:	095b      	lsrs	r3, r3, #5
 8004976:	b2db      	uxtb	r3, r3
 8004978:	f043 0302 	orr.w	r3, r3, #2
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b02      	cmp	r3, #2
 8004980:	d108      	bne.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004982:	4b01      	ldr	r3, [pc, #4]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	e00d      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004988:	40021000 	.word	0x40021000
 800498c:	40007000 	.word	0x40007000
 8004990:	10908100 	.word	0x10908100
 8004994:	2302      	movs	r3, #2
 8004996:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	fa93 f3a3 	rbit	r3, r3
 800499e:	617b      	str	r3, [r7, #20]
 80049a0:	4b78      	ldr	r3, [pc, #480]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80049a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a4:	2202      	movs	r2, #2
 80049a6:	613a      	str	r2, [r7, #16]
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	fa92 f2a2 	rbit	r2, r2
 80049ae:	60fa      	str	r2, [r7, #12]
  return result;
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	fab2 f282 	clz	r2, r2
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049bc:	b2d2      	uxtb	r2, r2
 80049be:	f002 021f 	and.w	r2, r2, #31
 80049c2:	2101      	movs	r1, #1
 80049c4:	fa01 f202 	lsl.w	r2, r1, r2
 80049c8:	4013      	ands	r3, r2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d0b7      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80049ce:	4b6d      	ldr	r3, [pc, #436]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	496a      	ldr	r1, [pc, #424]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80049e0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d105      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049e8:	4b66      	ldr	r3, [pc, #408]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80049ea:	69db      	ldr	r3, [r3, #28]
 80049ec:	4a65      	ldr	r2, [pc, #404]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80049ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049f2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d008      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a00:	4b60      	ldr	r3, [pc, #384]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a04:	f023 0203 	bic.w	r2, r3, #3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	495d      	ldr	r1, [pc, #372]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d008      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a1e:	4b59      	ldr	r3, [pc, #356]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a22:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	4956      	ldr	r1, [pc, #344]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d008      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a3c:	4b51      	ldr	r3, [pc, #324]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a40:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	494e      	ldr	r1, [pc, #312]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0320 	and.w	r3, r3, #32
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d008      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a5a:	4b4a      	ldr	r3, [pc, #296]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	f023 0210 	bic.w	r2, r3, #16
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	4947      	ldr	r1, [pc, #284]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d008      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004a78:	4b42      	ldr	r3, [pc, #264]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a84:	493f      	ldr	r1, [pc, #252]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d008      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a96:	4b3b      	ldr	r3, [pc, #236]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a9a:	f023 0220 	bic.w	r2, r3, #32
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	4938      	ldr	r1, [pc, #224]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0308 	and.w	r3, r3, #8
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d008      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ab4:	4b33      	ldr	r3, [pc, #204]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	695b      	ldr	r3, [r3, #20]
 8004ac0:	4930      	ldr	r1, [pc, #192]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0310 	and.w	r3, r3, #16
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d008      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ad2:	4b2c      	ldr	r3, [pc, #176]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	4929      	ldr	r1, [pc, #164]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d008      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004af0:	4b24      	ldr	r3, [pc, #144]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afc:	4921      	ldr	r1, [pc, #132]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d008      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004b0e:	4b1d      	ldr	r3, [pc, #116]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b12:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	491a      	ldr	r1, [pc, #104]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d008      	beq.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004b2c:	4b15      	ldr	r3, [pc, #84]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b30:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b38:	4912      	ldr	r1, [pc, #72]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d008      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004b4a:	4b0e      	ldr	r3, [pc, #56]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b56:	490b      	ldr	r1, [pc, #44]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d008      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004b68:	4b06      	ldr	r3, [pc, #24]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b74:	4903      	ldr	r1, [pc, #12]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3748      	adds	r7, #72	; 0x48
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	40021000 	.word	0x40021000

08004b88 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d101      	bne.n	8004b9a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e083      	b.n	8004ca2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	7f5b      	ldrb	r3, [r3, #29]
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d105      	bne.n	8004bb0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fd f948 	bl	8001e40 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	22ca      	movs	r2, #202	; 0xca
 8004bbc:	625a      	str	r2, [r3, #36]	; 0x24
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2253      	movs	r2, #83	; 0x53
 8004bc4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 faa8 	bl	800511c <RTC_EnterInitMode>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d008      	beq.n	8004be4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	22ff      	movs	r2, #255	; 0xff
 8004bd8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2204      	movs	r2, #4
 8004bde:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e05e      	b.n	8004ca2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	6812      	ldr	r2, [r2, #0]
 8004bee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004bf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bf6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6899      	ldr	r1, [r3, #8]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685a      	ldr	r2, [r3, #4]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	431a      	orrs	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	431a      	orrs	r2, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	68d2      	ldr	r2, [r2, #12]
 8004c1e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6919      	ldr	r1, [r3, #16]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	041a      	lsls	r2, r3, #16
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	430a      	orrs	r2, r1
 8004c32:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68da      	ldr	r2, [r3, #12]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c42:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 0320 	and.w	r3, r3, #32
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10e      	bne.n	8004c70 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 fa3a 	bl	80050cc <HAL_RTC_WaitForSynchro>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d008      	beq.n	8004c70 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	22ff      	movs	r2, #255	; 0xff
 8004c64:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2204      	movs	r2, #4
 8004c6a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e018      	b.n	8004ca2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c7e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	699a      	ldr	r2, [r3, #24]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	22ff      	movs	r2, #255	; 0xff
 8004c98:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
  }
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3708      	adds	r7, #8
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004caa:	b590      	push	{r4, r7, lr}
 8004cac:	b087      	sub	sp, #28
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	60f8      	str	r0, [r7, #12]
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	7f1b      	ldrb	r3, [r3, #28]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d101      	bne.n	8004cc6 <HAL_RTC_SetTime+0x1c>
 8004cc2:	2302      	movs	r3, #2
 8004cc4:	e0aa      	b.n	8004e1c <HAL_RTC_SetTime+0x172>
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d126      	bne.n	8004d26 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d102      	bne.n	8004cec <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fa3f 	bl	8005174 <RTC_ByteToBcd2>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	785b      	ldrb	r3, [r3, #1]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 fa38 	bl	8005174 <RTC_ByteToBcd2>
 8004d04:	4603      	mov	r3, r0
 8004d06:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004d08:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	789b      	ldrb	r3, [r3, #2]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 fa30 	bl	8005174 <RTC_ByteToBcd2>
 8004d14:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004d16:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	78db      	ldrb	r3, [r3, #3]
 8004d1e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004d20:	4313      	orrs	r3, r2
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	e018      	b.n	8004d58 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d102      	bne.n	8004d3a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	2200      	movs	r2, #0
 8004d38:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	785b      	ldrb	r3, [r3, #1]
 8004d44:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004d46:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004d4c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	78db      	ldrb	r3, [r3, #3]
 8004d52:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004d54:	4313      	orrs	r3, r2
 8004d56:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	22ca      	movs	r2, #202	; 0xca
 8004d5e:	625a      	str	r2, [r3, #36]	; 0x24
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2253      	movs	r2, #83	; 0x53
 8004d66:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 f9d7 	bl	800511c <RTC_EnterInitMode>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00b      	beq.n	8004d8c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	22ff      	movs	r2, #255	; 0xff
 8004d7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2204      	movs	r2, #4
 8004d80:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e047      	b.n	8004e1c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004d96:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004d9a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689a      	ldr	r2, [r3, #8]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004daa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6899      	ldr	r1, [r3, #8]
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68da      	ldr	r2, [r3, #12]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004dd2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f003 0320 	and.w	r3, r3, #32
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d111      	bne.n	8004e06 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 f972 	bl	80050cc <HAL_RTC_WaitForSynchro>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00b      	beq.n	8004e06 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	22ff      	movs	r2, #255	; 0xff
 8004df4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2204      	movs	r2, #4
 8004dfa:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e00a      	b.n	8004e1c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	22ff      	movs	r2, #255	; 0xff
 8004e0c:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2201      	movs	r2, #1
 8004e12:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
  }
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	371c      	adds	r7, #28
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd90      	pop	{r4, r7, pc}

08004e24 <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b086      	sub	sp, #24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004e30:	2300      	movs	r3, #0
 8004e32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004e56:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004e5a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	0c1b      	lsrs	r3, r3, #16
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e66:	b2da      	uxtb	r2, r3
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	0a1b      	lsrs	r3, r3, #8
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e76:	b2da      	uxtb	r2, r3
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e84:	b2da      	uxtb	r2, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	0c1b      	lsrs	r3, r3, #16
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e94:	b2da      	uxtb	r2, r3
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d11a      	bne.n	8004ed6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 f983 	bl	80051b0 <RTC_Bcd2ToByte>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	461a      	mov	r2, r3
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	785b      	ldrb	r3, [r3, #1]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 f97a 	bl	80051b0 <RTC_Bcd2ToByte>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	789b      	ldrb	r3, [r3, #2]
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f000 f971 	bl	80051b0 <RTC_Bcd2ToByte>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004ee0:	b590      	push	{r4, r7, lr}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	7f1b      	ldrb	r3, [r3, #28]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <HAL_RTC_SetDate+0x1c>
 8004ef8:	2302      	movs	r3, #2
 8004efa:	e094      	b.n	8005026 <HAL_RTC_SetDate+0x146>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2201      	movs	r2, #1
 8004f00:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2202      	movs	r2, #2
 8004f06:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d10e      	bne.n	8004f2c <HAL_RTC_SetDate+0x4c>
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	785b      	ldrb	r3, [r3, #1]
 8004f12:	f003 0310 	and.w	r3, r3, #16
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d008      	beq.n	8004f2c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	785b      	ldrb	r3, [r3, #1]
 8004f1e:	f023 0310 	bic.w	r3, r3, #16
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	330a      	adds	r3, #10
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d11c      	bne.n	8004f6c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	78db      	ldrb	r3, [r3, #3]
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 f91c 	bl	8005174 <RTC_ByteToBcd2>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	785b      	ldrb	r3, [r3, #1]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f000 f915 	bl	8005174 <RTC_ByteToBcd2>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004f4e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	789b      	ldrb	r3, [r3, #2]
 8004f54:	4618      	mov	r0, r3
 8004f56:	f000 f90d 	bl	8005174 <RTC_ByteToBcd2>
 8004f5a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004f5c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004f66:	4313      	orrs	r3, r2
 8004f68:	617b      	str	r3, [r7, #20]
 8004f6a:	e00e      	b.n	8004f8a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	78db      	ldrb	r3, [r3, #3]
 8004f70:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	785b      	ldrb	r3, [r3, #1]
 8004f76:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004f78:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004f7e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004f86:	4313      	orrs	r3, r2
 8004f88:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	22ca      	movs	r2, #202	; 0xca
 8004f90:	625a      	str	r2, [r3, #36]	; 0x24
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2253      	movs	r2, #83	; 0x53
 8004f98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 f8be 	bl	800511c <RTC_EnterInitMode>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00b      	beq.n	8004fbe <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	22ff      	movs	r2, #255	; 0xff
 8004fac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2204      	movs	r2, #4
 8004fb2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e033      	b.n	8005026 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004fc8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004fcc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68da      	ldr	r2, [r3, #12]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004fdc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f003 0320 	and.w	r3, r3, #32
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d111      	bne.n	8005010 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f000 f86d 	bl	80050cc <HAL_RTC_WaitForSynchro>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00b      	beq.n	8005010 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	22ff      	movs	r2, #255	; 0xff
 8004ffe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2204      	movs	r2, #4
 8005004:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e00a      	b.n	8005026 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	22ff      	movs	r2, #255	; 0xff
 8005016:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2201      	movs	r2, #1
 800501c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005024:	2300      	movs	r3, #0
  }
}
 8005026:	4618      	mov	r0, r3
 8005028:	371c      	adds	r7, #28
 800502a:	46bd      	mov	sp, r7
 800502c:	bd90      	pop	{r4, r7, pc}

0800502e <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b086      	sub	sp, #24
 8005032:	af00      	add	r7, sp, #0
 8005034:	60f8      	str	r0, [r7, #12]
 8005036:	60b9      	str	r1, [r7, #8]
 8005038:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800503a:	2300      	movs	r3, #0
 800503c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005048:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800504c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	0c1b      	lsrs	r3, r3, #16
 8005052:	b2da      	uxtb	r2, r3
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	0a1b      	lsrs	r3, r3, #8
 800505c:	b2db      	uxtb	r3, r3
 800505e:	f003 031f 	and.w	r3, r3, #31
 8005062:	b2da      	uxtb	r2, r3
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	b2db      	uxtb	r3, r3
 800506c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005070:	b2da      	uxtb	r2, r3
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	0b5b      	lsrs	r3, r3, #13
 800507a:	b2db      	uxtb	r3, r3
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	b2da      	uxtb	r2, r3
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d11a      	bne.n	80050c2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	78db      	ldrb	r3, [r3, #3]
 8005090:	4618      	mov	r0, r3
 8005092:	f000 f88d 	bl	80051b0 <RTC_Bcd2ToByte>
 8005096:	4603      	mov	r3, r0
 8005098:	461a      	mov	r2, r3
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	785b      	ldrb	r3, [r3, #1]
 80050a2:	4618      	mov	r0, r3
 80050a4:	f000 f884 	bl	80051b0 <RTC_Bcd2ToByte>
 80050a8:	4603      	mov	r3, r0
 80050aa:	461a      	mov	r2, r3
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	789b      	ldrb	r3, [r3, #2]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f000 f87b 	bl	80051b0 <RTC_Bcd2ToByte>
 80050ba:	4603      	mov	r3, r0
 80050bc:	461a      	mov	r2, r3
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3718      	adds	r7, #24
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80050e6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80050e8:	f7fd f8a0 	bl	800222c <HAL_GetTick>
 80050ec:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80050ee:	e009      	b.n	8005104 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80050f0:	f7fd f89c 	bl	800222c <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050fe:	d901      	bls.n	8005104 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e007      	b.n	8005114 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f003 0320 	and.w	r3, r3, #32
 800510e:	2b00      	cmp	r3, #0
 8005110:	d0ee      	beq.n	80050f0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005124:	2300      	movs	r3, #0
 8005126:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005132:	2b00      	cmp	r3, #0
 8005134:	d119      	bne.n	800516a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f04f 32ff 	mov.w	r2, #4294967295
 800513e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005140:	f7fd f874 	bl	800222c <HAL_GetTick>
 8005144:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005146:	e009      	b.n	800515c <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005148:	f7fd f870 	bl	800222c <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005156:	d901      	bls.n	800515c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e007      	b.n	800516c <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005166:	2b00      	cmp	r3, #0
 8005168:	d0ee      	beq.n	8005148 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	4603      	mov	r3, r0
 800517c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800517e:	2300      	movs	r3, #0
 8005180:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8005182:	e005      	b.n	8005190 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	3301      	adds	r3, #1
 8005188:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800518a:	79fb      	ldrb	r3, [r7, #7]
 800518c:	3b0a      	subs	r3, #10
 800518e:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005190:	79fb      	ldrb	r3, [r7, #7]
 8005192:	2b09      	cmp	r3, #9
 8005194:	d8f6      	bhi.n	8005184 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	b2db      	uxtb	r3, r3
 800519a:	011b      	lsls	r3, r3, #4
 800519c:	b2da      	uxtb	r2, r3
 800519e:	79fb      	ldrb	r3, [r7, #7]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	b2db      	uxtb	r3, r3
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3714      	adds	r7, #20
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	4603      	mov	r3, r0
 80051b8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 80051be:	79fb      	ldrb	r3, [r7, #7]
 80051c0:	091b      	lsrs	r3, r3, #4
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	461a      	mov	r2, r3
 80051c6:	4613      	mov	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4413      	add	r3, r2
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 80051d0:	79fb      	ldrb	r3, [r7, #7]
 80051d2:	f003 030f 	and.w	r3, r3, #15
 80051d6:	b2da      	uxtb	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	4413      	add	r3, r2
 80051de:	b2db      	uxtb	r3, r3
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3350      	adds	r3, #80	; 0x50
 8005202:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	4413      	add	r3, r2
 800520c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	601a      	str	r2, [r3, #0]
}
 8005214:	bf00      	nop
 8005216:	371c      	adds	r7, #28
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800522a:	2300      	movs	r3, #0
 800522c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3350      	adds	r3, #80	; 0x50
 8005234:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	4413      	add	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
}
 8005244:	4618      	mov	r0, r3
 8005246:	3714      	adds	r7, #20
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e09d      	b.n	800539e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005266:	2b00      	cmp	r3, #0
 8005268:	d108      	bne.n	800527c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005272:	d009      	beq.n	8005288 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	61da      	str	r2, [r3, #28]
 800527a:	e005      	b.n	8005288 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d106      	bne.n	80052a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7fc fdf2 	bl	8001e8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80052c8:	d902      	bls.n	80052d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052ca:	2300      	movs	r3, #0
 80052cc:	60fb      	str	r3, [r7, #12]
 80052ce:	e002      	b.n	80052d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80052d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80052de:	d007      	beq.n	80052f0 <HAL_SPI_Init+0xa0>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80052e8:	d002      	beq.n	80052f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005300:	431a      	orrs	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	431a      	orrs	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	695b      	ldr	r3, [r3, #20]
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	431a      	orrs	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800531e:	431a      	orrs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005328:	431a      	orrs	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005332:	ea42 0103 	orr.w	r1, r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800533a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	699b      	ldr	r3, [r3, #24]
 800534a:	0c1b      	lsrs	r3, r3, #16
 800534c:	f003 0204 	and.w	r2, r3, #4
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005354:	f003 0310 	and.w	r3, r3, #16
 8005358:	431a      	orrs	r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800535e:	f003 0308 	and.w	r3, r3, #8
 8005362:	431a      	orrs	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800536c:	ea42 0103 	orr.w	r1, r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	430a      	orrs	r2, r1
 800537c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	69da      	ldr	r2, [r3, #28]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800538c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b088      	sub	sp, #32
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	60b9      	str	r1, [r7, #8]
 80053b0:	603b      	str	r3, [r7, #0]
 80053b2:	4613      	mov	r3, r2
 80053b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053b6:	2300      	movs	r3, #0
 80053b8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d101      	bne.n	80053c8 <HAL_SPI_Transmit+0x22>
 80053c4:	2302      	movs	r3, #2
 80053c6:	e158      	b.n	800567a <HAL_SPI_Transmit+0x2d4>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053d0:	f7fc ff2c 	bl	800222c <HAL_GetTick>
 80053d4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80053d6:	88fb      	ldrh	r3, [r7, #6]
 80053d8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d002      	beq.n	80053ec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80053e6:	2302      	movs	r3, #2
 80053e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053ea:	e13d      	b.n	8005668 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d002      	beq.n	80053f8 <HAL_SPI_Transmit+0x52>
 80053f2:	88fb      	ldrh	r3, [r7, #6]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d102      	bne.n	80053fe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053fc:	e134      	b.n	8005668 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2203      	movs	r2, #3
 8005402:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	68ba      	ldr	r2, [r7, #8]
 8005410:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	88fa      	ldrh	r2, [r7, #6]
 8005416:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	88fa      	ldrh	r2, [r7, #6]
 800541c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005448:	d10f      	bne.n	800546a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005458:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005468:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005474:	2b40      	cmp	r3, #64	; 0x40
 8005476:	d007      	beq.n	8005488 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005486:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005490:	d94b      	bls.n	800552a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d002      	beq.n	80054a0 <HAL_SPI_Transmit+0xfa>
 800549a:	8afb      	ldrh	r3, [r7, #22]
 800549c:	2b01      	cmp	r3, #1
 800549e:	d13e      	bne.n	800551e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a4:	881a      	ldrh	r2, [r3, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b0:	1c9a      	adds	r2, r3, #2
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	3b01      	subs	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80054c4:	e02b      	b.n	800551e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f003 0302 	and.w	r3, r3, #2
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	d112      	bne.n	80054fa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d8:	881a      	ldrh	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e4:	1c9a      	adds	r2, r3, #2
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	3b01      	subs	r3, #1
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80054f8:	e011      	b.n	800551e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054fa:	f7fc fe97 	bl	800222c <HAL_GetTick>
 80054fe:	4602      	mov	r2, r0
 8005500:	69bb      	ldr	r3, [r7, #24]
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	429a      	cmp	r2, r3
 8005508:	d803      	bhi.n	8005512 <HAL_SPI_Transmit+0x16c>
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005510:	d102      	bne.n	8005518 <HAL_SPI_Transmit+0x172>
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d102      	bne.n	800551e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800551c:	e0a4      	b.n	8005668 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005522:	b29b      	uxth	r3, r3
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1ce      	bne.n	80054c6 <HAL_SPI_Transmit+0x120>
 8005528:	e07c      	b.n	8005624 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d002      	beq.n	8005538 <HAL_SPI_Transmit+0x192>
 8005532:	8afb      	ldrh	r3, [r7, #22]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d170      	bne.n	800561a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800553c:	b29b      	uxth	r3, r3
 800553e:	2b01      	cmp	r3, #1
 8005540:	d912      	bls.n	8005568 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005546:	881a      	ldrh	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005552:	1c9a      	adds	r2, r3, #2
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800555c:	b29b      	uxth	r3, r3
 800555e:	3b02      	subs	r3, #2
 8005560:	b29a      	uxth	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005566:	e058      	b.n	800561a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	330c      	adds	r3, #12
 8005572:	7812      	ldrb	r2, [r2, #0]
 8005574:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557a:	1c5a      	adds	r2, r3, #1
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005584:	b29b      	uxth	r3, r3
 8005586:	3b01      	subs	r3, #1
 8005588:	b29a      	uxth	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800558e:	e044      	b.n	800561a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f003 0302 	and.w	r3, r3, #2
 800559a:	2b02      	cmp	r3, #2
 800559c:	d12b      	bne.n	80055f6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d912      	bls.n	80055ce <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ac:	881a      	ldrh	r2, [r3, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b8:	1c9a      	adds	r2, r3, #2
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	3b02      	subs	r3, #2
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055cc:	e025      	b.n	800561a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	330c      	adds	r3, #12
 80055d8:	7812      	ldrb	r2, [r2, #0]
 80055da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e0:	1c5a      	adds	r2, r3, #1
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	3b01      	subs	r3, #1
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055f4:	e011      	b.n	800561a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055f6:	f7fc fe19 	bl	800222c <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	429a      	cmp	r2, r3
 8005604:	d803      	bhi.n	800560e <HAL_SPI_Transmit+0x268>
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560c:	d102      	bne.n	8005614 <HAL_SPI_Transmit+0x26e>
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d102      	bne.n	800561a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005618:	e026      	b.n	8005668 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800561e:	b29b      	uxth	r3, r3
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1b5      	bne.n	8005590 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005624:	69ba      	ldr	r2, [r7, #24]
 8005626:	6839      	ldr	r1, [r7, #0]
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f000 fb5b 	bl	8005ce4 <SPI_EndRxTxTransaction>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d002      	beq.n	800563a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2220      	movs	r2, #32
 8005638:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10a      	bne.n	8005658 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005642:	2300      	movs	r3, #0
 8005644:	613b      	str	r3, [r7, #16]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	613b      	str	r3, [r7, #16]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	613b      	str	r3, [r7, #16]
 8005656:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800565c:	2b00      	cmp	r3, #0
 800565e:	d002      	beq.n	8005666 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	77fb      	strb	r3, [r7, #31]
 8005664:	e000      	b.n	8005668 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005666:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005678:	7ffb      	ldrb	r3, [r7, #31]
}
 800567a:	4618      	mov	r0, r3
 800567c:	3720      	adds	r7, #32
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}

08005682 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005682:	b580      	push	{r7, lr}
 8005684:	b08a      	sub	sp, #40	; 0x28
 8005686:	af00      	add	r7, sp, #0
 8005688:	60f8      	str	r0, [r7, #12]
 800568a:	60b9      	str	r1, [r7, #8]
 800568c:	607a      	str	r2, [r7, #4]
 800568e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005690:	2301      	movs	r3, #1
 8005692:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005694:	2300      	movs	r3, #0
 8005696:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d101      	bne.n	80056a8 <HAL_SPI_TransmitReceive+0x26>
 80056a4:	2302      	movs	r3, #2
 80056a6:	e1fb      	b.n	8005aa0 <HAL_SPI_TransmitReceive+0x41e>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056b0:	f7fc fdbc 	bl	800222c <HAL_GetTick>
 80056b4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80056bc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80056c4:	887b      	ldrh	r3, [r7, #2]
 80056c6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80056c8:	887b      	ldrh	r3, [r7, #2]
 80056ca:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80056cc:	7efb      	ldrb	r3, [r7, #27]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d00e      	beq.n	80056f0 <HAL_SPI_TransmitReceive+0x6e>
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056d8:	d106      	bne.n	80056e8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d102      	bne.n	80056e8 <HAL_SPI_TransmitReceive+0x66>
 80056e2:	7efb      	ldrb	r3, [r7, #27]
 80056e4:	2b04      	cmp	r3, #4
 80056e6:	d003      	beq.n	80056f0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80056e8:	2302      	movs	r3, #2
 80056ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80056ee:	e1cd      	b.n	8005a8c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d005      	beq.n	8005702 <HAL_SPI_TransmitReceive+0x80>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d002      	beq.n	8005702 <HAL_SPI_TransmitReceive+0x80>
 80056fc:	887b      	ldrh	r3, [r7, #2]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d103      	bne.n	800570a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005708:	e1c0      	b.n	8005a8c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005710:	b2db      	uxtb	r3, r3
 8005712:	2b04      	cmp	r3, #4
 8005714:	d003      	beq.n	800571e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2205      	movs	r2, #5
 800571a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	887a      	ldrh	r2, [r7, #2]
 800572e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	887a      	ldrh	r2, [r7, #2]
 8005736:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	887a      	ldrh	r2, [r7, #2]
 8005744:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	887a      	ldrh	r2, [r7, #2]
 800574a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005760:	d802      	bhi.n	8005768 <HAL_SPI_TransmitReceive+0xe6>
 8005762:	8a3b      	ldrh	r3, [r7, #16]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d908      	bls.n	800577a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	685a      	ldr	r2, [r3, #4]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005776:	605a      	str	r2, [r3, #4]
 8005778:	e007      	b.n	800578a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005788:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005794:	2b40      	cmp	r3, #64	; 0x40
 8005796:	d007      	beq.n	80057a8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057b0:	d97c      	bls.n	80058ac <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d002      	beq.n	80057c0 <HAL_SPI_TransmitReceive+0x13e>
 80057ba:	8a7b      	ldrh	r3, [r7, #18]
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d169      	bne.n	8005894 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c4:	881a      	ldrh	r2, [r3, #0]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d0:	1c9a      	adds	r2, r3, #2
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057da:	b29b      	uxth	r3, r3
 80057dc:	3b01      	subs	r3, #1
 80057de:	b29a      	uxth	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057e4:	e056      	b.n	8005894 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d11b      	bne.n	800582c <HAL_SPI_TransmitReceive+0x1aa>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d016      	beq.n	800582c <HAL_SPI_TransmitReceive+0x1aa>
 80057fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005800:	2b01      	cmp	r3, #1
 8005802:	d113      	bne.n	800582c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005808:	881a      	ldrh	r2, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005814:	1c9a      	adds	r2, r3, #2
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800581e:	b29b      	uxth	r3, r3
 8005820:	3b01      	subs	r3, #1
 8005822:	b29a      	uxth	r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005828:	2300      	movs	r3, #0
 800582a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	2b01      	cmp	r3, #1
 8005838:	d11c      	bne.n	8005874 <HAL_SPI_TransmitReceive+0x1f2>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005840:	b29b      	uxth	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d016      	beq.n	8005874 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68da      	ldr	r2, [r3, #12]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005850:	b292      	uxth	r2, r2
 8005852:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005858:	1c9a      	adds	r2, r3, #2
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005864:	b29b      	uxth	r3, r3
 8005866:	3b01      	subs	r3, #1
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005870:	2301      	movs	r3, #1
 8005872:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005874:	f7fc fcda 	bl	800222c <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005880:	429a      	cmp	r2, r3
 8005882:	d807      	bhi.n	8005894 <HAL_SPI_TransmitReceive+0x212>
 8005884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588a:	d003      	beq.n	8005894 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005892:	e0fb      	b.n	8005a8c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005898:	b29b      	uxth	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1a3      	bne.n	80057e6 <HAL_SPI_TransmitReceive+0x164>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d19d      	bne.n	80057e6 <HAL_SPI_TransmitReceive+0x164>
 80058aa:	e0df      	b.n	8005a6c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d003      	beq.n	80058bc <HAL_SPI_TransmitReceive+0x23a>
 80058b4:	8a7b      	ldrh	r3, [r7, #18]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	f040 80cb 	bne.w	8005a52 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d912      	bls.n	80058ec <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ca:	881a      	ldrh	r2, [r3, #0]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d6:	1c9a      	adds	r2, r3, #2
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	3b02      	subs	r3, #2
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058ea:	e0b2      	b.n	8005a52 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	330c      	adds	r3, #12
 80058f6:	7812      	ldrb	r2, [r2, #0]
 80058f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fe:	1c5a      	adds	r2, r3, #1
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005908:	b29b      	uxth	r3, r3
 800590a:	3b01      	subs	r3, #1
 800590c:	b29a      	uxth	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005912:	e09e      	b.n	8005a52 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 0302 	and.w	r3, r3, #2
 800591e:	2b02      	cmp	r3, #2
 8005920:	d134      	bne.n	800598c <HAL_SPI_TransmitReceive+0x30a>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005926:	b29b      	uxth	r3, r3
 8005928:	2b00      	cmp	r3, #0
 800592a:	d02f      	beq.n	800598c <HAL_SPI_TransmitReceive+0x30a>
 800592c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592e:	2b01      	cmp	r3, #1
 8005930:	d12c      	bne.n	800598c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005936:	b29b      	uxth	r3, r3
 8005938:	2b01      	cmp	r3, #1
 800593a:	d912      	bls.n	8005962 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005940:	881a      	ldrh	r2, [r3, #0]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594c:	1c9a      	adds	r2, r3, #2
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005956:	b29b      	uxth	r3, r3
 8005958:	3b02      	subs	r3, #2
 800595a:	b29a      	uxth	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005960:	e012      	b.n	8005988 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	330c      	adds	r3, #12
 800596c:	7812      	ldrb	r2, [r2, #0]
 800596e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005974:	1c5a      	adds	r2, r3, #1
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800597e:	b29b      	uxth	r3, r3
 8005980:	3b01      	subs	r3, #1
 8005982:	b29a      	uxth	r2, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005988:	2300      	movs	r3, #0
 800598a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b01      	cmp	r3, #1
 8005998:	d148      	bne.n	8005a2c <HAL_SPI_TransmitReceive+0x3aa>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d042      	beq.n	8005a2c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d923      	bls.n	80059fa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68da      	ldr	r2, [r3, #12]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059bc:	b292      	uxth	r2, r2
 80059be:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c4:	1c9a      	adds	r2, r3, #2
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	3b02      	subs	r3, #2
 80059d4:	b29a      	uxth	r2, r3
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d81f      	bhi.n	8005a28 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	685a      	ldr	r2, [r3, #4]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80059f6:	605a      	str	r2, [r3, #4]
 80059f8:	e016      	b.n	8005a28 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f103 020c 	add.w	r2, r3, #12
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a06:	7812      	ldrb	r2, [r2, #0]
 8005a08:	b2d2      	uxtb	r2, r2
 8005a0a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a10:	1c5a      	adds	r2, r3, #1
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	b29a      	uxth	r2, r3
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a2c:	f7fc fbfe 	bl	800222c <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d803      	bhi.n	8005a44 <HAL_SPI_TransmitReceive+0x3c2>
 8005a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a42:	d102      	bne.n	8005a4a <HAL_SPI_TransmitReceive+0x3c8>
 8005a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d103      	bne.n	8005a52 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005a50:	e01c      	b.n	8005a8c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f47f af5b 	bne.w	8005914 <HAL_SPI_TransmitReceive+0x292>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f47f af54 	bne.w	8005914 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a6c:	69fa      	ldr	r2, [r7, #28]
 8005a6e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f000 f937 	bl	8005ce4 <SPI_EndRxTxTransaction>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d006      	beq.n	8005a8a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2220      	movs	r2, #32
 8005a86:	661a      	str	r2, [r3, #96]	; 0x60
 8005a88:	e000      	b.n	8005a8c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005a8a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005a9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3728      	adds	r7, #40	; 0x28
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b088      	sub	sp, #32
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ab8:	f7fc fbb8 	bl	800222c <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ac0:	1a9b      	subs	r3, r3, r2
 8005ac2:	683a      	ldr	r2, [r7, #0]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ac8:	f7fc fbb0 	bl	800222c <HAL_GetTick>
 8005acc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ace:	4b39      	ldr	r3, [pc, #228]	; (8005bb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	015b      	lsls	r3, r3, #5
 8005ad4:	0d1b      	lsrs	r3, r3, #20
 8005ad6:	69fa      	ldr	r2, [r7, #28]
 8005ad8:	fb02 f303 	mul.w	r3, r2, r3
 8005adc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ade:	e054      	b.n	8005b8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae6:	d050      	beq.n	8005b8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ae8:	f7fc fba0 	bl	800222c <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	69fa      	ldr	r2, [r7, #28]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d902      	bls.n	8005afe <SPI_WaitFlagStateUntilTimeout+0x56>
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d13d      	bne.n	8005b7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005b0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b16:	d111      	bne.n	8005b3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b20:	d004      	beq.n	8005b2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b2a:	d107      	bne.n	8005b3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b44:	d10f      	bne.n	8005b66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b54:	601a      	str	r2, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e017      	b.n	8005baa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d101      	bne.n	8005b84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b80:	2300      	movs	r3, #0
 8005b82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	3b01      	subs	r3, #1
 8005b88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	689a      	ldr	r2, [r3, #8]
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	4013      	ands	r3, r2
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	bf0c      	ite	eq
 8005b9a:	2301      	moveq	r3, #1
 8005b9c:	2300      	movne	r3, #0
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	79fb      	ldrb	r3, [r7, #7]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d19b      	bne.n	8005ae0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3720      	adds	r7, #32
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	20000004 	.word	0x20000004

08005bb8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b08a      	sub	sp, #40	; 0x28
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
 8005bc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005bca:	f7fc fb2f 	bl	800222c <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bd2:	1a9b      	subs	r3, r3, r2
 8005bd4:	683a      	ldr	r2, [r7, #0]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005bda:	f7fc fb27 	bl	800222c <HAL_GetTick>
 8005bde:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	330c      	adds	r3, #12
 8005be6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005be8:	4b3d      	ldr	r3, [pc, #244]	; (8005ce0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	4613      	mov	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	00da      	lsls	r2, r3, #3
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	0d1b      	lsrs	r3, r3, #20
 8005bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bfa:	fb02 f303 	mul.w	r3, r2, r3
 8005bfe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005c00:	e060      	b.n	8005cc4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005c08:	d107      	bne.n	8005c1a <SPI_WaitFifoStateUntilTimeout+0x62>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d104      	bne.n	8005c1a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005c18:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c20:	d050      	beq.n	8005cc4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c22:	f7fc fb03 	bl	800222c <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	6a3b      	ldr	r3, [r7, #32]
 8005c2a:	1ad3      	subs	r3, r2, r3
 8005c2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d902      	bls.n	8005c38 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d13d      	bne.n	8005cb4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	685a      	ldr	r2, [r3, #4]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c46:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c50:	d111      	bne.n	8005c76 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c5a:	d004      	beq.n	8005c66 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c64:	d107      	bne.n	8005c76 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c74:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c7e:	d10f      	bne.n	8005ca0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c8e:	601a      	str	r2, [r3, #0]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c9e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	e010      	b.n	8005cd6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d101      	bne.n	8005cbe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	4013      	ands	r3, r2
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d196      	bne.n	8005c02 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3728      	adds	r7, #40	; 0x28
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	20000004 	.word	0x20000004

08005ce4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b086      	sub	sp, #24
 8005ce8:	af02      	add	r7, sp, #8
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	9300      	str	r3, [sp, #0]
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f7ff ff5b 	bl	8005bb8 <SPI_WaitFifoStateUntilTimeout>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d007      	beq.n	8005d18 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d0c:	f043 0220 	orr.w	r2, r3, #32
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005d14:	2303      	movs	r3, #3
 8005d16:	e027      	b.n	8005d68 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	9300      	str	r3, [sp, #0]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	2180      	movs	r1, #128	; 0x80
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	f7ff fec0 	bl	8005aa8 <SPI_WaitFlagStateUntilTimeout>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d007      	beq.n	8005d3e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d32:	f043 0220 	orr.w	r2, r3, #32
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	e014      	b.n	8005d68 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005d4a:	68f8      	ldr	r0, [r7, #12]
 8005d4c:	f7ff ff34 	bl	8005bb8 <SPI_WaitFifoStateUntilTimeout>
 8005d50:	4603      	mov	r3, r0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d007      	beq.n	8005d66 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d5a:	f043 0220 	orr.w	r2, r3, #32
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e000      	b.n	8005d68 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e040      	b.n	8005e04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d106      	bne.n	8005d98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f7fc f8be 	bl	8001f14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2224      	movs	r2, #36	; 0x24
 8005d9c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f022 0201 	bic.w	r2, r2, #1
 8005dac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 fc0c 	bl	80065cc <UART_SetConfig>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d101      	bne.n	8005dbe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e022      	b.n	8005e04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d002      	beq.n	8005dcc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 fdd4 	bl	8006974 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	685a      	ldr	r2, [r3, #4]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005dda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689a      	ldr	r2, [r3, #8]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005dea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0201 	orr.w	r2, r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 fe5b 	bl	8006ab8 <UART_CheckIdleState>
 8005e02:	4603      	mov	r3, r0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3708      	adds	r7, #8
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b08a      	sub	sp, #40	; 0x28
 8005e10:	af02      	add	r7, sp, #8
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	603b      	str	r3, [r7, #0]
 8005e18:	4613      	mov	r3, r2
 8005e1a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e20:	2b20      	cmp	r3, #32
 8005e22:	f040 8082 	bne.w	8005f2a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d002      	beq.n	8005e32 <HAL_UART_Transmit+0x26>
 8005e2c:	88fb      	ldrh	r3, [r7, #6]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e07a      	b.n	8005f2c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d101      	bne.n	8005e44 <HAL_UART_Transmit+0x38>
 8005e40:	2302      	movs	r3, #2
 8005e42:	e073      	b.n	8005f2c <HAL_UART_Transmit+0x120>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2221      	movs	r2, #33	; 0x21
 8005e58:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e5a:	f7fc f9e7 	bl	800222c <HAL_GetTick>
 8005e5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	88fa      	ldrh	r2, [r7, #6]
 8005e64:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	88fa      	ldrh	r2, [r7, #6]
 8005e6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e78:	d108      	bne.n	8005e8c <HAL_UART_Transmit+0x80>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d104      	bne.n	8005e8c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005e82:	2300      	movs	r3, #0
 8005e84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	61bb      	str	r3, [r7, #24]
 8005e8a:	e003      	b.n	8005e94 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e90:	2300      	movs	r3, #0
 8005e92:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005e9c:	e02d      	b.n	8005efa <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	2180      	movs	r1, #128	; 0x80
 8005ea8:	68f8      	ldr	r0, [r7, #12]
 8005eaa:	f000 fe4e 	bl	8006b4a <UART_WaitOnFlagUntilTimeout>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d001      	beq.n	8005eb8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005eb4:	2303      	movs	r3, #3
 8005eb6:	e039      	b.n	8005f2c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d10b      	bne.n	8005ed6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	881a      	ldrh	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005eca:	b292      	uxth	r2, r2
 8005ecc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	3302      	adds	r3, #2
 8005ed2:	61bb      	str	r3, [r7, #24]
 8005ed4:	e008      	b.n	8005ee8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	781a      	ldrb	r2, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	b292      	uxth	r2, r2
 8005ee0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	b29a      	uxth	r2, r3
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1cb      	bne.n	8005e9e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	9300      	str	r3, [sp, #0]
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	2140      	movs	r1, #64	; 0x40
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f000 fe1a 	bl	8006b4a <UART_WaitOnFlagUntilTimeout>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d001      	beq.n	8005f20 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e005      	b.n	8005f2c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2220      	movs	r2, #32
 8005f24:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005f26:	2300      	movs	r3, #0
 8005f28:	e000      	b.n	8005f2c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005f2a:	2302      	movs	r3, #2
  }
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3720      	adds	r7, #32
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}

08005f34 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b08a      	sub	sp, #40	; 0x28
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f46:	2b20      	cmp	r3, #32
 8005f48:	d13d      	bne.n	8005fc6 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d002      	beq.n	8005f56 <HAL_UART_Receive_IT+0x22>
 8005f50:	88fb      	ldrh	r3, [r7, #6]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e036      	b.n	8005fc8 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d101      	bne.n	8005f68 <HAL_UART_Receive_IT+0x34>
 8005f64:	2302      	movs	r3, #2
 8005f66:	e02f      	b.n	8005fc8 <HAL_UART_Receive_IT+0x94>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d018      	beq.n	8005fb6 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	e853 3f00 	ldrex	r3, [r3]
 8005f90:	613b      	str	r3, [r7, #16]
   return(result);
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005f98:	627b      	str	r3, [r7, #36]	; 0x24
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa2:	623b      	str	r3, [r7, #32]
 8005fa4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa6:	69f9      	ldr	r1, [r7, #28]
 8005fa8:	6a3a      	ldr	r2, [r7, #32]
 8005faa:	e841 2300 	strex	r3, r2, [r1]
 8005fae:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1e6      	bne.n	8005f84 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005fb6:	88fb      	ldrh	r3, [r7, #6]
 8005fb8:	461a      	mov	r2, r3
 8005fba:	68b9      	ldr	r1, [r7, #8]
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f000 fe89 	bl	8006cd4 <UART_Start_Receive_IT>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	e000      	b.n	8005fc8 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005fc6:	2302      	movs	r3, #2
  }
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3728      	adds	r7, #40	; 0x28
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b0ba      	sub	sp, #232	; 0xe8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005ff6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005ffa:	f640 030f 	movw	r3, #2063	; 0x80f
 8005ffe:	4013      	ands	r3, r2
 8006000:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006004:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006008:	2b00      	cmp	r3, #0
 800600a:	d115      	bne.n	8006038 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800600c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006010:	f003 0320 	and.w	r3, r3, #32
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00f      	beq.n	8006038 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800601c:	f003 0320 	and.w	r3, r3, #32
 8006020:	2b00      	cmp	r3, #0
 8006022:	d009      	beq.n	8006038 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006028:	2b00      	cmp	r3, #0
 800602a:	f000 82a3 	beq.w	8006574 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	4798      	blx	r3
      }
      return;
 8006036:	e29d      	b.n	8006574 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006038:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 8117 	beq.w	8006270 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006042:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006046:	f003 0301 	and.w	r3, r3, #1
 800604a:	2b00      	cmp	r3, #0
 800604c:	d106      	bne.n	800605c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800604e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006052:	4b85      	ldr	r3, [pc, #532]	; (8006268 <HAL_UART_IRQHandler+0x298>)
 8006054:	4013      	ands	r3, r2
 8006056:	2b00      	cmp	r3, #0
 8006058:	f000 810a 	beq.w	8006270 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800605c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006060:	f003 0301 	and.w	r3, r3, #1
 8006064:	2b00      	cmp	r3, #0
 8006066:	d011      	beq.n	800608c <HAL_UART_IRQHandler+0xbc>
 8006068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800606c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00b      	beq.n	800608c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2201      	movs	r2, #1
 800607a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006082:	f043 0201 	orr.w	r2, r3, #1
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800608c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006090:	f003 0302 	and.w	r3, r3, #2
 8006094:	2b00      	cmp	r3, #0
 8006096:	d011      	beq.n	80060bc <HAL_UART_IRQHandler+0xec>
 8006098:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d00b      	beq.n	80060bc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2202      	movs	r2, #2
 80060aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060b2:	f043 0204 	orr.w	r2, r3, #4
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060c0:	f003 0304 	and.w	r3, r3, #4
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d011      	beq.n	80060ec <HAL_UART_IRQHandler+0x11c>
 80060c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060cc:	f003 0301 	and.w	r3, r3, #1
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d00b      	beq.n	80060ec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2204      	movs	r2, #4
 80060da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060e2:	f043 0202 	orr.w	r2, r3, #2
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80060ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060f0:	f003 0308 	and.w	r3, r3, #8
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d017      	beq.n	8006128 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80060f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060fc:	f003 0320 	and.w	r3, r3, #32
 8006100:	2b00      	cmp	r3, #0
 8006102:	d105      	bne.n	8006110 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006104:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006108:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00b      	beq.n	8006128 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	2208      	movs	r2, #8
 8006116:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800611e:	f043 0208 	orr.w	r2, r3, #8
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800612c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006130:	2b00      	cmp	r3, #0
 8006132:	d012      	beq.n	800615a <HAL_UART_IRQHandler+0x18a>
 8006134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006138:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d00c      	beq.n	800615a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006148:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006150:	f043 0220 	orr.w	r2, r3, #32
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 8209 	beq.w	8006578 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800616a:	f003 0320 	and.w	r3, r3, #32
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00d      	beq.n	800618e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006176:	f003 0320 	and.w	r3, r3, #32
 800617a:	2b00      	cmp	r3, #0
 800617c:	d007      	beq.n	800618e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006182:	2b00      	cmp	r3, #0
 8006184:	d003      	beq.n	800618e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006194:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061a2:	2b40      	cmp	r3, #64	; 0x40
 80061a4:	d005      	beq.n	80061b2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80061a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80061aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d04f      	beq.n	8006252 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 fe26 	bl	8006e04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c2:	2b40      	cmp	r3, #64	; 0x40
 80061c4:	d141      	bne.n	800624a <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	3308      	adds	r3, #8
 80061cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80061d4:	e853 3f00 	ldrex	r3, [r3]
 80061d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80061dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80061e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	3308      	adds	r3, #8
 80061ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80061f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80061f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80061fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006202:	e841 2300 	strex	r3, r2, [r1]
 8006206:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800620a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1d9      	bne.n	80061c6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006216:	2b00      	cmp	r3, #0
 8006218:	d013      	beq.n	8006242 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800621e:	4a13      	ldr	r2, [pc, #76]	; (800626c <HAL_UART_IRQHandler+0x29c>)
 8006220:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006226:	4618      	mov	r0, r3
 8006228:	f7fc ffc6 	bl	80031b8 <HAL_DMA_Abort_IT>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d017      	beq.n	8006262 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006236:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800623c:	4610      	mov	r0, r2
 800623e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006240:	e00f      	b.n	8006262 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f9ac 	bl	80065a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006248:	e00b      	b.n	8006262 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f9a8 	bl	80065a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006250:	e007      	b.n	8006262 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f9a4 	bl	80065a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006260:	e18a      	b.n	8006578 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006262:	bf00      	nop
    return;
 8006264:	e188      	b.n	8006578 <HAL_UART_IRQHandler+0x5a8>
 8006266:	bf00      	nop
 8006268:	04000120 	.word	0x04000120
 800626c:	08006ecb 	.word	0x08006ecb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006274:	2b01      	cmp	r3, #1
 8006276:	f040 8143 	bne.w	8006500 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800627a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800627e:	f003 0310 	and.w	r3, r3, #16
 8006282:	2b00      	cmp	r3, #0
 8006284:	f000 813c 	beq.w	8006500 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800628c:	f003 0310 	and.w	r3, r3, #16
 8006290:	2b00      	cmp	r3, #0
 8006292:	f000 8135 	beq.w	8006500 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2210      	movs	r2, #16
 800629c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062a8:	2b40      	cmp	r3, #64	; 0x40
 80062aa:	f040 80b1 	bne.w	8006410 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80062ba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f000 815c 	beq.w	800657c <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80062ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80062ce:	429a      	cmp	r2, r3
 80062d0:	f080 8154 	bcs.w	800657c <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80062da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	2b20      	cmp	r3, #32
 80062e6:	f000 8085 	beq.w	80063f4 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80062f6:	e853 3f00 	ldrex	r3, [r3]
 80062fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80062fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006302:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006306:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	461a      	mov	r2, r3
 8006310:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006314:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006318:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006320:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006324:	e841 2300 	strex	r3, r2, [r1]
 8006328:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800632c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006330:	2b00      	cmp	r3, #0
 8006332:	d1da      	bne.n	80062ea <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	3308      	adds	r3, #8
 800633a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800633e:	e853 3f00 	ldrex	r3, [r3]
 8006342:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006344:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006346:	f023 0301 	bic.w	r3, r3, #1
 800634a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	3308      	adds	r3, #8
 8006354:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006358:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800635c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006360:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006364:	e841 2300 	strex	r3, r2, [r1]
 8006368:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800636a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1e1      	bne.n	8006334 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	3308      	adds	r3, #8
 8006376:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006378:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800637a:	e853 3f00 	ldrex	r3, [r3]
 800637e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006380:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006382:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006386:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3308      	adds	r3, #8
 8006390:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006394:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006396:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006398:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800639a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800639c:	e841 2300 	strex	r3, r2, [r1]
 80063a0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80063a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1e3      	bne.n	8006370 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2220      	movs	r2, #32
 80063ac:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063bc:	e853 3f00 	ldrex	r3, [r3]
 80063c0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80063c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063c4:	f023 0310 	bic.w	r3, r3, #16
 80063c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	461a      	mov	r2, r3
 80063d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80063d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80063d8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80063dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80063de:	e841 2300 	strex	r3, r2, [r1]
 80063e2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80063e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1e4      	bne.n	80063b4 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7fc fea9 	bl	8003146 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006400:	b29b      	uxth	r3, r3
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	b29b      	uxth	r3, r3
 8006406:	4619      	mov	r1, r3
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 f8d3 	bl	80065b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800640e:	e0b5      	b.n	800657c <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800641c:	b29b      	uxth	r3, r3
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800642a:	b29b      	uxth	r3, r3
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 80a7 	beq.w	8006580 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8006432:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006436:	2b00      	cmp	r3, #0
 8006438:	f000 80a2 	beq.w	8006580 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006444:	e853 3f00 	ldrex	r3, [r3]
 8006448:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800644a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800644c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006450:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	461a      	mov	r2, r3
 800645a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800645e:	647b      	str	r3, [r7, #68]	; 0x44
 8006460:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006462:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006464:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006466:	e841 2300 	strex	r3, r2, [r1]
 800646a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800646c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800646e:	2b00      	cmp	r3, #0
 8006470:	d1e4      	bne.n	800643c <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	3308      	adds	r3, #8
 8006478:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	e853 3f00 	ldrex	r3, [r3]
 8006480:	623b      	str	r3, [r7, #32]
   return(result);
 8006482:	6a3b      	ldr	r3, [r7, #32]
 8006484:	f023 0301 	bic.w	r3, r3, #1
 8006488:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	3308      	adds	r3, #8
 8006492:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006496:	633a      	str	r2, [r7, #48]	; 0x30
 8006498:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800649c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800649e:	e841 2300 	strex	r3, r2, [r1]
 80064a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1e3      	bne.n	8006472 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2220      	movs	r2, #32
 80064ae:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	e853 3f00 	ldrex	r3, [r3]
 80064c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f023 0310 	bic.w	r3, r3, #16
 80064d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	461a      	mov	r2, r3
 80064da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80064de:	61fb      	str	r3, [r7, #28]
 80064e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e2:	69b9      	ldr	r1, [r7, #24]
 80064e4:	69fa      	ldr	r2, [r7, #28]
 80064e6:	e841 2300 	strex	r3, r2, [r1]
 80064ea:	617b      	str	r3, [r7, #20]
   return(result);
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1e4      	bne.n	80064bc <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80064f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80064f6:	4619      	mov	r1, r3
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f000 f85b 	bl	80065b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80064fe:	e03f      	b.n	8006580 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006504:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d00e      	beq.n	800652a <HAL_UART_IRQHandler+0x55a>
 800650c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006510:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d008      	beq.n	800652a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006520:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fe6d 	bl	8007202 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006528:	e02d      	b.n	8006586 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800652a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800652e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006532:	2b00      	cmp	r3, #0
 8006534:	d00e      	beq.n	8006554 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006536:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800653a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800653e:	2b00      	cmp	r3, #0
 8006540:	d008      	beq.n	8006554 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006546:	2b00      	cmp	r3, #0
 8006548:	d01c      	beq.n	8006584 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	4798      	blx	r3
    }
    return;
 8006552:	e017      	b.n	8006584 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800655c:	2b00      	cmp	r3, #0
 800655e:	d012      	beq.n	8006586 <HAL_UART_IRQHandler+0x5b6>
 8006560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00c      	beq.n	8006586 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f000 fcc2 	bl	8006ef6 <UART_EndTransmit_IT>
    return;
 8006572:	e008      	b.n	8006586 <HAL_UART_IRQHandler+0x5b6>
      return;
 8006574:	bf00      	nop
 8006576:	e006      	b.n	8006586 <HAL_UART_IRQHandler+0x5b6>
    return;
 8006578:	bf00      	nop
 800657a:	e004      	b.n	8006586 <HAL_UART_IRQHandler+0x5b6>
      return;
 800657c:	bf00      	nop
 800657e:	e002      	b.n	8006586 <HAL_UART_IRQHandler+0x5b6>
      return;
 8006580:	bf00      	nop
 8006582:	e000      	b.n	8006586 <HAL_UART_IRQHandler+0x5b6>
    return;
 8006584:	bf00      	nop
  }

}
 8006586:	37e8      	adds	r7, #232	; 0xe8
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006594:	bf00      	nop
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	460b      	mov	r3, r1
 80065be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b088      	sub	sp, #32
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065d4:	2300      	movs	r3, #0
 80065d6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	431a      	orrs	r2, r3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	431a      	orrs	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	69db      	ldr	r3, [r3, #28]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80065fa:	f023 030c 	bic.w	r3, r3, #12
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	6812      	ldr	r2, [r2, #0]
 8006602:	6979      	ldr	r1, [r7, #20]
 8006604:	430b      	orrs	r3, r1
 8006606:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	68da      	ldr	r2, [r3, #12]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	430a      	orrs	r2, r1
 800661c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6a1b      	ldr	r3, [r3, #32]
 8006628:	697a      	ldr	r2, [r7, #20]
 800662a:	4313      	orrs	r3, r2
 800662c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	697a      	ldr	r2, [r7, #20]
 800663e:	430a      	orrs	r2, r1
 8006640:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4aae      	ldr	r2, [pc, #696]	; (8006900 <UART_SetConfig+0x334>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d120      	bne.n	800668e <UART_SetConfig+0xc2>
 800664c:	4bad      	ldr	r3, [pc, #692]	; (8006904 <UART_SetConfig+0x338>)
 800664e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006650:	f003 0303 	and.w	r3, r3, #3
 8006654:	2b03      	cmp	r3, #3
 8006656:	d817      	bhi.n	8006688 <UART_SetConfig+0xbc>
 8006658:	a201      	add	r2, pc, #4	; (adr r2, 8006660 <UART_SetConfig+0x94>)
 800665a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800665e:	bf00      	nop
 8006660:	08006671 	.word	0x08006671
 8006664:	0800667d 	.word	0x0800667d
 8006668:	08006683 	.word	0x08006683
 800666c:	08006677 	.word	0x08006677
 8006670:	2301      	movs	r3, #1
 8006672:	77fb      	strb	r3, [r7, #31]
 8006674:	e0b5      	b.n	80067e2 <UART_SetConfig+0x216>
 8006676:	2302      	movs	r3, #2
 8006678:	77fb      	strb	r3, [r7, #31]
 800667a:	e0b2      	b.n	80067e2 <UART_SetConfig+0x216>
 800667c:	2304      	movs	r3, #4
 800667e:	77fb      	strb	r3, [r7, #31]
 8006680:	e0af      	b.n	80067e2 <UART_SetConfig+0x216>
 8006682:	2308      	movs	r3, #8
 8006684:	77fb      	strb	r3, [r7, #31]
 8006686:	e0ac      	b.n	80067e2 <UART_SetConfig+0x216>
 8006688:	2310      	movs	r3, #16
 800668a:	77fb      	strb	r3, [r7, #31]
 800668c:	e0a9      	b.n	80067e2 <UART_SetConfig+0x216>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a9d      	ldr	r2, [pc, #628]	; (8006908 <UART_SetConfig+0x33c>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d124      	bne.n	80066e2 <UART_SetConfig+0x116>
 8006698:	4b9a      	ldr	r3, [pc, #616]	; (8006904 <UART_SetConfig+0x338>)
 800669a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800669c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80066a0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80066a4:	d011      	beq.n	80066ca <UART_SetConfig+0xfe>
 80066a6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80066aa:	d817      	bhi.n	80066dc <UART_SetConfig+0x110>
 80066ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80066b0:	d011      	beq.n	80066d6 <UART_SetConfig+0x10a>
 80066b2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80066b6:	d811      	bhi.n	80066dc <UART_SetConfig+0x110>
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d003      	beq.n	80066c4 <UART_SetConfig+0xf8>
 80066bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066c0:	d006      	beq.n	80066d0 <UART_SetConfig+0x104>
 80066c2:	e00b      	b.n	80066dc <UART_SetConfig+0x110>
 80066c4:	2300      	movs	r3, #0
 80066c6:	77fb      	strb	r3, [r7, #31]
 80066c8:	e08b      	b.n	80067e2 <UART_SetConfig+0x216>
 80066ca:	2302      	movs	r3, #2
 80066cc:	77fb      	strb	r3, [r7, #31]
 80066ce:	e088      	b.n	80067e2 <UART_SetConfig+0x216>
 80066d0:	2304      	movs	r3, #4
 80066d2:	77fb      	strb	r3, [r7, #31]
 80066d4:	e085      	b.n	80067e2 <UART_SetConfig+0x216>
 80066d6:	2308      	movs	r3, #8
 80066d8:	77fb      	strb	r3, [r7, #31]
 80066da:	e082      	b.n	80067e2 <UART_SetConfig+0x216>
 80066dc:	2310      	movs	r3, #16
 80066de:	77fb      	strb	r3, [r7, #31]
 80066e0:	e07f      	b.n	80067e2 <UART_SetConfig+0x216>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a89      	ldr	r2, [pc, #548]	; (800690c <UART_SetConfig+0x340>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d124      	bne.n	8006736 <UART_SetConfig+0x16a>
 80066ec:	4b85      	ldr	r3, [pc, #532]	; (8006904 <UART_SetConfig+0x338>)
 80066ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80066f4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80066f8:	d011      	beq.n	800671e <UART_SetConfig+0x152>
 80066fa:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80066fe:	d817      	bhi.n	8006730 <UART_SetConfig+0x164>
 8006700:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006704:	d011      	beq.n	800672a <UART_SetConfig+0x15e>
 8006706:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800670a:	d811      	bhi.n	8006730 <UART_SetConfig+0x164>
 800670c:	2b00      	cmp	r3, #0
 800670e:	d003      	beq.n	8006718 <UART_SetConfig+0x14c>
 8006710:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006714:	d006      	beq.n	8006724 <UART_SetConfig+0x158>
 8006716:	e00b      	b.n	8006730 <UART_SetConfig+0x164>
 8006718:	2300      	movs	r3, #0
 800671a:	77fb      	strb	r3, [r7, #31]
 800671c:	e061      	b.n	80067e2 <UART_SetConfig+0x216>
 800671e:	2302      	movs	r3, #2
 8006720:	77fb      	strb	r3, [r7, #31]
 8006722:	e05e      	b.n	80067e2 <UART_SetConfig+0x216>
 8006724:	2304      	movs	r3, #4
 8006726:	77fb      	strb	r3, [r7, #31]
 8006728:	e05b      	b.n	80067e2 <UART_SetConfig+0x216>
 800672a:	2308      	movs	r3, #8
 800672c:	77fb      	strb	r3, [r7, #31]
 800672e:	e058      	b.n	80067e2 <UART_SetConfig+0x216>
 8006730:	2310      	movs	r3, #16
 8006732:	77fb      	strb	r3, [r7, #31]
 8006734:	e055      	b.n	80067e2 <UART_SetConfig+0x216>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a75      	ldr	r2, [pc, #468]	; (8006910 <UART_SetConfig+0x344>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d124      	bne.n	800678a <UART_SetConfig+0x1be>
 8006740:	4b70      	ldr	r3, [pc, #448]	; (8006904 <UART_SetConfig+0x338>)
 8006742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006744:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006748:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800674c:	d011      	beq.n	8006772 <UART_SetConfig+0x1a6>
 800674e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006752:	d817      	bhi.n	8006784 <UART_SetConfig+0x1b8>
 8006754:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006758:	d011      	beq.n	800677e <UART_SetConfig+0x1b2>
 800675a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800675e:	d811      	bhi.n	8006784 <UART_SetConfig+0x1b8>
 8006760:	2b00      	cmp	r3, #0
 8006762:	d003      	beq.n	800676c <UART_SetConfig+0x1a0>
 8006764:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006768:	d006      	beq.n	8006778 <UART_SetConfig+0x1ac>
 800676a:	e00b      	b.n	8006784 <UART_SetConfig+0x1b8>
 800676c:	2300      	movs	r3, #0
 800676e:	77fb      	strb	r3, [r7, #31]
 8006770:	e037      	b.n	80067e2 <UART_SetConfig+0x216>
 8006772:	2302      	movs	r3, #2
 8006774:	77fb      	strb	r3, [r7, #31]
 8006776:	e034      	b.n	80067e2 <UART_SetConfig+0x216>
 8006778:	2304      	movs	r3, #4
 800677a:	77fb      	strb	r3, [r7, #31]
 800677c:	e031      	b.n	80067e2 <UART_SetConfig+0x216>
 800677e:	2308      	movs	r3, #8
 8006780:	77fb      	strb	r3, [r7, #31]
 8006782:	e02e      	b.n	80067e2 <UART_SetConfig+0x216>
 8006784:	2310      	movs	r3, #16
 8006786:	77fb      	strb	r3, [r7, #31]
 8006788:	e02b      	b.n	80067e2 <UART_SetConfig+0x216>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a61      	ldr	r2, [pc, #388]	; (8006914 <UART_SetConfig+0x348>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d124      	bne.n	80067de <UART_SetConfig+0x212>
 8006794:	4b5b      	ldr	r3, [pc, #364]	; (8006904 <UART_SetConfig+0x338>)
 8006796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006798:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800679c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80067a0:	d011      	beq.n	80067c6 <UART_SetConfig+0x1fa>
 80067a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80067a6:	d817      	bhi.n	80067d8 <UART_SetConfig+0x20c>
 80067a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80067ac:	d011      	beq.n	80067d2 <UART_SetConfig+0x206>
 80067ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80067b2:	d811      	bhi.n	80067d8 <UART_SetConfig+0x20c>
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d003      	beq.n	80067c0 <UART_SetConfig+0x1f4>
 80067b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067bc:	d006      	beq.n	80067cc <UART_SetConfig+0x200>
 80067be:	e00b      	b.n	80067d8 <UART_SetConfig+0x20c>
 80067c0:	2300      	movs	r3, #0
 80067c2:	77fb      	strb	r3, [r7, #31]
 80067c4:	e00d      	b.n	80067e2 <UART_SetConfig+0x216>
 80067c6:	2302      	movs	r3, #2
 80067c8:	77fb      	strb	r3, [r7, #31]
 80067ca:	e00a      	b.n	80067e2 <UART_SetConfig+0x216>
 80067cc:	2304      	movs	r3, #4
 80067ce:	77fb      	strb	r3, [r7, #31]
 80067d0:	e007      	b.n	80067e2 <UART_SetConfig+0x216>
 80067d2:	2308      	movs	r3, #8
 80067d4:	77fb      	strb	r3, [r7, #31]
 80067d6:	e004      	b.n	80067e2 <UART_SetConfig+0x216>
 80067d8:	2310      	movs	r3, #16
 80067da:	77fb      	strb	r3, [r7, #31]
 80067dc:	e001      	b.n	80067e2 <UART_SetConfig+0x216>
 80067de:	2310      	movs	r3, #16
 80067e0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	69db      	ldr	r3, [r3, #28]
 80067e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067ea:	d15c      	bne.n	80068a6 <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 80067ec:	7ffb      	ldrb	r3, [r7, #31]
 80067ee:	2b08      	cmp	r3, #8
 80067f0:	d827      	bhi.n	8006842 <UART_SetConfig+0x276>
 80067f2:	a201      	add	r2, pc, #4	; (adr r2, 80067f8 <UART_SetConfig+0x22c>)
 80067f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067f8:	0800681d 	.word	0x0800681d
 80067fc:	08006825 	.word	0x08006825
 8006800:	0800682d 	.word	0x0800682d
 8006804:	08006843 	.word	0x08006843
 8006808:	08006833 	.word	0x08006833
 800680c:	08006843 	.word	0x08006843
 8006810:	08006843 	.word	0x08006843
 8006814:	08006843 	.word	0x08006843
 8006818:	0800683b 	.word	0x0800683b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800681c:	f7fd ffc0 	bl	80047a0 <HAL_RCC_GetPCLK1Freq>
 8006820:	61b8      	str	r0, [r7, #24]
        break;
 8006822:	e013      	b.n	800684c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006824:	f7fd ffde 	bl	80047e4 <HAL_RCC_GetPCLK2Freq>
 8006828:	61b8      	str	r0, [r7, #24]
        break;
 800682a:	e00f      	b.n	800684c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800682c:	4b3a      	ldr	r3, [pc, #232]	; (8006918 <UART_SetConfig+0x34c>)
 800682e:	61bb      	str	r3, [r7, #24]
        break;
 8006830:	e00c      	b.n	800684c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006832:	f7fd ff3f 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 8006836:	61b8      	str	r0, [r7, #24]
        break;
 8006838:	e008      	b.n	800684c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800683a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800683e:	61bb      	str	r3, [r7, #24]
        break;
 8006840:	e004      	b.n	800684c <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8006842:	2300      	movs	r3, #0
 8006844:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	77bb      	strb	r3, [r7, #30]
        break;
 800684a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	2b00      	cmp	r3, #0
 8006850:	f000 8085 	beq.w	800695e <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	005a      	lsls	r2, r3, #1
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	085b      	lsrs	r3, r3, #1
 800685e:	441a      	add	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	fbb2 f3f3 	udiv	r3, r2, r3
 8006868:	b29b      	uxth	r3, r3
 800686a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	2b0f      	cmp	r3, #15
 8006870:	d916      	bls.n	80068a0 <UART_SetConfig+0x2d4>
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006878:	d212      	bcs.n	80068a0 <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	b29b      	uxth	r3, r3
 800687e:	f023 030f 	bic.w	r3, r3, #15
 8006882:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	085b      	lsrs	r3, r3, #1
 8006888:	b29b      	uxth	r3, r3
 800688a:	f003 0307 	and.w	r3, r3, #7
 800688e:	b29a      	uxth	r2, r3
 8006890:	89fb      	ldrh	r3, [r7, #14]
 8006892:	4313      	orrs	r3, r2
 8006894:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	89fa      	ldrh	r2, [r7, #14]
 800689c:	60da      	str	r2, [r3, #12]
 800689e:	e05e      	b.n	800695e <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	77bb      	strb	r3, [r7, #30]
 80068a4:	e05b      	b.n	800695e <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 80068a6:	7ffb      	ldrb	r3, [r7, #31]
 80068a8:	2b08      	cmp	r3, #8
 80068aa:	d837      	bhi.n	800691c <UART_SetConfig+0x350>
 80068ac:	a201      	add	r2, pc, #4	; (adr r2, 80068b4 <UART_SetConfig+0x2e8>)
 80068ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b2:	bf00      	nop
 80068b4:	080068d9 	.word	0x080068d9
 80068b8:	080068e1 	.word	0x080068e1
 80068bc:	080068e9 	.word	0x080068e9
 80068c0:	0800691d 	.word	0x0800691d
 80068c4:	080068ef 	.word	0x080068ef
 80068c8:	0800691d 	.word	0x0800691d
 80068cc:	0800691d 	.word	0x0800691d
 80068d0:	0800691d 	.word	0x0800691d
 80068d4:	080068f7 	.word	0x080068f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068d8:	f7fd ff62 	bl	80047a0 <HAL_RCC_GetPCLK1Freq>
 80068dc:	61b8      	str	r0, [r7, #24]
        break;
 80068de:	e022      	b.n	8006926 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068e0:	f7fd ff80 	bl	80047e4 <HAL_RCC_GetPCLK2Freq>
 80068e4:	61b8      	str	r0, [r7, #24]
        break;
 80068e6:	e01e      	b.n	8006926 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068e8:	4b0b      	ldr	r3, [pc, #44]	; (8006918 <UART_SetConfig+0x34c>)
 80068ea:	61bb      	str	r3, [r7, #24]
        break;
 80068ec:	e01b      	b.n	8006926 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068ee:	f7fd fee1 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 80068f2:	61b8      	str	r0, [r7, #24]
        break;
 80068f4:	e017      	b.n	8006926 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068fa:	61bb      	str	r3, [r7, #24]
        break;
 80068fc:	e013      	b.n	8006926 <UART_SetConfig+0x35a>
 80068fe:	bf00      	nop
 8006900:	40013800 	.word	0x40013800
 8006904:	40021000 	.word	0x40021000
 8006908:	40004400 	.word	0x40004400
 800690c:	40004800 	.word	0x40004800
 8006910:	40004c00 	.word	0x40004c00
 8006914:	40005000 	.word	0x40005000
 8006918:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800691c:	2300      	movs	r3, #0
 800691e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	77bb      	strb	r3, [r7, #30]
        break;
 8006924:	bf00      	nop
    }

    if (pclk != 0U)
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d018      	beq.n	800695e <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	085a      	lsrs	r2, r3, #1
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	441a      	add	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	fbb2 f3f3 	udiv	r3, r2, r3
 800693e:	b29b      	uxth	r3, r3
 8006940:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	2b0f      	cmp	r3, #15
 8006946:	d908      	bls.n	800695a <UART_SetConfig+0x38e>
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800694e:	d204      	bcs.n	800695a <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	693a      	ldr	r2, [r7, #16]
 8006956:	60da      	str	r2, [r3, #12]
 8006958:	e001      	b.n	800695e <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800696a:	7fbb      	ldrb	r3, [r7, #30]
}
 800696c:	4618      	mov	r0, r3
 800696e:	3720      	adds	r7, #32
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006980:	f003 0301 	and.w	r3, r3, #1
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00a      	beq.n	800699e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	430a      	orrs	r2, r1
 800699c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a2:	f003 0302 	and.w	r3, r3, #2
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00a      	beq.n	80069c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	430a      	orrs	r2, r1
 80069be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069c4:	f003 0304 	and.w	r3, r3, #4
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00a      	beq.n	80069e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	430a      	orrs	r2, r1
 80069e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e6:	f003 0308 	and.w	r3, r3, #8
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00a      	beq.n	8006a04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	430a      	orrs	r2, r1
 8006a02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a08:	f003 0310 	and.w	r3, r3, #16
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00a      	beq.n	8006a26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2a:	f003 0320 	and.w	r3, r3, #32
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00a      	beq.n	8006a48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d01a      	beq.n	8006a8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	430a      	orrs	r2, r1
 8006a68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a72:	d10a      	bne.n	8006a8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	430a      	orrs	r2, r1
 8006a88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00a      	beq.n	8006aac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	430a      	orrs	r2, r1
 8006aaa:	605a      	str	r2, [r3, #4]
  }
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr

08006ab8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b086      	sub	sp, #24
 8006abc:	af02      	add	r7, sp, #8
 8006abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ac8:	f7fb fbb0 	bl	800222c <HAL_GetTick>
 8006acc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0308 	and.w	r3, r3, #8
 8006ad8:	2b08      	cmp	r3, #8
 8006ada:	d10e      	bne.n	8006afa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006adc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ae0:	9300      	str	r3, [sp, #0]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 f82d 	bl	8006b4a <UART_WaitOnFlagUntilTimeout>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d001      	beq.n	8006afa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006af6:	2303      	movs	r3, #3
 8006af8:	e023      	b.n	8006b42 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0304 	and.w	r3, r3, #4
 8006b04:	2b04      	cmp	r3, #4
 8006b06:	d10e      	bne.n	8006b26 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b0c:	9300      	str	r3, [sp, #0]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 f817 	bl	8006b4a <UART_WaitOnFlagUntilTimeout>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d001      	beq.n	8006b26 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e00d      	b.n	8006b42 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2220      	movs	r2, #32
 8006b2a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3710      	adds	r7, #16
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b09c      	sub	sp, #112	; 0x70
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	60f8      	str	r0, [r7, #12]
 8006b52:	60b9      	str	r1, [r7, #8]
 8006b54:	603b      	str	r3, [r7, #0]
 8006b56:	4613      	mov	r3, r2
 8006b58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b5a:	e0a5      	b.n	8006ca8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b62:	f000 80a1 	beq.w	8006ca8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b66:	f7fb fb61 	bl	800222c <HAL_GetTick>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	1ad3      	subs	r3, r2, r3
 8006b70:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d302      	bcc.n	8006b7c <UART_WaitOnFlagUntilTimeout+0x32>
 8006b76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d13e      	bne.n	8006bfa <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b84:	e853 3f00 	ldrex	r3, [r3]
 8006b88:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006b90:	667b      	str	r3, [r7, #100]	; 0x64
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	461a      	mov	r2, r3
 8006b98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b9a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b9c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ba0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006ba2:	e841 2300 	strex	r3, r2, [r1]
 8006ba6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006ba8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1e6      	bne.n	8006b7c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	3308      	adds	r3, #8
 8006bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bb8:	e853 3f00 	ldrex	r3, [r3]
 8006bbc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc0:	f023 0301 	bic.w	r3, r3, #1
 8006bc4:	663b      	str	r3, [r7, #96]	; 0x60
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	3308      	adds	r3, #8
 8006bcc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006bce:	64ba      	str	r2, [r7, #72]	; 0x48
 8006bd0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006bd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bd6:	e841 2300 	strex	r3, r2, [r1]
 8006bda:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006bdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1e5      	bne.n	8006bae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2220      	movs	r2, #32
 8006be6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2220      	movs	r2, #32
 8006bec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e067      	b.n	8006cca <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0304 	and.w	r3, r3, #4
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d04f      	beq.n	8006ca8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	69db      	ldr	r3, [r3, #28]
 8006c0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c16:	d147      	bne.n	8006ca8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c20:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2a:	e853 3f00 	ldrex	r3, [r3]
 8006c2e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006c36:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c40:	637b      	str	r3, [r7, #52]	; 0x34
 8006c42:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c48:	e841 2300 	strex	r3, r2, [r1]
 8006c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1e6      	bne.n	8006c22 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	3308      	adds	r3, #8
 8006c5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	e853 3f00 	ldrex	r3, [r3]
 8006c62:	613b      	str	r3, [r7, #16]
   return(result);
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	f023 0301 	bic.w	r3, r3, #1
 8006c6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	3308      	adds	r3, #8
 8006c72:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006c74:	623a      	str	r2, [r7, #32]
 8006c76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c78:	69f9      	ldr	r1, [r7, #28]
 8006c7a:	6a3a      	ldr	r2, [r7, #32]
 8006c7c:	e841 2300 	strex	r3, r2, [r1]
 8006c80:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c82:	69bb      	ldr	r3, [r7, #24]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d1e5      	bne.n	8006c54 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2220      	movs	r2, #32
 8006c8c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2220      	movs	r2, #32
 8006c92:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2220      	movs	r2, #32
 8006c98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e010      	b.n	8006cca <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	69da      	ldr	r2, [r3, #28]
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	4013      	ands	r3, r2
 8006cb2:	68ba      	ldr	r2, [r7, #8]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	bf0c      	ite	eq
 8006cb8:	2301      	moveq	r3, #1
 8006cba:	2300      	movne	r3, #0
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	79fb      	ldrb	r3, [r7, #7]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	f43f af4a 	beq.w	8006b5c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3770      	adds	r7, #112	; 0x70
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
	...

08006cd4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b091      	sub	sp, #68	; 0x44
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	4613      	mov	r3, r2
 8006ce0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	68ba      	ldr	r2, [r7, #8]
 8006ce6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	88fa      	ldrh	r2, [r7, #6]
 8006cec:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	88fa      	ldrh	r2, [r7, #6]
 8006cf4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d06:	d10e      	bne.n	8006d26 <UART_Start_Receive_IT+0x52>
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d105      	bne.n	8006d1c <UART_Start_Receive_IT+0x48>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006d16:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d1a:	e01a      	b.n	8006d52 <UART_Start_Receive_IT+0x7e>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	22ff      	movs	r2, #255	; 0xff
 8006d20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d24:	e015      	b.n	8006d52 <UART_Start_Receive_IT+0x7e>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10d      	bne.n	8006d4a <UART_Start_Receive_IT+0x76>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d104      	bne.n	8006d40 <UART_Start_Receive_IT+0x6c>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	22ff      	movs	r2, #255	; 0xff
 8006d3a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d3e:	e008      	b.n	8006d52 <UART_Start_Receive_IT+0x7e>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	227f      	movs	r2, #127	; 0x7f
 8006d44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d48:	e003      	b.n	8006d52 <UART_Start_Receive_IT+0x7e>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2222      	movs	r2, #34	; 0x22
 8006d5e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	3308      	adds	r3, #8
 8006d66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6a:	e853 3f00 	ldrex	r3, [r3]
 8006d6e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d72:	f043 0301 	orr.w	r3, r3, #1
 8006d76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	3308      	adds	r3, #8
 8006d7e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006d80:	637a      	str	r2, [r7, #52]	; 0x34
 8006d82:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d84:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d88:	e841 2300 	strex	r3, r2, [r1]
 8006d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1e5      	bne.n	8006d60 <UART_Start_Receive_IT+0x8c>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d9c:	d107      	bne.n	8006dae <UART_Start_Receive_IT+0xda>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	691b      	ldr	r3, [r3, #16]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d103      	bne.n	8006dae <UART_Start_Receive_IT+0xda>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	4a14      	ldr	r2, [pc, #80]	; (8006dfc <UART_Start_Receive_IT+0x128>)
 8006daa:	665a      	str	r2, [r3, #100]	; 0x64
 8006dac:	e002      	b.n	8006db4 <UART_Start_Receive_IT+0xe0>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	4a13      	ldr	r2, [pc, #76]	; (8006e00 <UART_Start_Receive_IT+0x12c>)
 8006db2:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	e853 3f00 	ldrex	r3, [r3]
 8006dc8:	613b      	str	r3, [r7, #16]
   return(result);
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006dd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dda:	623b      	str	r3, [r7, #32]
 8006ddc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dde:	69f9      	ldr	r1, [r7, #28]
 8006de0:	6a3a      	ldr	r2, [r7, #32]
 8006de2:	e841 2300 	strex	r3, r2, [r1]
 8006de6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1e6      	bne.n	8006dbc <UART_Start_Receive_IT+0xe8>
  return HAL_OK;
 8006dee:	2300      	movs	r3, #0
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3744      	adds	r7, #68	; 0x44
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr
 8006dfc:	080070a7 	.word	0x080070a7
 8006e00:	08006f4b 	.word	0x08006f4b

08006e04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b095      	sub	sp, #84	; 0x54
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e14:	e853 3f00 	ldrex	r3, [r3]
 8006e18:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e20:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	461a      	mov	r2, r3
 8006e28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e2a:	643b      	str	r3, [r7, #64]	; 0x40
 8006e2c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e30:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e32:	e841 2300 	strex	r3, r2, [r1]
 8006e36:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1e6      	bne.n	8006e0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	3308      	adds	r3, #8
 8006e44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e46:	6a3b      	ldr	r3, [r7, #32]
 8006e48:	e853 3f00 	ldrex	r3, [r3]
 8006e4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	f023 0301 	bic.w	r3, r3, #1
 8006e54:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3308      	adds	r3, #8
 8006e5c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e5e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e60:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e62:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e66:	e841 2300 	strex	r3, r2, [r1]
 8006e6a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1e5      	bne.n	8006e3e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d118      	bne.n	8006eac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	e853 3f00 	ldrex	r3, [r3]
 8006e86:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	f023 0310 	bic.w	r3, r3, #16
 8006e8e:	647b      	str	r3, [r7, #68]	; 0x44
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	461a      	mov	r2, r3
 8006e96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e98:	61bb      	str	r3, [r7, #24]
 8006e9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9c:	6979      	ldr	r1, [r7, #20]
 8006e9e:	69ba      	ldr	r2, [r7, #24]
 8006ea0:	e841 2300 	strex	r3, r2, [r1]
 8006ea4:	613b      	str	r3, [r7, #16]
   return(result);
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1e6      	bne.n	8006e7a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2220      	movs	r2, #32
 8006eb0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006ebe:	bf00      	nop
 8006ec0:	3754      	adds	r7, #84	; 0x54
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b084      	sub	sp, #16
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f7ff fb59 	bl	80065a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006eee:	bf00      	nop
 8006ef0:	3710      	adds	r7, #16
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ef6:	b580      	push	{r7, lr}
 8006ef8:	b088      	sub	sp, #32
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	e853 3f00 	ldrex	r3, [r3]
 8006f0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f12:	61fb      	str	r3, [r7, #28]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	461a      	mov	r2, r3
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	61bb      	str	r3, [r7, #24]
 8006f1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f20:	6979      	ldr	r1, [r7, #20]
 8006f22:	69ba      	ldr	r2, [r7, #24]
 8006f24:	e841 2300 	strex	r3, r2, [r1]
 8006f28:	613b      	str	r3, [r7, #16]
   return(result);
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1e6      	bne.n	8006efe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2220      	movs	r2, #32
 8006f34:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f7ff fb25 	bl	800658c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f42:	bf00      	nop
 8006f44:	3720      	adds	r7, #32
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}

08006f4a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	b096      	sub	sp, #88	; 0x58
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006f58:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f60:	2b22      	cmp	r3, #34	; 0x22
 8006f62:	f040 8094 	bne.w	800708e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006f6c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006f70:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006f74:	b2d9      	uxtb	r1, r3
 8006f76:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006f7a:	b2da      	uxtb	r2, r3
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f80:	400a      	ands	r2, r1
 8006f82:	b2d2      	uxtb	r2, r2
 8006f84:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f8a:	1c5a      	adds	r2, r3, #1
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	b29a      	uxth	r2, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d177      	bne.n	800709e <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb6:	e853 3f00 	ldrex	r3, [r3]
 8006fba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fbe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006fc2:	653b      	str	r3, [r7, #80]	; 0x50
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	461a      	mov	r2, r3
 8006fca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fcc:	647b      	str	r3, [r7, #68]	; 0x44
 8006fce:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006fd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006fd4:	e841 2300 	strex	r3, r2, [r1]
 8006fd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006fda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d1e6      	bne.n	8006fae <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	3308      	adds	r3, #8
 8006fe6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fea:	e853 3f00 	ldrex	r3, [r3]
 8006fee:	623b      	str	r3, [r7, #32]
   return(result);
 8006ff0:	6a3b      	ldr	r3, [r7, #32]
 8006ff2:	f023 0301 	bic.w	r3, r3, #1
 8006ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	3308      	adds	r3, #8
 8006ffe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007000:	633a      	str	r2, [r7, #48]	; 0x30
 8007002:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007004:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007006:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007008:	e841 2300 	strex	r3, r2, [r1]
 800700c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800700e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1e5      	bne.n	8006fe0 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2220      	movs	r2, #32
 8007018:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007024:	2b01      	cmp	r3, #1
 8007026:	d12e      	bne.n	8007086 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	e853 3f00 	ldrex	r3, [r3]
 800703a:	60fb      	str	r3, [r7, #12]
   return(result);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f023 0310 	bic.w	r3, r3, #16
 8007042:	64bb      	str	r3, [r7, #72]	; 0x48
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	461a      	mov	r2, r3
 800704a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800704c:	61fb      	str	r3, [r7, #28]
 800704e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007050:	69b9      	ldr	r1, [r7, #24]
 8007052:	69fa      	ldr	r2, [r7, #28]
 8007054:	e841 2300 	strex	r3, r2, [r1]
 8007058:	617b      	str	r3, [r7, #20]
   return(result);
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1e6      	bne.n	800702e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	f003 0310 	and.w	r3, r3, #16
 800706a:	2b10      	cmp	r3, #16
 800706c:	d103      	bne.n	8007076 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	2210      	movs	r2, #16
 8007074:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800707c:	4619      	mov	r1, r3
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7ff fa98 	bl	80065b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007084:	e00b      	b.n	800709e <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f7fa f9aa 	bl	80013e0 <HAL_UART_RxCpltCallback>
}
 800708c:	e007      	b.n	800709e <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	699a      	ldr	r2, [r3, #24]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f042 0208 	orr.w	r2, r2, #8
 800709c:	619a      	str	r2, [r3, #24]
}
 800709e:	bf00      	nop
 80070a0:	3758      	adds	r7, #88	; 0x58
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}

080070a6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b096      	sub	sp, #88	; 0x58
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80070b4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070bc:	2b22      	cmp	r3, #34	; 0x22
 80070be:	f040 8094 	bne.w	80071ea <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80070c8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070d0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80070d2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80070d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80070da:	4013      	ands	r3, r2
 80070dc:	b29a      	uxth	r2, r3
 80070de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070e6:	1c9a      	adds	r2, r3, #2
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	3b01      	subs	r3, #1
 80070f6:	b29a      	uxth	r2, r3
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007104:	b29b      	uxth	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d177      	bne.n	80071fa <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007112:	e853 3f00 	ldrex	r3, [r3]
 8007116:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800711a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800711e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	461a      	mov	r2, r3
 8007126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007128:	643b      	str	r3, [r7, #64]	; 0x40
 800712a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800712c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800712e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007130:	e841 2300 	strex	r3, r2, [r1]
 8007134:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007138:	2b00      	cmp	r3, #0
 800713a:	d1e6      	bne.n	800710a <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	3308      	adds	r3, #8
 8007142:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007144:	6a3b      	ldr	r3, [r7, #32]
 8007146:	e853 3f00 	ldrex	r3, [r3]
 800714a:	61fb      	str	r3, [r7, #28]
   return(result);
 800714c:	69fb      	ldr	r3, [r7, #28]
 800714e:	f023 0301 	bic.w	r3, r3, #1
 8007152:	64bb      	str	r3, [r7, #72]	; 0x48
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	3308      	adds	r3, #8
 800715a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800715c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800715e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007160:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007162:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007164:	e841 2300 	strex	r3, r2, [r1]
 8007168:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800716a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716c:	2b00      	cmp	r3, #0
 800716e:	d1e5      	bne.n	800713c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2220      	movs	r2, #32
 8007174:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007180:	2b01      	cmp	r3, #1
 8007182:	d12e      	bne.n	80071e2 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	e853 3f00 	ldrex	r3, [r3]
 8007196:	60bb      	str	r3, [r7, #8]
   return(result);
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	f023 0310 	bic.w	r3, r3, #16
 800719e:	647b      	str	r3, [r7, #68]	; 0x44
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	461a      	mov	r2, r3
 80071a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071a8:	61bb      	str	r3, [r7, #24]
 80071aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ac:	6979      	ldr	r1, [r7, #20]
 80071ae:	69ba      	ldr	r2, [r7, #24]
 80071b0:	e841 2300 	strex	r3, r2, [r1]
 80071b4:	613b      	str	r3, [r7, #16]
   return(result);
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d1e6      	bne.n	800718a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	f003 0310 	and.w	r3, r3, #16
 80071c6:	2b10      	cmp	r3, #16
 80071c8:	d103      	bne.n	80071d2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	2210      	movs	r2, #16
 80071d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80071d8:	4619      	mov	r1, r3
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7ff f9ea 	bl	80065b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80071e0:	e00b      	b.n	80071fa <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7fa f8fc 	bl	80013e0 <HAL_UART_RxCpltCallback>
}
 80071e8:	e007      	b.n	80071fa <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	699a      	ldr	r2, [r3, #24]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f042 0208 	orr.w	r2, r2, #8
 80071f8:	619a      	str	r2, [r3, #24]
}
 80071fa:	bf00      	nop
 80071fc:	3758      	adds	r7, #88	; 0x58
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007202:	b480      	push	{r7}
 8007204:	b083      	sub	sp, #12
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800720a:	bf00      	nop
 800720c:	370c      	adds	r7, #12
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr
	...

08007218 <MX_FATFS_Init>:
extern SPI_HandleTypeDef hspi2;

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800721c:	4904      	ldr	r1, [pc, #16]	; (8007230 <MX_FATFS_Init+0x18>)
 800721e:	4805      	ldr	r0, [pc, #20]	; (8007234 <MX_FATFS_Init+0x1c>)
 8007220:	f004 fbc8 	bl	800b9b4 <FATFS_LinkDriver>
 8007224:	4603      	mov	r3, r0
 8007226:	461a      	mov	r2, r3
 8007228:	4b03      	ldr	r3, [pc, #12]	; (8007238 <MX_FATFS_Init+0x20>)
 800722a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800722c:	bf00      	nop
 800722e:	bd80      	pop	{r7, pc}
 8007230:	20002924 	.word	0x20002924
 8007234:	20000010 	.word	0x20000010
 8007238:	20002928 	.word	0x20002928

0800723c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800723c:	b480      	push	{r7}
 800723e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007240:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007242:	4618      	mov	r0, r3
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b082      	sub	sp, #8
 8007250:	af00      	add	r7, sp, #0
 8007252:	4603      	mov	r3, r0
 8007254:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize (pdrv);
 8007256:	79fb      	ldrb	r3, [r7, #7]
 8007258:	4618      	mov	r0, r3
 800725a:	f7f9 fcd1 	bl	8000c00 <SD_disk_initialize>
 800725e:	4603      	mov	r3, r0
 8007260:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8007262:	4618      	mov	r0, r3
 8007264:	3708      	adds	r7, #8
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800726a:	b580      	push	{r7, lr}
 800726c:	b082      	sub	sp, #8
 800726e:	af00      	add	r7, sp, #0
 8007270:	4603      	mov	r3, r0
 8007272:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 8007274:	79fb      	ldrb	r3, [r7, #7]
 8007276:	4618      	mov	r0, r3
 8007278:	f7f9 fdae 	bl	8000dd8 <SD_disk_status>
 800727c:	4603      	mov	r3, r0
 800727e:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8007280:	4618      	mov	r0, r3
 8007282:	3708      	adds	r7, #8
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b084      	sub	sp, #16
 800728c:	af00      	add	r7, sp, #0
 800728e:	60b9      	str	r1, [r7, #8]
 8007290:	607a      	str	r2, [r7, #4]
 8007292:	603b      	str	r3, [r7, #0]
 8007294:	4603      	mov	r3, r0
 8007296:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 8007298:	7bf8      	ldrb	r0, [r7, #15]
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	68b9      	ldr	r1, [r7, #8]
 80072a0:	f7f9 fdb0 	bl	8000e04 <SD_disk_read>
 80072a4:	4603      	mov	r3, r0
 80072a6:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60b9      	str	r1, [r7, #8]
 80072b8:	607a      	str	r2, [r7, #4]
 80072ba:	603b      	str	r3, [r7, #0]
 80072bc:	4603      	mov	r3, r0
 80072be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 80072c0:	7bf8      	ldrb	r0, [r7, #15]
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	68b9      	ldr	r1, [r7, #8]
 80072c8:	f7f9 fe06 	bl	8000ed8 <SD_disk_write>
 80072cc:	4603      	mov	r3, r0
 80072ce:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	4603      	mov	r3, r0
 80072e0:	603a      	str	r2, [r7, #0]
 80072e2:	71fb      	strb	r3, [r7, #7]
 80072e4:	460b      	mov	r3, r1
 80072e6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	79b9      	ldrb	r1, [r7, #6]
 80072ec:	683a      	ldr	r2, [r7, #0]
 80072ee:	4618      	mov	r0, r3
 80072f0:	f7f9 fe76 	bl	8000fe0 <SD_disk_ioctl>
 80072f4:	4603      	mov	r3, r0
 80072f6:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3708      	adds	r7, #8
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	4603      	mov	r3, r0
 8007308:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800730a:	79fb      	ldrb	r3, [r7, #7]
 800730c:	4a08      	ldr	r2, [pc, #32]	; (8007330 <disk_status+0x30>)
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	4413      	add	r3, r2
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	79fa      	ldrb	r2, [r7, #7]
 8007318:	4905      	ldr	r1, [pc, #20]	; (8007330 <disk_status+0x30>)
 800731a:	440a      	add	r2, r1
 800731c:	7a12      	ldrb	r2, [r2, #8]
 800731e:	4610      	mov	r0, r2
 8007320:	4798      	blx	r3
 8007322:	4603      	mov	r3, r0
 8007324:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007326:	7bfb      	ldrb	r3, [r7, #15]
}
 8007328:	4618      	mov	r0, r3
 800732a:	3710      	adds	r7, #16
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}
 8007330:	200002d8 	.word	0x200002d8

08007334 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	4603      	mov	r3, r0
 800733c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800733e:	2300      	movs	r3, #0
 8007340:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8007342:	79fb      	ldrb	r3, [r7, #7]
 8007344:	4a0d      	ldr	r2, [pc, #52]	; (800737c <disk_initialize+0x48>)
 8007346:	5cd3      	ldrb	r3, [r2, r3]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d111      	bne.n	8007370 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800734c:	79fb      	ldrb	r3, [r7, #7]
 800734e:	4a0b      	ldr	r2, [pc, #44]	; (800737c <disk_initialize+0x48>)
 8007350:	2101      	movs	r1, #1
 8007352:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007354:	79fb      	ldrb	r3, [r7, #7]
 8007356:	4a09      	ldr	r2, [pc, #36]	; (800737c <disk_initialize+0x48>)
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4413      	add	r3, r2
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	79fa      	ldrb	r2, [r7, #7]
 8007362:	4906      	ldr	r1, [pc, #24]	; (800737c <disk_initialize+0x48>)
 8007364:	440a      	add	r2, r1
 8007366:	7a12      	ldrb	r2, [r2, #8]
 8007368:	4610      	mov	r0, r2
 800736a:	4798      	blx	r3
 800736c:	4603      	mov	r3, r0
 800736e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007370:	7bfb      	ldrb	r3, [r7, #15]
}
 8007372:	4618      	mov	r0, r3
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
 800737a:	bf00      	nop
 800737c:	200002d8 	.word	0x200002d8

08007380 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007380:	b590      	push	{r4, r7, lr}
 8007382:	b087      	sub	sp, #28
 8007384:	af00      	add	r7, sp, #0
 8007386:	60b9      	str	r1, [r7, #8]
 8007388:	607a      	str	r2, [r7, #4]
 800738a:	603b      	str	r3, [r7, #0]
 800738c:	4603      	mov	r3, r0
 800738e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007390:	7bfb      	ldrb	r3, [r7, #15]
 8007392:	4a0a      	ldr	r2, [pc, #40]	; (80073bc <disk_read+0x3c>)
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	4413      	add	r3, r2
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	689c      	ldr	r4, [r3, #8]
 800739c:	7bfb      	ldrb	r3, [r7, #15]
 800739e:	4a07      	ldr	r2, [pc, #28]	; (80073bc <disk_read+0x3c>)
 80073a0:	4413      	add	r3, r2
 80073a2:	7a18      	ldrb	r0, [r3, #8]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	68b9      	ldr	r1, [r7, #8]
 80073aa:	47a0      	blx	r4
 80073ac:	4603      	mov	r3, r0
 80073ae:	75fb      	strb	r3, [r7, #23]
  return res;
 80073b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	371c      	adds	r7, #28
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd90      	pop	{r4, r7, pc}
 80073ba:	bf00      	nop
 80073bc:	200002d8 	.word	0x200002d8

080073c0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80073c0:	b590      	push	{r4, r7, lr}
 80073c2:	b087      	sub	sp, #28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60b9      	str	r1, [r7, #8]
 80073c8:	607a      	str	r2, [r7, #4]
 80073ca:	603b      	str	r3, [r7, #0]
 80073cc:	4603      	mov	r3, r0
 80073ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
 80073d2:	4a0a      	ldr	r2, [pc, #40]	; (80073fc <disk_write+0x3c>)
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	4413      	add	r3, r2
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	68dc      	ldr	r4, [r3, #12]
 80073dc:	7bfb      	ldrb	r3, [r7, #15]
 80073de:	4a07      	ldr	r2, [pc, #28]	; (80073fc <disk_write+0x3c>)
 80073e0:	4413      	add	r3, r2
 80073e2:	7a18      	ldrb	r0, [r3, #8]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	687a      	ldr	r2, [r7, #4]
 80073e8:	68b9      	ldr	r1, [r7, #8]
 80073ea:	47a0      	blx	r4
 80073ec:	4603      	mov	r3, r0
 80073ee:	75fb      	strb	r3, [r7, #23]
  return res;
 80073f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	371c      	adds	r7, #28
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd90      	pop	{r4, r7, pc}
 80073fa:	bf00      	nop
 80073fc:	200002d8 	.word	0x200002d8

08007400 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	4603      	mov	r3, r0
 8007408:	603a      	str	r2, [r7, #0]
 800740a:	71fb      	strb	r3, [r7, #7]
 800740c:	460b      	mov	r3, r1
 800740e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007410:	79fb      	ldrb	r3, [r7, #7]
 8007412:	4a09      	ldr	r2, [pc, #36]	; (8007438 <disk_ioctl+0x38>)
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	4413      	add	r3, r2
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	79fa      	ldrb	r2, [r7, #7]
 800741e:	4906      	ldr	r1, [pc, #24]	; (8007438 <disk_ioctl+0x38>)
 8007420:	440a      	add	r2, r1
 8007422:	7a10      	ldrb	r0, [r2, #8]
 8007424:	79b9      	ldrb	r1, [r7, #6]
 8007426:	683a      	ldr	r2, [r7, #0]
 8007428:	4798      	blx	r3
 800742a:	4603      	mov	r3, r0
 800742c:	73fb      	strb	r3, [r7, #15]
  return res;
 800742e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007430:	4618      	mov	r0, r3
 8007432:	3710      	adds	r7, #16
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}
 8007438:	200002d8 	.word	0x200002d8

0800743c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800743c:	b480      	push	{r7}
 800743e:	b087      	sub	sp, #28
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8007450:	e007      	b.n	8007462 <mem_cpy+0x26>
		*d++ = *s++;
 8007452:	693a      	ldr	r2, [r7, #16]
 8007454:	1c53      	adds	r3, r2, #1
 8007456:	613b      	str	r3, [r7, #16]
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	1c59      	adds	r1, r3, #1
 800745c:	6179      	str	r1, [r7, #20]
 800745e:	7812      	ldrb	r2, [r2, #0]
 8007460:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	1e5a      	subs	r2, r3, #1
 8007466:	607a      	str	r2, [r7, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d1f2      	bne.n	8007452 <mem_cpy+0x16>
}
 800746c:	bf00      	nop
 800746e:	bf00      	nop
 8007470:	371c      	adds	r7, #28
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr

0800747a <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800747a:	b480      	push	{r7}
 800747c:	b087      	sub	sp, #28
 800747e:	af00      	add	r7, sp, #0
 8007480:	60f8      	str	r0, [r7, #12]
 8007482:	60b9      	str	r1, [r7, #8]
 8007484:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800748a:	e005      	b.n	8007498 <mem_set+0x1e>
		*d++ = (BYTE)val;
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	1c5a      	adds	r2, r3, #1
 8007490:	617a      	str	r2, [r7, #20]
 8007492:	68ba      	ldr	r2, [r7, #8]
 8007494:	b2d2      	uxtb	r2, r2
 8007496:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	1e5a      	subs	r2, r3, #1
 800749c:	607a      	str	r2, [r7, #4]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d1f4      	bne.n	800748c <mem_set+0x12>
}
 80074a2:	bf00      	nop
 80074a4:	bf00      	nop
 80074a6:	371c      	adds	r7, #28
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr

080074b0 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 80074b0:	b480      	push	{r7}
 80074b2:	b089      	sub	sp, #36	; 0x24
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	61fb      	str	r3, [r7, #28]
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80074c4:	2300      	movs	r3, #0
 80074c6:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80074c8:	bf00      	nop
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	1e5a      	subs	r2, r3, #1
 80074ce:	607a      	str	r2, [r7, #4]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d00d      	beq.n	80074f0 <mem_cmp+0x40>
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	1c5a      	adds	r2, r3, #1
 80074d8:	61fa      	str	r2, [r7, #28]
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	4619      	mov	r1, r3
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	1c5a      	adds	r2, r3, #1
 80074e2:	61ba      	str	r2, [r7, #24]
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	1acb      	subs	r3, r1, r3
 80074e8:	617b      	str	r3, [r7, #20]
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d0ec      	beq.n	80074ca <mem_cmp+0x1a>
	return r;
 80074f0:	697b      	ldr	r3, [r7, #20]
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3724      	adds	r7, #36	; 0x24
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr

080074fe <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80074fe:	b480      	push	{r7}
 8007500:	b083      	sub	sp, #12
 8007502:	af00      	add	r7, sp, #0
 8007504:	6078      	str	r0, [r7, #4]
 8007506:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007508:	e002      	b.n	8007510 <chk_chr+0x12>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	3301      	adds	r3, #1
 800750e:	607b      	str	r3, [r7, #4]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d005      	beq.n	8007524 <chk_chr+0x26>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	461a      	mov	r2, r3
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	4293      	cmp	r3, r2
 8007522:	d1f2      	bne.n	800750a <chk_chr+0xc>
	return *str;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	781b      	ldrb	r3, [r3, #0]
}
 8007528:	4618      	mov	r0, r3
 800752a:	370c      	adds	r7, #12
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007534:	b480      	push	{r7}
 8007536:	b085      	sub	sp, #20
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800753e:	2300      	movs	r3, #0
 8007540:	60bb      	str	r3, [r7, #8]
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	60fb      	str	r3, [r7, #12]
 8007546:	e03d      	b.n	80075c4 <chk_lock+0x90>
		if (Files[i].fs) {	/* Existing entry */
 8007548:	4932      	ldr	r1, [pc, #200]	; (8007614 <chk_lock+0xe0>)
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	4613      	mov	r3, r2
 800754e:	005b      	lsls	r3, r3, #1
 8007550:	4413      	add	r3, r2
 8007552:	009b      	lsls	r3, r3, #2
 8007554:	440b      	add	r3, r1
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d02e      	beq.n	80075ba <chk_lock+0x86>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800755c:	492d      	ldr	r1, [pc, #180]	; (8007614 <chk_lock+0xe0>)
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	4613      	mov	r3, r2
 8007562:	005b      	lsls	r3, r3, #1
 8007564:	4413      	add	r3, r2
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	440b      	add	r3, r1
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	429a      	cmp	r2, r3
 8007576:	d122      	bne.n	80075be <chk_lock+0x8a>
				Files[i].clu == dp->sclust &&
 8007578:	4926      	ldr	r1, [pc, #152]	; (8007614 <chk_lock+0xe0>)
 800757a:	68fa      	ldr	r2, [r7, #12]
 800757c:	4613      	mov	r3, r2
 800757e:	005b      	lsls	r3, r3, #1
 8007580:	4413      	add	r3, r2
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	440b      	add	r3, r1
 8007586:	3304      	adds	r3, #4
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007590:	3308      	adds	r3, #8
 8007592:	681b      	ldr	r3, [r3, #0]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8007594:	429a      	cmp	r2, r3
 8007596:	d112      	bne.n	80075be <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 8007598:	491e      	ldr	r1, [pc, #120]	; (8007614 <chk_lock+0xe0>)
 800759a:	68fa      	ldr	r2, [r7, #12]
 800759c:	4613      	mov	r3, r2
 800759e:	005b      	lsls	r3, r3, #1
 80075a0:	4413      	add	r3, r2
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	440b      	add	r3, r1
 80075a6:	3308      	adds	r3, #8
 80075a8:	881a      	ldrh	r2, [r3, #0]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075b0:	3306      	adds	r3, #6
 80075b2:	881b      	ldrh	r3, [r3, #0]
				Files[i].clu == dp->sclust &&
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d102      	bne.n	80075be <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 80075b8:	e007      	b.n	80075ca <chk_lock+0x96>
		} else {			/* Blank entry */
			be = 1;
 80075ba:	2301      	movs	r3, #1
 80075bc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	3301      	adds	r3, #1
 80075c2:	60fb      	str	r3, [r7, #12]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d9be      	bls.n	8007548 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d109      	bne.n	80075e4 <chk_lock+0xb0>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d102      	bne.n	80075dc <chk_lock+0xa8>
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	2b02      	cmp	r3, #2
 80075da:	d101      	bne.n	80075e0 <chk_lock+0xac>
 80075dc:	2300      	movs	r3, #0
 80075de:	e013      	b.n	8007608 <chk_lock+0xd4>
 80075e0:	2312      	movs	r3, #18
 80075e2:	e011      	b.n	8007608 <chk_lock+0xd4>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d10b      	bne.n	8007602 <chk_lock+0xce>
 80075ea:	490a      	ldr	r1, [pc, #40]	; (8007614 <chk_lock+0xe0>)
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	4613      	mov	r3, r2
 80075f0:	005b      	lsls	r3, r3, #1
 80075f2:	4413      	add	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	440b      	add	r3, r1
 80075f8:	330a      	adds	r3, #10
 80075fa:	881b      	ldrh	r3, [r3, #0]
 80075fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007600:	d101      	bne.n	8007606 <chk_lock+0xd2>
 8007602:	2310      	movs	r3, #16
 8007604:	e000      	b.n	8007608 <chk_lock+0xd4>
 8007606:	2300      	movs	r3, #0
}
 8007608:	4618      	mov	r0, r3
 800760a:	3714      	adds	r7, #20
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr
 8007614:	200000c0 	.word	0x200000c0

08007618 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800761e:	2300      	movs	r3, #0
 8007620:	607b      	str	r3, [r7, #4]
 8007622:	e002      	b.n	800762a <enq_lock+0x12>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	3301      	adds	r3, #1
 8007628:	607b      	str	r3, [r7, #4]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d809      	bhi.n	8007644 <enq_lock+0x2c>
 8007630:	490a      	ldr	r1, [pc, #40]	; (800765c <enq_lock+0x44>)
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	4613      	mov	r3, r2
 8007636:	005b      	lsls	r3, r3, #1
 8007638:	4413      	add	r3, r2
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	440b      	add	r3, r1
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1ef      	bne.n	8007624 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b02      	cmp	r3, #2
 8007648:	bf14      	ite	ne
 800764a:	2301      	movne	r3, #1
 800764c:	2300      	moveq	r3, #0
 800764e:	b2db      	uxtb	r3, r3
}
 8007650:	4618      	mov	r0, r3
 8007652:	370c      	adds	r7, #12
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr
 800765c:	200000c0 	.word	0x200000c0

08007660 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007660:	b480      	push	{r7}
 8007662:	b085      	sub	sp, #20
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800766a:	2300      	movs	r3, #0
 800766c:	60fb      	str	r3, [r7, #12]
 800766e:	e030      	b.n	80076d2 <inc_lock+0x72>
		if (Files[i].fs == dp->fs &&
 8007670:	495b      	ldr	r1, [pc, #364]	; (80077e0 <inc_lock+0x180>)
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	4613      	mov	r3, r2
 8007676:	005b      	lsls	r3, r3, #1
 8007678:	4413      	add	r3, r2
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	440b      	add	r3, r1
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	429a      	cmp	r2, r3
 800768a:	d11f      	bne.n	80076cc <inc_lock+0x6c>
			Files[i].clu == dp->sclust &&
 800768c:	4954      	ldr	r1, [pc, #336]	; (80077e0 <inc_lock+0x180>)
 800768e:	68fa      	ldr	r2, [r7, #12]
 8007690:	4613      	mov	r3, r2
 8007692:	005b      	lsls	r3, r3, #1
 8007694:	4413      	add	r3, r2
 8007696:	009b      	lsls	r3, r3, #2
 8007698:	440b      	add	r3, r1
 800769a:	3304      	adds	r3, #4
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076a4:	3308      	adds	r3, #8
 80076a6:	681b      	ldr	r3, [r3, #0]
		if (Files[i].fs == dp->fs &&
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d10f      	bne.n	80076cc <inc_lock+0x6c>
			Files[i].idx == dp->index) break;
 80076ac:	494c      	ldr	r1, [pc, #304]	; (80077e0 <inc_lock+0x180>)
 80076ae:	68fa      	ldr	r2, [r7, #12]
 80076b0:	4613      	mov	r3, r2
 80076b2:	005b      	lsls	r3, r3, #1
 80076b4:	4413      	add	r3, r2
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	440b      	add	r3, r1
 80076ba:	3308      	adds	r3, #8
 80076bc:	881a      	ldrh	r2, [r3, #0]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076c4:	3306      	adds	r3, #6
 80076c6:	881b      	ldrh	r3, [r3, #0]
			Files[i].clu == dp->sclust &&
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d006      	beq.n	80076da <inc_lock+0x7a>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	3301      	adds	r3, #1
 80076d0:	60fb      	str	r3, [r7, #12]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d9cb      	bls.n	8007670 <inc_lock+0x10>
 80076d8:	e000      	b.n	80076dc <inc_lock+0x7c>
			Files[i].idx == dp->index) break;
 80076da:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d14a      	bne.n	8007778 <inc_lock+0x118>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80076e2:	2300      	movs	r3, #0
 80076e4:	60fb      	str	r3, [r7, #12]
 80076e6:	e002      	b.n	80076ee <inc_lock+0x8e>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	3301      	adds	r3, #1
 80076ec:	60fb      	str	r3, [r7, #12]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d809      	bhi.n	8007708 <inc_lock+0xa8>
 80076f4:	493a      	ldr	r1, [pc, #232]	; (80077e0 <inc_lock+0x180>)
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	4613      	mov	r3, r2
 80076fa:	005b      	lsls	r3, r3, #1
 80076fc:	4413      	add	r3, r2
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	440b      	add	r3, r1
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d1ef      	bne.n	80076e8 <inc_lock+0x88>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2b02      	cmp	r3, #2
 800770c:	d101      	bne.n	8007712 <inc_lock+0xb2>
 800770e:	2300      	movs	r3, #0
 8007710:	e05f      	b.n	80077d2 <inc_lock+0x172>
		Files[i].fs = dp->fs;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007718:	6819      	ldr	r1, [r3, #0]
 800771a:	4831      	ldr	r0, [pc, #196]	; (80077e0 <inc_lock+0x180>)
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	4613      	mov	r3, r2
 8007720:	005b      	lsls	r3, r3, #1
 8007722:	4413      	add	r3, r2
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	4403      	add	r3, r0
 8007728:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007730:	3308      	adds	r3, #8
 8007732:	6819      	ldr	r1, [r3, #0]
 8007734:	482a      	ldr	r0, [pc, #168]	; (80077e0 <inc_lock+0x180>)
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	4613      	mov	r3, r2
 800773a:	005b      	lsls	r3, r3, #1
 800773c:	4413      	add	r3, r2
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	4403      	add	r3, r0
 8007742:	3304      	adds	r3, #4
 8007744:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800774c:	3306      	adds	r3, #6
 800774e:	8818      	ldrh	r0, [r3, #0]
 8007750:	4923      	ldr	r1, [pc, #140]	; (80077e0 <inc_lock+0x180>)
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	4613      	mov	r3, r2
 8007756:	005b      	lsls	r3, r3, #1
 8007758:	4413      	add	r3, r2
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	440b      	add	r3, r1
 800775e:	3308      	adds	r3, #8
 8007760:	4602      	mov	r2, r0
 8007762:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8007764:	491e      	ldr	r1, [pc, #120]	; (80077e0 <inc_lock+0x180>)
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	4613      	mov	r3, r2
 800776a:	005b      	lsls	r3, r3, #1
 800776c:	4413      	add	r3, r2
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	440b      	add	r3, r1
 8007772:	330a      	adds	r3, #10
 8007774:	2200      	movs	r2, #0
 8007776:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d00c      	beq.n	8007798 <inc_lock+0x138>
 800777e:	4918      	ldr	r1, [pc, #96]	; (80077e0 <inc_lock+0x180>)
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	4613      	mov	r3, r2
 8007784:	005b      	lsls	r3, r3, #1
 8007786:	4413      	add	r3, r2
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	440b      	add	r3, r1
 800778c:	330a      	adds	r3, #10
 800778e:	881b      	ldrh	r3, [r3, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d001      	beq.n	8007798 <inc_lock+0x138>
 8007794:	2300      	movs	r3, #0
 8007796:	e01c      	b.n	80077d2 <inc_lock+0x172>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d10b      	bne.n	80077b6 <inc_lock+0x156>
 800779e:	4910      	ldr	r1, [pc, #64]	; (80077e0 <inc_lock+0x180>)
 80077a0:	68fa      	ldr	r2, [r7, #12]
 80077a2:	4613      	mov	r3, r2
 80077a4:	005b      	lsls	r3, r3, #1
 80077a6:	4413      	add	r3, r2
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	440b      	add	r3, r1
 80077ac:	330a      	adds	r3, #10
 80077ae:	881b      	ldrh	r3, [r3, #0]
 80077b0:	3301      	adds	r3, #1
 80077b2:	b299      	uxth	r1, r3
 80077b4:	e001      	b.n	80077ba <inc_lock+0x15a>
 80077b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80077ba:	4809      	ldr	r0, [pc, #36]	; (80077e0 <inc_lock+0x180>)
 80077bc:	68fa      	ldr	r2, [r7, #12]
 80077be:	4613      	mov	r3, r2
 80077c0:	005b      	lsls	r3, r3, #1
 80077c2:	4413      	add	r3, r2
 80077c4:	009b      	lsls	r3, r3, #2
 80077c6:	4403      	add	r3, r0
 80077c8:	330a      	adds	r3, #10
 80077ca:	460a      	mov	r2, r1
 80077cc:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	3301      	adds	r3, #1
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3714      	adds	r7, #20
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	200000c0 	.word	0x200000c0

080077e4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	3b01      	subs	r3, #1
 80077f0:	607b      	str	r3, [r7, #4]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d82e      	bhi.n	8007856 <dec_lock+0x72>
		n = Files[i].ctr;
 80077f8:	491b      	ldr	r1, [pc, #108]	; (8007868 <dec_lock+0x84>)
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	4613      	mov	r3, r2
 80077fe:	005b      	lsls	r3, r3, #1
 8007800:	4413      	add	r3, r2
 8007802:	009b      	lsls	r3, r3, #2
 8007804:	440b      	add	r3, r1
 8007806:	330a      	adds	r3, #10
 8007808:	881b      	ldrh	r3, [r3, #0]
 800780a:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800780c:	89fb      	ldrh	r3, [r7, #14]
 800780e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007812:	d101      	bne.n	8007818 <dec_lock+0x34>
 8007814:	2300      	movs	r3, #0
 8007816:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8007818:	89fb      	ldrh	r3, [r7, #14]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d002      	beq.n	8007824 <dec_lock+0x40>
 800781e:	89fb      	ldrh	r3, [r7, #14]
 8007820:	3b01      	subs	r3, #1
 8007822:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007824:	4910      	ldr	r1, [pc, #64]	; (8007868 <dec_lock+0x84>)
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	4613      	mov	r3, r2
 800782a:	005b      	lsls	r3, r3, #1
 800782c:	4413      	add	r3, r2
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	440b      	add	r3, r1
 8007832:	330a      	adds	r3, #10
 8007834:	89fa      	ldrh	r2, [r7, #14]
 8007836:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007838:	89fb      	ldrh	r3, [r7, #14]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d108      	bne.n	8007850 <dec_lock+0x6c>
 800783e:	490a      	ldr	r1, [pc, #40]	; (8007868 <dec_lock+0x84>)
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	4613      	mov	r3, r2
 8007844:	005b      	lsls	r3, r3, #1
 8007846:	4413      	add	r3, r2
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	440b      	add	r3, r1
 800784c:	2200      	movs	r2, #0
 800784e:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007850:	2300      	movs	r3, #0
 8007852:	737b      	strb	r3, [r7, #13]
 8007854:	e001      	b.n	800785a <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007856:	2302      	movs	r3, #2
 8007858:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800785a:	7b7b      	ldrb	r3, [r7, #13]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3714      	adds	r7, #20
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr
 8007868:	200000c0 	.word	0x200000c0

0800786c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800786c:	b480      	push	{r7}
 800786e:	b085      	sub	sp, #20
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007874:	2300      	movs	r3, #0
 8007876:	60fb      	str	r3, [r7, #12]
 8007878:	e016      	b.n	80078a8 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800787a:	4910      	ldr	r1, [pc, #64]	; (80078bc <clear_lock+0x50>)
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	4613      	mov	r3, r2
 8007880:	005b      	lsls	r3, r3, #1
 8007882:	4413      	add	r3, r2
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	440b      	add	r3, r1
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	429a      	cmp	r2, r3
 800788e:	d108      	bne.n	80078a2 <clear_lock+0x36>
 8007890:	490a      	ldr	r1, [pc, #40]	; (80078bc <clear_lock+0x50>)
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	4613      	mov	r3, r2
 8007896:	005b      	lsls	r3, r3, #1
 8007898:	4413      	add	r3, r2
 800789a:	009b      	lsls	r3, r3, #2
 800789c:	440b      	add	r3, r1
 800789e:	2200      	movs	r2, #0
 80078a0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	3301      	adds	r3, #1
 80078a6:	60fb      	str	r3, [r7, #12]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	d9e5      	bls.n	800787a <clear_lock+0xe>
	}
}
 80078ae:	bf00      	nop
 80078b0:	bf00      	nop
 80078b2:	3714      	adds	r7, #20
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr
 80078bc:	200000c0 	.word	0x200000c0

080078c0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b086      	sub	sp, #24
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80078c8:	2300      	movs	r3, #0
 80078ca:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078d2:	3304      	adds	r3, #4
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d047      	beq.n	800796a <sync_window+0xaa>
		wsect = fs->winsect;	/* Current sector number */
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80078e0:	330c      	adds	r3, #12
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078ec:	3301      	adds	r3, #1
 80078ee:	7818      	ldrb	r0, [r3, #0]
 80078f0:	6879      	ldr	r1, [r7, #4]
 80078f2:	2301      	movs	r3, #1
 80078f4:	697a      	ldr	r2, [r7, #20]
 80078f6:	f7ff fd63 	bl	80073c0 <disk_write>
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d002      	beq.n	8007906 <sync_window+0x46>
			res = FR_DISK_ERR;
 8007900:	2301      	movs	r3, #1
 8007902:	73fb      	strb	r3, [r7, #15]
 8007904:	e031      	b.n	800796a <sync_window+0xaa>
		} else {
			fs->wflag = 0;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800790c:	3304      	adds	r3, #4
 800790e:	2200      	movs	r2, #0
 8007910:	701a      	strb	r2, [r3, #0]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	697a      	ldr	r2, [r7, #20]
 800791c:	1ad2      	subs	r2, r2, r3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007924:	3318      	adds	r3, #24
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	429a      	cmp	r2, r3
 800792a:	d21e      	bcs.n	800796a <sync_window+0xaa>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007932:	3303      	adds	r3, #3
 8007934:	781b      	ldrb	r3, [r3, #0]
 8007936:	613b      	str	r3, [r7, #16]
 8007938:	e014      	b.n	8007964 <sync_window+0xa4>
					wsect += fs->fsize;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007940:	3318      	adds	r3, #24
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	4413      	add	r3, r2
 8007948:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007950:	3301      	adds	r3, #1
 8007952:	7818      	ldrb	r0, [r3, #0]
 8007954:	6879      	ldr	r1, [r7, #4]
 8007956:	2301      	movs	r3, #1
 8007958:	697a      	ldr	r2, [r7, #20]
 800795a:	f7ff fd31 	bl	80073c0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	3b01      	subs	r3, #1
 8007962:	613b      	str	r3, [r7, #16]
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	2b01      	cmp	r3, #1
 8007968:	d8e7      	bhi.n	800793a <sync_window+0x7a>
				}
			}
		}
	}
	return res;
 800796a:	7bfb      	ldrb	r3, [r7, #15]
}
 800796c:	4618      	mov	r0, r3
 800796e:	3718      	adds	r7, #24
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800797e:	2300      	movs	r3, #0
 8007980:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007988:	330c      	adds	r3, #12
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	683a      	ldr	r2, [r7, #0]
 800798e:	429a      	cmp	r2, r3
 8007990:	d01f      	beq.n	80079d2 <move_window+0x5e>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f7ff ff94 	bl	80078c0 <sync_window>
 8007998:	4603      	mov	r3, r0
 800799a:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800799c:	7bfb      	ldrb	r3, [r7, #15]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d117      	bne.n	80079d2 <move_window+0x5e>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079a8:	3301      	adds	r3, #1
 80079aa:	7818      	ldrb	r0, [r3, #0]
 80079ac:	6879      	ldr	r1, [r7, #4]
 80079ae:	2301      	movs	r3, #1
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	f7ff fce5 	bl	8007380 <disk_read>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d004      	beq.n	80079c6 <move_window+0x52>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80079bc:	f04f 33ff 	mov.w	r3, #4294967295
 80079c0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80079cc:	330c      	adds	r3, #12
 80079ce:	683a      	ldr	r2, [r7, #0]
 80079d0:	601a      	str	r2, [r3, #0]
		}
	}
	return res;
 80079d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3710      	adds	r7, #16
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}

080079dc <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b084      	sub	sp, #16
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f7ff ff6b 	bl	80078c0 <sync_window>
 80079ea:	4603      	mov	r3, r0
 80079ec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80079ee:	7bfb      	ldrb	r3, [r7, #15]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	f040 80bd 	bne.w	8007b70 <sync_fs+0x194>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	2b03      	cmp	r3, #3
 8007a00:	f040 80a7 	bne.w	8007b52 <sync_fs+0x176>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a0a:	3305      	adds	r3, #5
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	f040 809f 	bne.w	8007b52 <sync_fs+0x176>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a1c:	330a      	adds	r3, #10
 8007a1e:	881b      	ldrh	r3, [r3, #0]
 8007a20:	461a      	mov	r2, r3
 8007a22:	2100      	movs	r1, #0
 8007a24:	f7ff fd29 	bl	800747a <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2255      	movs	r2, #85	; 0x55
 8007a2c:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	22aa      	movs	r2, #170	; 0xaa
 8007a34:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2252      	movs	r2, #82	; 0x52
 8007a3c:	701a      	strb	r2, [r3, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2252      	movs	r2, #82	; 0x52
 8007a42:	705a      	strb	r2, [r3, #1]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2261      	movs	r2, #97	; 0x61
 8007a48:	709a      	strb	r2, [r3, #2]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2241      	movs	r2, #65	; 0x41
 8007a4e:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2272      	movs	r2, #114	; 0x72
 8007a54:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2272      	movs	r2, #114	; 0x72
 8007a5c:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2241      	movs	r2, #65	; 0x41
 8007a64:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2261      	movs	r2, #97	; 0x61
 8007a6c:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a76:	3310      	adds	r3, #16
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	b2da      	uxtb	r2, r3
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a88:	3310      	adds	r3, #16
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	0a1b      	lsrs	r3, r3, #8
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	b2da      	uxtb	r2, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007aa0:	3310      	adds	r3, #16
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	0c1b      	lsrs	r3, r3, #16
 8007aa6:	b2da      	uxtb	r2, r3
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ab4:	3310      	adds	r3, #16
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	0e1b      	lsrs	r3, r3, #24
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ac8:	330c      	adds	r3, #12
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	b2da      	uxtb	r2, r3
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ada:	330c      	adds	r3, #12
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	0a1b      	lsrs	r3, r3, #8
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	b2da      	uxtb	r2, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007af2:	330c      	adds	r3, #12
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	0c1b      	lsrs	r3, r3, #16
 8007af8:	b2da      	uxtb	r2, r3
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b06:	330c      	adds	r3, #12
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	0e1b      	lsrs	r3, r3, #24
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b1a:	331c      	adds	r3, #28
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	1c5a      	adds	r2, r3, #1
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007b26:	330c      	adds	r3, #12
 8007b28:	601a      	str	r2, [r3, #0]
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b30:	3301      	adds	r3, #1
 8007b32:	7818      	ldrb	r0, [r3, #0]
 8007b34:	6879      	ldr	r1, [r7, #4]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007b3c:	330c      	adds	r3, #12
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	2301      	movs	r3, #1
 8007b42:	f7ff fc3d 	bl	80073c0 <disk_write>
			fs->fsi_flag = 0;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b4c:	3305      	adds	r3, #5
 8007b4e:	2200      	movs	r2, #0
 8007b50:	701a      	strb	r2, [r3, #0]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b58:	3301      	adds	r3, #1
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	2100      	movs	r1, #0
 8007b60:	4618      	mov	r0, r3
 8007b62:	f7ff fc4d 	bl	8007400 <disk_ioctl>
 8007b66:	4603      	mov	r3, r0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d001      	beq.n	8007b70 <sync_fs+0x194>
			res = FR_DISK_ERR;
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3710      	adds	r7, #16
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}

08007b7a <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007b7a:	b480      	push	{r7}
 8007b7c:	b083      	sub	sp, #12
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
 8007b82:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	3b02      	subs	r3, #2
 8007b88:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b90:	3314      	adds	r3, #20
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	3b02      	subs	r3, #2
 8007b96:	683a      	ldr	r2, [r7, #0]
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d301      	bcc.n	8007ba0 <clust2sect+0x26>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	e00e      	b.n	8007bbe <clust2sect+0x44>
	return clst * fs->csize + fs->database;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ba6:	3302      	adds	r3, #2
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	461a      	mov	r2, r3
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	fb03 f202 	mul.w	r2, r3, r2
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007bb8:	3308      	adds	r3, #8
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4413      	add	r3, r2
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	370c      	adds	r7, #12
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc8:	4770      	bx	lr

08007bca <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8007bca:	b580      	push	{r7, lr}
 8007bcc:	b086      	sub	sp, #24
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	6078      	str	r0, [r7, #4]
 8007bd2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d907      	bls.n	8007bea <get_fat+0x20>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007be0:	3314      	adds	r3, #20
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	683a      	ldr	r2, [r7, #0]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d302      	bcc.n	8007bf0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007bea:	2301      	movs	r3, #1
 8007bec:	617b      	str	r3, [r7, #20]
 8007bee:	e0ec      	b.n	8007dca <get_fat+0x200>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8007bf4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	2b03      	cmp	r3, #3
 8007c00:	f000 809e 	beq.w	8007d40 <get_fat+0x176>
 8007c04:	2b03      	cmp	r3, #3
 8007c06:	f300 80d6 	bgt.w	8007db6 <get_fat+0x1ec>
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d002      	beq.n	8007c14 <get_fat+0x4a>
 8007c0e:	2b02      	cmp	r3, #2
 8007c10:	d063      	beq.n	8007cda <get_fat+0x110>
 8007c12:	e0d0      	b.n	8007db6 <get_fat+0x1ec>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	60fb      	str	r3, [r7, #12]
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	085b      	lsrs	r3, r3, #1
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	4413      	add	r3, r2
 8007c20:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007c30:	330a      	adds	r3, #10
 8007c32:	881b      	ldrh	r3, [r3, #0]
 8007c34:	4619      	mov	r1, r3
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c3c:	4413      	add	r3, r2
 8007c3e:	4619      	mov	r1, r3
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f7ff fe97 	bl	8007974 <move_window>
 8007c46:	4603      	mov	r3, r0
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f040 80b7 	bne.w	8007dbc <get_fat+0x1f2>
			wc = fs->win.d8[bc++ % SS(fs)];
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	1c5a      	adds	r2, r3, #1
 8007c52:	60fa      	str	r2, [r7, #12]
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007c5a:	320a      	adds	r2, #10
 8007c5c:	8812      	ldrh	r2, [r2, #0]
 8007c5e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c62:	fb02 f201 	mul.w	r2, r2, r1
 8007c66:	1a9b      	subs	r3, r3, r2
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	5cd3      	ldrb	r3, [r2, r3]
 8007c6c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007c7c:	330a      	adds	r3, #10
 8007c7e:	881b      	ldrh	r3, [r3, #0]
 8007c80:	4619      	mov	r1, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c88:	4413      	add	r3, r2
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f7ff fe71 	bl	8007974 <move_window>
 8007c92:	4603      	mov	r3, r0
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f040 8093 	bne.w	8007dc0 <get_fat+0x1f6>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ca0:	330a      	adds	r3, #10
 8007ca2:	881b      	ldrh	r3, [r3, #0]
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	fbb3 f1f2 	udiv	r1, r3, r2
 8007cac:	fb02 f201 	mul.w	r2, r2, r1
 8007cb0:	1a9b      	subs	r3, r3, r2
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	5cd3      	ldrb	r3, [r2, r3]
 8007cb6:	021b      	lsls	r3, r3, #8
 8007cb8:	461a      	mov	r2, r3
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	f003 0301 	and.w	r3, r3, #1
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d002      	beq.n	8007cd0 <get_fat+0x106>
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	091b      	lsrs	r3, r3, #4
 8007cce:	e002      	b.n	8007cd6 <get_fat+0x10c>
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cd6:	617b      	str	r3, [r7, #20]
			break;
 8007cd8:	e077      	b.n	8007dca <get_fat+0x200>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ce8:	330a      	adds	r3, #10
 8007cea:	881b      	ldrh	r3, [r3, #0]
 8007cec:	085b      	lsrs	r3, r3, #1
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	fbb3 f3f1 	udiv	r3, r3, r1
 8007cf8:	4413      	add	r3, r2
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f7ff fe39 	bl	8007974 <move_window>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d15d      	bne.n	8007dc4 <get_fat+0x1fa>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	005a      	lsls	r2, r3, #1
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d12:	330a      	adds	r3, #10
 8007d14:	881b      	ldrh	r3, [r3, #0]
 8007d16:	fbb2 f1f3 	udiv	r1, r2, r3
 8007d1a:	fb03 f301 	mul.w	r3, r3, r1
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	4413      	add	r3, r2
 8007d24:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	3301      	adds	r3, #1
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	021b      	lsls	r3, r3, #8
 8007d2e:	b21a      	sxth	r2, r3
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	b21b      	sxth	r3, r3
 8007d36:	4313      	orrs	r3, r2
 8007d38:	b21b      	sxth	r3, r3
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	617b      	str	r3, [r7, #20]
			break;
 8007d3e:	e044      	b.n	8007dca <get_fat+0x200>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d4e:	330a      	adds	r3, #10
 8007d50:	881b      	ldrh	r3, [r3, #0]
 8007d52:	089b      	lsrs	r3, r3, #2
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	4619      	mov	r1, r3
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d5e:	4413      	add	r3, r2
 8007d60:	4619      	mov	r1, r3
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f7ff fe06 	bl	8007974 <move_window>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d12c      	bne.n	8007dc8 <get_fat+0x1fe>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	009a      	lsls	r2, r3, #2
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d78:	330a      	adds	r3, #10
 8007d7a:	881b      	ldrh	r3, [r3, #0]
 8007d7c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007d80:	fb03 f301 	mul.w	r3, r3, r1
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	4413      	add	r3, r2
 8007d8a:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	3303      	adds	r3, #3
 8007d90:	781b      	ldrb	r3, [r3, #0]
 8007d92:	061a      	lsls	r2, r3, #24
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	3302      	adds	r3, #2
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	041b      	lsls	r3, r3, #16
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	693a      	ldr	r2, [r7, #16]
 8007da0:	3201      	adds	r2, #1
 8007da2:	7812      	ldrb	r2, [r2, #0]
 8007da4:	0212      	lsls	r2, r2, #8
 8007da6:	4313      	orrs	r3, r2
 8007da8:	693a      	ldr	r2, [r7, #16]
 8007daa:	7812      	ldrb	r2, [r2, #0]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007db2:	617b      	str	r3, [r7, #20]
			break;
 8007db4:	e009      	b.n	8007dca <get_fat+0x200>

		default:
			val = 1;	/* Internal error */
 8007db6:	2301      	movs	r3, #1
 8007db8:	617b      	str	r3, [r7, #20]
 8007dba:	e006      	b.n	8007dca <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007dbc:	bf00      	nop
 8007dbe:	e004      	b.n	8007dca <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007dc0:	bf00      	nop
 8007dc2:	e002      	b.n	8007dca <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007dc4:	bf00      	nop
 8007dc6:	e000      	b.n	8007dca <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007dc8:	bf00      	nop
		}
	}

	return val;
 8007dca:	697b      	ldr	r3, [r7, #20]
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3718      	adds	r7, #24
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b088      	sub	sp, #32
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d907      	bls.n	8007df6 <put_fat+0x22>
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007dec:	3314      	adds	r3, #20
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68ba      	ldr	r2, [r7, #8]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d302      	bcc.n	8007dfc <put_fat+0x28>
		res = FR_INT_ERR;
 8007df6:	2302      	movs	r3, #2
 8007df8:	77fb      	strb	r3, [r7, #31]
 8007dfa:	e146      	b.n	800808a <put_fat+0x2b6>

	} else {
		switch (fs->fs_type) {
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e02:	781b      	ldrb	r3, [r3, #0]
 8007e04:	2b03      	cmp	r3, #3
 8007e06:	f000 80d9 	beq.w	8007fbc <put_fat+0x1e8>
 8007e0a:	2b03      	cmp	r3, #3
 8007e0c:	f300 8133 	bgt.w	8008076 <put_fat+0x2a2>
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d003      	beq.n	8007e1c <put_fat+0x48>
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	f000 8095 	beq.w	8007f44 <put_fat+0x170>
 8007e1a:	e12c      	b.n	8008076 <put_fat+0x2a2>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	617b      	str	r3, [r7, #20]
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	085b      	lsrs	r3, r3, #1
 8007e24:	697a      	ldr	r2, [r7, #20]
 8007e26:	4413      	add	r3, r2
 8007e28:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e38:	330a      	adds	r3, #10
 8007e3a:	881b      	ldrh	r3, [r3, #0]
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	fbb3 f3f1 	udiv	r3, r3, r1
 8007e44:	4413      	add	r3, r2
 8007e46:	4619      	mov	r1, r3
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	f7ff fd93 	bl	8007974 <move_window>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007e52:	7ffb      	ldrb	r3, [r7, #31]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f040 8111 	bne.w	800807c <put_fat+0x2a8>
			p = &fs->win.d8[bc++ % SS(fs)];
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	1c5a      	adds	r2, r3, #1
 8007e5e:	617a      	str	r2, [r7, #20]
 8007e60:	68fa      	ldr	r2, [r7, #12]
 8007e62:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007e66:	320a      	adds	r2, #10
 8007e68:	8812      	ldrh	r2, [r2, #0]
 8007e6a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007e6e:	fb02 f201 	mul.w	r2, r2, r1
 8007e72:	1a9b      	subs	r3, r3, r2
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	4413      	add	r3, r2
 8007e78:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	f003 0301 	and.w	r3, r3, #1
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00d      	beq.n	8007ea0 <put_fat+0xcc>
 8007e84:	69bb      	ldr	r3, [r7, #24]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	b25b      	sxtb	r3, r3
 8007e8a:	f003 030f 	and.w	r3, r3, #15
 8007e8e:	b25a      	sxtb	r2, r3
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	011b      	lsls	r3, r3, #4
 8007e96:	b25b      	sxtb	r3, r3
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	b25b      	sxtb	r3, r3
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	e001      	b.n	8007ea4 <put_fat+0xd0>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	69ba      	ldr	r2, [r7, #24]
 8007ea6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007eae:	3304      	adds	r3, #4
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	701a      	strb	r2, [r3, #0]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ec2:	330a      	adds	r3, #10
 8007ec4:	881b      	ldrh	r3, [r3, #0]
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ece:	4413      	add	r3, r2
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f7ff fd4e 	bl	8007974 <move_window>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007edc:	7ffb      	ldrb	r3, [r7, #31]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f040 80ce 	bne.w	8008080 <put_fat+0x2ac>
			p = &fs->win.d8[bc % SS(fs)];
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007eea:	330a      	adds	r3, #10
 8007eec:	881b      	ldrh	r3, [r3, #0]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ef6:	fb02 f201 	mul.w	r2, r2, r1
 8007efa:	1a9b      	subs	r3, r3, r2
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	4413      	add	r3, r2
 8007f00:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	f003 0301 	and.w	r3, r3, #1
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d003      	beq.n	8007f14 <put_fat+0x140>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	091b      	lsrs	r3, r3, #4
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	e00e      	b.n	8007f32 <put_fat+0x15e>
 8007f14:	69bb      	ldr	r3, [r7, #24]
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	b25b      	sxtb	r3, r3
 8007f1a:	f023 030f 	bic.w	r3, r3, #15
 8007f1e:	b25a      	sxtb	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	0a1b      	lsrs	r3, r3, #8
 8007f24:	b25b      	sxtb	r3, r3
 8007f26:	f003 030f 	and.w	r3, r3, #15
 8007f2a:	b25b      	sxtb	r3, r3
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	b25b      	sxtb	r3, r3
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	69ba      	ldr	r2, [r7, #24]
 8007f34:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f3c:	3304      	adds	r3, #4
 8007f3e:	2201      	movs	r2, #1
 8007f40:	701a      	strb	r2, [r3, #0]
			break;
 8007f42:	e0a2      	b.n	800808a <put_fat+0x2b6>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f52:	330a      	adds	r3, #10
 8007f54:	881b      	ldrh	r3, [r3, #0]
 8007f56:	085b      	lsrs	r3, r3, #1
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f62:	4413      	add	r3, r2
 8007f64:	4619      	mov	r1, r3
 8007f66:	68f8      	ldr	r0, [r7, #12]
 8007f68:	f7ff fd04 	bl	8007974 <move_window>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007f70:	7ffb      	ldrb	r3, [r7, #31]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	f040 8086 	bne.w	8008084 <put_fat+0x2b0>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	005a      	lsls	r2, r3, #1
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f82:	330a      	adds	r3, #10
 8007f84:	881b      	ldrh	r3, [r3, #0]
 8007f86:	fbb2 f1f3 	udiv	r1, r2, r3
 8007f8a:	fb03 f301 	mul.w	r3, r3, r1
 8007f8e:	1ad3      	subs	r3, r2, r3
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	4413      	add	r3, r2
 8007f94:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	701a      	strb	r2, [r3, #0]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	b29b      	uxth	r3, r3
 8007fa2:	0a1b      	lsrs	r3, r3, #8
 8007fa4:	b29a      	uxth	r2, r3
 8007fa6:	69bb      	ldr	r3, [r7, #24]
 8007fa8:	3301      	adds	r3, #1
 8007faa:	b2d2      	uxtb	r2, r2
 8007fac:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fb4:	3304      	adds	r3, #4
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	701a      	strb	r2, [r3, #0]
			break;
 8007fba:	e066      	b.n	800808a <put_fat+0x2b6>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fca:	330a      	adds	r3, #10
 8007fcc:	881b      	ldrh	r3, [r3, #0]
 8007fce:	089b      	lsrs	r3, r3, #2
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8007fda:	4413      	add	r3, r2
 8007fdc:	4619      	mov	r1, r3
 8007fde:	68f8      	ldr	r0, [r7, #12]
 8007fe0:	f7ff fcc8 	bl	8007974 <move_window>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007fe8:	7ffb      	ldrb	r3, [r7, #31]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d14c      	bne.n	8008088 <put_fat+0x2b4>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	009a      	lsls	r2, r3, #2
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ff8:	330a      	adds	r3, #10
 8007ffa:	881b      	ldrh	r3, [r3, #0]
 8007ffc:	fbb2 f1f3 	udiv	r1, r2, r3
 8008000:	fb03 f301 	mul.w	r3, r3, r1
 8008004:	1ad3      	subs	r3, r2, r3
 8008006:	68fa      	ldr	r2, [r7, #12]
 8008008:	4413      	add	r3, r2
 800800a:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800800c:	69bb      	ldr	r3, [r7, #24]
 800800e:	3303      	adds	r3, #3
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	061a      	lsls	r2, r3, #24
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	3302      	adds	r3, #2
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	041b      	lsls	r3, r3, #16
 800801c:	4313      	orrs	r3, r2
 800801e:	69ba      	ldr	r2, [r7, #24]
 8008020:	3201      	adds	r2, #1
 8008022:	7812      	ldrb	r2, [r2, #0]
 8008024:	0212      	lsls	r2, r2, #8
 8008026:	4313      	orrs	r3, r2
 8008028:	69ba      	ldr	r2, [r7, #24]
 800802a:	7812      	ldrb	r2, [r2, #0]
 800802c:	4313      	orrs	r3, r2
 800802e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	4313      	orrs	r3, r2
 8008036:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	b2da      	uxtb	r2, r3
 800803c:	69bb      	ldr	r3, [r7, #24]
 800803e:	701a      	strb	r2, [r3, #0]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	b29b      	uxth	r3, r3
 8008044:	0a1b      	lsrs	r3, r3, #8
 8008046:	b29a      	uxth	r2, r3
 8008048:	69bb      	ldr	r3, [r7, #24]
 800804a:	3301      	adds	r3, #1
 800804c:	b2d2      	uxtb	r2, r2
 800804e:	701a      	strb	r2, [r3, #0]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	0c1a      	lsrs	r2, r3, #16
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	3302      	adds	r3, #2
 8008058:	b2d2      	uxtb	r2, r2
 800805a:	701a      	strb	r2, [r3, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	0e1a      	lsrs	r2, r3, #24
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	3303      	adds	r3, #3
 8008064:	b2d2      	uxtb	r2, r2
 8008066:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800806e:	3304      	adds	r3, #4
 8008070:	2201      	movs	r2, #1
 8008072:	701a      	strb	r2, [r3, #0]
			break;
 8008074:	e009      	b.n	800808a <put_fat+0x2b6>

		default :
			res = FR_INT_ERR;
 8008076:	2302      	movs	r3, #2
 8008078:	77fb      	strb	r3, [r7, #31]
 800807a:	e006      	b.n	800808a <put_fat+0x2b6>
			if (res != FR_OK) break;
 800807c:	bf00      	nop
 800807e:	e004      	b.n	800808a <put_fat+0x2b6>
			if (res != FR_OK) break;
 8008080:	bf00      	nop
 8008082:	e002      	b.n	800808a <put_fat+0x2b6>
			if (res != FR_OK) break;
 8008084:	bf00      	nop
 8008086:	e000      	b.n	800808a <put_fat+0x2b6>
			if (res != FR_OK) break;
 8008088:	bf00      	nop
		}
	}

	return res;
 800808a:	7ffb      	ldrb	r3, [r7, #31]
}
 800808c:	4618      	mov	r0, r3
 800808e:	3720      	adds	r7, #32
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d907      	bls.n	80080b4 <remove_chain+0x20>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080aa:	3314      	adds	r3, #20
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	683a      	ldr	r2, [r7, #0]
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d302      	bcc.n	80080ba <remove_chain+0x26>
		res = FR_INT_ERR;
 80080b4:	2302      	movs	r3, #2
 80080b6:	73fb      	strb	r3, [r7, #15]
 80080b8:	e04f      	b.n	800815a <remove_chain+0xc6>

	} else {
		res = FR_OK;
 80080ba:	2300      	movs	r3, #0
 80080bc:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80080be:	e040      	b.n	8008142 <remove_chain+0xae>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80080c0:	6839      	ldr	r1, [r7, #0]
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f7ff fd81 	bl	8007bca <get_fat>
 80080c8:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d041      	beq.n	8008154 <remove_chain+0xc0>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d102      	bne.n	80080dc <remove_chain+0x48>
 80080d6:	2302      	movs	r3, #2
 80080d8:	73fb      	strb	r3, [r7, #15]
 80080da:	e03e      	b.n	800815a <remove_chain+0xc6>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e2:	d102      	bne.n	80080ea <remove_chain+0x56>
 80080e4:	2301      	movs	r3, #1
 80080e6:	73fb      	strb	r3, [r7, #15]
 80080e8:	e037      	b.n	800815a <remove_chain+0xc6>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80080ea:	2200      	movs	r2, #0
 80080ec:	6839      	ldr	r1, [r7, #0]
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f7ff fe70 	bl	8007dd4 <put_fat>
 80080f4:	4603      	mov	r3, r0
 80080f6:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80080f8:	7bfb      	ldrb	r3, [r7, #15]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d12c      	bne.n	8008158 <remove_chain+0xc4>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008104:	3310      	adds	r3, #16
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800810c:	d017      	beq.n	800813e <remove_chain+0xaa>
				fs->free_clust++;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008114:	3310      	adds	r3, #16
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	1c5a      	adds	r2, r3, #1
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008120:	3310      	adds	r3, #16
 8008122:	601a      	str	r2, [r3, #0]
				fs->fsi_flag |= 1;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800812a:	3305      	adds	r3, #5
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	f043 0301 	orr.w	r3, r3, #1
 8008132:	b2da      	uxtb	r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800813a:	3305      	adds	r3, #5
 800813c:	701a      	strb	r2, [r3, #0]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008148:	3314      	adds	r3, #20
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	683a      	ldr	r2, [r7, #0]
 800814e:	429a      	cmp	r2, r3
 8008150:	d3b6      	bcc.n	80080c0 <remove_chain+0x2c>
 8008152:	e002      	b.n	800815a <remove_chain+0xc6>
			if (nxt == 0) break;				/* Empty cluster? */
 8008154:	bf00      	nop
 8008156:	e000      	b.n	800815a <remove_chain+0xc6>
			if (res != FR_OK) break;
 8008158:	bf00      	nop
		}
	}

	return res;
 800815a:	7bfb      	ldrb	r3, [r7, #15]
}
 800815c:	4618      	mov	r0, r3
 800815e:	3710      	adds	r7, #16
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}

08008164 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b086      	sub	sp, #24
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d113      	bne.n	800819c <create_chain+0x38>
		scl = fs->last_clust;			/* Get suggested start point */
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800817a:	330c      	adds	r3, #12
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d007      	beq.n	8008196 <create_chain+0x32>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800818c:	3314      	adds	r3, #20
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	693a      	ldr	r2, [r7, #16]
 8008192:	429a      	cmp	r2, r3
 8008194:	d31e      	bcc.n	80081d4 <create_chain+0x70>
 8008196:	2301      	movs	r3, #1
 8008198:	613b      	str	r3, [r7, #16]
 800819a:	e01b      	b.n	80081d4 <create_chain+0x70>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800819c:	6839      	ldr	r1, [r7, #0]
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f7ff fd13 	bl	8007bca <get_fat>
 80081a4:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d801      	bhi.n	80081b0 <create_chain+0x4c>
 80081ac:	2301      	movs	r3, #1
 80081ae:	e086      	b.n	80082be <create_chain+0x15a>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b6:	d101      	bne.n	80081bc <create_chain+0x58>
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	e080      	b.n	80082be <create_chain+0x15a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081c2:	3314      	adds	r3, #20
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	68ba      	ldr	r2, [r7, #8]
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d201      	bcs.n	80081d0 <create_chain+0x6c>
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	e076      	b.n	80082be <create_chain+0x15a>
		scl = clst;
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	3301      	adds	r3, #1
 80081dc:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081e4:	3314      	adds	r3, #20
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	697a      	ldr	r2, [r7, #20]
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d307      	bcc.n	80081fe <create_chain+0x9a>
			ncl = 2;
 80081ee:	2302      	movs	r3, #2
 80081f0:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80081f2:	697a      	ldr	r2, [r7, #20]
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d901      	bls.n	80081fe <create_chain+0x9a>
 80081fa:	2300      	movs	r3, #0
 80081fc:	e05f      	b.n	80082be <create_chain+0x15a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80081fe:	6979      	ldr	r1, [r7, #20]
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f7ff fce2 	bl	8007bca <get_fat>
 8008206:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00e      	beq.n	800822c <create_chain+0xc8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008214:	d002      	beq.n	800821c <create_chain+0xb8>
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	2b01      	cmp	r3, #1
 800821a:	d101      	bne.n	8008220 <create_chain+0xbc>
			return cs;
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	e04e      	b.n	80082be <create_chain+0x15a>
		if (ncl == scl) return 0;		/* No free cluster */
 8008220:	697a      	ldr	r2, [r7, #20]
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	429a      	cmp	r2, r3
 8008226:	d1d7      	bne.n	80081d8 <create_chain+0x74>
 8008228:	2300      	movs	r3, #0
 800822a:	e048      	b.n	80082be <create_chain+0x15a>
		if (cs == 0) break;				/* Found a free cluster */
 800822c:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800822e:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8008232:	6979      	ldr	r1, [r7, #20]
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f7ff fdcd 	bl	8007dd4 <put_fat>
 800823a:	4603      	mov	r3, r0
 800823c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800823e:	7bfb      	ldrb	r3, [r7, #15]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d109      	bne.n	8008258 <create_chain+0xf4>
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d006      	beq.n	8008258 <create_chain+0xf4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800824a:	697a      	ldr	r2, [r7, #20]
 800824c:	6839      	ldr	r1, [r7, #0]
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f7ff fdc0 	bl	8007dd4 <put_fat>
 8008254:	4603      	mov	r3, r0
 8008256:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8008258:	7bfb      	ldrb	r3, [r7, #15]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d126      	bne.n	80082ac <create_chain+0x148>
		fs->last_clust = ncl;			/* Update FSINFO */
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008264:	330c      	adds	r3, #12
 8008266:	697a      	ldr	r2, [r7, #20]
 8008268:	601a      	str	r2, [r3, #0]
		if (fs->free_clust != 0xFFFFFFFF) {
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008270:	3310      	adds	r3, #16
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008278:	d020      	beq.n	80082bc <create_chain+0x158>
			fs->free_clust--;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008280:	3310      	adds	r3, #16
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	1e5a      	subs	r2, r3, #1
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800828c:	3310      	adds	r3, #16
 800828e:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008296:	3305      	adds	r3, #5
 8008298:	781b      	ldrb	r3, [r3, #0]
 800829a:	f043 0301 	orr.w	r3, r3, #1
 800829e:	b2da      	uxtb	r2, r3
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082a6:	3305      	adds	r3, #5
 80082a8:	701a      	strb	r2, [r3, #0]
 80082aa:	e007      	b.n	80082bc <create_chain+0x158>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80082ac:	7bfb      	ldrb	r3, [r7, #15]
 80082ae:	2b01      	cmp	r3, #1
 80082b0:	d102      	bne.n	80082b8 <create_chain+0x154>
 80082b2:	f04f 33ff 	mov.w	r3, #4294967295
 80082b6:	e000      	b.n	80082ba <create_chain+0x156>
 80082b8:	2301      	movs	r3, #1
 80082ba:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 80082bc:	697b      	ldr	r3, [r7, #20]
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3718      	adds	r7, #24
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 80082c6:	b480      	push	{r7}
 80082c8:	b087      	sub	sp, #28
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
 80082ce:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80082d6:	3304      	adds	r3, #4
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	3304      	adds	r3, #4
 80082dc:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082ea:	330a      	adds	r3, #10
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	461a      	mov	r2, r3
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008302:	3302      	adds	r3, #2
 8008304:	781b      	ldrb	r3, [r3, #0]
 8008306:	fbb2 f3f3 	udiv	r3, r2, r3
 800830a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	1d1a      	adds	r2, r3, #4
 8008310:	613a      	str	r2, [r7, #16]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d101      	bne.n	8008320 <clmt_clust+0x5a>
 800831c:	2300      	movs	r3, #0
 800831e:	e010      	b.n	8008342 <clmt_clust+0x7c>
		if (cl < ncl) break;	/* In this fragment? */
 8008320:	697a      	ldr	r2, [r7, #20]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	429a      	cmp	r2, r3
 8008326:	d307      	bcc.n	8008338 <clmt_clust+0x72>
		cl -= ncl; tbl++;		/* Next fragment */
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	1ad3      	subs	r3, r2, r3
 800832e:	617b      	str	r3, [r7, #20]
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	3304      	adds	r3, #4
 8008334:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008336:	e7e9      	b.n	800830c <clmt_clust+0x46>
		if (cl < ncl) break;	/* In this fragment? */
 8008338:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	4413      	add	r3, r2
}
 8008342:	4618      	mov	r0, r3
 8008344:	371c      	adds	r7, #28
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr

0800834e <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b086      	sub	sp, #24
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
 8008356:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	b29a      	uxth	r2, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008362:	3306      	adds	r3, #6
 8008364:	801a      	strh	r2, [r3, #0]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800836c:	3308      	adds	r3, #8
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	2b01      	cmp	r3, #1
 8008376:	d00a      	beq.n	800838e <dir_sdi+0x40>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008384:	3314      	adds	r3, #20
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	697a      	ldr	r2, [r7, #20]
 800838a:	429a      	cmp	r2, r3
 800838c:	d301      	bcc.n	8008392 <dir_sdi+0x44>
		return FR_INT_ERR;
 800838e:	2302      	movs	r3, #2
 8008390:	e0b4      	b.n	80084fc <dir_sdi+0x1ae>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d111      	bne.n	80083bc <dir_sdi+0x6e>
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	2b03      	cmp	r3, #3
 80083a8:	d108      	bne.n	80083bc <dir_sdi+0x6e>
		clst = dp->fs->dirbase;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80083b6:	3304      	adds	r3, #4
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d117      	bne.n	80083f2 <dir_sdi+0xa4>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083ce:	3308      	adds	r3, #8
 80083d0:	881b      	ldrh	r3, [r3, #0]
 80083d2:	461a      	mov	r2, r3
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d301      	bcc.n	80083de <dir_sdi+0x90>
			return FR_INT_ERR;
 80083da:	2302      	movs	r3, #2
 80083dc:	e08e      	b.n	80084fc <dir_sdi+0x1ae>
		sect = dp->fs->dirbase;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80083ea:	3304      	adds	r3, #4
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	613b      	str	r3, [r7, #16]
 80083f0:	e046      	b.n	8008480 <dir_sdi+0x132>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083fe:	330a      	adds	r3, #10
 8008400:	881b      	ldrh	r3, [r3, #0]
 8008402:	095b      	lsrs	r3, r3, #5
 8008404:	b29b      	uxth	r3, r3
 8008406:	461a      	mov	r2, r3
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008414:	3302      	adds	r3, #2
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	fb03 f302 	mul.w	r3, r3, r2
 800841c:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800841e:	e022      	b.n	8008466 <dir_sdi+0x118>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	6979      	ldr	r1, [r7, #20]
 800842a:	4618      	mov	r0, r3
 800842c:	f7ff fbcd 	bl	8007bca <get_fat>
 8008430:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008438:	d101      	bne.n	800843e <dir_sdi+0xf0>
 800843a:	2301      	movs	r3, #1
 800843c:	e05e      	b.n	80084fc <dir_sdi+0x1ae>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	2b01      	cmp	r3, #1
 8008442:	d90a      	bls.n	800845a <dir_sdi+0x10c>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008450:	3314      	adds	r3, #20
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	697a      	ldr	r2, [r7, #20]
 8008456:	429a      	cmp	r2, r3
 8008458:	d301      	bcc.n	800845e <dir_sdi+0x110>
				return FR_INT_ERR;
 800845a:	2302      	movs	r3, #2
 800845c:	e04e      	b.n	80084fc <dir_sdi+0x1ae>
			idx -= ic;
 800845e:	683a      	ldr	r2, [r7, #0]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	1ad3      	subs	r3, r2, r3
 8008464:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8008466:	683a      	ldr	r2, [r7, #0]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	429a      	cmp	r2, r3
 800846c:	d2d8      	bcs.n	8008420 <dir_sdi+0xd2>
		}
		sect = clust2sect(dp->fs, clst);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	6979      	ldr	r1, [r7, #20]
 8008478:	4618      	mov	r0, r3
 800847a:	f7ff fb7e 	bl	8007b7a <clust2sect>
 800847e:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008486:	330c      	adds	r3, #12
 8008488:	697a      	ldr	r2, [r7, #20]
 800848a:	601a      	str	r2, [r3, #0]
	if (!sect) return FR_INT_ERR;
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d101      	bne.n	8008496 <dir_sdi+0x148>
 8008492:	2302      	movs	r3, #2
 8008494:	e032      	b.n	80084fc <dir_sdi+0x1ae>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084a2:	330a      	adds	r3, #10
 80084a4:	881b      	ldrh	r3, [r3, #0]
 80084a6:	095b      	lsrs	r3, r3, #5
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	461a      	mov	r2, r3
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	441a      	add	r2, r3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084bc:	3310      	adds	r3, #16
 80084be:	601a      	str	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4618      	mov	r0, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084d6:	330a      	adds	r3, #10
 80084d8:	881b      	ldrh	r3, [r3, #0]
 80084da:	095b      	lsrs	r3, r3, #5
 80084dc:	b29b      	uxth	r3, r3
 80084de:	461a      	mov	r2, r3
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	fbb3 f1f2 	udiv	r1, r3, r2
 80084e6:	fb02 f201 	mul.w	r2, r2, r1
 80084ea:	1a9b      	subs	r3, r3, r2
 80084ec:	015b      	lsls	r3, r3, #5
 80084ee:	18c2      	adds	r2, r0, r3
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084f6:	3314      	adds	r3, #20
 80084f8:	601a      	str	r2, [r3, #0]

	return FR_OK;
 80084fa:	2300      	movs	r3, #0
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3718      	adds	r7, #24
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008504:	b590      	push	{r4, r7, lr}
 8008506:	b087      	sub	sp, #28
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008514:	3306      	adds	r3, #6
 8008516:	881b      	ldrh	r3, [r3, #0]
 8008518:	3301      	adds	r3, #1
 800851a:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	b29b      	uxth	r3, r3
 8008520:	2b00      	cmp	r3, #0
 8008522:	d006      	beq.n	8008532 <dir_next+0x2e>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800852a:	3310      	adds	r3, #16
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d101      	bne.n	8008536 <dir_next+0x32>
		return FR_NO_FILE;
 8008532:	2304      	movs	r3, #4
 8008534:	e144      	b.n	80087c0 <dir_next+0x2bc>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008542:	330a      	adds	r3, #10
 8008544:	881b      	ldrh	r3, [r3, #0]
 8008546:	095b      	lsrs	r3, r3, #5
 8008548:	b29b      	uxth	r3, r3
 800854a:	461a      	mov	r2, r3
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008552:	fb02 f201 	mul.w	r2, r2, r1
 8008556:	1a9b      	subs	r3, r3, r2
 8008558:	2b00      	cmp	r3, #0
 800855a:	f040 810c 	bne.w	8008776 <dir_next+0x272>
		dp->sect++;					/* Next sector */
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008564:	3310      	adds	r3, #16
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	1c5a      	adds	r2, r3, #1
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008570:	3310      	adds	r3, #16
 8008572:	601a      	str	r2, [r3, #0]

		if (!dp->clust) {		/* Static table */
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800857a:	330c      	adds	r3, #12
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d10e      	bne.n	80085a0 <dir_next+0x9c>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800858e:	3308      	adds	r3, #8
 8008590:	881b      	ldrh	r3, [r3, #0]
 8008592:	461a      	mov	r2, r3
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	4293      	cmp	r3, r2
 8008598:	f0c0 80ed 	bcc.w	8008776 <dir_next+0x272>
				return FR_NO_FILE;
 800859c:	2304      	movs	r3, #4
 800859e:	e10f      	b.n	80087c0 <dir_next+0x2bc>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085ac:	330a      	adds	r3, #10
 80085ae:	881b      	ldrh	r3, [r3, #0]
 80085b0:	095b      	lsrs	r3, r3, #5
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	461a      	mov	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	fbb3 f2f2 	udiv	r2, r3, r2
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085c8:	3302      	adds	r3, #2
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	3b01      	subs	r3, #1
 80085ce:	4013      	ands	r3, r2
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	f040 80d0 	bne.w	8008776 <dir_next+0x272>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085e4:	330c      	adds	r3, #12
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4619      	mov	r1, r3
 80085ea:	4610      	mov	r0, r2
 80085ec:	f7ff faed 	bl	8007bca <get_fat>
 80085f0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d801      	bhi.n	80085fc <dir_next+0xf8>
 80085f8:	2302      	movs	r3, #2
 80085fa:	e0e1      	b.n	80087c0 <dir_next+0x2bc>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008602:	d101      	bne.n	8008608 <dir_next+0x104>
 8008604:	2301      	movs	r3, #1
 8008606:	e0db      	b.n	80087c0 <dir_next+0x2bc>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008614:	3314      	adds	r3, #20
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	697a      	ldr	r2, [r7, #20]
 800861a:	429a      	cmp	r2, r3
 800861c:	f0c0 8097 	bcc.w	800874e <dir_next+0x24a>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d101      	bne.n	800862a <dir_next+0x126>
 8008626:	2304      	movs	r3, #4
 8008628:	e0ca      	b.n	80087c0 <dir_next+0x2bc>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008638:	330c      	adds	r3, #12
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4619      	mov	r1, r3
 800863e:	4610      	mov	r0, r2
 8008640:	f7ff fd90 	bl	8008164 <create_chain>
 8008644:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d101      	bne.n	8008650 <dir_next+0x14c>
 800864c:	2307      	movs	r3, #7
 800864e:	e0b7      	b.n	80087c0 <dir_next+0x2bc>
					if (clst == 1) return FR_INT_ERR;
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	2b01      	cmp	r3, #1
 8008654:	d101      	bne.n	800865a <dir_next+0x156>
 8008656:	2302      	movs	r3, #2
 8008658:	e0b2      	b.n	80087c0 <dir_next+0x2bc>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008660:	d101      	bne.n	8008666 <dir_next+0x162>
 8008662:	2301      	movs	r3, #1
 8008664:	e0ac      	b.n	80087c0 <dir_next+0x2bc>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4618      	mov	r0, r3
 8008670:	f7ff f926 	bl	80078c0 <sync_window>
 8008674:	4603      	mov	r3, r0
 8008676:	2b00      	cmp	r3, #0
 8008678:	d001      	beq.n	800867e <dir_next+0x17a>
 800867a:	2301      	movs	r3, #1
 800867c:	e0a0      	b.n	80087c0 <dir_next+0x2bc>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4618      	mov	r0, r3
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008694:	330a      	adds	r3, #10
 8008696:	881b      	ldrh	r3, [r3, #0]
 8008698:	461a      	mov	r2, r3
 800869a:	2100      	movs	r1, #0
 800869c:	f7fe feed 	bl	800747a <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086a6:	681a      	ldr	r2, [r3, #0]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086ae:	681c      	ldr	r4, [r3, #0]
 80086b0:	6979      	ldr	r1, [r7, #20]
 80086b2:	4610      	mov	r0, r2
 80086b4:	f7ff fa61 	bl	8007b7a <clust2sect>
 80086b8:	4602      	mov	r2, r0
 80086ba:	f504 5381 	add.w	r3, r4, #4128	; 0x1020
 80086be:	330c      	adds	r3, #12
 80086c0:	601a      	str	r2, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80086c2:	2300      	movs	r3, #0
 80086c4:	613b      	str	r3, [r7, #16]
 80086c6:	e024      	b.n	8008712 <dir_next+0x20e>
						dp->fs->wflag = 1;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086d4:	3304      	adds	r3, #4
 80086d6:	2201      	movs	r2, #1
 80086d8:	701a      	strb	r2, [r3, #0]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4618      	mov	r0, r3
 80086e4:	f7ff f8ec 	bl	80078c0 <sync_window>
 80086e8:	4603      	mov	r3, r0
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d001      	beq.n	80086f2 <dir_next+0x1ee>
 80086ee:	2301      	movs	r3, #1
 80086f0:	e066      	b.n	80087c0 <dir_next+0x2bc>
						dp->fs->winsect++;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 80086fe:	330c      	adds	r3, #12
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	1c59      	adds	r1, r3, #1
 8008704:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 8008708:	330c      	adds	r3, #12
 800870a:	6019      	str	r1, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	3301      	adds	r3, #1
 8008710:	613b      	str	r3, [r7, #16]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800871e:	3302      	adds	r3, #2
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	461a      	mov	r2, r3
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	4293      	cmp	r3, r2
 8008728:	d3ce      	bcc.n	80086c8 <dir_next+0x1c4>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008736:	330c      	adds	r3, #12
 8008738:	6819      	ldr	r1, [r3, #0]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	693a      	ldr	r2, [r7, #16]
 8008744:	1a8a      	subs	r2, r1, r2
 8008746:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800874a:	330c      	adds	r3, #12
 800874c:	601a      	str	r2, [r3, #0]
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008754:	330c      	adds	r3, #12
 8008756:	697a      	ldr	r2, [r7, #20]
 8008758:	601a      	str	r2, [r3, #0]
				dp->sect = clust2sect(dp->fs, clst);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	6979      	ldr	r1, [r7, #20]
 8008764:	4618      	mov	r0, r3
 8008766:	f7ff fa08 	bl	8007b7a <clust2sect>
 800876a:	4602      	mov	r2, r0
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008772:	3310      	adds	r3, #16
 8008774:	601a      	str	r2, [r3, #0]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	b29a      	uxth	r2, r3
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008780:	3306      	adds	r3, #6
 8008782:	801a      	strh	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4618      	mov	r0, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800879a:	330a      	adds	r3, #10
 800879c:	881b      	ldrh	r3, [r3, #0]
 800879e:	095b      	lsrs	r3, r3, #5
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	461a      	mov	r2, r3
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80087aa:	fb02 f201 	mul.w	r2, r2, r1
 80087ae:	1a9b      	subs	r3, r3, r2
 80087b0:	015b      	lsls	r3, r3, #5
 80087b2:	18c2      	adds	r2, r0, r3
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087ba:	3314      	adds	r3, #20
 80087bc:	601a      	str	r2, [r3, #0]

	return FR_OK;
 80087be:	2300      	movs	r3, #0
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	371c      	adds	r7, #28
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd90      	pop	{r4, r7, pc}

080087c8 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
 80087d0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 80087d2:	2100      	movs	r1, #0
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f7ff fdba 	bl	800834e <dir_sdi>
 80087da:	4603      	mov	r3, r0
 80087dc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80087de:	7bfb      	ldrb	r3, [r7, #15]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d138      	bne.n	8008856 <dir_alloc+0x8e>
		n = 0;
 80087e4:	2300      	movs	r3, #0
 80087e6:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087f6:	3310      	adds	r3, #16
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4619      	mov	r1, r3
 80087fc:	4610      	mov	r0, r2
 80087fe:	f7ff f8b9 	bl	8007974 <move_window>
 8008802:	4603      	mov	r3, r0
 8008804:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8008806:	7bfb      	ldrb	r3, [r7, #15]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d123      	bne.n	8008854 <dir_alloc+0x8c>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008812:	3314      	adds	r3, #20
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	2be5      	cmp	r3, #229	; 0xe5
 800881a:	d007      	beq.n	800882c <dir_alloc+0x64>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008822:	3314      	adds	r3, #20
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	781b      	ldrb	r3, [r3, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d107      	bne.n	800883c <dir_alloc+0x74>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	3301      	adds	r3, #1
 8008830:	60bb      	str	r3, [r7, #8]
 8008832:	68ba      	ldr	r2, [r7, #8]
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	429a      	cmp	r2, r3
 8008838:	d102      	bne.n	8008840 <dir_alloc+0x78>
 800883a:	e00c      	b.n	8008856 <dir_alloc+0x8e>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800883c:	2300      	movs	r3, #0
 800883e:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8008840:	2101      	movs	r1, #1
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f7ff fe5e 	bl	8008504 <dir_next>
 8008848:	4603      	mov	r3, r0
 800884a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800884c:	7bfb      	ldrb	r3, [r7, #15]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d0ca      	beq.n	80087e8 <dir_alloc+0x20>
 8008852:	e000      	b.n	8008856 <dir_alloc+0x8e>
			if (res != FR_OK) break;
 8008854:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008856:	7bfb      	ldrb	r3, [r7, #15]
 8008858:	2b04      	cmp	r3, #4
 800885a:	d101      	bne.n	8008860 <dir_alloc+0x98>
 800885c:	2307      	movs	r3, #7
 800885e:	73fb      	strb	r3, [r7, #15]
	return res;
 8008860:	7bfb      	ldrb	r3, [r7, #15]
}
 8008862:	4618      	mov	r0, r3
 8008864:	3710      	adds	r7, #16
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}

0800886a <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800886a:	b480      	push	{r7}
 800886c:	b085      	sub	sp, #20
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
 8008872:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	331b      	adds	r3, #27
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	021b      	lsls	r3, r3, #8
 800887c:	b21a      	sxth	r2, r3
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	331a      	adds	r3, #26
 8008882:	781b      	ldrb	r3, [r3, #0]
 8008884:	b21b      	sxth	r3, r3
 8008886:	4313      	orrs	r3, r2
 8008888:	b21b      	sxth	r3, r3
 800888a:	b29b      	uxth	r3, r3
 800888c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	2b03      	cmp	r3, #3
 8008898:	d10f      	bne.n	80088ba <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	3315      	adds	r3, #21
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	021b      	lsls	r3, r3, #8
 80088a2:	b21a      	sxth	r2, r3
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	3314      	adds	r3, #20
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	b21b      	sxth	r3, r3
 80088ac:	4313      	orrs	r3, r2
 80088ae:	b21b      	sxth	r3, r3
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	041b      	lsls	r3, r3, #16
 80088b4:	68fa      	ldr	r2, [r7, #12]
 80088b6:	4313      	orrs	r3, r2
 80088b8:	60fb      	str	r3, [r7, #12]

	return cl;
 80088ba:	68fb      	ldr	r3, [r7, #12]
}
 80088bc:	4618      	mov	r0, r3
 80088be:	3714      	adds	r7, #20
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b083      	sub	sp, #12
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	331a      	adds	r3, #26
 80088d6:	683a      	ldr	r2, [r7, #0]
 80088d8:	b2d2      	uxtb	r2, r2
 80088da:	701a      	strb	r2, [r3, #0]
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	b29b      	uxth	r3, r3
 80088e0:	0a1b      	lsrs	r3, r3, #8
 80088e2:	b29a      	uxth	r2, r3
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	331b      	adds	r3, #27
 80088e8:	b2d2      	uxtb	r2, r2
 80088ea:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	0c1a      	lsrs	r2, r3, #16
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	3314      	adds	r3, #20
 80088f4:	b2d2      	uxtb	r2, r2
 80088f6:	701a      	strb	r2, [r3, #0]
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	0c1b      	lsrs	r3, r3, #16
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	0a1b      	lsrs	r3, r3, #8
 8008900:	b29a      	uxth	r2, r3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	3315      	adds	r3, #21
 8008906:	b2d2      	uxtb	r2, r2
 8008908:	701a      	strb	r2, [r3, #0]
}
 800890a:	bf00      	nop
 800890c:	370c      	adds	r7, #12
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr
	...

08008918 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b086      	sub	sp, #24
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800892a:	1e5a      	subs	r2, r3, #1
 800892c:	4613      	mov	r3, r2
 800892e:	005b      	lsls	r3, r3, #1
 8008930:	4413      	add	r3, r2
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	4413      	add	r3, r2
 8008936:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 8008938:	2300      	movs	r3, #0
 800893a:	613b      	str	r3, [r7, #16]
 800893c:	2301      	movs	r3, #1
 800893e:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 8008940:	4a2b      	ldr	r2, [pc, #172]	; (80089f0 <cmp_lfn+0xd8>)
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	4413      	add	r3, r2
 8008946:	781b      	ldrb	r3, [r3, #0]
 8008948:	3301      	adds	r3, #1
 800894a:	683a      	ldr	r2, [r7, #0]
 800894c:	4413      	add	r3, r2
 800894e:	781b      	ldrb	r3, [r3, #0]
 8008950:	021b      	lsls	r3, r3, #8
 8008952:	b21a      	sxth	r2, r3
 8008954:	4926      	ldr	r1, [pc, #152]	; (80089f0 <cmp_lfn+0xd8>)
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	440b      	add	r3, r1
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	4619      	mov	r1, r3
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	440b      	add	r3, r1
 8008962:	781b      	ldrb	r3, [r3, #0]
 8008964:	b21b      	sxth	r3, r3
 8008966:	4313      	orrs	r3, r2
 8008968:	b21b      	sxth	r3, r3
 800896a:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 800896c:	89fb      	ldrh	r3, [r7, #14]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d019      	beq.n	80089a6 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 8008972:	89bb      	ldrh	r3, [r7, #12]
 8008974:	4618      	mov	r0, r3
 8008976:	f003 f869 	bl	800ba4c <ff_wtoupper>
 800897a:	4603      	mov	r3, r0
 800897c:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	2bfe      	cmp	r3, #254	; 0xfe
 8008982:	d80e      	bhi.n	80089a2 <cmp_lfn+0x8a>
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	1c5a      	adds	r2, r3, #1
 8008988:	617a      	str	r2, [r7, #20]
 800898a:	005b      	lsls	r3, r3, #1
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	4413      	add	r3, r2
 8008990:	881b      	ldrh	r3, [r3, #0]
 8008992:	4618      	mov	r0, r3
 8008994:	f003 f85a 	bl	800ba4c <ff_wtoupper>
 8008998:	4603      	mov	r3, r0
 800899a:	461a      	mov	r2, r3
 800899c:	89fb      	ldrh	r3, [r7, #14]
 800899e:	4293      	cmp	r3, r2
 80089a0:	d008      	beq.n	80089b4 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 80089a2:	2300      	movs	r3, #0
 80089a4:	e01f      	b.n	80089e6 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 80089a6:	89bb      	ldrh	r3, [r7, #12]
 80089a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d001      	beq.n	80089b4 <cmp_lfn+0x9c>
 80089b0:	2300      	movs	r3, #0
 80089b2:	e018      	b.n	80089e6 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	3301      	adds	r3, #1
 80089b8:	613b      	str	r3, [r7, #16]
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	2b0c      	cmp	r3, #12
 80089be:	d9bf      	bls.n	8008940 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	781b      	ldrb	r3, [r3, #0]
 80089c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d00b      	beq.n	80089e4 <cmp_lfn+0xcc>
 80089cc:	89fb      	ldrh	r3, [r7, #14]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d008      	beq.n	80089e4 <cmp_lfn+0xcc>
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	005b      	lsls	r3, r3, #1
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	4413      	add	r3, r2
 80089da:	881b      	ldrh	r3, [r3, #0]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d001      	beq.n	80089e4 <cmp_lfn+0xcc>
		return 0;
 80089e0:	2300      	movs	r3, #0
 80089e2:	e000      	b.n	80089e6 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 80089e4:	2301      	movs	r3, #1
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3718      	adds	r7, #24
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop
 80089f0:	0800c840 	.word	0x0800c840

080089f4 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b089      	sub	sp, #36	; 0x24
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	4611      	mov	r1, r2
 8008a00:	461a      	mov	r2, r3
 8008a02:	460b      	mov	r3, r1
 8008a04:	71fb      	strb	r3, [r7, #7]
 8008a06:	4613      	mov	r3, r2
 8008a08:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	330d      	adds	r3, #13
 8008a0e:	79ba      	ldrb	r2, [r7, #6]
 8008a10:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	330b      	adds	r3, #11
 8008a16:	220f      	movs	r2, #15
 8008a18:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	330c      	adds	r3, #12
 8008a1e:	2200      	movs	r2, #0
 8008a20:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	331a      	adds	r3, #26
 8008a26:	2200      	movs	r2, #0
 8008a28:	701a      	strb	r2, [r3, #0]
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	331b      	adds	r3, #27
 8008a2e:	2200      	movs	r2, #0
 8008a30:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	1e5a      	subs	r2, r3, #1
 8008a36:	4613      	mov	r3, r2
 8008a38:	005b      	lsls	r3, r3, #1
 8008a3a:	4413      	add	r3, r2
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	4413      	add	r3, r2
 8008a40:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8008a42:	2300      	movs	r3, #0
 8008a44:	82fb      	strh	r3, [r7, #22]
 8008a46:	2300      	movs	r3, #0
 8008a48:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 8008a4a:	8afb      	ldrh	r3, [r7, #22]
 8008a4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d007      	beq.n	8008a64 <fit_lfn+0x70>
 8008a54:	69fb      	ldr	r3, [r7, #28]
 8008a56:	1c5a      	adds	r2, r3, #1
 8008a58:	61fa      	str	r2, [r7, #28]
 8008a5a:	005b      	lsls	r3, r3, #1
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	4413      	add	r3, r2
 8008a60:	881b      	ldrh	r3, [r3, #0]
 8008a62:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8008a64:	4a1d      	ldr	r2, [pc, #116]	; (8008adc <fit_lfn+0xe8>)
 8008a66:	69bb      	ldr	r3, [r7, #24]
 8008a68:	4413      	add	r3, r2
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	4413      	add	r3, r2
 8008a72:	8afa      	ldrh	r2, [r7, #22]
 8008a74:	b2d2      	uxtb	r2, r2
 8008a76:	701a      	strb	r2, [r3, #0]
 8008a78:	8afb      	ldrh	r3, [r7, #22]
 8008a7a:	0a1b      	lsrs	r3, r3, #8
 8008a7c:	b299      	uxth	r1, r3
 8008a7e:	4a17      	ldr	r2, [pc, #92]	; (8008adc <fit_lfn+0xe8>)
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	4413      	add	r3, r2
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	3301      	adds	r3, #1
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	b2ca      	uxtb	r2, r1
 8008a8e:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 8008a90:	8afb      	ldrh	r3, [r7, #22]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d102      	bne.n	8008a9c <fit_lfn+0xa8>
 8008a96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008a9a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008a9c:	69bb      	ldr	r3, [r7, #24]
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	61bb      	str	r3, [r7, #24]
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	2b0c      	cmp	r3, #12
 8008aa6:	d9d0      	bls.n	8008a4a <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 8008aa8:	8afb      	ldrh	r3, [r7, #22]
 8008aaa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d006      	beq.n	8008ac0 <fit_lfn+0xcc>
 8008ab2:	69fb      	ldr	r3, [r7, #28]
 8008ab4:	005b      	lsls	r3, r3, #1
 8008ab6:	68fa      	ldr	r2, [r7, #12]
 8008ab8:	4413      	add	r3, r2
 8008aba:	881b      	ldrh	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d103      	bne.n	8008ac8 <fit_lfn+0xd4>
 8008ac0:	79fb      	ldrb	r3, [r7, #7]
 8008ac2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ac6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	79fa      	ldrb	r2, [r7, #7]
 8008acc:	701a      	strb	r2, [r3, #0]
}
 8008ace:	bf00      	nop
 8008ad0:	3724      	adds	r7, #36	; 0x24
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	0800c840 	.word	0x0800c840

08008ae0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b08c      	sub	sp, #48	; 0x30
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	60f8      	str	r0, [r7, #12]
 8008ae8:	60b9      	str	r1, [r7, #8]
 8008aea:	607a      	str	r2, [r7, #4]
 8008aec:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008aee:	220b      	movs	r2, #11
 8008af0:	68b9      	ldr	r1, [r7, #8]
 8008af2:	68f8      	ldr	r0, [r7, #12]
 8008af4:	f7fe fca2 	bl	800743c <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	2b05      	cmp	r3, #5
 8008afc:	d92b      	bls.n	8008b56 <gen_numname+0x76>
		sr = seq;
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008b02:	e022      	b.n	8008b4a <gen_numname+0x6a>
			wc = *lfn++;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	1c9a      	adds	r2, r3, #2
 8008b08:	607a      	str	r2, [r7, #4]
 8008b0a:	881b      	ldrh	r3, [r3, #0]
 8008b0c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8008b0e:	2300      	movs	r3, #0
 8008b10:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b12:	e017      	b.n	8008b44 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	005a      	lsls	r2, r3, #1
 8008b18:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008b1a:	f003 0301 	and.w	r3, r3, #1
 8008b1e:	4413      	add	r3, r2
 8008b20:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008b22:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008b24:	085b      	lsrs	r3, r3, #1
 8008b26:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d005      	beq.n	8008b3e <gen_numname+0x5e>
 8008b32:	69fb      	ldr	r3, [r7, #28]
 8008b34:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008b38:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008b3c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b40:	3301      	adds	r3, #1
 8008b42:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b46:	2b0f      	cmp	r3, #15
 8008b48:	d9e4      	bls.n	8008b14 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	881b      	ldrh	r3, [r3, #0]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d1d8      	bne.n	8008b04 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008b56:	2307      	movs	r3, #7
 8008b58:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	f003 030f 	and.w	r3, r3, #15
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	3330      	adds	r3, #48	; 0x30
 8008b66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008b6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008b6e:	2b39      	cmp	r3, #57	; 0x39
 8008b70:	d904      	bls.n	8008b7c <gen_numname+0x9c>
 8008b72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008b76:	3307      	adds	r3, #7
 8008b78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b7e:	1e5a      	subs	r2, r3, #1
 8008b80:	62ba      	str	r2, [r7, #40]	; 0x28
 8008b82:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008b86:	4413      	add	r3, r2
 8008b88:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008b8c:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	091b      	lsrs	r3, r3, #4
 8008b94:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1de      	bne.n	8008b5a <gen_numname+0x7a>
	ns[i] = '~';
 8008b9c:	f107 0214 	add.w	r2, r7, #20
 8008ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ba2:	4413      	add	r3, r2
 8008ba4:	227e      	movs	r2, #126	; 0x7e
 8008ba6:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008ba8:	2300      	movs	r3, #0
 8008baa:	627b      	str	r3, [r7, #36]	; 0x24
 8008bac:	e002      	b.n	8008bb4 <gen_numname+0xd4>
 8008bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	627b      	str	r3, [r7, #36]	; 0x24
 8008bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d205      	bcs.n	8008bc8 <gen_numname+0xe8>
 8008bbc:	68fa      	ldr	r2, [r7, #12]
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc0:	4413      	add	r3, r2
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	2b20      	cmp	r3, #32
 8008bc6:	d1f2      	bne.n	8008bae <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bca:	2b07      	cmp	r3, #7
 8008bcc:	d808      	bhi.n	8008be0 <gen_numname+0x100>
 8008bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bd0:	1c5a      	adds	r2, r3, #1
 8008bd2:	62ba      	str	r2, [r7, #40]	; 0x28
 8008bd4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008bd8:	4413      	add	r3, r2
 8008bda:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008bde:	e000      	b.n	8008be2 <gen_numname+0x102>
 8008be0:	2120      	movs	r1, #32
 8008be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be4:	1c5a      	adds	r2, r3, #1
 8008be6:	627a      	str	r2, [r7, #36]	; 0x24
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	4413      	add	r3, r2
 8008bec:	460a      	mov	r2, r1
 8008bee:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf2:	2b07      	cmp	r3, #7
 8008bf4:	d9e8      	bls.n	8008bc8 <gen_numname+0xe8>
}
 8008bf6:	bf00      	nop
 8008bf8:	bf00      	nop
 8008bfa:	3730      	adds	r7, #48	; 0x30
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b085      	sub	sp, #20
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008c0c:	230b      	movs	r3, #11
 8008c0e:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
 8008c12:	b2da      	uxtb	r2, r3
 8008c14:	0852      	lsrs	r2, r2, #1
 8008c16:	01db      	lsls	r3, r3, #7
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	b2da      	uxtb	r2, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	1c59      	adds	r1, r3, #1
 8008c20:	6079      	str	r1, [r7, #4]
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	4413      	add	r3, r2
 8008c26:	73fb      	strb	r3, [r7, #15]
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	60bb      	str	r3, [r7, #8]
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d1ed      	bne.n	8008c10 <sum_sfn+0x10>
	return sum;
 8008c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3714      	adds	r7, #20
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr

08008c42 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8008c42:	b580      	push	{r7, lr}
 8008c44:	b086      	sub	sp, #24
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008c4a:	2100      	movs	r1, #0
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f7ff fb7e 	bl	800834e <dir_sdi>
 8008c52:	4603      	mov	r3, r0
 8008c54:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008c56:	7dfb      	ldrb	r3, [r7, #23]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d001      	beq.n	8008c60 <dir_find+0x1e>
 8008c5c:	7dfb      	ldrb	r3, [r7, #23]
 8008c5e:	e0c1      	b.n	8008de4 <dir_find+0x1a2>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8008c60:	23ff      	movs	r3, #255	; 0xff
 8008c62:	753b      	strb	r3, [r7, #20]
 8008c64:	7d3b      	ldrb	r3, [r7, #20]
 8008c66:	757b      	strb	r3, [r7, #21]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008c6e:	3304      	adds	r3, #4
 8008c70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008c74:	801a      	strh	r2, [r3, #0]
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c7c:	681a      	ldr	r2, [r3, #0]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c84:	3310      	adds	r3, #16
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4619      	mov	r1, r3
 8008c8a:	4610      	mov	r0, r2
 8008c8c:	f7fe fe72 	bl	8007974 <move_window>
 8008c90:	4603      	mov	r3, r0
 8008c92:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008c94:	7dfb      	ldrb	r3, [r7, #23]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	f040 809e 	bne.w	8008dd8 <dir_find+0x196>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ca2:	3314      	adds	r3, #20
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008cae:	7dbb      	ldrb	r3, [r7, #22]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d102      	bne.n	8008cba <dir_find+0x78>
 8008cb4:	2304      	movs	r3, #4
 8008cb6:	75fb      	strb	r3, [r7, #23]
 8008cb8:	e093      	b.n	8008de2 <dir_find+0x1a0>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	330b      	adds	r3, #11
 8008cbe:	781b      	ldrb	r3, [r3, #0]
 8008cc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008cc4:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008cc6:	7dbb      	ldrb	r3, [r7, #22]
 8008cc8:	2be5      	cmp	r3, #229	; 0xe5
 8008cca:	d007      	beq.n	8008cdc <dir_find+0x9a>
 8008ccc:	7bfb      	ldrb	r3, [r7, #15]
 8008cce:	f003 0308 	and.w	r3, r3, #8
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d00c      	beq.n	8008cf0 <dir_find+0xae>
 8008cd6:	7bfb      	ldrb	r3, [r7, #15]
 8008cd8:	2b0f      	cmp	r3, #15
 8008cda:	d009      	beq.n	8008cf0 <dir_find+0xae>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8008cdc:	23ff      	movs	r3, #255	; 0xff
 8008cde:	757b      	strb	r3, [r7, #21]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008cec:	801a      	strh	r2, [r3, #0]
 8008cee:	e068      	b.n	8008dc2 <dir_find+0x180>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008cf0:	7bfb      	ldrb	r3, [r7, #15]
 8008cf2:	2b0f      	cmp	r3, #15
 8008cf4:	d139      	bne.n	8008d6a <dir_find+0x128>
				if (dp->lfn) {
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d05f      	beq.n	8008dc2 <dir_find+0x180>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008d02:	7dbb      	ldrb	r3, [r7, #22]
 8008d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d012      	beq.n	8008d32 <dir_find+0xf0>
						sum = dir[LDIR_Chksum];
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	7b5b      	ldrb	r3, [r3, #13]
 8008d10:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8008d12:	7dbb      	ldrb	r3, [r7, #22]
 8008d14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d18:	75bb      	strb	r3, [r7, #22]
 8008d1a:	7dbb      	ldrb	r3, [r7, #22]
 8008d1c:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d24:	3306      	adds	r3, #6
 8008d26:	881a      	ldrh	r2, [r3, #0]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008d2e:	3304      	adds	r3, #4
 8008d30:	801a      	strh	r2, [r3, #0]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8008d32:	7dba      	ldrb	r2, [r7, #22]
 8008d34:	7d7b      	ldrb	r3, [r7, #21]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d114      	bne.n	8008d64 <dir_find+0x122>
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	330d      	adds	r3, #13
 8008d3e:	781b      	ldrb	r3, [r3, #0]
 8008d40:	7d3a      	ldrb	r2, [r7, #20]
 8008d42:	429a      	cmp	r2, r3
 8008d44:	d10e      	bne.n	8008d64 <dir_find+0x122>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	6939      	ldr	r1, [r7, #16]
 8008d50:	4618      	mov	r0, r3
 8008d52:	f7ff fde1 	bl	8008918 <cmp_lfn>
 8008d56:	4603      	mov	r3, r0
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d003      	beq.n	8008d64 <dir_find+0x122>
 8008d5c:	7d7b      	ldrb	r3, [r7, #21]
 8008d5e:	3b01      	subs	r3, #1
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	e000      	b.n	8008d66 <dir_find+0x124>
 8008d64:	23ff      	movs	r3, #255	; 0xff
 8008d66:	757b      	strb	r3, [r7, #21]
 8008d68:	e02b      	b.n	8008dc2 <dir_find+0x180>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8008d6a:	7d7b      	ldrb	r3, [r7, #21]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d107      	bne.n	8008d80 <dir_find+0x13e>
 8008d70:	6938      	ldr	r0, [r7, #16]
 8008d72:	f7ff ff45 	bl	8008c00 <sum_sfn>
 8008d76:	4603      	mov	r3, r0
 8008d78:	461a      	mov	r2, r3
 8008d7a:	7d3b      	ldrb	r3, [r7, #20]
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d02d      	beq.n	8008ddc <dir_find+0x19a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d86:	3318      	adds	r3, #24
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	330b      	adds	r3, #11
 8008d8c:	781b      	ldrb	r3, [r3, #0]
 8008d8e:	f003 0301 	and.w	r3, r3, #1
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d10c      	bne.n	8008db0 <dir_find+0x16e>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d9c:	3318      	adds	r3, #24
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	220b      	movs	r2, #11
 8008da2:	4619      	mov	r1, r3
 8008da4:	6938      	ldr	r0, [r7, #16]
 8008da6:	f7fe fb83 	bl	80074b0 <mem_cmp>
 8008daa:	4603      	mov	r3, r0
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d017      	beq.n	8008de0 <dir_find+0x19e>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8008db0:	23ff      	movs	r3, #255	; 0xff
 8008db2:	757b      	strb	r3, [r7, #21]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008dba:	3304      	adds	r3, #4
 8008dbc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008dc0:	801a      	strh	r2, [r3, #0]
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8008dc2:	2100      	movs	r1, #0
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f7ff fb9d 	bl	8008504 <dir_next>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008dce:	7dfb      	ldrb	r3, [r7, #23]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	f43f af50 	beq.w	8008c76 <dir_find+0x34>
 8008dd6:	e004      	b.n	8008de2 <dir_find+0x1a0>
		if (res != FR_OK) break;
 8008dd8:	bf00      	nop
 8008dda:	e002      	b.n	8008de2 <dir_find+0x1a0>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8008ddc:	bf00      	nop
 8008dde:	e000      	b.n	8008de2 <dir_find+0x1a0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8008de0:	bf00      	nop

	return res;
 8008de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3718      	adds	r7, #24
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}

08008dec <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b08c      	sub	sp, #48	; 0x30
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008dfa:	3318      	adds	r3, #24
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	623b      	str	r3, [r7, #32]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 8008e0a:	f107 030c 	add.w	r3, r7, #12
 8008e0e:	220c      	movs	r2, #12
 8008e10:	6a39      	ldr	r1, [r7, #32]
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7fe fb12 	bl	800743c <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008e18:	7dfb      	ldrb	r3, [r7, #23]
 8008e1a:	f003 0301 	and.w	r3, r3, #1
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d039      	beq.n	8008e96 <dir_register+0xaa>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 8008e22:	6a3b      	ldr	r3, [r7, #32]
 8008e24:	330b      	adds	r3, #11
 8008e26:	2200      	movs	r2, #0
 8008e28:	701a      	strb	r2, [r3, #0]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008e30:	2200      	movs	r2, #0
 8008e32:	601a      	str	r2, [r3, #0]
		for (n = 1; n < 100; n++) {
 8008e34:	2301      	movs	r3, #1
 8008e36:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e38:	e013      	b.n	8008e62 <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 8008e3a:	f107 010c 	add.w	r1, r7, #12
 8008e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e40:	69fa      	ldr	r2, [r7, #28]
 8008e42:	6a38      	ldr	r0, [r7, #32]
 8008e44:	f7ff fe4c 	bl	8008ae0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f7ff fefa 	bl	8008c42 <dir_find>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008e54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d106      	bne.n	8008e6a <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 8008e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e5e:	3301      	adds	r3, #1
 8008e60:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e64:	2b63      	cmp	r3, #99	; 0x63
 8008e66:	d9e8      	bls.n	8008e3a <dir_register+0x4e>
 8008e68:	e000      	b.n	8008e6c <dir_register+0x80>
			if (res != FR_OK) break;
 8008e6a:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8008e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e6e:	2b64      	cmp	r3, #100	; 0x64
 8008e70:	d101      	bne.n	8008e76 <dir_register+0x8a>
 8008e72:	2307      	movs	r3, #7
 8008e74:	e0e3      	b.n	800903e <dir_register+0x252>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008e76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e7a:	2b04      	cmp	r3, #4
 8008e7c:	d002      	beq.n	8008e84 <dir_register+0x98>
 8008e7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e82:	e0dc      	b.n	800903e <dir_register+0x252>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 8008e84:	6a3b      	ldr	r3, [r7, #32]
 8008e86:	330b      	adds	r3, #11
 8008e88:	7dfa      	ldrb	r2, [r7, #23]
 8008e8a:	701a      	strb	r2, [r3, #0]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008e92:	69fa      	ldr	r2, [r7, #28]
 8008e94:	601a      	str	r2, [r3, #0]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8008e96:	7dfb      	ldrb	r3, [r7, #23]
 8008e98:	f003 0302 	and.w	r3, r3, #2
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d014      	beq.n	8008eca <dir_register+0xde>
		for (n = 0; lfn[n]; n++) ;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ea4:	e002      	b.n	8008eac <dir_register+0xc0>
 8008ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	62bb      	str	r3, [r7, #40]	; 0x28
 8008eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eae:	005b      	lsls	r3, r3, #1
 8008eb0:	69fa      	ldr	r2, [r7, #28]
 8008eb2:	4413      	add	r3, r2
 8008eb4:	881b      	ldrh	r3, [r3, #0]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d1f5      	bne.n	8008ea6 <dir_register+0xba>
		nent = (n + 25) / 13;
 8008eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ebc:	3319      	adds	r3, #25
 8008ebe:	4a62      	ldr	r2, [pc, #392]	; (8009048 <dir_register+0x25c>)
 8008ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ec4:	089b      	lsrs	r3, r3, #2
 8008ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8008ec8:	e001      	b.n	8008ece <dir_register+0xe2>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008ece:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f7ff fc79 	bl	80087c8 <dir_alloc>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008edc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d160      	bne.n	8008fa6 <dir_register+0x1ba>
 8008ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee6:	3b01      	subs	r3, #1
 8008ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8008eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d05a      	beq.n	8008fa6 <dir_register+0x1ba>
		res = dir_sdi(dp, dp->index - nent);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ef6:	3306      	adds	r3, #6
 8008ef8:	881b      	ldrh	r3, [r3, #0]
 8008efa:	461a      	mov	r2, r3
 8008efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008efe:	1ad3      	subs	r3, r2, r3
 8008f00:	4619      	mov	r1, r3
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f7ff fa23 	bl	800834e <dir_sdi>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008f0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d147      	bne.n	8008fa6 <dir_register+0x1ba>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f1c:	3318      	adds	r3, #24
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4618      	mov	r0, r3
 8008f22:	f7ff fe6d 	bl	8008c00 <sum_sfn>
 8008f26:	4603      	mov	r3, r0
 8008f28:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f38:	3310      	adds	r3, #16
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	4610      	mov	r0, r2
 8008f40:	f7fe fd18 	bl	8007974 <move_window>
 8008f44:	4603      	mov	r3, r0
 8008f46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8008f4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d128      	bne.n	8008fa4 <dir_register+0x1b8>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008f58:	6818      	ldr	r0, [r3, #0]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f60:	3314      	adds	r3, #20
 8008f62:	6819      	ldr	r1, [r3, #0]
 8008f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f66:	b2da      	uxtb	r2, r3
 8008f68:	7efb      	ldrb	r3, [r7, #27]
 8008f6a:	f7ff fd43 	bl	80089f4 <fit_lfn>
				dp->fs->wflag = 1;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f7a:	3304      	adds	r3, #4
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	701a      	strb	r2, [r3, #0]
				res = dir_next(dp, 0);	/* Next entry */
 8008f80:	2100      	movs	r1, #0
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f7ff fabe 	bl	8008504 <dir_next>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8008f8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d107      	bne.n	8008fa6 <dir_register+0x1ba>
 8008f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f98:	3b01      	subs	r3, #1
 8008f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8008f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1c3      	bne.n	8008f2a <dir_register+0x13e>
 8008fa2:	e000      	b.n	8008fa6 <dir_register+0x1ba>
				if (res != FR_OK) break;
 8008fa4:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8008fa6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d145      	bne.n	800903a <dir_register+0x24e>
		res = move_window(dp->fs, dp->sect);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fbc:	3310      	adds	r3, #16
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4619      	mov	r1, r3
 8008fc2:	4610      	mov	r0, r2
 8008fc4:	f7fe fcd6 	bl	8007974 <move_window>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008fce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d131      	bne.n	800903a <dir_register+0x24e>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fdc:	3314      	adds	r3, #20
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	2220      	movs	r2, #32
 8008fe2:	2100      	movs	r1, #0
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	f7fe fa48 	bl	800747a <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ff0:	3314      	adds	r3, #20
 8008ff2:	6818      	ldr	r0, [r3, #0]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ffa:	3318      	adds	r3, #24
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	220b      	movs	r2, #11
 8009000:	4619      	mov	r1, r3
 8009002:	f7fe fa1b 	bl	800743c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800900c:	3318      	adds	r3, #24
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	330b      	adds	r3, #11
 8009012:	781a      	ldrb	r2, [r3, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800901a:	3314      	adds	r3, #20
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	330c      	adds	r3, #12
 8009020:	f002 0218 	and.w	r2, r2, #24
 8009024:	b2d2      	uxtb	r2, r2
 8009026:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009034:	3304      	adds	r3, #4
 8009036:	2201      	movs	r2, #1
 8009038:	701a      	strb	r2, [r3, #0]
		}
	}

	return res;
 800903a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800903e:	4618      	mov	r0, r3
 8009040:	3730      	adds	r7, #48	; 0x30
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	4ec4ec4f 	.word	0x4ec4ec4f

0800904c <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b08a      	sub	sp, #40	; 0x28
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	613b      	str	r3, [r7, #16]
 800905c:	e002      	b.n	8009064 <create_name+0x18>
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	3301      	adds	r3, #1
 8009062:	613b      	str	r3, [r7, #16]
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	2b2f      	cmp	r3, #47	; 0x2f
 800906a:	d0f8      	beq.n	800905e <create_name+0x12>
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	2b5c      	cmp	r3, #92	; 0x5c
 8009072:	d0f4      	beq.n	800905e <create_name+0x12>
	lfn = dp->lfn;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 800907e:	2300      	movs	r3, #0
 8009080:	617b      	str	r3, [r7, #20]
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009086:	69bb      	ldr	r3, [r7, #24]
 8009088:	1c5a      	adds	r2, r3, #1
 800908a:	61ba      	str	r2, [r7, #24]
 800908c:	693a      	ldr	r2, [r7, #16]
 800908e:	4413      	add	r3, r2
 8009090:	781b      	ldrb	r3, [r3, #0]
 8009092:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8009094:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009096:	2b1f      	cmp	r3, #31
 8009098:	d92f      	bls.n	80090fa <create_name+0xae>
 800909a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800909c:	2b2f      	cmp	r3, #47	; 0x2f
 800909e:	d02c      	beq.n	80090fa <create_name+0xae>
 80090a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090a2:	2b5c      	cmp	r3, #92	; 0x5c
 80090a4:	d029      	beq.n	80090fa <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	2bfe      	cmp	r3, #254	; 0xfe
 80090aa:	d901      	bls.n	80090b0 <create_name+0x64>
			return FR_INVALID_NAME;
 80090ac:	2306      	movs	r3, #6
 80090ae:	e18b      	b.n	80093c8 <create_name+0x37c>
#if !_LFN_UNICODE
		w &= 0xFF;
 80090b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80090b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090b8:	2101      	movs	r1, #1
 80090ba:	4618      	mov	r0, r3
 80090bc:	f002 fc8a 	bl	800b9d4 <ff_convert>
 80090c0:	4603      	mov	r3, r0
 80090c2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80090c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d101      	bne.n	80090ce <create_name+0x82>
 80090ca:	2306      	movs	r3, #6
 80090cc:	e17c      	b.n	80093c8 <create_name+0x37c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 80090ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090d0:	2b7f      	cmp	r3, #127	; 0x7f
 80090d2:	d809      	bhi.n	80090e8 <create_name+0x9c>
 80090d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090d6:	4619      	mov	r1, r3
 80090d8:	488f      	ldr	r0, [pc, #572]	; (8009318 <create_name+0x2cc>)
 80090da:	f7fe fa10 	bl	80074fe <chk_chr>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d001      	beq.n	80090e8 <create_name+0x9c>
			return FR_INVALID_NAME;
 80090e4:	2306      	movs	r3, #6
 80090e6:	e16f      	b.n	80093c8 <create_name+0x37c>
		lfn[di++] = w;					/* Store the Unicode character */
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	1c5a      	adds	r2, r3, #1
 80090ec:	617a      	str	r2, [r7, #20]
 80090ee:	005b      	lsls	r3, r3, #1
 80090f0:	68fa      	ldr	r2, [r7, #12]
 80090f2:	4413      	add	r3, r2
 80090f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80090f6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80090f8:	e7c5      	b.n	8009086 <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80090fa:	693a      	ldr	r2, [r7, #16]
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	441a      	add	r2, r3
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8009104:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009106:	2b1f      	cmp	r3, #31
 8009108:	d801      	bhi.n	800910e <create_name+0xc2>
 800910a:	2304      	movs	r3, #4
 800910c:	e000      	b.n	8009110 <create_name+0xc4>
 800910e:	2300      	movs	r3, #0
 8009110:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 8009114:	e011      	b.n	800913a <create_name+0xee>
		w = lfn[di - 1];
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800911c:	3b01      	subs	r3, #1
 800911e:	005b      	lsls	r3, r3, #1
 8009120:	68fa      	ldr	r2, [r7, #12]
 8009122:	4413      	add	r3, r2
 8009124:	881b      	ldrh	r3, [r3, #0]
 8009126:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8009128:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800912a:	2b20      	cmp	r3, #32
 800912c:	d002      	beq.n	8009134 <create_name+0xe8>
 800912e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009130:	2b2e      	cmp	r3, #46	; 0x2e
 8009132:	d106      	bne.n	8009142 <create_name+0xf6>
		di--;
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	3b01      	subs	r3, #1
 8009138:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d1ea      	bne.n	8009116 <create_name+0xca>
 8009140:	e000      	b.n	8009144 <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 8009142:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <create_name+0x102>
 800914a:	2306      	movs	r3, #6
 800914c:	e13c      	b.n	80093c8 <create_name+0x37c>

	lfn[di] = 0;						/* LFN is created */
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	005b      	lsls	r3, r3, #1
 8009152:	68fa      	ldr	r2, [r7, #12]
 8009154:	4413      	add	r3, r2
 8009156:	2200      	movs	r2, #0
 8009158:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009160:	3318      	adds	r3, #24
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	220b      	movs	r2, #11
 8009166:	2120      	movs	r1, #32
 8009168:	4618      	mov	r0, r3
 800916a:	f7fe f986 	bl	800747a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800916e:	2300      	movs	r3, #0
 8009170:	61bb      	str	r3, [r7, #24]
 8009172:	e002      	b.n	800917a <create_name+0x12e>
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	3301      	adds	r3, #1
 8009178:	61bb      	str	r3, [r7, #24]
 800917a:	69bb      	ldr	r3, [r7, #24]
 800917c:	005b      	lsls	r3, r3, #1
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	4413      	add	r3, r2
 8009182:	881b      	ldrh	r3, [r3, #0]
 8009184:	2b20      	cmp	r3, #32
 8009186:	d0f5      	beq.n	8009174 <create_name+0x128>
 8009188:	69bb      	ldr	r3, [r7, #24]
 800918a:	005b      	lsls	r3, r3, #1
 800918c:	68fa      	ldr	r2, [r7, #12]
 800918e:	4413      	add	r3, r2
 8009190:	881b      	ldrh	r3, [r3, #0]
 8009192:	2b2e      	cmp	r3, #46	; 0x2e
 8009194:	d0ee      	beq.n	8009174 <create_name+0x128>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d009      	beq.n	80091b0 <create_name+0x164>
 800919c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80091a0:	f043 0303 	orr.w	r3, r3, #3
 80091a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80091a8:	e002      	b.n	80091b0 <create_name+0x164>
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	3b01      	subs	r3, #1
 80091ae:	617b      	str	r3, [r7, #20]
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d009      	beq.n	80091ca <create_name+0x17e>
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80091bc:	3b01      	subs	r3, #1
 80091be:	005b      	lsls	r3, r3, #1
 80091c0:	68fa      	ldr	r2, [r7, #12]
 80091c2:	4413      	add	r3, r2
 80091c4:	881b      	ldrh	r3, [r3, #0]
 80091c6:	2b2e      	cmp	r3, #46	; 0x2e
 80091c8:	d1ef      	bne.n	80091aa <create_name+0x15e>

	b = i = 0; ni = 8;
 80091ca:	2300      	movs	r3, #0
 80091cc:	623b      	str	r3, [r7, #32]
 80091ce:	2300      	movs	r3, #0
 80091d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80091d4:	2308      	movs	r3, #8
 80091d6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80091d8:	69bb      	ldr	r3, [r7, #24]
 80091da:	1c5a      	adds	r2, r3, #1
 80091dc:	61ba      	str	r2, [r7, #24]
 80091de:	005b      	lsls	r3, r3, #1
 80091e0:	68fa      	ldr	r2, [r7, #12]
 80091e2:	4413      	add	r3, r2
 80091e4:	881b      	ldrh	r3, [r3, #0]
 80091e6:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80091e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	f000 8092 	beq.w	8009314 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80091f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091f2:	2b20      	cmp	r3, #32
 80091f4:	d006      	beq.n	8009204 <create_name+0x1b8>
 80091f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091f8:	2b2e      	cmp	r3, #46	; 0x2e
 80091fa:	d10a      	bne.n	8009212 <create_name+0x1c6>
 80091fc:	69ba      	ldr	r2, [r7, #24]
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	429a      	cmp	r2, r3
 8009202:	d006      	beq.n	8009212 <create_name+0x1c6>
			cf |= NS_LOSS | NS_LFN; continue;
 8009204:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009208:	f043 0303 	orr.w	r3, r3, #3
 800920c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009210:	e07f      	b.n	8009312 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009212:	6a3a      	ldr	r2, [r7, #32]
 8009214:	69fb      	ldr	r3, [r7, #28]
 8009216:	429a      	cmp	r2, r3
 8009218:	d203      	bcs.n	8009222 <create_name+0x1d6>
 800921a:	69ba      	ldr	r2, [r7, #24]
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	429a      	cmp	r2, r3
 8009220:	d123      	bne.n	800926a <create_name+0x21e>
			if (ni == 11) {				/* Long extension */
 8009222:	69fb      	ldr	r3, [r7, #28]
 8009224:	2b0b      	cmp	r3, #11
 8009226:	d106      	bne.n	8009236 <create_name+0x1ea>
				cf |= NS_LOSS | NS_LFN; break;
 8009228:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800922c:	f043 0303 	orr.w	r3, r3, #3
 8009230:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009234:	e077      	b.n	8009326 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009236:	69ba      	ldr	r2, [r7, #24]
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	429a      	cmp	r2, r3
 800923c:	d005      	beq.n	800924a <create_name+0x1fe>
 800923e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009242:	f043 0303 	orr.w	r3, r3, #3
 8009246:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800924a:	69ba      	ldr	r2, [r7, #24]
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	429a      	cmp	r2, r3
 8009250:	d868      	bhi.n	8009324 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	61bb      	str	r3, [r7, #24]
 8009256:	2308      	movs	r3, #8
 8009258:	623b      	str	r3, [r7, #32]
 800925a:	230b      	movs	r3, #11
 800925c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800925e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009268:	e053      	b.n	8009312 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800926a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800926c:	2b7f      	cmp	r3, #127	; 0x7f
 800926e:	d914      	bls.n	800929a <create_name+0x24e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009270:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009272:	2100      	movs	r1, #0
 8009274:	4618      	mov	r0, r3
 8009276:	f002 fbad 	bl	800b9d4 <ff_convert>
 800927a:	4603      	mov	r3, r0
 800927c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800927e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009280:	2b00      	cmp	r3, #0
 8009282:	d004      	beq.n	800928e <create_name+0x242>
 8009284:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009286:	3b80      	subs	r3, #128	; 0x80
 8009288:	4a24      	ldr	r2, [pc, #144]	; (800931c <create_name+0x2d0>)
 800928a:	5cd3      	ldrb	r3, [r2, r3]
 800928c:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800928e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009292:	f043 0302 	orr.w	r3, r3, #2
 8009296:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800929a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800929c:	2b00      	cmp	r3, #0
 800929e:	d007      	beq.n	80092b0 <create_name+0x264>
 80092a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092a2:	4619      	mov	r1, r3
 80092a4:	481e      	ldr	r0, [pc, #120]	; (8009320 <create_name+0x2d4>)
 80092a6:	f7fe f92a 	bl	80074fe <chk_chr>
 80092aa:	4603      	mov	r3, r0
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d008      	beq.n	80092c2 <create_name+0x276>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80092b0:	235f      	movs	r3, #95	; 0x5f
 80092b2:	84bb      	strh	r3, [r7, #36]	; 0x24
 80092b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092b8:	f043 0303 	orr.w	r3, r3, #3
 80092bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80092c0:	e01b      	b.n	80092fa <create_name+0x2ae>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80092c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092c4:	2b40      	cmp	r3, #64	; 0x40
 80092c6:	d909      	bls.n	80092dc <create_name+0x290>
 80092c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092ca:	2b5a      	cmp	r3, #90	; 0x5a
 80092cc:	d806      	bhi.n	80092dc <create_name+0x290>
					b |= 2;
 80092ce:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80092d2:	f043 0302 	orr.w	r3, r3, #2
 80092d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80092da:	e00e      	b.n	80092fa <create_name+0x2ae>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80092dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092de:	2b60      	cmp	r3, #96	; 0x60
 80092e0:	d90b      	bls.n	80092fa <create_name+0x2ae>
 80092e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092e4:	2b7a      	cmp	r3, #122	; 0x7a
 80092e6:	d808      	bhi.n	80092fa <create_name+0x2ae>
						b |= 1; w -= 0x20;
 80092e8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80092ec:	f043 0301 	orr.w	r3, r3, #1
 80092f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80092f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092f6:	3b20      	subs	r3, #32
 80092f8:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009300:	3318      	adds	r3, #24
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	6a3b      	ldr	r3, [r7, #32]
 8009306:	1c59      	adds	r1, r3, #1
 8009308:	6239      	str	r1, [r7, #32]
 800930a:	4413      	add	r3, r2
 800930c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800930e:	b2d2      	uxtb	r2, r2
 8009310:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 8009312:	e761      	b.n	80091d8 <create_name+0x18c>
		if (!w) break;					/* Break on end of the LFN */
 8009314:	bf00      	nop
 8009316:	e006      	b.n	8009326 <create_name+0x2da>
 8009318:	0800c740 	.word	0x0800c740
 800931c:	0800c7c0 	.word	0x0800c7c0
 8009320:	0800c74c 	.word	0x0800c74c
			if (si > di) break;			/* No extension */
 8009324:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800932c:	3318      	adds	r3, #24
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	781b      	ldrb	r3, [r3, #0]
 8009332:	2be5      	cmp	r3, #229	; 0xe5
 8009334:	d106      	bne.n	8009344 <create_name+0x2f8>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800933c:	3318      	adds	r3, #24
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2205      	movs	r2, #5
 8009342:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8009344:	69fb      	ldr	r3, [r7, #28]
 8009346:	2b08      	cmp	r3, #8
 8009348:	d104      	bne.n	8009354 <create_name+0x308>
 800934a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800934e:	009b      	lsls	r3, r3, #2
 8009350:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8009354:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009358:	f003 030c 	and.w	r3, r3, #12
 800935c:	2b0c      	cmp	r3, #12
 800935e:	d005      	beq.n	800936c <create_name+0x320>
 8009360:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009364:	f003 0303 	and.w	r3, r3, #3
 8009368:	2b03      	cmp	r3, #3
 800936a:	d105      	bne.n	8009378 <create_name+0x32c>
		cf |= NS_LFN;
 800936c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009370:	f043 0302 	orr.w	r3, r3, #2
 8009374:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009378:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800937c:	f003 0302 	and.w	r3, r3, #2
 8009380:	2b00      	cmp	r3, #0
 8009382:	d117      	bne.n	80093b4 <create_name+0x368>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009384:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009388:	f003 0303 	and.w	r3, r3, #3
 800938c:	2b01      	cmp	r3, #1
 800938e:	d105      	bne.n	800939c <create_name+0x350>
 8009390:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009394:	f043 0310 	orr.w	r3, r3, #16
 8009398:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800939c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80093a0:	f003 030c 	and.w	r3, r3, #12
 80093a4:	2b04      	cmp	r3, #4
 80093a6:	d105      	bne.n	80093b4 <create_name+0x368>
 80093a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093ac:	f043 0308 	orr.w	r3, r3, #8
 80093b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093ba:	3318      	adds	r3, #24
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	330b      	adds	r3, #11
 80093c0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80093c4:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80093c6:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3728      	adds	r7, #40	; 0x28
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b084      	sub	sp, #16
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	2b2f      	cmp	r3, #47	; 0x2f
 80093e0:	d003      	beq.n	80093ea <follow_path+0x1a>
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	2b5c      	cmp	r3, #92	; 0x5c
 80093e8:	d102      	bne.n	80093f0 <follow_path+0x20>
		path++;
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	3301      	adds	r3, #1
 80093ee:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093f6:	3308      	adds	r3, #8
 80093f8:	2200      	movs	r2, #0
 80093fa:	601a      	str	r2, [r3, #0]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	781b      	ldrb	r3, [r3, #0]
 8009400:	2b1f      	cmp	r3, #31
 8009402:	d80c      	bhi.n	800941e <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 8009404:	2100      	movs	r1, #0
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f7fe ffa1 	bl	800834e <dir_sdi>
 800940c:	4603      	mov	r3, r0
 800940e:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009416:	3314      	adds	r3, #20
 8009418:	2200      	movs	r2, #0
 800941a:	601a      	str	r2, [r3, #0]
 800941c:	e04c      	b.n	80094b8 <follow_path+0xe8>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800941e:	463b      	mov	r3, r7
 8009420:	4619      	mov	r1, r3
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f7ff fe12 	bl	800904c <create_name>
 8009428:	4603      	mov	r3, r0
 800942a:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800942c:	7bfb      	ldrb	r3, [r7, #15]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d13d      	bne.n	80094ae <follow_path+0xde>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f7ff fc05 	bl	8008c42 <dir_find>
 8009438:	4603      	mov	r3, r0
 800943a:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009442:	3318      	adds	r3, #24
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	7adb      	ldrb	r3, [r3, #11]
 8009448:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 800944a:	7bfb      	ldrb	r3, [r7, #15]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d00a      	beq.n	8009466 <follow_path+0x96>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009450:	7bfb      	ldrb	r3, [r7, #15]
 8009452:	2b04      	cmp	r3, #4
 8009454:	d12d      	bne.n	80094b2 <follow_path+0xe2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009456:	7bbb      	ldrb	r3, [r7, #14]
 8009458:	f003 0304 	and.w	r3, r3, #4
 800945c:	2b00      	cmp	r3, #0
 800945e:	d128      	bne.n	80094b2 <follow_path+0xe2>
 8009460:	2305      	movs	r3, #5
 8009462:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8009464:	e025      	b.n	80094b2 <follow_path+0xe2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009466:	7bbb      	ldrb	r3, [r7, #14]
 8009468:	f003 0304 	and.w	r3, r3, #4
 800946c:	2b00      	cmp	r3, #0
 800946e:	d122      	bne.n	80094b6 <follow_path+0xe6>
			dir = dp->dir;						/* Follow the sub-directory */
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009476:	3314      	adds	r3, #20
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	330b      	adds	r3, #11
 8009480:	781b      	ldrb	r3, [r3, #0]
 8009482:	f003 0310 	and.w	r3, r3, #16
 8009486:	2b00      	cmp	r3, #0
 8009488:	d102      	bne.n	8009490 <follow_path+0xc0>
				res = FR_NO_PATH; break;
 800948a:	2305      	movs	r3, #5
 800948c:	73fb      	strb	r3, [r7, #15]
 800948e:	e013      	b.n	80094b8 <follow_path+0xe8>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	68b9      	ldr	r1, [r7, #8]
 800949a:	4618      	mov	r0, r3
 800949c:	f7ff f9e5 	bl	800886a <ld_clust>
 80094a0:	4602      	mov	r2, r0
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80094a8:	3308      	adds	r3, #8
 80094aa:	601a      	str	r2, [r3, #0]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80094ac:	e7b7      	b.n	800941e <follow_path+0x4e>
			if (res != FR_OK) break;
 80094ae:	bf00      	nop
 80094b0:	e002      	b.n	80094b8 <follow_path+0xe8>
				break;
 80094b2:	bf00      	nop
 80094b4:	e000      	b.n	80094b8 <follow_path+0xe8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80094b6:	bf00      	nop
		}
	}

	return res;
 80094b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3710      	adds	r7, #16
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}

080094c2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80094c2:	b480      	push	{r7}
 80094c4:	b087      	sub	sp, #28
 80094c6:	af00      	add	r7, sp, #0
 80094c8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80094ca:	f04f 33ff 	mov.w	r3, #4294967295
 80094ce:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d031      	beq.n	800953c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	617b      	str	r3, [r7, #20]
 80094de:	e002      	b.n	80094e6 <get_ldnumber+0x24>
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	3301      	adds	r3, #1
 80094e4:	617b      	str	r3, [r7, #20]
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	2b1f      	cmp	r3, #31
 80094ec:	d903      	bls.n	80094f6 <get_ldnumber+0x34>
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	2b3a      	cmp	r3, #58	; 0x3a
 80094f4:	d1f4      	bne.n	80094e0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	781b      	ldrb	r3, [r3, #0]
 80094fa:	2b3a      	cmp	r3, #58	; 0x3a
 80094fc:	d11c      	bne.n	8009538 <get_ldnumber+0x76>
			tp = *path;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	1c5a      	adds	r2, r3, #1
 8009508:	60fa      	str	r2, [r7, #12]
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	3b30      	subs	r3, #48	; 0x30
 800950e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	2b09      	cmp	r3, #9
 8009514:	d80e      	bhi.n	8009534 <get_ldnumber+0x72>
 8009516:	68fa      	ldr	r2, [r7, #12]
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	429a      	cmp	r2, r3
 800951c:	d10a      	bne.n	8009534 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d107      	bne.n	8009534 <get_ldnumber+0x72>
					vol = (int)i;
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	3301      	adds	r3, #1
 800952c:	617b      	str	r3, [r7, #20]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	697a      	ldr	r2, [r7, #20]
 8009532:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	e002      	b.n	800953e <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009538:	2300      	movs	r3, #0
 800953a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800953c:	693b      	ldr	r3, [r7, #16]
}
 800953e:	4618      	mov	r0, r3
 8009540:	371c      	adds	r7, #28
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr
	...

0800954c <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b082      	sub	sp, #8
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800955c:	3304      	adds	r3, #4
 800955e:	2200      	movs	r2, #0
 8009560:	701a      	strb	r2, [r3, #0]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009568:	330c      	adds	r3, #12
 800956a:	f04f 32ff 	mov.w	r2, #4294967295
 800956e:	601a      	str	r2, [r3, #0]
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8009570:	6839      	ldr	r1, [r7, #0]
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f7fe f9fe 	bl	8007974 <move_window>
 8009578:	4603      	mov	r3, r0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d001      	beq.n	8009582 <check_fs+0x36>
		return 3;
 800957e:	2303      	movs	r3, #3
 8009580:	e04a      	b.n	8009618 <check_fs+0xcc>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009588:	3301      	adds	r3, #1
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	021b      	lsls	r3, r3, #8
 800958e:	b21a      	sxth	r2, r3
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8009596:	b21b      	sxth	r3, r3
 8009598:	4313      	orrs	r3, r2
 800959a:	b21b      	sxth	r3, r3
 800959c:	4a20      	ldr	r2, [pc, #128]	; (8009620 <check_fs+0xd4>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d001      	beq.n	80095a6 <check_fs+0x5a>
		return 2;
 80095a2:	2302      	movs	r3, #2
 80095a4:	e038      	b.n	8009618 <check_fs+0xcc>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	3336      	adds	r3, #54	; 0x36
 80095aa:	3303      	adds	r3, #3
 80095ac:	781b      	ldrb	r3, [r3, #0]
 80095ae:	061a      	lsls	r2, r3, #24
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	3336      	adds	r3, #54	; 0x36
 80095b4:	3302      	adds	r3, #2
 80095b6:	781b      	ldrb	r3, [r3, #0]
 80095b8:	041b      	lsls	r3, r3, #16
 80095ba:	4313      	orrs	r3, r2
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	3236      	adds	r2, #54	; 0x36
 80095c0:	3201      	adds	r2, #1
 80095c2:	7812      	ldrb	r2, [r2, #0]
 80095c4:	0212      	lsls	r2, r2, #8
 80095c6:	4313      	orrs	r3, r2
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 80095ce:	4313      	orrs	r3, r2
 80095d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80095d4:	4a13      	ldr	r2, [pc, #76]	; (8009624 <check_fs+0xd8>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d101      	bne.n	80095de <check_fs+0x92>
		return 0;
 80095da:	2300      	movs	r3, #0
 80095dc:	e01c      	b.n	8009618 <check_fs+0xcc>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	3352      	adds	r3, #82	; 0x52
 80095e2:	3303      	adds	r3, #3
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	061a      	lsls	r2, r3, #24
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	3352      	adds	r3, #82	; 0x52
 80095ec:	3302      	adds	r3, #2
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	041b      	lsls	r3, r3, #16
 80095f2:	4313      	orrs	r3, r2
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	3252      	adds	r2, #82	; 0x52
 80095f8:	3201      	adds	r2, #1
 80095fa:	7812      	ldrb	r2, [r2, #0]
 80095fc:	0212      	lsls	r2, r2, #8
 80095fe:	4313      	orrs	r3, r2
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8009606:	4313      	orrs	r3, r2
 8009608:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800960c:	4a05      	ldr	r2, [pc, #20]	; (8009624 <check_fs+0xd8>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d101      	bne.n	8009616 <check_fs+0xca>
		return 0;
 8009612:	2300      	movs	r3, #0
 8009614:	e000      	b.n	8009618 <check_fs+0xcc>

	return 1;
 8009616:	2301      	movs	r3, #1
}
 8009618:	4618      	mov	r0, r3
 800961a:	3708      	adds	r7, #8
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}
 8009620:	ffffaa55 	.word	0xffffaa55
 8009624:	00544146 	.word	0x00544146

08009628 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b096      	sub	sp, #88	; 0x58
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	4613      	mov	r3, r2
 8009634:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2200      	movs	r2, #0
 800963a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800963c:	68b8      	ldr	r0, [r7, #8]
 800963e:	f7ff ff40 	bl	80094c2 <get_ldnumber>
 8009642:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009644:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009646:	2b00      	cmp	r3, #0
 8009648:	da01      	bge.n	800964e <find_volume+0x26>
 800964a:	230b      	movs	r3, #11
 800964c:	e33c      	b.n	8009cc8 <find_volume+0x6a0>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800964e:	4ab3      	ldr	r2, [pc, #716]	; (800991c <find_volume+0x2f4>)
 8009650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009656:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800965a:	2b00      	cmp	r3, #0
 800965c:	d101      	bne.n	8009662 <find_volume+0x3a>
 800965e:	230c      	movs	r3, #12
 8009660:	e332      	b.n	8009cc8 <find_volume+0x6a0>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009666:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8009668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800966a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800966e:	781b      	ldrb	r3, [r3, #0]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d01d      	beq.n	80096b0 <find_volume+0x88>
		stat = disk_status(fs->drv);
 8009674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009676:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800967a:	3301      	adds	r3, #1
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	4618      	mov	r0, r3
 8009680:	f7fd fe3e 	bl	8007300 <disk_status>
 8009684:	4603      	mov	r3, r0
 8009686:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800968a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800968e:	f003 0301 	and.w	r3, r3, #1
 8009692:	2b00      	cmp	r3, #0
 8009694:	d10c      	bne.n	80096b0 <find_volume+0x88>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8009696:	79fb      	ldrb	r3, [r7, #7]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d007      	beq.n	80096ac <find_volume+0x84>
 800969c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80096a0:	f003 0304 	and.w	r3, r3, #4
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d001      	beq.n	80096ac <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 80096a8:	230a      	movs	r3, #10
 80096aa:	e30d      	b.n	8009cc8 <find_volume+0x6a0>
			return FR_OK;				/* The file system object is valid */
 80096ac:	2300      	movs	r3, #0
 80096ae:	e30b      	b.n	8009cc8 <find_volume+0x6a0>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80096b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096b6:	2200      	movs	r2, #0
 80096b8:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80096ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096bc:	b2da      	uxtb	r2, r3
 80096be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096c4:	3301      	adds	r3, #1
 80096c6:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80096c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096ce:	3301      	adds	r3, #1
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	4618      	mov	r0, r3
 80096d4:	f7fd fe2e 	bl	8007334 <disk_initialize>
 80096d8:	4603      	mov	r3, r0
 80096da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80096de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80096e2:	f003 0301 	and.w	r3, r3, #1
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d001      	beq.n	80096ee <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80096ea:	2303      	movs	r3, #3
 80096ec:	e2ec      	b.n	8009cc8 <find_volume+0x6a0>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80096ee:	79fb      	ldrb	r3, [r7, #7]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d007      	beq.n	8009704 <find_volume+0xdc>
 80096f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80096f8:	f003 0304 	and.w	r3, r3, #4
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 8009700:	230a      	movs	r3, #10
 8009702:	e2e1      	b.n	8009cc8 <find_volume+0x6a0>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8009704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009706:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800970a:	3301      	adds	r3, #1
 800970c:	7818      	ldrb	r0, [r3, #0]
 800970e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009710:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009714:	330a      	adds	r3, #10
 8009716:	461a      	mov	r2, r3
 8009718:	2102      	movs	r1, #2
 800971a:	f7fd fe71 	bl	8007400 <disk_ioctl>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	d10f      	bne.n	8009744 <find_volume+0x11c>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8009724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009726:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800972a:	330a      	adds	r3, #10
 800972c:	881b      	ldrh	r3, [r3, #0]
 800972e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009732:	d307      	bcc.n	8009744 <find_volume+0x11c>
 8009734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009736:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800973a:	330a      	adds	r3, #10
 800973c:	881b      	ldrh	r3, [r3, #0]
 800973e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009742:	d901      	bls.n	8009748 <find_volume+0x120>
 8009744:	2301      	movs	r3, #1
 8009746:	e2bf      	b.n	8009cc8 <find_volume+0x6a0>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8009748:	2300      	movs	r3, #0
 800974a:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 800974c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800974e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009750:	f7ff fefc 	bl	800954c <check_fs>
 8009754:	4603      	mov	r3, r0
 8009756:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800975a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800975e:	2b01      	cmp	r3, #1
 8009760:	d155      	bne.n	800980e <find_volume+0x1e6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8009762:	2300      	movs	r3, #0
 8009764:	643b      	str	r3, [r7, #64]	; 0x40
 8009766:	e029      	b.n	80097bc <find_volume+0x194>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8009768:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800976a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800976c:	011b      	lsls	r3, r3, #4
 800976e:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009772:	4413      	add	r3, r2
 8009774:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8009776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009778:	3304      	adds	r3, #4
 800977a:	781b      	ldrb	r3, [r3, #0]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d012      	beq.n	80097a6 <find_volume+0x17e>
 8009780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009782:	330b      	adds	r3, #11
 8009784:	781b      	ldrb	r3, [r3, #0]
 8009786:	061a      	lsls	r2, r3, #24
 8009788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800978a:	330a      	adds	r3, #10
 800978c:	781b      	ldrb	r3, [r3, #0]
 800978e:	041b      	lsls	r3, r3, #16
 8009790:	4313      	orrs	r3, r2
 8009792:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009794:	3209      	adds	r2, #9
 8009796:	7812      	ldrb	r2, [r2, #0]
 8009798:	0212      	lsls	r2, r2, #8
 800979a:	4313      	orrs	r3, r2
 800979c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800979e:	3208      	adds	r2, #8
 80097a0:	7812      	ldrb	r2, [r2, #0]
 80097a2:	431a      	orrs	r2, r3
 80097a4:	e000      	b.n	80097a8 <find_volume+0x180>
 80097a6:	2200      	movs	r2, #0
 80097a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80097b0:	440b      	add	r3, r1
 80097b2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80097b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097b8:	3301      	adds	r3, #1
 80097ba:	643b      	str	r3, [r7, #64]	; 0x40
 80097bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097be:	2b03      	cmp	r3, #3
 80097c0:	d9d2      	bls.n	8009768 <find_volume+0x140>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 80097c2:	2300      	movs	r3, #0
 80097c4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80097c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d002      	beq.n	80097d2 <find_volume+0x1aa>
 80097cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097ce:	3b01      	subs	r3, #1
 80097d0:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 80097d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80097da:	4413      	add	r3, r2
 80097dc:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80097e0:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80097e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d005      	beq.n	80097f4 <find_volume+0x1cc>
 80097e8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80097ea:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80097ec:	f7ff feae 	bl	800954c <check_fs>
 80097f0:	4603      	mov	r3, r0
 80097f2:	e000      	b.n	80097f6 <find_volume+0x1ce>
 80097f4:	2302      	movs	r3, #2
 80097f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80097fa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d005      	beq.n	800980e <find_volume+0x1e6>
 8009802:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009804:	3301      	adds	r3, #1
 8009806:	643b      	str	r3, [r7, #64]	; 0x40
 8009808:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800980a:	2b03      	cmp	r3, #3
 800980c:	d9e1      	bls.n	80097d2 <find_volume+0x1aa>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800980e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009812:	2b03      	cmp	r3, #3
 8009814:	d101      	bne.n	800981a <find_volume+0x1f2>
 8009816:	2301      	movs	r3, #1
 8009818:	e256      	b.n	8009cc8 <find_volume+0x6a0>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800981a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800981e:	2b00      	cmp	r3, #0
 8009820:	d001      	beq.n	8009826 <find_volume+0x1fe>
 8009822:	230d      	movs	r3, #13
 8009824:	e250      	b.n	8009cc8 <find_volume+0x6a0>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009828:	7b1b      	ldrb	r3, [r3, #12]
 800982a:	021b      	lsls	r3, r3, #8
 800982c:	b21a      	sxth	r2, r3
 800982e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009830:	7adb      	ldrb	r3, [r3, #11]
 8009832:	b21b      	sxth	r3, r3
 8009834:	4313      	orrs	r3, r2
 8009836:	b21a      	sxth	r2, r3
 8009838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800983a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800983e:	330a      	adds	r3, #10
 8009840:	881b      	ldrh	r3, [r3, #0]
 8009842:	b21b      	sxth	r3, r3
 8009844:	429a      	cmp	r2, r3
 8009846:	d001      	beq.n	800984c <find_volume+0x224>
		return FR_NO_FILESYSTEM;
 8009848:	230d      	movs	r3, #13
 800984a:	e23d      	b.n	8009cc8 <find_volume+0x6a0>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800984c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800984e:	7ddb      	ldrb	r3, [r3, #23]
 8009850:	021b      	lsls	r3, r3, #8
 8009852:	b21a      	sxth	r2, r3
 8009854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009856:	7d9b      	ldrb	r3, [r3, #22]
 8009858:	b21b      	sxth	r3, r3
 800985a:	4313      	orrs	r3, r2
 800985c:	b21b      	sxth	r3, r3
 800985e:	b29b      	uxth	r3, r3
 8009860:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8009862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009864:	2b00      	cmp	r3, #0
 8009866:	d112      	bne.n	800988e <find_volume+0x266>
 8009868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800986a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800986e:	061a      	lsls	r2, r3, #24
 8009870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009872:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8009876:	041b      	lsls	r3, r3, #16
 8009878:	4313      	orrs	r3, r2
 800987a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800987c:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8009880:	0212      	lsls	r2, r2, #8
 8009882:	4313      	orrs	r3, r2
 8009884:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009886:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800988a:	4313      	orrs	r3, r2
 800988c:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800988e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009890:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009894:	3318      	adds	r3, #24
 8009896:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009898:	601a      	str	r2, [r3, #0]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800989a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800989c:	7c1a      	ldrb	r2, [r3, #16]
 800989e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098a4:	3303      	adds	r3, #3
 80098a6:	701a      	strb	r2, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80098a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098ae:	3303      	adds	r3, #3
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d008      	beq.n	80098c8 <find_volume+0x2a0>
 80098b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098bc:	3303      	adds	r3, #3
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	2b02      	cmp	r3, #2
 80098c2:	d001      	beq.n	80098c8 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 80098c4:	230d      	movs	r3, #13
 80098c6:	e1ff      	b.n	8009cc8 <find_volume+0x6a0>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80098c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098ce:	3303      	adds	r3, #3
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	461a      	mov	r2, r3
 80098d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098d6:	fb02 f303 	mul.w	r3, r2, r3
 80098da:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 80098dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098de:	7b5a      	ldrb	r2, [r3, #13]
 80098e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098e6:	3302      	adds	r3, #2
 80098e8:	701a      	strb	r2, [r3, #0]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 80098ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098f0:	3302      	adds	r3, #2
 80098f2:	781b      	ldrb	r3, [r3, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d00e      	beq.n	8009916 <find_volume+0x2ee>
 80098f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098fe:	3302      	adds	r3, #2
 8009900:	781b      	ldrb	r3, [r3, #0]
 8009902:	461a      	mov	r2, r3
 8009904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009906:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800990a:	3302      	adds	r3, #2
 800990c:	781b      	ldrb	r3, [r3, #0]
 800990e:	3b01      	subs	r3, #1
 8009910:	4013      	ands	r3, r2
 8009912:	2b00      	cmp	r3, #0
 8009914:	d004      	beq.n	8009920 <find_volume+0x2f8>
		return FR_NO_FILESYSTEM;
 8009916:	230d      	movs	r3, #13
 8009918:	e1d6      	b.n	8009cc8 <find_volume+0x6a0>
 800991a:	bf00      	nop
 800991c:	200000b8 	.word	0x200000b8

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8009920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009922:	7c9b      	ldrb	r3, [r3, #18]
 8009924:	021b      	lsls	r3, r3, #8
 8009926:	b21a      	sxth	r2, r3
 8009928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800992a:	7c5b      	ldrb	r3, [r3, #17]
 800992c:	b21b      	sxth	r3, r3
 800992e:	4313      	orrs	r3, r2
 8009930:	b21b      	sxth	r3, r3
 8009932:	b29a      	uxth	r2, r3
 8009934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009936:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800993a:	3308      	adds	r3, #8
 800993c:	801a      	strh	r2, [r3, #0]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800993e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009940:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009944:	3308      	adds	r3, #8
 8009946:	881a      	ldrh	r2, [r3, #0]
 8009948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800994a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800994e:	330a      	adds	r3, #10
 8009950:	881b      	ldrh	r3, [r3, #0]
 8009952:	095b      	lsrs	r3, r3, #5
 8009954:	b29b      	uxth	r3, r3
 8009956:	fbb2 f1f3 	udiv	r1, r2, r3
 800995a:	fb03 f301 	mul.w	r3, r3, r1
 800995e:	1ad3      	subs	r3, r2, r3
 8009960:	b29b      	uxth	r3, r3
 8009962:	2b00      	cmp	r3, #0
 8009964:	d001      	beq.n	800996a <find_volume+0x342>
		return FR_NO_FILESYSTEM;
 8009966:	230d      	movs	r3, #13
 8009968:	e1ae      	b.n	8009cc8 <find_volume+0x6a0>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800996a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800996c:	7d1b      	ldrb	r3, [r3, #20]
 800996e:	021b      	lsls	r3, r3, #8
 8009970:	b21a      	sxth	r2, r3
 8009972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009974:	7cdb      	ldrb	r3, [r3, #19]
 8009976:	b21b      	sxth	r3, r3
 8009978:	4313      	orrs	r3, r2
 800997a:	b21b      	sxth	r3, r3
 800997c:	b29b      	uxth	r3, r3
 800997e:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8009980:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009982:	2b00      	cmp	r3, #0
 8009984:	d112      	bne.n	80099ac <find_volume+0x384>
 8009986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009988:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800998c:	061a      	lsls	r2, r3, #24
 800998e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009990:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8009994:	041b      	lsls	r3, r3, #16
 8009996:	4313      	orrs	r3, r2
 8009998:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800999a:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800999e:	0212      	lsls	r2, r2, #8
 80099a0:	4313      	orrs	r3, r2
 80099a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80099a4:	f892 2020 	ldrb.w	r2, [r2, #32]
 80099a8:	4313      	orrs	r3, r2
 80099aa:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80099ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ae:	7bdb      	ldrb	r3, [r3, #15]
 80099b0:	021b      	lsls	r3, r3, #8
 80099b2:	b21a      	sxth	r2, r3
 80099b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099b6:	7b9b      	ldrb	r3, [r3, #14]
 80099b8:	b21b      	sxth	r3, r3
 80099ba:	4313      	orrs	r3, r2
 80099bc:	b21b      	sxth	r3, r3
 80099be:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 80099c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d101      	bne.n	80099ca <find_volume+0x3a2>
 80099c6:	230d      	movs	r3, #13
 80099c8:	e17e      	b.n	8009cc8 <find_volume+0x6a0>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80099ca:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80099cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099ce:	441a      	add	r2, r3
 80099d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099d6:	3308      	adds	r3, #8
 80099d8:	8819      	ldrh	r1, [r3, #0]
 80099da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099e0:	330a      	adds	r3, #10
 80099e2:	881b      	ldrh	r3, [r3, #0]
 80099e4:	095b      	lsrs	r3, r3, #5
 80099e6:	b29b      	uxth	r3, r3
 80099e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80099ec:	b29b      	uxth	r3, r3
 80099ee:	4413      	add	r3, r2
 80099f0:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80099f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80099f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d201      	bcs.n	80099fe <find_volume+0x3d6>
 80099fa:	230d      	movs	r3, #13
 80099fc:	e164      	b.n	8009cc8 <find_volume+0x6a0>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80099fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a02:	1ad2      	subs	r2, r2, r3
 8009a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a0a:	3302      	adds	r3, #2
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a12:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8009a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <find_volume+0x3f6>
 8009a1a:	230d      	movs	r3, #13
 8009a1c:	e154      	b.n	8009cc8 <find_volume+0x6a0>
	fmt = FS_FAT12;
 8009a1e:	2301      	movs	r3, #1
 8009a20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8009a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a26:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d902      	bls.n	8009a34 <find_volume+0x40c>
 8009a2e:	2302      	movs	r3, #2
 8009a30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8009a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a36:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d902      	bls.n	8009a44 <find_volume+0x41c>
 8009a3e:	2303      	movs	r3, #3
 8009a40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8009a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a46:	1c9a      	adds	r2, r3, #2
 8009a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a4e:	3314      	adds	r3, #20
 8009a50:	601a      	str	r2, [r3, #0]
	fs->volbase = bsect;								/* Volume start sector */
 8009a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a58:	331c      	adds	r3, #28
 8009a5a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009a5c:	601a      	str	r2, [r3, #0]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8009a5e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009a60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a62:	441a      	add	r2, r3
 8009a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a66:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009a6a:	601a      	str	r2, [r3, #0]
	fs->database = bsect + sysect;						/* Data start sector */
 8009a6c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a70:	441a      	add	r2, r3
 8009a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a74:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009a78:	3308      	adds	r3, #8
 8009a7a:	601a      	str	r2, [r3, #0]
	if (fmt == FS_FAT32) {
 8009a7c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a80:	2b03      	cmp	r3, #3
 8009a82:	d127      	bne.n	8009ad4 <find_volume+0x4ac>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8009a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a8a:	3308      	adds	r3, #8
 8009a8c:	881b      	ldrh	r3, [r3, #0]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d001      	beq.n	8009a96 <find_volume+0x46e>
 8009a92:	230d      	movs	r3, #13
 8009a94:	e118      	b.n	8009cc8 <find_volume+0x6a0>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8009a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a98:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009a9c:	061a      	lsls	r2, r3, #24
 8009a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aa0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8009aa4:	041b      	lsls	r3, r3, #16
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009aaa:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8009aae:	0212      	lsls	r2, r2, #8
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ab4:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8009ab8:	431a      	orrs	r2, r3
 8009aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009abc:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009ac0:	3304      	adds	r3, #4
 8009ac2:	601a      	str	r2, [r3, #0]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8009ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ac6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009aca:	3314      	adds	r3, #20
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	647b      	str	r3, [r7, #68]	; 0x44
 8009ad2:	e030      	b.n	8009b36 <find_volume+0x50e>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8009ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ada:	3308      	adds	r3, #8
 8009adc:	881b      	ldrh	r3, [r3, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d101      	bne.n	8009ae6 <find_volume+0x4be>
 8009ae2:	230d      	movs	r3, #13
 8009ae4:	e0f0      	b.n	8009cc8 <find_volume+0x6a0>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8009ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ae8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009aec:	681a      	ldr	r2, [r3, #0]
 8009aee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009af0:	441a      	add	r2, r3
 8009af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009af8:	3304      	adds	r3, #4
 8009afa:	601a      	str	r2, [r3, #0]
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009afc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009b00:	2b02      	cmp	r3, #2
 8009b02:	d106      	bne.n	8009b12 <find_volume+0x4ea>
 8009b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b0a:	3314      	adds	r3, #20
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	005b      	lsls	r3, r3, #1
 8009b10:	e010      	b.n	8009b34 <find_volume+0x50c>
 8009b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b18:	3314      	adds	r3, #20
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	4613      	mov	r3, r2
 8009b1e:	005b      	lsls	r3, r3, #1
 8009b20:	4413      	add	r3, r2
 8009b22:	085a      	lsrs	r2, r3, #1
 8009b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b2a:	3314      	adds	r3, #20
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f003 0301 	and.w	r3, r3, #1
 8009b32:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8009b34:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8009b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b3c:	3318      	adds	r3, #24
 8009b3e:	681a      	ldr	r2, [r3, #0]
 8009b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b46:	330a      	adds	r3, #10
 8009b48:	881b      	ldrh	r3, [r3, #0]
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b4e:	440b      	add	r3, r1
 8009b50:	1e59      	subs	r1, r3, #1
 8009b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b58:	330a      	adds	r3, #10
 8009b5a:	881b      	ldrh	r3, [r3, #0]
 8009b5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d201      	bcs.n	8009b68 <find_volume+0x540>
		return FR_NO_FILESYSTEM;
 8009b64:	230d      	movs	r3, #13
 8009b66:	e0af      	b.n	8009cc8 <find_volume+0x6a0>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8009b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b6e:	3310      	adds	r3, #16
 8009b70:	f04f 32ff 	mov.w	r2, #4294967295
 8009b74:	601a      	str	r2, [r3, #0]
 8009b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b7c:	3310      	adds	r3, #16
 8009b7e:	681a      	ldr	r2, [r3, #0]
 8009b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b86:	330c      	adds	r3, #12
 8009b88:	601a      	str	r2, [r3, #0]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8009b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b90:	3305      	adds	r3, #5
 8009b92:	2280      	movs	r2, #128	; 0x80
 8009b94:	701a      	strb	r2, [r3, #0]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8009b96:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009b9a:	2b03      	cmp	r3, #3
 8009b9c:	d17d      	bne.n	8009c9a <find_volume+0x672>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8009b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ba0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8009ba4:	021b      	lsls	r3, r3, #8
 8009ba6:	b21a      	sxth	r2, r3
 8009ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009baa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009bae:	b21b      	sxth	r3, r3
 8009bb0:	4313      	orrs	r3, r2
 8009bb2:	b21b      	sxth	r3, r3
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d170      	bne.n	8009c9a <find_volume+0x672>
		&& move_window(fs, bsect + 1) == FR_OK)
 8009bb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009bba:	3301      	adds	r3, #1
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009bc0:	f7fd fed8 	bl	8007974 <move_window>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d167      	bne.n	8009c9a <find_volume+0x672>
	{
		fs->fsi_flag = 0;
 8009bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bd0:	3305      	adds	r3, #5
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	701a      	strb	r2, [r3, #0]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bd8:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8009bdc:	021b      	lsls	r3, r3, #8
 8009bde:	b21a      	sxth	r2, r3
 8009be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009be2:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8009be6:	b21b      	sxth	r3, r3
 8009be8:	4313      	orrs	r3, r2
 8009bea:	b21b      	sxth	r3, r3
 8009bec:	4a38      	ldr	r2, [pc, #224]	; (8009cd0 <find_volume+0x6a8>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d153      	bne.n	8009c9a <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8009bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bf4:	78db      	ldrb	r3, [r3, #3]
 8009bf6:	061a      	lsls	r2, r3, #24
 8009bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bfa:	789b      	ldrb	r3, [r3, #2]
 8009bfc:	041b      	lsls	r3, r3, #16
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c02:	7852      	ldrb	r2, [r2, #1]
 8009c04:	0212      	lsls	r2, r2, #8
 8009c06:	4313      	orrs	r3, r2
 8009c08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c0a:	7812      	ldrb	r2, [r2, #0]
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	4a31      	ldr	r2, [pc, #196]	; (8009cd4 <find_volume+0x6ac>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d142      	bne.n	8009c9a <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8009c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c16:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8009c1a:	061a      	lsls	r2, r3, #24
 8009c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c1e:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8009c22:	041b      	lsls	r3, r3, #16
 8009c24:	4313      	orrs	r3, r2
 8009c26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c28:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8009c2c:	0212      	lsls	r2, r2, #8
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c32:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8009c36:	4313      	orrs	r3, r2
 8009c38:	4a27      	ldr	r2, [pc, #156]	; (8009cd8 <find_volume+0x6b0>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d12d      	bne.n	8009c9a <find_volume+0x672>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8009c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c40:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8009c44:	061a      	lsls	r2, r3, #24
 8009c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c48:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8009c4c:	041b      	lsls	r3, r3, #16
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c52:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8009c56:	0212      	lsls	r2, r2, #8
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c5c:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8009c60:	431a      	orrs	r2, r3
 8009c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c68:	3310      	adds	r3, #16
 8009c6a:	601a      	str	r2, [r3, #0]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8009c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c6e:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8009c72:	061a      	lsls	r2, r3, #24
 8009c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c76:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8009c7a:	041b      	lsls	r3, r3, #16
 8009c7c:	4313      	orrs	r3, r2
 8009c7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c80:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8009c84:	0212      	lsls	r2, r2, #8
 8009c86:	4313      	orrs	r3, r2
 8009c88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c8a:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8009c8e:	431a      	orrs	r2, r3
 8009c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c96:	330c      	adds	r3, #12
 8009c98:	601a      	str	r2, [r3, #0]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8009c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ca0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009ca4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8009ca6:	4b0d      	ldr	r3, [pc, #52]	; (8009cdc <find_volume+0x6b4>)
 8009ca8:	881b      	ldrh	r3, [r3, #0]
 8009caa:	3301      	adds	r3, #1
 8009cac:	b29a      	uxth	r2, r3
 8009cae:	4b0b      	ldr	r3, [pc, #44]	; (8009cdc <find_volume+0x6b4>)
 8009cb0:	801a      	strh	r2, [r3, #0]
 8009cb2:	4b0a      	ldr	r3, [pc, #40]	; (8009cdc <find_volume+0x6b4>)
 8009cb4:	881a      	ldrh	r2, [r3, #0]
 8009cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cbc:	3306      	adds	r3, #6
 8009cbe:	801a      	strh	r2, [r3, #0]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8009cc0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009cc2:	f7fd fdd3 	bl	800786c <clear_lock>
#endif

	return FR_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3758      	adds	r7, #88	; 0x58
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}
 8009cd0:	ffffaa55 	.word	0xffffaa55
 8009cd4:	41615252 	.word	0x41615252
 8009cd8:	61417272 	.word	0x61417272
 8009cdc:	200000bc 	.word	0x200000bc

08009ce0 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b084      	sub	sp, #16
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d02d      	beq.n	8009d4e <validate+0x6e>
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d027      	beq.n	8009d4e <validate+0x6e>
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d01e      	beq.n	8009d4e <validate+0x6e>
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d1c:	3306      	adds	r3, #6
 8009d1e:	881a      	ldrh	r2, [r3, #0]
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d26:	3304      	adds	r3, #4
 8009d28:	881b      	ldrh	r3, [r3, #0]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d10f      	bne.n	8009d4e <validate+0x6e>
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f7fd fade 	bl	8007300 <disk_status>
 8009d44:	4603      	mov	r3, r0
 8009d46:	f003 0301 	and.w	r3, r3, #1
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d001      	beq.n	8009d52 <validate+0x72>
		return FR_INVALID_OBJECT;
 8009d4e:	2309      	movs	r3, #9
 8009d50:	e000      	b.n	8009d54 <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8009d52:	2300      	movs	r3, #0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3710      	adds	r7, #16
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b088      	sub	sp, #32
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	60f8      	str	r0, [r7, #12]
 8009d64:	60b9      	str	r1, [r7, #8]
 8009d66:	4613      	mov	r3, r2
 8009d68:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8009d6e:	f107 0310 	add.w	r3, r7, #16
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7ff fba5 	bl	80094c2 <get_ldnumber>
 8009d78:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009d7a:	69fb      	ldr	r3, [r7, #28]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	da01      	bge.n	8009d84 <f_mount+0x28>
 8009d80:	230b      	movs	r3, #11
 8009d82:	e02f      	b.n	8009de4 <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009d84:	4a19      	ldr	r2, [pc, #100]	; (8009dec <f_mount+0x90>)
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009d8c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009d8e:	69bb      	ldr	r3, [r7, #24]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d007      	beq.n	8009da4 <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 8009d94:	69b8      	ldr	r0, [r7, #24]
 8009d96:	f7fd fd69 	bl	800786c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009d9a:	69bb      	ldr	r3, [r7, #24]
 8009d9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009da0:	2200      	movs	r2, #0
 8009da2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d004      	beq.n	8009db4 <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009db0:	2200      	movs	r2, #0
 8009db2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	490d      	ldr	r1, [pc, #52]	; (8009dec <f_mount+0x90>)
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d002      	beq.n	8009dca <f_mount+0x6e>
 8009dc4:	79fb      	ldrb	r3, [r7, #7]
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d001      	beq.n	8009dce <f_mount+0x72>
 8009dca:	2300      	movs	r3, #0
 8009dcc:	e00a      	b.n	8009de4 <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8009dce:	f107 0108 	add.w	r1, r7, #8
 8009dd2:	f107 030c 	add.w	r3, r7, #12
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f7ff fc25 	bl	8009628 <find_volume>
 8009dde:	4603      	mov	r3, r0
 8009de0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3720      	adds	r7, #32
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}
 8009dec:	200000b8 	.word	0x200000b8

08009df0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	f5ad 5d82 	sub.w	sp, sp, #4160	; 0x1040
 8009df6:	b086      	sub	sp, #24
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	f107 0318 	add.w	r3, r7, #24
 8009dfe:	3b0c      	subs	r3, #12
 8009e00:	6018      	str	r0, [r3, #0]
 8009e02:	f107 0318 	add.w	r3, r7, #24
 8009e06:	3b10      	subs	r3, #16
 8009e08:	6019      	str	r1, [r3, #0]
 8009e0a:	f107 0318 	add.w	r3, r7, #24
 8009e0e:	3b11      	subs	r3, #17
 8009e10:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8009e12:	f107 0318 	add.w	r3, r7, #24
 8009e16:	3b0c      	subs	r3, #12
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d101      	bne.n	8009e22 <f_open+0x32>
 8009e1e:	2309      	movs	r3, #9
 8009e20:	e319      	b.n	800a456 <f_open+0x666>
	fp->fs = 0;			/* Clear file object */
 8009e22:	f107 0318 	add.w	r3, r7, #24
 8009e26:	3b0c      	subs	r3, #12
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e2e:	2200      	movs	r2, #0
 8009e30:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8009e32:	f107 0318 	add.w	r3, r7, #24
 8009e36:	3b11      	subs	r3, #17
 8009e38:	f107 0218 	add.w	r2, r7, #24
 8009e3c:	3a11      	subs	r2, #17
 8009e3e:	7812      	ldrb	r2, [r2, #0]
 8009e40:	f002 021f 	and.w	r2, r2, #31
 8009e44:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8009e46:	f107 0318 	add.w	r3, r7, #24
 8009e4a:	3b11      	subs	r3, #17
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	f023 0301 	bic.w	r3, r3, #1
 8009e52:	b2da      	uxtb	r2, r3
 8009e54:	f107 0118 	add.w	r1, r7, #24
 8009e58:	3910      	subs	r1, #16
 8009e5a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009e5e:	3b18      	subs	r3, #24
 8009e60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e64:	4618      	mov	r0, r3
 8009e66:	f7ff fbdf 	bl	8009628 <find_volume>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009e70:	f102 0217 	add.w	r2, r2, #23
 8009e74:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8009e76:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009e7a:	f103 0317 	add.w	r3, r3, #23
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	f040 82e3 	bne.w	800a44c <f_open+0x65c>
		INIT_BUF(dj);
 8009e86:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009e8a:	3b18      	subs	r3, #24
 8009e8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e90:	3318      	adds	r3, #24
 8009e92:	f107 0218 	add.w	r2, r7, #24
 8009e96:	3a04      	subs	r2, #4
 8009e98:	601a      	str	r2, [r3, #0]
 8009e9a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009e9e:	3b18      	subs	r3, #24
 8009ea0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009ea4:	4ad1      	ldr	r2, [pc, #836]	; (800a1ec <f_open+0x3fc>)
 8009ea6:	601a      	str	r2, [r3, #0]
		res = follow_path(&dj, path);	/* Follow the file path */
 8009ea8:	f107 0318 	add.w	r3, r7, #24
 8009eac:	3b10      	subs	r3, #16
 8009eae:	681a      	ldr	r2, [r3, #0]
 8009eb0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009eb4:	3b18      	subs	r3, #24
 8009eb6:	4611      	mov	r1, r2
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f7ff fa89 	bl	80093d0 <follow_path>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009ec4:	f102 0217 	add.w	r2, r2, #23
 8009ec8:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 8009eca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009ece:	3b18      	subs	r3, #24
 8009ed0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ed4:	3314      	adds	r3, #20
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009edc:	f102 0210 	add.w	r2, r2, #16
 8009ee0:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009ee2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009ee6:	f103 0317 	add.w	r3, r3, #23
 8009eea:	781b      	ldrb	r3, [r3, #0]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d126      	bne.n	8009f3e <f_open+0x14e>
			if (!dir)	/* Default directory itself */
 8009ef0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009ef4:	f103 0310 	add.w	r3, r3, #16
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d106      	bne.n	8009f0c <f_open+0x11c>
				res = FR_INVALID_NAME;
 8009efe:	2306      	movs	r3, #6
 8009f00:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009f04:	f102 0217 	add.w	r2, r2, #23
 8009f08:	7013      	strb	r3, [r2, #0]
 8009f0a:	e018      	b.n	8009f3e <f_open+0x14e>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009f0c:	f107 0318 	add.w	r3, r7, #24
 8009f10:	3b11      	subs	r3, #17
 8009f12:	781b      	ldrb	r3, [r3, #0]
 8009f14:	f023 0301 	bic.w	r3, r3, #1
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	bf14      	ite	ne
 8009f1c:	2301      	movne	r3, #1
 8009f1e:	2300      	moveq	r3, #0
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	461a      	mov	r2, r3
 8009f24:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009f28:	3b18      	subs	r3, #24
 8009f2a:	4611      	mov	r1, r2
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f7fd fb01 	bl	8007534 <chk_lock>
 8009f32:	4603      	mov	r3, r0
 8009f34:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009f38:	f102 0217 	add.w	r2, r2, #23
 8009f3c:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009f3e:	f107 0318 	add.w	r3, r7, #24
 8009f42:	3b11      	subs	r3, #17
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	f003 031c 	and.w	r3, r3, #28
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	f000 8150 	beq.w	800a1f0 <f_open+0x400>
			if (res != FR_OK) {					/* No file, create new */
 8009f50:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009f54:	f103 0317 	add.w	r3, r3, #23
 8009f58:	781b      	ldrb	r3, [r3, #0]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d030      	beq.n	8009fc0 <f_open+0x1d0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8009f5e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009f62:	f103 0317 	add.w	r3, r3, #23
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	2b04      	cmp	r3, #4
 8009f6a:	d112      	bne.n	8009f92 <f_open+0x1a2>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009f6c:	f7fd fb54 	bl	8007618 <enq_lock>
 8009f70:	4603      	mov	r3, r0
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d007      	beq.n	8009f86 <f_open+0x196>
 8009f76:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009f7a:	3b18      	subs	r3, #24
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f7fe ff35 	bl	8008dec <dir_register>
 8009f82:	4603      	mov	r3, r0
 8009f84:	e000      	b.n	8009f88 <f_open+0x198>
 8009f86:	2312      	movs	r3, #18
 8009f88:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009f8c:	f102 0217 	add.w	r2, r2, #23
 8009f90:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009f92:	f107 0318 	add.w	r3, r7, #24
 8009f96:	3b11      	subs	r3, #17
 8009f98:	f107 0218 	add.w	r2, r7, #24
 8009f9c:	3a11      	subs	r2, #17
 8009f9e:	7812      	ldrb	r2, [r2, #0]
 8009fa0:	f042 0208 	orr.w	r2, r2, #8
 8009fa4:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8009fa6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009faa:	3b18      	subs	r3, #24
 8009fac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fb0:	3314      	adds	r3, #20
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009fb8:	f102 0210 	add.w	r2, r2, #16
 8009fbc:	6013      	str	r3, [r2, #0]
 8009fbe:	e01f      	b.n	800a000 <f_open+0x210>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009fc0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009fc4:	f103 0310 	add.w	r3, r3, #16
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	330b      	adds	r3, #11
 8009fcc:	781b      	ldrb	r3, [r3, #0]
 8009fce:	f003 0311 	and.w	r3, r3, #17
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d006      	beq.n	8009fe4 <f_open+0x1f4>
					res = FR_DENIED;
 8009fd6:	2307      	movs	r3, #7
 8009fd8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009fdc:	f102 0217 	add.w	r2, r2, #23
 8009fe0:	7013      	strb	r3, [r2, #0]
 8009fe2:	e00d      	b.n	800a000 <f_open+0x210>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8009fe4:	f107 0318 	add.w	r3, r7, #24
 8009fe8:	3b11      	subs	r3, #17
 8009fea:	781b      	ldrb	r3, [r3, #0]
 8009fec:	f003 0304 	and.w	r3, r3, #4
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d005      	beq.n	800a000 <f_open+0x210>
						res = FR_EXIST;
 8009ff4:	2308      	movs	r3, #8
 8009ff6:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009ffa:	f102 0217 	add.w	r2, r2, #23
 8009ffe:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a000:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a004:	f103 0317 	add.w	r3, r3, #23
 800a008:	781b      	ldrb	r3, [r3, #0]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	f040 8122 	bne.w	800a254 <f_open+0x464>
 800a010:	f107 0318 	add.w	r3, r7, #24
 800a014:	3b11      	subs	r3, #17
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	f003 0308 	and.w	r3, r3, #8
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	f000 8119 	beq.w	800a254 <f_open+0x464>
				dw = GET_FATTIME();				/* Created time */
 800a022:	f7fd f90b 	bl	800723c <get_fattime>
 800a026:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a02a:	f103 030c 	add.w	r3, r3, #12
 800a02e:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 800a030:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a034:	f103 0310 	add.w	r3, r3, #16
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	330e      	adds	r3, #14
 800a03c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a040:	f102 020c 	add.w	r2, r2, #12
 800a044:	6812      	ldr	r2, [r2, #0]
 800a046:	b2d2      	uxtb	r2, r2
 800a048:	701a      	strb	r2, [r3, #0]
 800a04a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a04e:	f103 030c 	add.w	r3, r3, #12
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	b29b      	uxth	r3, r3
 800a056:	0a1b      	lsrs	r3, r3, #8
 800a058:	b29a      	uxth	r2, r3
 800a05a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a05e:	f103 0310 	add.w	r3, r3, #16
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	330f      	adds	r3, #15
 800a066:	b2d2      	uxtb	r2, r2
 800a068:	701a      	strb	r2, [r3, #0]
 800a06a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a06e:	f103 030c 	add.w	r3, r3, #12
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	0c1a      	lsrs	r2, r3, #16
 800a076:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a07a:	f103 0310 	add.w	r3, r3, #16
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	3310      	adds	r3, #16
 800a082:	b2d2      	uxtb	r2, r2
 800a084:	701a      	strb	r2, [r3, #0]
 800a086:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a08a:	f103 030c 	add.w	r3, r3, #12
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	0e1a      	lsrs	r2, r3, #24
 800a092:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a096:	f103 0310 	add.w	r3, r3, #16
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	3311      	adds	r3, #17
 800a09e:	b2d2      	uxtb	r2, r2
 800a0a0:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800a0a2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a0a6:	f103 0310 	add.w	r3, r3, #16
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	330b      	adds	r3, #11
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800a0b2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a0b6:	f103 0310 	add.w	r3, r3, #16
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	331c      	adds	r3, #28
 800a0be:	2200      	movs	r2, #0
 800a0c0:	701a      	strb	r2, [r3, #0]
 800a0c2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a0c6:	f103 0310 	add.w	r3, r3, #16
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	331d      	adds	r3, #29
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	701a      	strb	r2, [r3, #0]
 800a0d2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a0d6:	f103 0310 	add.w	r3, r3, #16
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	331e      	adds	r3, #30
 800a0de:	2200      	movs	r2, #0
 800a0e0:	701a      	strb	r2, [r3, #0]
 800a0e2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a0e6:	f103 0310 	add.w	r3, r3, #16
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	331f      	adds	r3, #31
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800a0f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a0f6:	3b18      	subs	r3, #24
 800a0f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a102:	f102 0210 	add.w	r2, r2, #16
 800a106:	6811      	ldr	r1, [r2, #0]
 800a108:	4618      	mov	r0, r3
 800a10a:	f7fe fbae 	bl	800886a <ld_clust>
 800a10e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a112:	f103 0308 	add.w	r3, r3, #8
 800a116:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 800a118:	2100      	movs	r1, #0
 800a11a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a11e:	f103 0310 	add.w	r3, r3, #16
 800a122:	6818      	ldr	r0, [r3, #0]
 800a124:	f7fe fbd0 	bl	80088c8 <st_clust>
				dj.fs->wflag = 1;
 800a128:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a12c:	3b18      	subs	r3, #24
 800a12e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a138:	3304      	adds	r3, #4
 800a13a:	2201      	movs	r2, #1
 800a13c:	701a      	strb	r2, [r3, #0]
				if (cl) {						/* Remove the cluster chain if exist */
 800a13e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a142:	f103 0308 	add.w	r3, r3, #8
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	f000 8083 	beq.w	800a254 <f_open+0x464>
					dw = dj.fs->winsect;
 800a14e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a152:	3b18      	subs	r3, #24
 800a154:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a15e:	330c      	adds	r3, #12
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a166:	f102 020c 	add.w	r2, r2, #12
 800a16a:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 800a16c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a170:	3b18      	subs	r3, #24
 800a172:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a17c:	f102 0208 	add.w	r2, r2, #8
 800a180:	6811      	ldr	r1, [r2, #0]
 800a182:	4618      	mov	r0, r3
 800a184:	f7fd ff86 	bl	8008094 <remove_chain>
 800a188:	4603      	mov	r3, r0
 800a18a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a18e:	f102 0217 	add.w	r2, r2, #23
 800a192:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 800a194:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a198:	f103 0317 	add.w	r3, r3, #23
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d158      	bne.n	800a254 <f_open+0x464>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800a1a2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a1a6:	3b18      	subs	r3, #24
 800a1a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a1b2:	f102 0208 	add.w	r2, r2, #8
 800a1b6:	6812      	ldr	r2, [r2, #0]
 800a1b8:	3a01      	subs	r2, #1
 800a1ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1be:	330c      	adds	r3, #12
 800a1c0:	601a      	str	r2, [r3, #0]
						res = move_window(dj.fs, dw);
 800a1c2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a1c6:	3b18      	subs	r3, #24
 800a1c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a1d2:	f102 020c 	add.w	r2, r2, #12
 800a1d6:	6811      	ldr	r1, [r2, #0]
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f7fd fbcb 	bl	8007974 <move_window>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a1e4:	f102 0217 	add.w	r2, r2, #23
 800a1e8:	7013      	strb	r3, [r2, #0]
 800a1ea:	e033      	b.n	800a254 <f_open+0x464>
 800a1ec:	200000d8 	.word	0x200000d8
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800a1f0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a1f4:	f103 0317 	add.w	r3, r3, #23
 800a1f8:	781b      	ldrb	r3, [r3, #0]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d12a      	bne.n	800a254 <f_open+0x464>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800a1fe:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a202:	f103 0310 	add.w	r3, r3, #16
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	330b      	adds	r3, #11
 800a20a:	781b      	ldrb	r3, [r3, #0]
 800a20c:	f003 0310 	and.w	r3, r3, #16
 800a210:	2b00      	cmp	r3, #0
 800a212:	d006      	beq.n	800a222 <f_open+0x432>
					res = FR_NO_FILE;
 800a214:	2304      	movs	r3, #4
 800a216:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a21a:	f102 0217 	add.w	r2, r2, #23
 800a21e:	7013      	strb	r3, [r2, #0]
 800a220:	e018      	b.n	800a254 <f_open+0x464>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800a222:	f107 0318 	add.w	r3, r7, #24
 800a226:	3b11      	subs	r3, #17
 800a228:	781b      	ldrb	r3, [r3, #0]
 800a22a:	f003 0302 	and.w	r3, r3, #2
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d010      	beq.n	800a254 <f_open+0x464>
 800a232:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a236:	f103 0310 	add.w	r3, r3, #16
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	330b      	adds	r3, #11
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	f003 0301 	and.w	r3, r3, #1
 800a244:	2b00      	cmp	r3, #0
 800a246:	d005      	beq.n	800a254 <f_open+0x464>
						res = FR_DENIED;
 800a248:	2307      	movs	r3, #7
 800a24a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a24e:	f102 0217 	add.w	r2, r2, #23
 800a252:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 800a254:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a258:	f103 0317 	add.w	r3, r3, #23
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d15b      	bne.n	800a31a <f_open+0x52a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a262:	f107 0318 	add.w	r3, r7, #24
 800a266:	3b11      	subs	r3, #17
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	f003 0308 	and.w	r3, r3, #8
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d009      	beq.n	800a286 <f_open+0x496>
				mode |= FA__WRITTEN;
 800a272:	f107 0318 	add.w	r3, r7, #24
 800a276:	3b11      	subs	r3, #17
 800a278:	f107 0218 	add.w	r2, r7, #24
 800a27c:	3a11      	subs	r2, #17
 800a27e:	7812      	ldrb	r2, [r2, #0]
 800a280:	f042 0220 	orr.w	r2, r2, #32
 800a284:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800a286:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a28a:	3b18      	subs	r3, #24
 800a28c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a296:	330c      	adds	r3, #12
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	f107 0318 	add.w	r3, r7, #24
 800a29e:	3b0c      	subs	r3, #12
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a2a6:	331c      	adds	r3, #28
 800a2a8:	601a      	str	r2, [r3, #0]
			fp->dir_ptr = dir;
 800a2aa:	f107 0318 	add.w	r3, r7, #24
 800a2ae:	3b0c      	subs	r3, #12
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a2b6:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a2ba:	f102 0210 	add.w	r2, r2, #16
 800a2be:	6812      	ldr	r2, [r2, #0]
 800a2c0:	601a      	str	r2, [r3, #0]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a2c2:	f107 0318 	add.w	r3, r7, #24
 800a2c6:	3b11      	subs	r3, #17
 800a2c8:	781b      	ldrb	r3, [r3, #0]
 800a2ca:	f023 0301 	bic.w	r3, r3, #1
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	bf14      	ite	ne
 800a2d2:	2301      	movne	r3, #1
 800a2d4:	2300      	moveq	r3, #0
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	461a      	mov	r2, r3
 800a2da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a2de:	3b18      	subs	r3, #24
 800a2e0:	4611      	mov	r1, r2
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7fd f9bc 	bl	8007660 <inc_lock>
 800a2e8:	4602      	mov	r2, r0
 800a2ea:	f107 0318 	add.w	r3, r7, #24
 800a2ee:	3b0c      	subs	r3, #12
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a2f6:	3308      	adds	r3, #8
 800a2f8:	601a      	str	r2, [r3, #0]
			if (!fp->lockid) res = FR_INT_ERR;
 800a2fa:	f107 0318 	add.w	r3, r7, #24
 800a2fe:	3b0c      	subs	r3, #12
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a306:	3308      	adds	r3, #8
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d105      	bne.n	800a31a <f_open+0x52a>
 800a30e:	2302      	movs	r3, #2
 800a310:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a314:	f102 0217 	add.w	r2, r2, #23
 800a318:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800a31a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a31e:	f103 0317 	add.w	r3, r3, #23
 800a322:	781b      	ldrb	r3, [r3, #0]
 800a324:	2b00      	cmp	r3, #0
 800a326:	f040 8091 	bne.w	800a44c <f_open+0x65c>
			fp->flag = mode;					/* File access mode */
 800a32a:	f107 0318 	add.w	r3, r7, #24
 800a32e:	3b0c      	subs	r3, #12
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a336:	3306      	adds	r3, #6
 800a338:	f107 0218 	add.w	r2, r7, #24
 800a33c:	3a11      	subs	r2, #17
 800a33e:	7812      	ldrb	r2, [r2, #0]
 800a340:	701a      	strb	r2, [r3, #0]
			fp->err = 0;						/* Clear error flag */
 800a342:	f107 0318 	add.w	r3, r7, #24
 800a346:	3b0c      	subs	r3, #12
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a34e:	3307      	adds	r3, #7
 800a350:	2200      	movs	r2, #0
 800a352:	701a      	strb	r2, [r3, #0]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800a354:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a358:	3b18      	subs	r3, #24
 800a35a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a364:	f102 0210 	add.w	r2, r2, #16
 800a368:	6811      	ldr	r1, [r2, #0]
 800a36a:	4618      	mov	r0, r3
 800a36c:	f7fe fa7d 	bl	800886a <ld_clust>
 800a370:	4602      	mov	r2, r0
 800a372:	f107 0318 	add.w	r3, r7, #24
 800a376:	3b0c      	subs	r3, #12
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a37e:	3310      	adds	r3, #16
 800a380:	601a      	str	r2, [r3, #0]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800a382:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a386:	f103 0310 	add.w	r3, r3, #16
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	331f      	adds	r3, #31
 800a38e:	781b      	ldrb	r3, [r3, #0]
 800a390:	061a      	lsls	r2, r3, #24
 800a392:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a396:	f103 0310 	add.w	r3, r3, #16
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	331e      	adds	r3, #30
 800a39e:	781b      	ldrb	r3, [r3, #0]
 800a3a0:	041b      	lsls	r3, r3, #16
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a3a8:	f102 0210 	add.w	r2, r2, #16
 800a3ac:	6812      	ldr	r2, [r2, #0]
 800a3ae:	321d      	adds	r2, #29
 800a3b0:	7812      	ldrb	r2, [r2, #0]
 800a3b2:	0212      	lsls	r2, r2, #8
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800a3ba:	f102 0210 	add.w	r2, r2, #16
 800a3be:	6812      	ldr	r2, [r2, #0]
 800a3c0:	321c      	adds	r2, #28
 800a3c2:	7812      	ldrb	r2, [r2, #0]
 800a3c4:	431a      	orrs	r2, r3
 800a3c6:	f107 0318 	add.w	r3, r7, #24
 800a3ca:	3b0c      	subs	r3, #12
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3d2:	330c      	adds	r3, #12
 800a3d4:	601a      	str	r2, [r3, #0]
			fp->fptr = 0;						/* File pointer */
 800a3d6:	f107 0318 	add.w	r3, r7, #24
 800a3da:	3b0c      	subs	r3, #12
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3e2:	3308      	adds	r3, #8
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	601a      	str	r2, [r3, #0]
			fp->dsect = 0;
 800a3e8:	f107 0318 	add.w	r3, r7, #24
 800a3ec:	3b0c      	subs	r3, #12
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3f4:	3318      	adds	r3, #24
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	601a      	str	r2, [r3, #0]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800a3fa:	f107 0318 	add.w	r3, r7, #24
 800a3fe:	3b0c      	subs	r3, #12
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a406:	3304      	adds	r3, #4
 800a408:	2200      	movs	r2, #0
 800a40a:	601a      	str	r2, [r3, #0]
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800a40c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a410:	3b18      	subs	r3, #24
 800a412:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a416:	681a      	ldr	r2, [r3, #0]
 800a418:	f107 0318 	add.w	r3, r7, #24
 800a41c:	3b0c      	subs	r3, #12
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a424:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 800a426:	f107 0318 	add.w	r3, r7, #24
 800a42a:	3b0c      	subs	r3, #12
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a438:	3306      	adds	r3, #6
 800a43a:	881a      	ldrh	r2, [r3, #0]
 800a43c:	f107 0318 	add.w	r3, r7, #24
 800a440:	3b0c      	subs	r3, #12
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a448:	3304      	adds	r3, #4
 800a44a:	801a      	strh	r2, [r3, #0]
		}
	}

	LEAVE_FF(dj.fs, res);
 800a44c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800a450:	f103 0317 	add.w	r3, r3, #23
 800a454:	781b      	ldrb	r3, [r3, #0]
}
 800a456:	4618      	mov	r0, r3
 800a458:	f507 5782 	add.w	r7, r7, #4160	; 0x1040
 800a45c:	3718      	adds	r7, #24
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop

0800a464 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b08c      	sub	sp, #48	; 0x30
 800a468:	af00      	add	r7, sp, #0
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	607a      	str	r2, [r7, #4]
 800a470:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	2200      	movs	r2, #0
 800a47a:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 800a47c:	68f8      	ldr	r0, [r7, #12]
 800a47e:	f7ff fc2f 	bl	8009ce0 <validate>
 800a482:	4603      	mov	r3, r0
 800a484:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800a486:	7ffb      	ldrb	r3, [r7, #31]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d001      	beq.n	800a490 <f_read+0x2c>
 800a48c:	7ffb      	ldrb	r3, [r7, #31]
 800a48e:	e1fb      	b.n	800a888 <f_read+0x424>
	if (fp->err)								/* Check error */
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a496:	3307      	adds	r3, #7
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d005      	beq.n	800a4aa <f_read+0x46>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4a4:	3307      	adds	r3, #7
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	e1ee      	b.n	800a888 <f_read+0x424>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4b0:	3306      	adds	r3, #6
 800a4b2:	781b      	ldrb	r3, [r3, #0]
 800a4b4:	f003 0301 	and.w	r3, r3, #1
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d101      	bne.n	800a4c0 <f_read+0x5c>
		LEAVE_FF(fp->fs, FR_DENIED);
 800a4bc:	2307      	movs	r3, #7
 800a4be:	e1e3      	b.n	800a888 <f_read+0x424>
	remain = fp->fsize - fp->fptr;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4c6:	330c      	adds	r3, #12
 800a4c8:	681a      	ldr	r2, [r3, #0]
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4d0:	3308      	adds	r3, #8
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	1ad3      	subs	r3, r2, r3
 800a4d6:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	69bb      	ldr	r3, [r7, #24]
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	f240 81ce 	bls.w	800a87e <f_read+0x41a>
 800a4e2:	69bb      	ldr	r3, [r7, #24]
 800a4e4:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800a4e6:	e1ca      	b.n	800a87e <f_read+0x41a>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4ee:	3308      	adds	r3, #8
 800a4f0:	681a      	ldr	r2, [r3, #0]
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4fe:	330a      	adds	r3, #10
 800a500:	881b      	ldrh	r3, [r3, #0]
 800a502:	fbb2 f1f3 	udiv	r1, r2, r3
 800a506:	fb03 f301 	mul.w	r3, r3, r1
 800a50a:	1ad3      	subs	r3, r2, r3
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	f040 8160 	bne.w	800a7d2 <f_read+0x36e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a518:	3308      	adds	r3, #8
 800a51a:	681a      	ldr	r2, [r3, #0]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a528:	330a      	adds	r3, #10
 800a52a:	881b      	ldrh	r3, [r3, #0]
 800a52c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a530:	b2da      	uxtb	r2, r3
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a53e:	3302      	adds	r3, #2
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	3b01      	subs	r3, #1
 800a544:	b2db      	uxtb	r3, r3
 800a546:	4013      	ands	r3, r2
 800a548:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 800a54a:	7dfb      	ldrb	r3, [r7, #23]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d14a      	bne.n	800a5e6 <f_read+0x182>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a556:	3308      	adds	r3, #8
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d106      	bne.n	800a56c <f_read+0x108>
					clst = fp->sclust;			/* Follow from the origin */
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a564:	3310      	adds	r3, #16
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a56a:	e01f      	b.n	800a5ac <f_read+0x148>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a572:	3304      	adds	r3, #4
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d00a      	beq.n	800a590 <f_read+0x12c>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a580:	3308      	adds	r3, #8
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	4619      	mov	r1, r3
 800a586:	68f8      	ldr	r0, [r7, #12]
 800a588:	f7fd fe9d 	bl	80082c6 <clmt_clust>
 800a58c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a58e:	e00d      	b.n	800a5ac <f_read+0x148>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a596:	681a      	ldr	r2, [r3, #0]
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a59e:	3314      	adds	r3, #20
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	4619      	mov	r1, r3
 800a5a4:	4610      	mov	r0, r2
 800a5a6:	f7fd fb10 	bl	8007bca <get_fat>
 800a5aa:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 800a5ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ae:	2b01      	cmp	r3, #1
 800a5b0:	d807      	bhi.n	800a5c2 <f_read+0x15e>
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5b8:	3307      	adds	r3, #7
 800a5ba:	2202      	movs	r2, #2
 800a5bc:	701a      	strb	r2, [r3, #0]
 800a5be:	2302      	movs	r3, #2
 800a5c0:	e162      	b.n	800a888 <f_read+0x424>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800a5c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5c8:	d107      	bne.n	800a5da <f_read+0x176>
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5d0:	3307      	adds	r3, #7
 800a5d2:	2201      	movs	r2, #1
 800a5d4:	701a      	strb	r2, [r3, #0]
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	e156      	b.n	800a888 <f_read+0x424>
				fp->clust = clst;				/* Update current cluster */
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5e0:	3314      	adds	r3, #20
 800a5e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a5e4:	601a      	str	r2, [r3, #0]
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5ec:	681a      	ldr	r2, [r3, #0]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5f4:	3314      	adds	r3, #20
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	4619      	mov	r1, r3
 800a5fa:	4610      	mov	r0, r2
 800a5fc:	f7fd fabd 	bl	8007b7a <clust2sect>
 800a600:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d107      	bne.n	800a618 <f_read+0x1b4>
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a60e:	3307      	adds	r3, #7
 800a610:	2202      	movs	r2, #2
 800a612:	701a      	strb	r2, [r3, #0]
 800a614:	2302      	movs	r3, #2
 800a616:	e137      	b.n	800a888 <f_read+0x424>
			sect += csect;
 800a618:	7dfb      	ldrb	r3, [r7, #23]
 800a61a:	693a      	ldr	r2, [r7, #16]
 800a61c:	4413      	add	r3, r2
 800a61e:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a62c:	330a      	adds	r3, #10
 800a62e:	881b      	ldrh	r3, [r3, #0]
 800a630:	461a      	mov	r2, r3
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	fbb3 f3f2 	udiv	r3, r3, r2
 800a638:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 800a63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d070      	beq.n	800a722 <f_read+0x2be>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800a640:	7dfa      	ldrb	r2, [r7, #23]
 800a642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a644:	441a      	add	r2, r3
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a652:	3302      	adds	r3, #2
 800a654:	781b      	ldrb	r3, [r3, #0]
 800a656:	429a      	cmp	r2, r3
 800a658:	d90b      	bls.n	800a672 <f_read+0x20e>
					cc = fp->fs->csize - csect;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a666:	3302      	adds	r3, #2
 800a668:	781b      	ldrb	r3, [r3, #0]
 800a66a:	461a      	mov	r2, r3
 800a66c:	7dfb      	ldrb	r3, [r7, #23]
 800a66e:	1ad3      	subs	r3, r2, r3
 800a670:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a67e:	3301      	adds	r3, #1
 800a680:	7818      	ldrb	r0, [r3, #0]
 800a682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a684:	693a      	ldr	r2, [r7, #16]
 800a686:	6a39      	ldr	r1, [r7, #32]
 800a688:	f7fc fe7a 	bl	8007380 <disk_read>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d007      	beq.n	800a6a2 <f_read+0x23e>
					ABORT(fp->fs, FR_DISK_ERR);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a698:	3307      	adds	r3, #7
 800a69a:	2201      	movs	r2, #1
 800a69c:	701a      	strb	r2, [r3, #0]
 800a69e:	2301      	movs	r3, #1
 800a6a0:	e0f2      	b.n	800a888 <f_read+0x424>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6a8:	3306      	adds	r3, #6
 800a6aa:	781b      	ldrb	r3, [r3, #0]
 800a6ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d028      	beq.n	800a706 <f_read+0x2a2>
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6ba:	3318      	adds	r3, #24
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	1ad3      	subs	r3, r2, r3
 800a6c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d91e      	bls.n	800a706 <f_read+0x2a2>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6ce:	3318      	adds	r3, #24
 800a6d0:	681a      	ldr	r2, [r3, #0]
 800a6d2:	693b      	ldr	r3, [r7, #16]
 800a6d4:	1ad2      	subs	r2, r2, r3
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6e2:	330a      	adds	r3, #10
 800a6e4:	881b      	ldrh	r3, [r3, #0]
 800a6e6:	fb03 f302 	mul.w	r3, r3, r2
 800a6ea:	6a3a      	ldr	r2, [r7, #32]
 800a6ec:	18d0      	adds	r0, r2, r3
 800a6ee:	68f9      	ldr	r1, [r7, #12]
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6fc:	330a      	adds	r3, #10
 800a6fe:	881b      	ldrh	r3, [r3, #0]
 800a700:	461a      	mov	r2, r3
 800a702:	f7fc fe9b 	bl	800743c <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a712:	330a      	adds	r3, #10
 800a714:	881b      	ldrh	r3, [r3, #0]
 800a716:	461a      	mov	r2, r3
 800a718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71a:	fb02 f303 	mul.w	r3, r2, r3
 800a71e:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 800a720:	e093      	b.n	800a84a <f_read+0x3e6>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a728:	3318      	adds	r3, #24
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	693a      	ldr	r2, [r7, #16]
 800a72e:	429a      	cmp	r2, r3
 800a730:	d049      	beq.n	800a7c6 <f_read+0x362>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a738:	3306      	adds	r3, #6
 800a73a:	781b      	ldrb	r3, [r3, #0]
 800a73c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a740:	2b00      	cmp	r3, #0
 800a742:	d028      	beq.n	800a796 <f_read+0x332>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a750:	3301      	adds	r3, #1
 800a752:	7818      	ldrb	r0, [r3, #0]
 800a754:	68f9      	ldr	r1, [r7, #12]
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a75c:	3318      	adds	r3, #24
 800a75e:	681a      	ldr	r2, [r3, #0]
 800a760:	2301      	movs	r3, #1
 800a762:	f7fc fe2d 	bl	80073c0 <disk_write>
 800a766:	4603      	mov	r3, r0
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d007      	beq.n	800a77c <f_read+0x318>
						ABORT(fp->fs, FR_DISK_ERR);
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a772:	3307      	adds	r3, #7
 800a774:	2201      	movs	r2, #1
 800a776:	701a      	strb	r2, [r3, #0]
 800a778:	2301      	movs	r3, #1
 800a77a:	e085      	b.n	800a888 <f_read+0x424>
					fp->flag &= ~FA__DIRTY;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a782:	3306      	adds	r3, #6
 800a784:	781b      	ldrb	r3, [r3, #0]
 800a786:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a78a:	b2da      	uxtb	r2, r3
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a792:	3306      	adds	r3, #6
 800a794:	701a      	strb	r2, [r3, #0]
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	7818      	ldrb	r0, [r3, #0]
 800a7a6:	68f9      	ldr	r1, [r7, #12]
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	693a      	ldr	r2, [r7, #16]
 800a7ac:	f7fc fde8 	bl	8007380 <disk_read>
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d007      	beq.n	800a7c6 <f_read+0x362>
					ABORT(fp->fs, FR_DISK_ERR);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7bc:	3307      	adds	r3, #7
 800a7be:	2201      	movs	r2, #1
 800a7c0:	701a      	strb	r2, [r3, #0]
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e060      	b.n	800a888 <f_read+0x424>
			}
#endif
			fp->dsect = sect;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7cc:	3318      	adds	r3, #24
 800a7ce:	693a      	ldr	r2, [r7, #16]
 800a7d0:	601a      	str	r2, [r3, #0]
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7de:	330a      	adds	r3, #10
 800a7e0:	881b      	ldrh	r3, [r3, #0]
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7ea:	3308      	adds	r3, #8
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7fa:	330a      	adds	r3, #10
 800a7fc:	881b      	ldrh	r3, [r3, #0]
 800a7fe:	fbb2 f1f3 	udiv	r1, r2, r3
 800a802:	fb03 f301 	mul.w	r3, r3, r1
 800a806:	1ad3      	subs	r3, r2, r3
 800a808:	1ac3      	subs	r3, r0, r3
 800a80a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 800a80c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	429a      	cmp	r2, r3
 800a812:	d901      	bls.n	800a818 <f_read+0x3b4>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a81e:	3308      	adds	r3, #8
 800a820:	681a      	ldr	r2, [r3, #0]
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a82e:	330a      	adds	r3, #10
 800a830:	881b      	ldrh	r3, [r3, #0]
 800a832:	fbb2 f1f3 	udiv	r1, r2, r3
 800a836:	fb03 f301 	mul.w	r3, r3, r1
 800a83a:	1ad3      	subs	r3, r2, r3
 800a83c:	68fa      	ldr	r2, [r7, #12]
 800a83e:	4413      	add	r3, r2
 800a840:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a842:	4619      	mov	r1, r3
 800a844:	6a38      	ldr	r0, [r7, #32]
 800a846:	f7fc fdf9 	bl	800743c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800a84a:	6a3a      	ldr	r2, [r7, #32]
 800a84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a84e:	4413      	add	r3, r2
 800a850:	623b      	str	r3, [r7, #32]
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a858:	3308      	adds	r3, #8
 800a85a:	681a      	ldr	r2, [r3, #0]
 800a85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a85e:	441a      	add	r2, r3
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a866:	3308      	adds	r3, #8
 800a868:	601a      	str	r2, [r3, #0]
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	681a      	ldr	r2, [r3, #0]
 800a86e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a870:	441a      	add	r2, r3
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	601a      	str	r2, [r3, #0]
 800a876:	687a      	ldr	r2, [r7, #4]
 800a878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a87a:	1ad3      	subs	r3, r2, r3
 800a87c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2b00      	cmp	r3, #0
 800a882:	f47f ae31 	bne.w	800a4e8 <f_read+0x84>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 800a886:	2300      	movs	r3, #0
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3730      	adds	r7, #48	; 0x30
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}

0800a890 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b08a      	sub	sp, #40	; 0x28
 800a894:	af00      	add	r7, sp, #0
 800a896:	60f8      	str	r0, [r7, #12]
 800a898:	60b9      	str	r1, [r7, #8]
 800a89a:	607a      	str	r2, [r7, #4]
 800a89c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 800a8a8:	68f8      	ldr	r0, [r7, #12]
 800a8aa:	f7ff fa19 	bl	8009ce0 <validate>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800a8b2:	7dfb      	ldrb	r3, [r7, #23]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d001      	beq.n	800a8bc <f_write+0x2c>
 800a8b8:	7dfb      	ldrb	r3, [r7, #23]
 800a8ba:	e258      	b.n	800ad6e <f_write+0x4de>
	if (fp->err)							/* Check error */
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a8c2:	3307      	adds	r3, #7
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d005      	beq.n	800a8d6 <f_write+0x46>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a8d0:	3307      	adds	r3, #7
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	e24b      	b.n	800ad6e <f_write+0x4de>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a8dc:	3306      	adds	r3, #6
 800a8de:	781b      	ldrb	r3, [r3, #0]
 800a8e0:	f003 0302 	and.w	r3, r3, #2
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d101      	bne.n	800a8ec <f_write+0x5c>
		LEAVE_FF(fp->fs, FR_DENIED);
 800a8e8:	2307      	movs	r3, #7
 800a8ea:	e240      	b.n	800ad6e <f_write+0x4de>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a8f2:	3308      	adds	r3, #8
 800a8f4:	681a      	ldr	r2, [r3, #0]
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	441a      	add	r2, r3
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a900:	3308      	adds	r3, #8
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	429a      	cmp	r2, r3
 800a906:	f080 8208 	bcs.w	800ad1a <f_write+0x48a>
 800a90a:	2300      	movs	r3, #0
 800a90c:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800a90e:	e204      	b.n	800ad1a <f_write+0x48a>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a916:	3308      	adds	r3, #8
 800a918:	681a      	ldr	r2, [r3, #0]
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a926:	330a      	adds	r3, #10
 800a928:	881b      	ldrh	r3, [r3, #0]
 800a92a:	fbb2 f1f3 	udiv	r1, r2, r3
 800a92e:	fb03 f301 	mul.w	r3, r3, r1
 800a932:	1ad3      	subs	r3, r2, r3
 800a934:	2b00      	cmp	r3, #0
 800a936:	f040 818d 	bne.w	800ac54 <f_write+0x3c4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a940:	3308      	adds	r3, #8
 800a942:	681a      	ldr	r2, [r3, #0]
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a950:	330a      	adds	r3, #10
 800a952:	881b      	ldrh	r3, [r3, #0]
 800a954:	fbb2 f3f3 	udiv	r3, r2, r3
 800a958:	b2da      	uxtb	r2, r3
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a966:	3302      	adds	r3, #2
 800a968:	781b      	ldrb	r3, [r3, #0]
 800a96a:	3b01      	subs	r3, #1
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	4013      	ands	r3, r2
 800a970:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800a972:	7dbb      	ldrb	r3, [r7, #22]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d167      	bne.n	800aa48 <f_write+0x1b8>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a97e:	3308      	adds	r3, #8
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d112      	bne.n	800a9ac <f_write+0x11c>
					clst = fp->sclust;		/* Follow from the origin */
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a98c:	3310      	adds	r3, #16
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800a992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a994:	2b00      	cmp	r3, #0
 800a996:	d129      	bne.n	800a9ec <f_write+0x15c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	2100      	movs	r1, #0
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f7fd fbde 	bl	8008164 <create_chain>
 800a9a8:	6278      	str	r0, [r7, #36]	; 0x24
 800a9aa:	e01f      	b.n	800a9ec <f_write+0x15c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a9b2:	3304      	adds	r3, #4
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d00a      	beq.n	800a9d0 <f_write+0x140>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9c0:	3308      	adds	r3, #8
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	4619      	mov	r1, r3
 800a9c6:	68f8      	ldr	r0, [r7, #12]
 800a9c8:	f7fd fc7d 	bl	80082c6 <clmt_clust>
 800a9cc:	6278      	str	r0, [r7, #36]	; 0x24
 800a9ce:	e00d      	b.n	800a9ec <f_write+0x15c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9d6:	681a      	ldr	r2, [r3, #0]
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9de:	3314      	adds	r3, #20
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	4610      	mov	r0, r2
 800a9e6:	f7fd fbbd 	bl	8008164 <create_chain>
 800a9ea:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	f000 8198 	beq.w	800ad24 <f_write+0x494>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800a9f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9f6:	2b01      	cmp	r3, #1
 800a9f8:	d107      	bne.n	800aa0a <f_write+0x17a>
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa00:	3307      	adds	r3, #7
 800aa02:	2202      	movs	r2, #2
 800aa04:	701a      	strb	r2, [r3, #0]
 800aa06:	2302      	movs	r3, #2
 800aa08:	e1b1      	b.n	800ad6e <f_write+0x4de>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800aa0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa10:	d107      	bne.n	800aa22 <f_write+0x192>
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa18:	3307      	adds	r3, #7
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	701a      	strb	r2, [r3, #0]
 800aa1e:	2301      	movs	r3, #1
 800aa20:	e1a5      	b.n	800ad6e <f_write+0x4de>
				fp->clust = clst;			/* Update current cluster */
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa28:	3314      	adds	r3, #20
 800aa2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa2c:	601a      	str	r2, [r3, #0]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa34:	3310      	adds	r3, #16
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d105      	bne.n	800aa48 <f_write+0x1b8>
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa42:	3310      	adds	r3, #16
 800aa44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa46:	601a      	str	r2, [r3, #0]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa4e:	3306      	adds	r3, #6
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d028      	beq.n	800aaac <f_write+0x21c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa66:	3301      	adds	r3, #1
 800aa68:	7818      	ldrb	r0, [r3, #0]
 800aa6a:	68f9      	ldr	r1, [r7, #12]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa72:	3318      	adds	r3, #24
 800aa74:	681a      	ldr	r2, [r3, #0]
 800aa76:	2301      	movs	r3, #1
 800aa78:	f7fc fca2 	bl	80073c0 <disk_write>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d007      	beq.n	800aa92 <f_write+0x202>
					ABORT(fp->fs, FR_DISK_ERR);
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa88:	3307      	adds	r3, #7
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	701a      	strb	r2, [r3, #0]
 800aa8e:	2301      	movs	r3, #1
 800aa90:	e16d      	b.n	800ad6e <f_write+0x4de>
				fp->flag &= ~FA__DIRTY;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa98:	3306      	adds	r3, #6
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aaa0:	b2da      	uxtb	r2, r3
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aaa8:	3306      	adds	r3, #6
 800aaaa:	701a      	strb	r2, [r3, #0]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aaba:	3314      	adds	r3, #20
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	4619      	mov	r1, r3
 800aac0:	4610      	mov	r0, r2
 800aac2:	f7fd f85a 	bl	8007b7a <clust2sect>
 800aac6:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800aac8:	693b      	ldr	r3, [r7, #16]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d107      	bne.n	800aade <f_write+0x24e>
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aad4:	3307      	adds	r3, #7
 800aad6:	2202      	movs	r2, #2
 800aad8:	701a      	strb	r2, [r3, #0]
 800aada:	2302      	movs	r3, #2
 800aadc:	e147      	b.n	800ad6e <f_write+0x4de>
			sect += csect;
 800aade:	7dbb      	ldrb	r3, [r7, #22]
 800aae0:	693a      	ldr	r2, [r7, #16]
 800aae2:	4413      	add	r3, r2
 800aae4:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aaf2:	330a      	adds	r3, #10
 800aaf4:	881b      	ldrh	r3, [r3, #0]
 800aaf6:	461a      	mov	r2, r3
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	fbb3 f3f2 	udiv	r3, r3, r2
 800aafe:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ab00:	69fb      	ldr	r3, [r7, #28]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d074      	beq.n	800abf0 <f_write+0x360>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800ab06:	7dba      	ldrb	r2, [r7, #22]
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	441a      	add	r2, r3
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab18:	3302      	adds	r3, #2
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d90b      	bls.n	800ab38 <f_write+0x2a8>
					cc = fp->fs->csize - csect;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab2c:	3302      	adds	r3, #2
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	461a      	mov	r2, r3
 800ab32:	7dbb      	ldrb	r3, [r7, #22]
 800ab34:	1ad3      	subs	r3, r2, r3
 800ab36:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab44:	3301      	adds	r3, #1
 800ab46:	7818      	ldrb	r0, [r3, #0]
 800ab48:	69fb      	ldr	r3, [r7, #28]
 800ab4a:	693a      	ldr	r2, [r7, #16]
 800ab4c:	69b9      	ldr	r1, [r7, #24]
 800ab4e:	f7fc fc37 	bl	80073c0 <disk_write>
 800ab52:	4603      	mov	r3, r0
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d007      	beq.n	800ab68 <f_write+0x2d8>
					ABORT(fp->fs, FR_DISK_ERR);
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab5e:	3307      	adds	r3, #7
 800ab60:	2201      	movs	r2, #1
 800ab62:	701a      	strb	r2, [r3, #0]
 800ab64:	2301      	movs	r3, #1
 800ab66:	e102      	b.n	800ad6e <f_write+0x4de>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab6e:	3318      	adds	r3, #24
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	1ad3      	subs	r3, r2, r3
 800ab76:	69fa      	ldr	r2, [r7, #28]
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d92b      	bls.n	800abd4 <f_write+0x344>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800ab7c:	68f8      	ldr	r0, [r7, #12]
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab84:	3318      	adds	r3, #24
 800ab86:	681a      	ldr	r2, [r3, #0]
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	1ad2      	subs	r2, r2, r3
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab98:	330a      	adds	r3, #10
 800ab9a:	881b      	ldrh	r3, [r3, #0]
 800ab9c:	fb03 f302 	mul.w	r3, r3, r2
 800aba0:	69ba      	ldr	r2, [r7, #24]
 800aba2:	18d1      	adds	r1, r2, r3
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abb0:	330a      	adds	r3, #10
 800abb2:	881b      	ldrh	r3, [r3, #0]
 800abb4:	461a      	mov	r2, r3
 800abb6:	f7fc fc41 	bl	800743c <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abc0:	3306      	adds	r3, #6
 800abc2:	781b      	ldrb	r3, [r3, #0]
 800abc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800abc8:	b2da      	uxtb	r2, r3
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abd0:	3306      	adds	r3, #6
 800abd2:	701a      	strb	r2, [r3, #0]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abe0:	330a      	adds	r3, #10
 800abe2:	881b      	ldrh	r3, [r3, #0]
 800abe4:	461a      	mov	r2, r3
 800abe6:	69fb      	ldr	r3, [r7, #28]
 800abe8:	fb02 f303 	mul.w	r3, r2, r3
 800abec:	623b      	str	r3, [r7, #32]
				continue;
 800abee:	e07a      	b.n	800ace6 <f_write+0x456>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abf6:	3318      	adds	r3, #24
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	693a      	ldr	r2, [r7, #16]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d023      	beq.n	800ac48 <f_write+0x3b8>
				if (fp->fptr < fp->fsize &&
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac06:	3308      	adds	r3, #8
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac10:	330c      	adds	r3, #12
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d217      	bcs.n	800ac48 <f_write+0x3b8>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac24:	3301      	adds	r3, #1
 800ac26:	7818      	ldrb	r0, [r3, #0]
 800ac28:	68f9      	ldr	r1, [r7, #12]
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	693a      	ldr	r2, [r7, #16]
 800ac2e:	f7fc fba7 	bl	8007380 <disk_read>
 800ac32:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d007      	beq.n	800ac48 <f_write+0x3b8>
						ABORT(fp->fs, FR_DISK_ERR);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac3e:	3307      	adds	r3, #7
 800ac40:	2201      	movs	r2, #1
 800ac42:	701a      	strb	r2, [r3, #0]
 800ac44:	2301      	movs	r3, #1
 800ac46:	e092      	b.n	800ad6e <f_write+0x4de>
			}
#endif
			fp->dsect = sect;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac4e:	3318      	adds	r3, #24
 800ac50:	693a      	ldr	r2, [r7, #16]
 800ac52:	601a      	str	r2, [r3, #0]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac60:	330a      	adds	r3, #10
 800ac62:	881b      	ldrh	r3, [r3, #0]
 800ac64:	4618      	mov	r0, r3
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac6c:	3308      	adds	r3, #8
 800ac6e:	681a      	ldr	r2, [r3, #0]
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac7c:	330a      	adds	r3, #10
 800ac7e:	881b      	ldrh	r3, [r3, #0]
 800ac80:	fbb2 f1f3 	udiv	r1, r2, r3
 800ac84:	fb03 f301 	mul.w	r3, r3, r1
 800ac88:	1ad3      	subs	r3, r2, r3
 800ac8a:	1ac3      	subs	r3, r0, r3
 800ac8c:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800ac8e:	6a3a      	ldr	r2, [r7, #32]
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d901      	bls.n	800ac9a <f_write+0x40a>
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aca0:	3308      	adds	r3, #8
 800aca2:	681a      	ldr	r2, [r3, #0]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acb0:	330a      	adds	r3, #10
 800acb2:	881b      	ldrh	r3, [r3, #0]
 800acb4:	fbb2 f1f3 	udiv	r1, r2, r3
 800acb8:	fb03 f301 	mul.w	r3, r3, r1
 800acbc:	1ad3      	subs	r3, r2, r3
 800acbe:	68fa      	ldr	r2, [r7, #12]
 800acc0:	4413      	add	r3, r2
 800acc2:	6a3a      	ldr	r2, [r7, #32]
 800acc4:	69b9      	ldr	r1, [r7, #24]
 800acc6:	4618      	mov	r0, r3
 800acc8:	f7fc fbb8 	bl	800743c <mem_cpy>
		fp->flag |= FA__DIRTY;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acd2:	3306      	adds	r3, #6
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acda:	b2da      	uxtb	r2, r3
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ace2:	3306      	adds	r3, #6
 800ace4:	701a      	strb	r2, [r3, #0]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800ace6:	69ba      	ldr	r2, [r7, #24]
 800ace8:	6a3b      	ldr	r3, [r7, #32]
 800acea:	4413      	add	r3, r2
 800acec:	61bb      	str	r3, [r7, #24]
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acf4:	3308      	adds	r3, #8
 800acf6:	681a      	ldr	r2, [r3, #0]
 800acf8:	6a3b      	ldr	r3, [r7, #32]
 800acfa:	441a      	add	r2, r3
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad02:	3308      	adds	r3, #8
 800ad04:	601a      	str	r2, [r3, #0]
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	681a      	ldr	r2, [r3, #0]
 800ad0a:	6a3b      	ldr	r3, [r7, #32]
 800ad0c:	441a      	add	r2, r3
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	601a      	str	r2, [r3, #0]
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	6a3b      	ldr	r3, [r7, #32]
 800ad16:	1ad3      	subs	r3, r2, r3
 800ad18:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	f47f adf7 	bne.w	800a910 <f_write+0x80>
 800ad22:	e000      	b.n	800ad26 <f_write+0x496>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ad24:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad2c:	3308      	adds	r3, #8
 800ad2e:	681a      	ldr	r2, [r3, #0]
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad36:	330c      	adds	r3, #12
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d909      	bls.n	800ad52 <f_write+0x4c2>
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad44:	3308      	adds	r3, #8
 800ad46:	681a      	ldr	r2, [r3, #0]
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad4e:	330c      	adds	r3, #12
 800ad50:	601a      	str	r2, [r3, #0]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad58:	3306      	adds	r3, #6
 800ad5a:	781b      	ldrb	r3, [r3, #0]
 800ad5c:	f043 0320 	orr.w	r3, r3, #32
 800ad60:	b2da      	uxtb	r2, r3
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad68:	3306      	adds	r3, #6
 800ad6a:	701a      	strb	r2, [r3, #0]

	LEAVE_FF(fp->fs, FR_OK);
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3728      	adds	r7, #40	; 0x28
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}

0800ad76 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ad76:	b580      	push	{r7, lr}
 800ad78:	b086      	sub	sp, #24
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f7fe ffae 	bl	8009ce0 <validate>
 800ad84:	4603      	mov	r3, r0
 800ad86:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ad88:	7dfb      	ldrb	r3, [r7, #23]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	f040 80cc 	bne.w	800af28 <f_sync+0x1b2>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad96:	3306      	adds	r3, #6
 800ad98:	781b      	ldrb	r3, [r3, #0]
 800ad9a:	f003 0320 	and.w	r3, r3, #32
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	f000 80c2 	beq.w	800af28 <f_sync+0x1b2>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adaa:	3306      	adds	r3, #6
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d022      	beq.n	800adfc <f_sync+0x86>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adc2:	3301      	adds	r3, #1
 800adc4:	7818      	ldrb	r0, [r3, #0]
 800adc6:	6879      	ldr	r1, [r7, #4]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adce:	3318      	adds	r3, #24
 800add0:	681a      	ldr	r2, [r3, #0]
 800add2:	2301      	movs	r3, #1
 800add4:	f7fc faf4 	bl	80073c0 <disk_write>
 800add8:	4603      	mov	r3, r0
 800adda:	2b00      	cmp	r3, #0
 800addc:	d001      	beq.n	800ade2 <f_sync+0x6c>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800adde:	2301      	movs	r3, #1
 800ade0:	e0a3      	b.n	800af2a <f_sync+0x1b4>
				fp->flag &= ~FA__DIRTY;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ade8:	3306      	adds	r3, #6
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800adf0:	b2da      	uxtb	r2, r3
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adf8:	3306      	adds	r3, #6
 800adfa:	701a      	strb	r2, [r3, #0]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae02:	681a      	ldr	r2, [r3, #0]
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae0a:	331c      	adds	r3, #28
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	4619      	mov	r1, r3
 800ae10:	4610      	mov	r0, r2
 800ae12:	f7fc fdaf 	bl	8007974 <move_window>
 800ae16:	4603      	mov	r3, r0
 800ae18:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800ae1a:	7dfb      	ldrb	r3, [r7, #23]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	f040 8083 	bne.w	800af28 <f_sync+0x1b2>
				dir = fp->dir_ptr;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800ae2c:	693b      	ldr	r3, [r7, #16]
 800ae2e:	330b      	adds	r3, #11
 800ae30:	781a      	ldrb	r2, [r3, #0]
 800ae32:	693b      	ldr	r3, [r7, #16]
 800ae34:	330b      	adds	r3, #11
 800ae36:	f042 0220 	orr.w	r2, r2, #32
 800ae3a:	b2d2      	uxtb	r2, r2
 800ae3c:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae44:	330c      	adds	r3, #12
 800ae46:	681a      	ldr	r2, [r3, #0]
 800ae48:	693b      	ldr	r3, [r7, #16]
 800ae4a:	331c      	adds	r3, #28
 800ae4c:	b2d2      	uxtb	r2, r2
 800ae4e:	701a      	strb	r2, [r3, #0]
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae56:	330c      	adds	r3, #12
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	0a1b      	lsrs	r3, r3, #8
 800ae5e:	b29a      	uxth	r2, r3
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	331d      	adds	r3, #29
 800ae64:	b2d2      	uxtb	r2, r2
 800ae66:	701a      	strb	r2, [r3, #0]
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae6e:	330c      	adds	r3, #12
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	0c1a      	lsrs	r2, r3, #16
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	331e      	adds	r3, #30
 800ae78:	b2d2      	uxtb	r2, r2
 800ae7a:	701a      	strb	r2, [r3, #0]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae82:	330c      	adds	r3, #12
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	0e1a      	lsrs	r2, r3, #24
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	331f      	adds	r3, #31
 800ae8c:	b2d2      	uxtb	r2, r2
 800ae8e:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae96:	3310      	adds	r3, #16
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4619      	mov	r1, r3
 800ae9c:	6938      	ldr	r0, [r7, #16]
 800ae9e:	f7fd fd13 	bl	80088c8 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800aea2:	f7fc f9cb 	bl	800723c <get_fattime>
 800aea6:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	3316      	adds	r3, #22
 800aeac:	68fa      	ldr	r2, [r7, #12]
 800aeae:	b2d2      	uxtb	r2, r2
 800aeb0:	701a      	strb	r2, [r3, #0]
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	b29b      	uxth	r3, r3
 800aeb6:	0a1b      	lsrs	r3, r3, #8
 800aeb8:	b29a      	uxth	r2, r3
 800aeba:	693b      	ldr	r3, [r7, #16]
 800aebc:	3317      	adds	r3, #23
 800aebe:	b2d2      	uxtb	r2, r2
 800aec0:	701a      	strb	r2, [r3, #0]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	0c1a      	lsrs	r2, r3, #16
 800aec6:	693b      	ldr	r3, [r7, #16]
 800aec8:	3318      	adds	r3, #24
 800aeca:	b2d2      	uxtb	r2, r2
 800aecc:	701a      	strb	r2, [r3, #0]
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	0e1a      	lsrs	r2, r3, #24
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	3319      	adds	r3, #25
 800aed6:	b2d2      	uxtb	r2, r2
 800aed8:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800aeda:	693b      	ldr	r3, [r7, #16]
 800aedc:	3312      	adds	r3, #18
 800aede:	2200      	movs	r2, #0
 800aee0:	701a      	strb	r2, [r3, #0]
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	3313      	adds	r3, #19
 800aee6:	2200      	movs	r2, #0
 800aee8:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aef0:	3306      	adds	r3, #6
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	f023 0320 	bic.w	r3, r3, #32
 800aef8:	b2da      	uxtb	r2, r3
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af00:	3306      	adds	r3, #6
 800af02:	701a      	strb	r2, [r3, #0]
				fp->fs->wflag = 1;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af10:	3304      	adds	r3, #4
 800af12:	2201      	movs	r2, #1
 800af14:	701a      	strb	r2, [r3, #0]
				res = sync_fs(fp->fs);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	4618      	mov	r0, r3
 800af20:	f7fc fd5c 	bl	80079dc <sync_fs>
 800af24:	4603      	mov	r3, r0
 800af26:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800af28:	7dfb      	ldrb	r3, [r7, #23]
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3718      	adds	r7, #24
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}

0800af32 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800af32:	b580      	push	{r7, lr}
 800af34:	b084      	sub	sp, #16
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f7ff ff1b 	bl	800ad76 <f_sync>
 800af40:	4603      	mov	r3, r0
 800af42:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800af44:	7bfb      	ldrb	r3, [r7, #15]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d119      	bne.n	800af7e <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f7fe fec8 	bl	8009ce0 <validate>
 800af50:	4603      	mov	r3, r0
 800af52:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800af54:	7bfb      	ldrb	r3, [r7, #15]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d111      	bne.n	800af7e <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800af60:	3308      	adds	r3, #8
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	4618      	mov	r0, r3
 800af66:	f7fc fc3d 	bl	80077e4 <dec_lock>
 800af6a:	4603      	mov	r3, r0
 800af6c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800af6e:	7bfb      	ldrb	r3, [r7, #15]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d104      	bne.n	800af7e <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af7a:	2200      	movs	r2, #0
 800af7c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800af7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800af80:	4618      	mov	r0, r3
 800af82:	3710      	adds	r7, #16
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b090      	sub	sp, #64	; 0x40
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
 800af90:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f7fe fea4 	bl	8009ce0 <validate>
 800af98:	4603      	mov	r3, r0
 800af9a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800af9e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d002      	beq.n	800afac <f_lseek+0x24>
 800afa6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800afaa:	e31d      	b.n	800b5e8 <f_lseek+0x660>
	if (fp->err)						/* Check error */
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afb2:	3307      	adds	r3, #7
 800afb4:	781b      	ldrb	r3, [r3, #0]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d005      	beq.n	800afc6 <f_lseek+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afc0:	3307      	adds	r3, #7
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	e310      	b.n	800b5e8 <f_lseek+0x660>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800afcc:	3304      	adds	r3, #4
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f000 813c 	beq.w	800b24e <f_lseek+0x2c6>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afdc:	d172      	bne.n	800b0c4 <f_lseek+0x13c>
			tbl = fp->cltbl;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800afe4:	3304      	adds	r3, #4
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800afea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afec:	1d1a      	adds	r2, r3, #4
 800afee:	627a      	str	r2, [r7, #36]	; 0x24
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	617b      	str	r3, [r7, #20]
 800aff4:	2302      	movs	r3, #2
 800aff6:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->sclust;			/* Top of the chain */
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800affe:	3310      	adds	r3, #16
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800b004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b006:	2b00      	cmp	r3, #0
 800b008:	d049      	beq.n	800b09e <f_lseek+0x116>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800b00a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b00c:	613b      	str	r3, [r7, #16]
 800b00e:	2300      	movs	r3, #0
 800b010:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b014:	3302      	adds	r3, #2
 800b016:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800b018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b01a:	60fb      	str	r3, [r7, #12]
 800b01c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b01e:	3301      	adds	r3, #1
 800b020:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(fp->fs, cl);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b02c:	4618      	mov	r0, r3
 800b02e:	f7fc fdcc 	bl	8007bca <get_fat>
 800b032:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800b034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b036:	2b01      	cmp	r3, #1
 800b038:	d807      	bhi.n	800b04a <f_lseek+0xc2>
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b040:	3307      	adds	r3, #7
 800b042:	2202      	movs	r2, #2
 800b044:	701a      	strb	r2, [r3, #0]
 800b046:	2302      	movs	r3, #2
 800b048:	e2ce      	b.n	800b5e8 <f_lseek+0x660>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800b04a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b04c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b050:	d107      	bne.n	800b062 <f_lseek+0xda>
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b058:	3307      	adds	r3, #7
 800b05a:	2201      	movs	r2, #1
 800b05c:	701a      	strb	r2, [r3, #0]
 800b05e:	2301      	movs	r3, #1
 800b060:	e2c2      	b.n	800b5e8 <f_lseek+0x660>
					} while (cl == pcl + 1);
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	3301      	adds	r3, #1
 800b066:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b068:	429a      	cmp	r2, r3
 800b06a:	d0d5      	beq.n	800b018 <f_lseek+0x90>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800b06c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	429a      	cmp	r2, r3
 800b072:	d809      	bhi.n	800b088 <f_lseek+0x100>
						*tbl++ = ncl; *tbl++ = tcl;
 800b074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b076:	1d1a      	adds	r2, r3, #4
 800b078:	627a      	str	r2, [r7, #36]	; 0x24
 800b07a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b07c:	601a      	str	r2, [r3, #0]
 800b07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b080:	1d1a      	adds	r2, r3, #4
 800b082:	627a      	str	r2, [r7, #36]	; 0x24
 800b084:	693a      	ldr	r2, [r7, #16]
 800b086:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b094:	3314      	adds	r3, #20
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b09a:	429a      	cmp	r2, r3
 800b09c:	d3b5      	bcc.n	800b00a <f_lseek+0x82>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b0a4:	3304      	adds	r3, #4
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0aa:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 800b0ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0ae:	697b      	ldr	r3, [r7, #20]
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d803      	bhi.n	800b0bc <f_lseek+0x134>
				*tbl = 0;		/* Terminate table */
 800b0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	601a      	str	r2, [r3, #0]
 800b0ba:	e293      	b.n	800b5e4 <f_lseek+0x65c>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800b0bc:	2311      	movs	r3, #17
 800b0be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800b0c2:	e28f      	b.n	800b5e4 <f_lseek+0x65c>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0ca:	330c      	adds	r3, #12
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	683a      	ldr	r2, [r7, #0]
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d905      	bls.n	800b0e0 <f_lseek+0x158>
				ofs = fp->fsize;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0da:	330c      	adds	r3, #12
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0e6:	3308      	adds	r3, #8
 800b0e8:	683a      	ldr	r2, [r7, #0]
 800b0ea:	601a      	str	r2, [r3, #0]
			if (ofs) {
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	f000 8278 	beq.w	800b5e4 <f_lseek+0x65c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	3b01      	subs	r3, #1
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f7fd f8e3 	bl	80082c6 <clmt_clust>
 800b100:	4602      	mov	r2, r0
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b108:	3314      	adds	r3, #20
 800b10a:	601a      	str	r2, [r3, #0]
				dsc = clust2sect(fp->fs, fp->clust);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b112:	681a      	ldr	r2, [r3, #0]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b11a:	3314      	adds	r3, #20
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	4619      	mov	r1, r3
 800b120:	4610      	mov	r0, r2
 800b122:	f7fc fd2a 	bl	8007b7a <clust2sect>
 800b126:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 800b128:	69bb      	ldr	r3, [r7, #24]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d107      	bne.n	800b13e <f_lseek+0x1b6>
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b134:	3307      	adds	r3, #7
 800b136:	2202      	movs	r2, #2
 800b138:	701a      	strb	r2, [r3, #0]
 800b13a:	2302      	movs	r3, #2
 800b13c:	e254      	b.n	800b5e8 <f_lseek+0x660>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	1e5a      	subs	r2, r3, #1
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b14e:	330a      	adds	r3, #10
 800b150:	881b      	ldrh	r3, [r3, #0]
 800b152:	fbb2 f2f3 	udiv	r2, r2, r3
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b162:	3302      	adds	r3, #2
 800b164:	781b      	ldrb	r3, [r3, #0]
 800b166:	3b01      	subs	r3, #1
 800b168:	4013      	ands	r3, r2
 800b16a:	69ba      	ldr	r2, [r7, #24]
 800b16c:	4413      	add	r3, r2
 800b16e:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b176:	3308      	adds	r3, #8
 800b178:	681a      	ldr	r2, [r3, #0]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b186:	330a      	adds	r3, #10
 800b188:	881b      	ldrh	r3, [r3, #0]
 800b18a:	fbb2 f1f3 	udiv	r1, r2, r3
 800b18e:	fb03 f301 	mul.w	r3, r3, r1
 800b192:	1ad3      	subs	r3, r2, r3
 800b194:	2b00      	cmp	r3, #0
 800b196:	f000 8225 	beq.w	800b5e4 <f_lseek+0x65c>
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1a0:	3318      	adds	r3, #24
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	69ba      	ldr	r2, [r7, #24]
 800b1a6:	429a      	cmp	r2, r3
 800b1a8:	f000 821c 	beq.w	800b5e4 <f_lseek+0x65c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1b2:	3306      	adds	r3, #6
 800b1b4:	781b      	ldrb	r3, [r3, #0]
 800b1b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d028      	beq.n	800b210 <f_lseek+0x288>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	7818      	ldrb	r0, [r3, #0]
 800b1ce:	6879      	ldr	r1, [r7, #4]
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1d6:	3318      	adds	r3, #24
 800b1d8:	681a      	ldr	r2, [r3, #0]
 800b1da:	2301      	movs	r3, #1
 800b1dc:	f7fc f8f0 	bl	80073c0 <disk_write>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d007      	beq.n	800b1f6 <f_lseek+0x26e>
							ABORT(fp->fs, FR_DISK_ERR);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1ec:	3307      	adds	r3, #7
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	701a      	strb	r2, [r3, #0]
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	e1f8      	b.n	800b5e8 <f_lseek+0x660>
						fp->flag &= ~FA__DIRTY;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1fc:	3306      	adds	r3, #6
 800b1fe:	781b      	ldrb	r3, [r3, #0]
 800b200:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b204:	b2da      	uxtb	r2, r3
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b20c:	3306      	adds	r3, #6
 800b20e:	701a      	strb	r2, [r3, #0]
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b21c:	3301      	adds	r3, #1
 800b21e:	7818      	ldrb	r0, [r3, #0]
 800b220:	6879      	ldr	r1, [r7, #4]
 800b222:	2301      	movs	r3, #1
 800b224:	69ba      	ldr	r2, [r7, #24]
 800b226:	f7fc f8ab 	bl	8007380 <disk_read>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d007      	beq.n	800b240 <f_lseek+0x2b8>
						ABORT(fp->fs, FR_DISK_ERR);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b236:	3307      	adds	r3, #7
 800b238:	2201      	movs	r2, #1
 800b23a:	701a      	strb	r2, [r3, #0]
 800b23c:	2301      	movs	r3, #1
 800b23e:	e1d3      	b.n	800b5e8 <f_lseek+0x660>
#endif
					fp->dsect = dsc;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b246:	3318      	adds	r3, #24
 800b248:	69ba      	ldr	r2, [r7, #24]
 800b24a:	601a      	str	r2, [r3, #0]
 800b24c:	e1ca      	b.n	800b5e4 <f_lseek+0x65c>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b254:	330c      	adds	r3, #12
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	683a      	ldr	r2, [r7, #0]
 800b25a:	429a      	cmp	r2, r3
 800b25c:	d90e      	bls.n	800b27c <f_lseek+0x2f4>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b264:	3306      	adds	r3, #6
 800b266:	781b      	ldrb	r3, [r3, #0]
 800b268:	f003 0302 	and.w	r3, r3, #2
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d105      	bne.n	800b27c <f_lseek+0x2f4>
#endif
			) ofs = fp->fsize;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b276:	330c      	adds	r3, #12
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b282:	3308      	adds	r3, #8
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800b288:	2300      	movs	r3, #0
 800b28a:	637b      	str	r3, [r7, #52]	; 0x34
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b292:	3308      	adds	r3, #8
 800b294:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b296:	601a      	str	r2, [r3, #0]
		if (ofs) {
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	f000 8113 	beq.w	800b4c6 <f_lseek+0x53e>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2ac:	3302      	adds	r3, #2
 800b2ae:	781b      	ldrb	r3, [r3, #0]
 800b2b0:	461a      	mov	r2, r3
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2be:	330a      	adds	r3, #10
 800b2c0:	881b      	ldrh	r3, [r3, #0]
 800b2c2:	fb03 f302 	mul.w	r3, r3, r2
 800b2c6:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800b2c8:	6a3b      	ldr	r3, [r7, #32]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d024      	beq.n	800b318 <f_lseek+0x390>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	1e5a      	subs	r2, r3, #1
 800b2d2:	69fb      	ldr	r3, [r7, #28]
 800b2d4:	fbb2 f2f3 	udiv	r2, r2, r3
 800b2d8:	6a3b      	ldr	r3, [r7, #32]
 800b2da:	1e59      	subs	r1, r3, #1
 800b2dc:	69fb      	ldr	r3, [r7, #28]
 800b2de:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d318      	bcc.n	800b318 <f_lseek+0x390>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 800b2e6:	6a3b      	ldr	r3, [r7, #32]
 800b2e8:	1e5a      	subs	r2, r3, #1
 800b2ea:	69fb      	ldr	r3, [r7, #28]
 800b2ec:	425b      	negs	r3, r3
 800b2ee:	401a      	ands	r2, r3
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2f6:	3308      	adds	r3, #8
 800b2f8:	601a      	str	r2, [r3, #0]
				ofs -= fp->fptr;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b300:	3308      	adds	r3, #8
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	683a      	ldr	r2, [r7, #0]
 800b306:	1ad3      	subs	r3, r2, r3
 800b308:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b310:	3314      	adds	r3, #20
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	63bb      	str	r3, [r7, #56]	; 0x38
 800b316:	e034      	b.n	800b382 <f_lseek+0x3fa>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b31e:	3310      	adds	r3, #16
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800b324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b326:	2b00      	cmp	r3, #0
 800b328:	d125      	bne.n	800b376 <f_lseek+0x3ee>
					clst = create_chain(fp->fs, 0);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	2100      	movs	r1, #0
 800b334:	4618      	mov	r0, r3
 800b336:	f7fc ff15 	bl	8008164 <create_chain>
 800b33a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800b33c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b33e:	2b01      	cmp	r3, #1
 800b340:	d107      	bne.n	800b352 <f_lseek+0x3ca>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b348:	3307      	adds	r3, #7
 800b34a:	2202      	movs	r2, #2
 800b34c:	701a      	strb	r2, [r3, #0]
 800b34e:	2302      	movs	r3, #2
 800b350:	e14a      	b.n	800b5e8 <f_lseek+0x660>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800b352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b354:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b358:	d107      	bne.n	800b36a <f_lseek+0x3e2>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b360:	3307      	adds	r3, #7
 800b362:	2201      	movs	r2, #1
 800b364:	701a      	strb	r2, [r3, #0]
 800b366:	2301      	movs	r3, #1
 800b368:	e13e      	b.n	800b5e8 <f_lseek+0x660>
					fp->sclust = clst;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b370:	3310      	adds	r3, #16
 800b372:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b374:	601a      	str	r2, [r3, #0]
				}
#endif
				fp->clust = clst;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b37c:	3314      	adds	r3, #20
 800b37e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b380:	601a      	str	r2, [r3, #0]
			}
			if (clst != 0) {
 800b382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b384:	2b00      	cmp	r3, #0
 800b386:	f000 809e 	beq.w	800b4c6 <f_lseek+0x53e>
				while (ofs > bcs) {						/* Cluster following loop */
 800b38a:	e058      	b.n	800b43e <f_lseek+0x4b6>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b392:	3306      	adds	r3, #6
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	f003 0302 	and.w	r3, r3, #2
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d00e      	beq.n	800b3bc <f_lseek+0x434>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	f7fc fedb 	bl	8008164 <create_chain>
 800b3ae:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 800b3b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d10b      	bne.n	800b3ce <f_lseek+0x446>
							ofs = bcs; break;
 800b3b6:	69fb      	ldr	r3, [r7, #28]
 800b3b8:	603b      	str	r3, [r7, #0]
 800b3ba:	e044      	b.n	800b446 <f_lseek+0x4be>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f7fc fbff 	bl	8007bca <get_fat>
 800b3cc:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800b3ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3d4:	d107      	bne.n	800b3e6 <f_lseek+0x45e>
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3dc:	3307      	adds	r3, #7
 800b3de:	2201      	movs	r2, #1
 800b3e0:	701a      	strb	r2, [r3, #0]
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	e100      	b.n	800b5e8 <f_lseek+0x660>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 800b3e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3e8:	2b01      	cmp	r3, #1
 800b3ea:	d90a      	bls.n	800b402 <f_lseek+0x47a>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3f8:	3314      	adds	r3, #20
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b3fe:	429a      	cmp	r2, r3
 800b400:	d307      	bcc.n	800b412 <f_lseek+0x48a>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b408:	3307      	adds	r3, #7
 800b40a:	2202      	movs	r2, #2
 800b40c:	701a      	strb	r2, [r3, #0]
 800b40e:	2302      	movs	r3, #2
 800b410:	e0ea      	b.n	800b5e8 <f_lseek+0x660>
					fp->clust = clst;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b418:	3314      	adds	r3, #20
 800b41a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b41c:	601a      	str	r2, [r3, #0]
					fp->fptr += bcs;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b424:	3308      	adds	r3, #8
 800b426:	681a      	ldr	r2, [r3, #0]
 800b428:	69fb      	ldr	r3, [r7, #28]
 800b42a:	441a      	add	r2, r3
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b432:	3308      	adds	r3, #8
 800b434:	601a      	str	r2, [r3, #0]
					ofs -= bcs;
 800b436:	683a      	ldr	r2, [r7, #0]
 800b438:	69fb      	ldr	r3, [r7, #28]
 800b43a:	1ad3      	subs	r3, r2, r3
 800b43c:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 800b43e:	683a      	ldr	r2, [r7, #0]
 800b440:	69fb      	ldr	r3, [r7, #28]
 800b442:	429a      	cmp	r2, r3
 800b444:	d8a2      	bhi.n	800b38c <f_lseek+0x404>
				}
				fp->fptr += ofs;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b44c:	3308      	adds	r3, #8
 800b44e:	681a      	ldr	r2, [r3, #0]
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	441a      	add	r2, r3
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b45a:	3308      	adds	r3, #8
 800b45c:	601a      	str	r2, [r3, #0]
				if (ofs % SS(fp->fs)) {
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b46a:	330a      	adds	r3, #10
 800b46c:	881b      	ldrh	r3, [r3, #0]
 800b46e:	461a      	mov	r2, r3
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	fbb3 f1f2 	udiv	r1, r3, r2
 800b476:	fb02 f201 	mul.w	r2, r2, r1
 800b47a:	1a9b      	subs	r3, r3, r2
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d022      	beq.n	800b4c6 <f_lseek+0x53e>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b48a:	4618      	mov	r0, r3
 800b48c:	f7fc fb75 	bl	8007b7a <clust2sect>
 800b490:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 800b492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b494:	2b00      	cmp	r3, #0
 800b496:	d107      	bne.n	800b4a8 <f_lseek+0x520>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b49e:	3307      	adds	r3, #7
 800b4a0:	2202      	movs	r2, #2
 800b4a2:	701a      	strb	r2, [r3, #0]
 800b4a4:	2302      	movs	r3, #2
 800b4a6:	e09f      	b.n	800b5e8 <f_lseek+0x660>
					nsect += ofs / SS(fp->fs);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4b4:	330a      	adds	r3, #10
 800b4b6:	881b      	ldrh	r3, [r3, #0]
 800b4b8:	461a      	mov	r2, r3
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b4c2:	4413      	add	r3, r2
 800b4c4:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4cc:	3308      	adds	r3, #8
 800b4ce:	681a      	ldr	r2, [r3, #0]
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4dc:	330a      	adds	r3, #10
 800b4de:	881b      	ldrh	r3, [r3, #0]
 800b4e0:	fbb2 f1f3 	udiv	r1, r2, r3
 800b4e4:	fb03 f301 	mul.w	r3, r3, r1
 800b4e8:	1ad3      	subs	r3, r2, r3
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d057      	beq.n	800b59e <f_lseek+0x616>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4f4:	3318      	adds	r3, #24
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	d04f      	beq.n	800b59e <f_lseek+0x616>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b504:	3306      	adds	r3, #6
 800b506:	781b      	ldrb	r3, [r3, #0]
 800b508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d028      	beq.n	800b562 <f_lseek+0x5da>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b51c:	3301      	adds	r3, #1
 800b51e:	7818      	ldrb	r0, [r3, #0]
 800b520:	6879      	ldr	r1, [r7, #4]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b528:	3318      	adds	r3, #24
 800b52a:	681a      	ldr	r2, [r3, #0]
 800b52c:	2301      	movs	r3, #1
 800b52e:	f7fb ff47 	bl	80073c0 <disk_write>
 800b532:	4603      	mov	r3, r0
 800b534:	2b00      	cmp	r3, #0
 800b536:	d007      	beq.n	800b548 <f_lseek+0x5c0>
					ABORT(fp->fs, FR_DISK_ERR);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b53e:	3307      	adds	r3, #7
 800b540:	2201      	movs	r2, #1
 800b542:	701a      	strb	r2, [r3, #0]
 800b544:	2301      	movs	r3, #1
 800b546:	e04f      	b.n	800b5e8 <f_lseek+0x660>
				fp->flag &= ~FA__DIRTY;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b54e:	3306      	adds	r3, #6
 800b550:	781b      	ldrb	r3, [r3, #0]
 800b552:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b556:	b2da      	uxtb	r2, r3
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b55e:	3306      	adds	r3, #6
 800b560:	701a      	strb	r2, [r3, #0]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b56e:	3301      	adds	r3, #1
 800b570:	7818      	ldrb	r0, [r3, #0]
 800b572:	6879      	ldr	r1, [r7, #4]
 800b574:	2301      	movs	r3, #1
 800b576:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b578:	f7fb ff02 	bl	8007380 <disk_read>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d007      	beq.n	800b592 <f_lseek+0x60a>
				ABORT(fp->fs, FR_DISK_ERR);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b588:	3307      	adds	r3, #7
 800b58a:	2201      	movs	r2, #1
 800b58c:	701a      	strb	r2, [r3, #0]
 800b58e:	2301      	movs	r3, #1
 800b590:	e02a      	b.n	800b5e8 <f_lseek+0x660>
#endif
			fp->dsect = nsect;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b598:	3318      	adds	r3, #24
 800b59a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b59c:	601a      	str	r2, [r3, #0]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5a4:	3308      	adds	r3, #8
 800b5a6:	681a      	ldr	r2, [r3, #0]
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5ae:	330c      	adds	r3, #12
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d916      	bls.n	800b5e4 <f_lseek+0x65c>
			fp->fsize = fp->fptr;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5bc:	3308      	adds	r3, #8
 800b5be:	681a      	ldr	r2, [r3, #0]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5c6:	330c      	adds	r3, #12
 800b5c8:	601a      	str	r2, [r3, #0]
			fp->flag |= FA__WRITTEN;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5d0:	3306      	adds	r3, #6
 800b5d2:	781b      	ldrb	r3, [r3, #0]
 800b5d4:	f043 0320 	orr.w	r3, r3, #32
 800b5d8:	b2da      	uxtb	r2, r3
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5e0:	3306      	adds	r3, #6
 800b5e2:	701a      	strb	r2, [r3, #0]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 800b5e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3740      	adds	r7, #64	; 0x40
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b08e      	sub	sp, #56	; 0x38
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 800b5fc:	f107 030c 	add.w	r3, r7, #12
 800b600:	2200      	movs	r2, #0
 800b602:	4619      	mov	r1, r3
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f7fe f80f 	bl	8009628 <find_volume>
 800b60a:	4603      	mov	r3, r0
 800b60c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 800b616:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	f040 80c4 	bne.w	800b7a8 <f_getfree+0x1b8>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 800b620:	69fb      	ldr	r3, [r7, #28]
 800b622:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b626:	3310      	adds	r3, #16
 800b628:	681a      	ldr	r2, [r3, #0]
 800b62a:	69fb      	ldr	r3, [r7, #28]
 800b62c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b630:	3314      	adds	r3, #20
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	3b02      	subs	r3, #2
 800b636:	429a      	cmp	r2, r3
 800b638:	d807      	bhi.n	800b64a <f_getfree+0x5a>
			*nclst = fs->free_clust;
 800b63a:	69fb      	ldr	r3, [r7, #28]
 800b63c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b640:	3310      	adds	r3, #16
 800b642:	681a      	ldr	r2, [r3, #0]
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	601a      	str	r2, [r3, #0]
 800b648:	e0ae      	b.n	800b7a8 <f_getfree+0x1b8>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 800b64a:	69fb      	ldr	r3, [r7, #28]
 800b64c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b650:	781b      	ldrb	r3, [r3, #0]
 800b652:	76fb      	strb	r3, [r7, #27]
			n = 0;
 800b654:	2300      	movs	r3, #0
 800b656:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 800b658:	7efb      	ldrb	r3, [r7, #27]
 800b65a:	2b01      	cmp	r3, #1
 800b65c:	d127      	bne.n	800b6ae <f_getfree+0xbe>
				clst = 2;
 800b65e:	2302      	movs	r3, #2
 800b660:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 800b662:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b664:	69f8      	ldr	r0, [r7, #28]
 800b666:	f7fc fab0 	bl	8007bca <get_fat>
 800b66a:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b672:	d103      	bne.n	800b67c <f_getfree+0x8c>
 800b674:	2301      	movs	r3, #1
 800b676:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800b67a:	e07f      	b.n	800b77c <f_getfree+0x18c>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	2b01      	cmp	r3, #1
 800b680:	d103      	bne.n	800b68a <f_getfree+0x9a>
 800b682:	2302      	movs	r3, #2
 800b684:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800b688:	e078      	b.n	800b77c <f_getfree+0x18c>
					if (stat == 0) n++;
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d102      	bne.n	800b696 <f_getfree+0xa6>
 800b690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b692:	3301      	adds	r3, #1
 800b694:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 800b696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b698:	3301      	adds	r3, #1
 800b69a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b69c:	69fb      	ldr	r3, [r7, #28]
 800b69e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b6a2:	3314      	adds	r3, #20
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b6a8:	429a      	cmp	r2, r3
 800b6aa:	d3da      	bcc.n	800b662 <f_getfree+0x72>
 800b6ac:	e066      	b.n	800b77c <f_getfree+0x18c>
			} else {
				clst = fs->n_fatent;
 800b6ae:	69fb      	ldr	r3, [r7, #28]
 800b6b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b6b4:	3314      	adds	r3, #20
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 800b6ba:	69fb      	ldr	r3, [r7, #28]
 800b6bc:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	627b      	str	r3, [r7, #36]	; 0x24
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 800b6cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d115      	bne.n	800b6fe <f_getfree+0x10e>
						res = move_window(fs, sect++);
 800b6d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6d4:	1c5a      	adds	r2, r3, #1
 800b6d6:	62ba      	str	r2, [r7, #40]	; 0x28
 800b6d8:	4619      	mov	r1, r3
 800b6da:	69f8      	ldr	r0, [r7, #28]
 800b6dc:	f7fc f94a 	bl	8007974 <move_window>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 800b6e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d145      	bne.n	800b77a <f_getfree+0x18a>
						p = fs->win.d8;
 800b6ee:	69fb      	ldr	r3, [r7, #28]
 800b6f0:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 800b6f2:	69fb      	ldr	r3, [r7, #28]
 800b6f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b6f8:	330a      	adds	r3, #10
 800b6fa:	881b      	ldrh	r3, [r3, #0]
 800b6fc:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 800b6fe:	7efb      	ldrb	r3, [r7, #27]
 800b700:	2b02      	cmp	r3, #2
 800b702:	d115      	bne.n	800b730 <f_getfree+0x140>
						if (LD_WORD(p) == 0) n++;
 800b704:	6a3b      	ldr	r3, [r7, #32]
 800b706:	3301      	adds	r3, #1
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	021b      	lsls	r3, r3, #8
 800b70c:	b21a      	sxth	r2, r3
 800b70e:	6a3b      	ldr	r3, [r7, #32]
 800b710:	781b      	ldrb	r3, [r3, #0]
 800b712:	b21b      	sxth	r3, r3
 800b714:	4313      	orrs	r3, r2
 800b716:	b21b      	sxth	r3, r3
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d102      	bne.n	800b722 <f_getfree+0x132>
 800b71c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b71e:	3301      	adds	r3, #1
 800b720:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 800b722:	6a3b      	ldr	r3, [r7, #32]
 800b724:	3302      	adds	r3, #2
 800b726:	623b      	str	r3, [r7, #32]
 800b728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b72a:	3b02      	subs	r3, #2
 800b72c:	627b      	str	r3, [r7, #36]	; 0x24
 800b72e:	e01d      	b.n	800b76c <f_getfree+0x17c>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 800b730:	6a3b      	ldr	r3, [r7, #32]
 800b732:	3303      	adds	r3, #3
 800b734:	781b      	ldrb	r3, [r3, #0]
 800b736:	061a      	lsls	r2, r3, #24
 800b738:	6a3b      	ldr	r3, [r7, #32]
 800b73a:	3302      	adds	r3, #2
 800b73c:	781b      	ldrb	r3, [r3, #0]
 800b73e:	041b      	lsls	r3, r3, #16
 800b740:	4313      	orrs	r3, r2
 800b742:	6a3a      	ldr	r2, [r7, #32]
 800b744:	3201      	adds	r2, #1
 800b746:	7812      	ldrb	r2, [r2, #0]
 800b748:	0212      	lsls	r2, r2, #8
 800b74a:	4313      	orrs	r3, r2
 800b74c:	6a3a      	ldr	r2, [r7, #32]
 800b74e:	7812      	ldrb	r2, [r2, #0]
 800b750:	4313      	orrs	r3, r2
 800b752:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b756:	2b00      	cmp	r3, #0
 800b758:	d102      	bne.n	800b760 <f_getfree+0x170>
 800b75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b75c:	3301      	adds	r3, #1
 800b75e:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 800b760:	6a3b      	ldr	r3, [r7, #32]
 800b762:	3304      	adds	r3, #4
 800b764:	623b      	str	r3, [r7, #32]
 800b766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b768:	3b04      	subs	r3, #4
 800b76a:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 800b76c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b76e:	3b01      	subs	r3, #1
 800b770:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b774:	2b00      	cmp	r3, #0
 800b776:	d1a9      	bne.n	800b6cc <f_getfree+0xdc>
 800b778:	e000      	b.n	800b77c <f_getfree+0x18c>
						if (res != FR_OK) break;
 800b77a:	bf00      	nop
			}
			fs->free_clust = n;
 800b77c:	69fb      	ldr	r3, [r7, #28]
 800b77e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b782:	3310      	adds	r3, #16
 800b784:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b786:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 800b788:	69fb      	ldr	r3, [r7, #28]
 800b78a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b78e:	3305      	adds	r3, #5
 800b790:	781b      	ldrb	r3, [r3, #0]
 800b792:	f043 0301 	orr.w	r3, r3, #1
 800b796:	b2da      	uxtb	r2, r3
 800b798:	69fb      	ldr	r3, [r7, #28]
 800b79a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b79e:	3305      	adds	r3, #5
 800b7a0:	701a      	strb	r2, [r3, #0]
			*nclst = n;
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b7a6:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 800b7a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	3738      	adds	r7, #56	; 0x38
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}

0800b7b4 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b088      	sub	sp, #32
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	60f8      	str	r0, [r7, #12]
 800b7bc:	60b9      	str	r1, [r7, #8]
 800b7be:	607a      	str	r2, [r7, #4]
	int n = 0;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800b7c8:	e01b      	b.n	800b802 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800b7ca:	f107 0310 	add.w	r3, r7, #16
 800b7ce:	f107 0114 	add.w	r1, r7, #20
 800b7d2:	2201      	movs	r2, #1
 800b7d4:	6878      	ldr	r0, [r7, #4]
 800b7d6:	f7fe fe45 	bl	800a464 <f_read>
		if (rc != 1) break;
 800b7da:	693b      	ldr	r3, [r7, #16]
 800b7dc:	2b01      	cmp	r3, #1
 800b7de:	d116      	bne.n	800b80e <f_gets+0x5a>
		c = s[0];
 800b7e0:	7d3b      	ldrb	r3, [r7, #20]
 800b7e2:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800b7e4:	7dfb      	ldrb	r3, [r7, #23]
 800b7e6:	2b0d      	cmp	r3, #13
 800b7e8:	d100      	bne.n	800b7ec <f_gets+0x38>
 800b7ea:	e00a      	b.n	800b802 <f_gets+0x4e>
		*p++ = c;
 800b7ec:	69bb      	ldr	r3, [r7, #24]
 800b7ee:	1c5a      	adds	r2, r3, #1
 800b7f0:	61ba      	str	r2, [r7, #24]
 800b7f2:	7dfa      	ldrb	r2, [r7, #23]
 800b7f4:	701a      	strb	r2, [r3, #0]
		n++;
 800b7f6:	69fb      	ldr	r3, [r7, #28]
 800b7f8:	3301      	adds	r3, #1
 800b7fa:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800b7fc:	7dfb      	ldrb	r3, [r7, #23]
 800b7fe:	2b0a      	cmp	r3, #10
 800b800:	d007      	beq.n	800b812 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	3b01      	subs	r3, #1
 800b806:	69fa      	ldr	r2, [r7, #28]
 800b808:	429a      	cmp	r2, r3
 800b80a:	dbde      	blt.n	800b7ca <f_gets+0x16>
 800b80c:	e002      	b.n	800b814 <f_gets+0x60>
		if (rc != 1) break;
 800b80e:	bf00      	nop
 800b810:	e000      	b.n	800b814 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800b812:	bf00      	nop
	}
	*p = 0;
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	2200      	movs	r2, #0
 800b818:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d001      	beq.n	800b824 <f_gets+0x70>
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	e000      	b.n	800b826 <f_gets+0x72>
 800b824:	2300      	movs	r3, #0
}
 800b826:	4618      	mov	r0, r3
 800b828:	3720      	adds	r7, #32
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}

0800b82e <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 800b82e:	b580      	push	{r7, lr}
 800b830:	b084      	sub	sp, #16
 800b832:	af00      	add	r7, sp, #0
 800b834:	6078      	str	r0, [r7, #4]
 800b836:	460b      	mov	r3, r1
 800b838:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800b83a:	78fb      	ldrb	r3, [r7, #3]
 800b83c:	2b0a      	cmp	r3, #10
 800b83e:	d103      	bne.n	800b848 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800b840:	210d      	movs	r1, #13
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f7ff fff3 	bl	800b82e <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	685b      	ldr	r3, [r3, #4]
 800b84c:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	2b00      	cmp	r3, #0
 800b852:	db25      	blt.n	800b8a0 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	1c5a      	adds	r2, r3, #1
 800b858:	60fa      	str	r2, [r7, #12]
 800b85a:	687a      	ldr	r2, [r7, #4]
 800b85c:	4413      	add	r3, r2
 800b85e:	78fa      	ldrb	r2, [r7, #3]
 800b860:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2b3c      	cmp	r3, #60	; 0x3c
 800b866:	dd12      	ble.n	800b88e <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6818      	ldr	r0, [r3, #0]
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f103 010c 	add.w	r1, r3, #12
 800b872:	68fa      	ldr	r2, [r7, #12]
 800b874:	f107 0308 	add.w	r3, r7, #8
 800b878:	f7ff f80a 	bl	800a890 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800b87c:	68ba      	ldr	r2, [r7, #8]
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	429a      	cmp	r2, r3
 800b882:	d101      	bne.n	800b888 <putc_bfd+0x5a>
 800b884:	2300      	movs	r3, #0
 800b886:	e001      	b.n	800b88c <putc_bfd+0x5e>
 800b888:	f04f 33ff 	mov.w	r3, #4294967295
 800b88c:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	68fa      	ldr	r2, [r7, #12]
 800b892:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	689b      	ldr	r3, [r3, #8]
 800b898:	1c5a      	adds	r2, r3, #1
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	609a      	str	r2, [r3, #8]
 800b89e:	e000      	b.n	800b8a2 <putc_bfd+0x74>
	if (i < 0) return;
 800b8a0:	bf00      	nop
}
 800b8a2:	3710      	adds	r7, #16
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}

0800b8a8 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800b8a8:	b590      	push	{r4, r7, lr}
 800b8aa:	b097      	sub	sp, #92	; 0x5c
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
 800b8b0:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 800b8b2:	683b      	ldr	r3, [r7, #0]
 800b8b4:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	613b      	str	r3, [r7, #16]
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 800b8be:	e009      	b.n	800b8d4 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	1c5a      	adds	r2, r3, #1
 800b8c4:	607a      	str	r2, [r7, #4]
 800b8c6:	781a      	ldrb	r2, [r3, #0]
 800b8c8:	f107 030c 	add.w	r3, r7, #12
 800b8cc:	4611      	mov	r1, r2
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7ff ffad 	bl	800b82e <putc_bfd>
	while (*str)			/* Put the string */
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	781b      	ldrb	r3, [r3, #0]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d1f1      	bne.n	800b8c0 <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	db15      	blt.n	800b90e <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 800b8e2:	68f8      	ldr	r0, [r7, #12]
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	461c      	mov	r4, r3
 800b8e8:	f107 0208 	add.w	r2, r7, #8
 800b8ec:	f107 030c 	add.w	r3, r7, #12
 800b8f0:	f103 010c 	add.w	r1, r3, #12
 800b8f4:	4613      	mov	r3, r2
 800b8f6:	4622      	mov	r2, r4
 800b8f8:	f7fe ffca 	bl	800a890 <f_write>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d105      	bne.n	800b90e <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 800b902:	693b      	ldr	r3, [r7, #16]
 800b904:	68ba      	ldr	r2, [r7, #8]
 800b906:	4293      	cmp	r3, r2
 800b908:	d101      	bne.n	800b90e <f_puts+0x66>
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	e001      	b.n	800b912 <f_puts+0x6a>
	return EOF;
 800b90e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b912:	4618      	mov	r0, r3
 800b914:	375c      	adds	r7, #92	; 0x5c
 800b916:	46bd      	mov	sp, r7
 800b918:	bd90      	pop	{r4, r7, pc}
	...

0800b91c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b087      	sub	sp, #28
 800b920:	af00      	add	r7, sp, #0
 800b922:	60f8      	str	r0, [r7, #12]
 800b924:	60b9      	str	r1, [r7, #8]
 800b926:	4613      	mov	r3, r2
 800b928:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b92a:	2301      	movs	r3, #1
 800b92c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b92e:	2300      	movs	r3, #0
 800b930:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800b932:	4b1f      	ldr	r3, [pc, #124]	; (800b9b0 <FATFS_LinkDriverEx+0x94>)
 800b934:	7a5b      	ldrb	r3, [r3, #9]
 800b936:	b2db      	uxtb	r3, r3
 800b938:	2b01      	cmp	r3, #1
 800b93a:	d831      	bhi.n	800b9a0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b93c:	4b1c      	ldr	r3, [pc, #112]	; (800b9b0 <FATFS_LinkDriverEx+0x94>)
 800b93e:	7a5b      	ldrb	r3, [r3, #9]
 800b940:	b2db      	uxtb	r3, r3
 800b942:	461a      	mov	r2, r3
 800b944:	4b1a      	ldr	r3, [pc, #104]	; (800b9b0 <FATFS_LinkDriverEx+0x94>)
 800b946:	2100      	movs	r1, #0
 800b948:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800b94a:	4b19      	ldr	r3, [pc, #100]	; (800b9b0 <FATFS_LinkDriverEx+0x94>)
 800b94c:	7a5b      	ldrb	r3, [r3, #9]
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	4a17      	ldr	r2, [pc, #92]	; (800b9b0 <FATFS_LinkDriverEx+0x94>)
 800b952:	009b      	lsls	r3, r3, #2
 800b954:	4413      	add	r3, r2
 800b956:	68fa      	ldr	r2, [r7, #12]
 800b958:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800b95a:	4b15      	ldr	r3, [pc, #84]	; (800b9b0 <FATFS_LinkDriverEx+0x94>)
 800b95c:	7a5b      	ldrb	r3, [r3, #9]
 800b95e:	b2db      	uxtb	r3, r3
 800b960:	461a      	mov	r2, r3
 800b962:	4b13      	ldr	r3, [pc, #76]	; (800b9b0 <FATFS_LinkDriverEx+0x94>)
 800b964:	4413      	add	r3, r2
 800b966:	79fa      	ldrb	r2, [r7, #7]
 800b968:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b96a:	4b11      	ldr	r3, [pc, #68]	; (800b9b0 <FATFS_LinkDriverEx+0x94>)
 800b96c:	7a5b      	ldrb	r3, [r3, #9]
 800b96e:	b2db      	uxtb	r3, r3
 800b970:	1c5a      	adds	r2, r3, #1
 800b972:	b2d1      	uxtb	r1, r2
 800b974:	4a0e      	ldr	r2, [pc, #56]	; (800b9b0 <FATFS_LinkDriverEx+0x94>)
 800b976:	7251      	strb	r1, [r2, #9]
 800b978:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b97a:	7dbb      	ldrb	r3, [r7, #22]
 800b97c:	3330      	adds	r3, #48	; 0x30
 800b97e:	b2da      	uxtb	r2, r3
 800b980:	68bb      	ldr	r3, [r7, #8]
 800b982:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	3301      	adds	r3, #1
 800b988:	223a      	movs	r2, #58	; 0x3a
 800b98a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b98c:	68bb      	ldr	r3, [r7, #8]
 800b98e:	3302      	adds	r3, #2
 800b990:	222f      	movs	r2, #47	; 0x2f
 800b992:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	3303      	adds	r3, #3
 800b998:	2200      	movs	r2, #0
 800b99a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b99c:	2300      	movs	r3, #0
 800b99e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800b9a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	371c      	adds	r7, #28
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ac:	4770      	bx	lr
 800b9ae:	bf00      	nop
 800b9b0:	200002d8 	.word	0x200002d8

0800b9b4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b082      	sub	sp, #8
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
 800b9bc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b9be:	2200      	movs	r2, #0
 800b9c0:	6839      	ldr	r1, [r7, #0]
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f7ff ffaa 	bl	800b91c <FATFS_LinkDriverEx>
 800b9c8:	4603      	mov	r3, r0
}
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	3708      	adds	r7, #8
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bd80      	pop	{r7, pc}
	...

0800b9d4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b085      	sub	sp, #20
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	4603      	mov	r3, r0
 800b9dc:	6039      	str	r1, [r7, #0]
 800b9de:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b9e0:	88fb      	ldrh	r3, [r7, #6]
 800b9e2:	2b7f      	cmp	r3, #127	; 0x7f
 800b9e4:	d802      	bhi.n	800b9ec <ff_convert+0x18>
		c = chr;
 800b9e6:	88fb      	ldrh	r3, [r7, #6]
 800b9e8:	81fb      	strh	r3, [r7, #14]
 800b9ea:	e025      	b.n	800ba38 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d00b      	beq.n	800ba0a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b9f2:	88fb      	ldrh	r3, [r7, #6]
 800b9f4:	2bff      	cmp	r3, #255	; 0xff
 800b9f6:	d805      	bhi.n	800ba04 <ff_convert+0x30>
 800b9f8:	88fb      	ldrh	r3, [r7, #6]
 800b9fa:	3b80      	subs	r3, #128	; 0x80
 800b9fc:	4a12      	ldr	r2, [pc, #72]	; (800ba48 <ff_convert+0x74>)
 800b9fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba02:	e000      	b.n	800ba06 <ff_convert+0x32>
 800ba04:	2300      	movs	r3, #0
 800ba06:	81fb      	strh	r3, [r7, #14]
 800ba08:	e016      	b.n	800ba38 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	81fb      	strh	r3, [r7, #14]
 800ba0e:	e009      	b.n	800ba24 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800ba10:	89fb      	ldrh	r3, [r7, #14]
 800ba12:	4a0d      	ldr	r2, [pc, #52]	; (800ba48 <ff_convert+0x74>)
 800ba14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba18:	88fa      	ldrh	r2, [r7, #6]
 800ba1a:	429a      	cmp	r2, r3
 800ba1c:	d006      	beq.n	800ba2c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800ba1e:	89fb      	ldrh	r3, [r7, #14]
 800ba20:	3301      	adds	r3, #1
 800ba22:	81fb      	strh	r3, [r7, #14]
 800ba24:	89fb      	ldrh	r3, [r7, #14]
 800ba26:	2b7f      	cmp	r3, #127	; 0x7f
 800ba28:	d9f2      	bls.n	800ba10 <ff_convert+0x3c>
 800ba2a:	e000      	b.n	800ba2e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800ba2c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800ba2e:	89fb      	ldrh	r3, [r7, #14]
 800ba30:	3380      	adds	r3, #128	; 0x80
 800ba32:	b29b      	uxth	r3, r3
 800ba34:	b2db      	uxtb	r3, r3
 800ba36:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800ba38:	89fb      	ldrh	r3, [r7, #14]
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3714      	adds	r7, #20
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba44:	4770      	bx	lr
 800ba46:	bf00      	nop
 800ba48:	0800c850 	.word	0x0800c850

0800ba4c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b085      	sub	sp, #20
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	4603      	mov	r3, r0
 800ba54:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 800ba56:	2300      	movs	r3, #0
 800ba58:	60fb      	str	r3, [r7, #12]
 800ba5a:	e002      	b.n	800ba62 <ff_wtoupper+0x16>
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	3301      	adds	r3, #1
 800ba60:	60fb      	str	r3, [r7, #12]
 800ba62:	4a0f      	ldr	r2, [pc, #60]	; (800baa0 <ff_wtoupper+0x54>)
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d006      	beq.n	800ba7c <ff_wtoupper+0x30>
 800ba6e:	4a0c      	ldr	r2, [pc, #48]	; (800baa0 <ff_wtoupper+0x54>)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba76:	88fa      	ldrh	r2, [r7, #6]
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d1ef      	bne.n	800ba5c <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 800ba7c:	4a08      	ldr	r2, [pc, #32]	; (800baa0 <ff_wtoupper+0x54>)
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d004      	beq.n	800ba92 <ff_wtoupper+0x46>
 800ba88:	4a06      	ldr	r2, [pc, #24]	; (800baa4 <ff_wtoupper+0x58>)
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba90:	e000      	b.n	800ba94 <ff_wtoupper+0x48>
 800ba92:	88fb      	ldrh	r3, [r7, #6]
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	3714      	adds	r7, #20
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9e:	4770      	bx	lr
 800baa0:	0800c950 	.word	0x0800c950
 800baa4:	0800cb30 	.word	0x0800cb30

0800baa8 <__errno>:
 800baa8:	4b01      	ldr	r3, [pc, #4]	; (800bab0 <__errno+0x8>)
 800baaa:	6818      	ldr	r0, [r3, #0]
 800baac:	4770      	bx	lr
 800baae:	bf00      	nop
 800bab0:	20000024 	.word	0x20000024

0800bab4 <__libc_init_array>:
 800bab4:	b570      	push	{r4, r5, r6, lr}
 800bab6:	4d0d      	ldr	r5, [pc, #52]	; (800baec <__libc_init_array+0x38>)
 800bab8:	4c0d      	ldr	r4, [pc, #52]	; (800baf0 <__libc_init_array+0x3c>)
 800baba:	1b64      	subs	r4, r4, r5
 800babc:	10a4      	asrs	r4, r4, #2
 800babe:	2600      	movs	r6, #0
 800bac0:	42a6      	cmp	r6, r4
 800bac2:	d109      	bne.n	800bad8 <__libc_init_array+0x24>
 800bac4:	4d0b      	ldr	r5, [pc, #44]	; (800baf4 <__libc_init_array+0x40>)
 800bac6:	4c0c      	ldr	r4, [pc, #48]	; (800baf8 <__libc_init_array+0x44>)
 800bac8:	f000 fc4e 	bl	800c368 <_init>
 800bacc:	1b64      	subs	r4, r4, r5
 800bace:	10a4      	asrs	r4, r4, #2
 800bad0:	2600      	movs	r6, #0
 800bad2:	42a6      	cmp	r6, r4
 800bad4:	d105      	bne.n	800bae2 <__libc_init_array+0x2e>
 800bad6:	bd70      	pop	{r4, r5, r6, pc}
 800bad8:	f855 3b04 	ldr.w	r3, [r5], #4
 800badc:	4798      	blx	r3
 800bade:	3601      	adds	r6, #1
 800bae0:	e7ee      	b.n	800bac0 <__libc_init_array+0xc>
 800bae2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bae6:	4798      	blx	r3
 800bae8:	3601      	adds	r6, #1
 800baea:	e7f2      	b.n	800bad2 <__libc_init_array+0x1e>
 800baec:	0800cd44 	.word	0x0800cd44
 800baf0:	0800cd44 	.word	0x0800cd44
 800baf4:	0800cd44 	.word	0x0800cd44
 800baf8:	0800cd48 	.word	0x0800cd48

0800bafc <memcpy>:
 800bafc:	440a      	add	r2, r1
 800bafe:	4291      	cmp	r1, r2
 800bb00:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb04:	d100      	bne.n	800bb08 <memcpy+0xc>
 800bb06:	4770      	bx	lr
 800bb08:	b510      	push	{r4, lr}
 800bb0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb12:	4291      	cmp	r1, r2
 800bb14:	d1f9      	bne.n	800bb0a <memcpy+0xe>
 800bb16:	bd10      	pop	{r4, pc}

0800bb18 <memset>:
 800bb18:	4402      	add	r2, r0
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	4293      	cmp	r3, r2
 800bb1e:	d100      	bne.n	800bb22 <memset+0xa>
 800bb20:	4770      	bx	lr
 800bb22:	f803 1b01 	strb.w	r1, [r3], #1
 800bb26:	e7f9      	b.n	800bb1c <memset+0x4>

0800bb28 <siprintf>:
 800bb28:	b40e      	push	{r1, r2, r3}
 800bb2a:	b500      	push	{lr}
 800bb2c:	b09c      	sub	sp, #112	; 0x70
 800bb2e:	ab1d      	add	r3, sp, #116	; 0x74
 800bb30:	9002      	str	r0, [sp, #8]
 800bb32:	9006      	str	r0, [sp, #24]
 800bb34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bb38:	4809      	ldr	r0, [pc, #36]	; (800bb60 <siprintf+0x38>)
 800bb3a:	9107      	str	r1, [sp, #28]
 800bb3c:	9104      	str	r1, [sp, #16]
 800bb3e:	4909      	ldr	r1, [pc, #36]	; (800bb64 <siprintf+0x3c>)
 800bb40:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb44:	9105      	str	r1, [sp, #20]
 800bb46:	6800      	ldr	r0, [r0, #0]
 800bb48:	9301      	str	r3, [sp, #4]
 800bb4a:	a902      	add	r1, sp, #8
 800bb4c:	f000 f868 	bl	800bc20 <_svfiprintf_r>
 800bb50:	9b02      	ldr	r3, [sp, #8]
 800bb52:	2200      	movs	r2, #0
 800bb54:	701a      	strb	r2, [r3, #0]
 800bb56:	b01c      	add	sp, #112	; 0x70
 800bb58:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb5c:	b003      	add	sp, #12
 800bb5e:	4770      	bx	lr
 800bb60:	20000024 	.word	0x20000024
 800bb64:	ffff0208 	.word	0xffff0208

0800bb68 <__ssputs_r>:
 800bb68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb6c:	688e      	ldr	r6, [r1, #8]
 800bb6e:	429e      	cmp	r6, r3
 800bb70:	4682      	mov	sl, r0
 800bb72:	460c      	mov	r4, r1
 800bb74:	4690      	mov	r8, r2
 800bb76:	461f      	mov	r7, r3
 800bb78:	d838      	bhi.n	800bbec <__ssputs_r+0x84>
 800bb7a:	898a      	ldrh	r2, [r1, #12]
 800bb7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bb80:	d032      	beq.n	800bbe8 <__ssputs_r+0x80>
 800bb82:	6825      	ldr	r5, [r4, #0]
 800bb84:	6909      	ldr	r1, [r1, #16]
 800bb86:	eba5 0901 	sub.w	r9, r5, r1
 800bb8a:	6965      	ldr	r5, [r4, #20]
 800bb8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb90:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb94:	3301      	adds	r3, #1
 800bb96:	444b      	add	r3, r9
 800bb98:	106d      	asrs	r5, r5, #1
 800bb9a:	429d      	cmp	r5, r3
 800bb9c:	bf38      	it	cc
 800bb9e:	461d      	movcc	r5, r3
 800bba0:	0553      	lsls	r3, r2, #21
 800bba2:	d531      	bpl.n	800bc08 <__ssputs_r+0xa0>
 800bba4:	4629      	mov	r1, r5
 800bba6:	f000 fb39 	bl	800c21c <_malloc_r>
 800bbaa:	4606      	mov	r6, r0
 800bbac:	b950      	cbnz	r0, 800bbc4 <__ssputs_r+0x5c>
 800bbae:	230c      	movs	r3, #12
 800bbb0:	f8ca 3000 	str.w	r3, [sl]
 800bbb4:	89a3      	ldrh	r3, [r4, #12]
 800bbb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbba:	81a3      	strh	r3, [r4, #12]
 800bbbc:	f04f 30ff 	mov.w	r0, #4294967295
 800bbc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbc4:	6921      	ldr	r1, [r4, #16]
 800bbc6:	464a      	mov	r2, r9
 800bbc8:	f7ff ff98 	bl	800bafc <memcpy>
 800bbcc:	89a3      	ldrh	r3, [r4, #12]
 800bbce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bbd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbd6:	81a3      	strh	r3, [r4, #12]
 800bbd8:	6126      	str	r6, [r4, #16]
 800bbda:	6165      	str	r5, [r4, #20]
 800bbdc:	444e      	add	r6, r9
 800bbde:	eba5 0509 	sub.w	r5, r5, r9
 800bbe2:	6026      	str	r6, [r4, #0]
 800bbe4:	60a5      	str	r5, [r4, #8]
 800bbe6:	463e      	mov	r6, r7
 800bbe8:	42be      	cmp	r6, r7
 800bbea:	d900      	bls.n	800bbee <__ssputs_r+0x86>
 800bbec:	463e      	mov	r6, r7
 800bbee:	4632      	mov	r2, r6
 800bbf0:	6820      	ldr	r0, [r4, #0]
 800bbf2:	4641      	mov	r1, r8
 800bbf4:	f000 faa8 	bl	800c148 <memmove>
 800bbf8:	68a3      	ldr	r3, [r4, #8]
 800bbfa:	6822      	ldr	r2, [r4, #0]
 800bbfc:	1b9b      	subs	r3, r3, r6
 800bbfe:	4432      	add	r2, r6
 800bc00:	60a3      	str	r3, [r4, #8]
 800bc02:	6022      	str	r2, [r4, #0]
 800bc04:	2000      	movs	r0, #0
 800bc06:	e7db      	b.n	800bbc0 <__ssputs_r+0x58>
 800bc08:	462a      	mov	r2, r5
 800bc0a:	f000 fb61 	bl	800c2d0 <_realloc_r>
 800bc0e:	4606      	mov	r6, r0
 800bc10:	2800      	cmp	r0, #0
 800bc12:	d1e1      	bne.n	800bbd8 <__ssputs_r+0x70>
 800bc14:	6921      	ldr	r1, [r4, #16]
 800bc16:	4650      	mov	r0, sl
 800bc18:	f000 fab0 	bl	800c17c <_free_r>
 800bc1c:	e7c7      	b.n	800bbae <__ssputs_r+0x46>
	...

0800bc20 <_svfiprintf_r>:
 800bc20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc24:	4698      	mov	r8, r3
 800bc26:	898b      	ldrh	r3, [r1, #12]
 800bc28:	061b      	lsls	r3, r3, #24
 800bc2a:	b09d      	sub	sp, #116	; 0x74
 800bc2c:	4607      	mov	r7, r0
 800bc2e:	460d      	mov	r5, r1
 800bc30:	4614      	mov	r4, r2
 800bc32:	d50e      	bpl.n	800bc52 <_svfiprintf_r+0x32>
 800bc34:	690b      	ldr	r3, [r1, #16]
 800bc36:	b963      	cbnz	r3, 800bc52 <_svfiprintf_r+0x32>
 800bc38:	2140      	movs	r1, #64	; 0x40
 800bc3a:	f000 faef 	bl	800c21c <_malloc_r>
 800bc3e:	6028      	str	r0, [r5, #0]
 800bc40:	6128      	str	r0, [r5, #16]
 800bc42:	b920      	cbnz	r0, 800bc4e <_svfiprintf_r+0x2e>
 800bc44:	230c      	movs	r3, #12
 800bc46:	603b      	str	r3, [r7, #0]
 800bc48:	f04f 30ff 	mov.w	r0, #4294967295
 800bc4c:	e0d1      	b.n	800bdf2 <_svfiprintf_r+0x1d2>
 800bc4e:	2340      	movs	r3, #64	; 0x40
 800bc50:	616b      	str	r3, [r5, #20]
 800bc52:	2300      	movs	r3, #0
 800bc54:	9309      	str	r3, [sp, #36]	; 0x24
 800bc56:	2320      	movs	r3, #32
 800bc58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc60:	2330      	movs	r3, #48	; 0x30
 800bc62:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800be0c <_svfiprintf_r+0x1ec>
 800bc66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc6a:	f04f 0901 	mov.w	r9, #1
 800bc6e:	4623      	mov	r3, r4
 800bc70:	469a      	mov	sl, r3
 800bc72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc76:	b10a      	cbz	r2, 800bc7c <_svfiprintf_r+0x5c>
 800bc78:	2a25      	cmp	r2, #37	; 0x25
 800bc7a:	d1f9      	bne.n	800bc70 <_svfiprintf_r+0x50>
 800bc7c:	ebba 0b04 	subs.w	fp, sl, r4
 800bc80:	d00b      	beq.n	800bc9a <_svfiprintf_r+0x7a>
 800bc82:	465b      	mov	r3, fp
 800bc84:	4622      	mov	r2, r4
 800bc86:	4629      	mov	r1, r5
 800bc88:	4638      	mov	r0, r7
 800bc8a:	f7ff ff6d 	bl	800bb68 <__ssputs_r>
 800bc8e:	3001      	adds	r0, #1
 800bc90:	f000 80aa 	beq.w	800bde8 <_svfiprintf_r+0x1c8>
 800bc94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc96:	445a      	add	r2, fp
 800bc98:	9209      	str	r2, [sp, #36]	; 0x24
 800bc9a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	f000 80a2 	beq.w	800bde8 <_svfiprintf_r+0x1c8>
 800bca4:	2300      	movs	r3, #0
 800bca6:	f04f 32ff 	mov.w	r2, #4294967295
 800bcaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcae:	f10a 0a01 	add.w	sl, sl, #1
 800bcb2:	9304      	str	r3, [sp, #16]
 800bcb4:	9307      	str	r3, [sp, #28]
 800bcb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bcba:	931a      	str	r3, [sp, #104]	; 0x68
 800bcbc:	4654      	mov	r4, sl
 800bcbe:	2205      	movs	r2, #5
 800bcc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcc4:	4851      	ldr	r0, [pc, #324]	; (800be0c <_svfiprintf_r+0x1ec>)
 800bcc6:	f7f4 fa8b 	bl	80001e0 <memchr>
 800bcca:	9a04      	ldr	r2, [sp, #16]
 800bccc:	b9d8      	cbnz	r0, 800bd06 <_svfiprintf_r+0xe6>
 800bcce:	06d0      	lsls	r0, r2, #27
 800bcd0:	bf44      	itt	mi
 800bcd2:	2320      	movmi	r3, #32
 800bcd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcd8:	0711      	lsls	r1, r2, #28
 800bcda:	bf44      	itt	mi
 800bcdc:	232b      	movmi	r3, #43	; 0x2b
 800bcde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bce2:	f89a 3000 	ldrb.w	r3, [sl]
 800bce6:	2b2a      	cmp	r3, #42	; 0x2a
 800bce8:	d015      	beq.n	800bd16 <_svfiprintf_r+0xf6>
 800bcea:	9a07      	ldr	r2, [sp, #28]
 800bcec:	4654      	mov	r4, sl
 800bcee:	2000      	movs	r0, #0
 800bcf0:	f04f 0c0a 	mov.w	ip, #10
 800bcf4:	4621      	mov	r1, r4
 800bcf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcfa:	3b30      	subs	r3, #48	; 0x30
 800bcfc:	2b09      	cmp	r3, #9
 800bcfe:	d94e      	bls.n	800bd9e <_svfiprintf_r+0x17e>
 800bd00:	b1b0      	cbz	r0, 800bd30 <_svfiprintf_r+0x110>
 800bd02:	9207      	str	r2, [sp, #28]
 800bd04:	e014      	b.n	800bd30 <_svfiprintf_r+0x110>
 800bd06:	eba0 0308 	sub.w	r3, r0, r8
 800bd0a:	fa09 f303 	lsl.w	r3, r9, r3
 800bd0e:	4313      	orrs	r3, r2
 800bd10:	9304      	str	r3, [sp, #16]
 800bd12:	46a2      	mov	sl, r4
 800bd14:	e7d2      	b.n	800bcbc <_svfiprintf_r+0x9c>
 800bd16:	9b03      	ldr	r3, [sp, #12]
 800bd18:	1d19      	adds	r1, r3, #4
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	9103      	str	r1, [sp, #12]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	bfbb      	ittet	lt
 800bd22:	425b      	neglt	r3, r3
 800bd24:	f042 0202 	orrlt.w	r2, r2, #2
 800bd28:	9307      	strge	r3, [sp, #28]
 800bd2a:	9307      	strlt	r3, [sp, #28]
 800bd2c:	bfb8      	it	lt
 800bd2e:	9204      	strlt	r2, [sp, #16]
 800bd30:	7823      	ldrb	r3, [r4, #0]
 800bd32:	2b2e      	cmp	r3, #46	; 0x2e
 800bd34:	d10c      	bne.n	800bd50 <_svfiprintf_r+0x130>
 800bd36:	7863      	ldrb	r3, [r4, #1]
 800bd38:	2b2a      	cmp	r3, #42	; 0x2a
 800bd3a:	d135      	bne.n	800bda8 <_svfiprintf_r+0x188>
 800bd3c:	9b03      	ldr	r3, [sp, #12]
 800bd3e:	1d1a      	adds	r2, r3, #4
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	9203      	str	r2, [sp, #12]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	bfb8      	it	lt
 800bd48:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd4c:	3402      	adds	r4, #2
 800bd4e:	9305      	str	r3, [sp, #20]
 800bd50:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800be1c <_svfiprintf_r+0x1fc>
 800bd54:	7821      	ldrb	r1, [r4, #0]
 800bd56:	2203      	movs	r2, #3
 800bd58:	4650      	mov	r0, sl
 800bd5a:	f7f4 fa41 	bl	80001e0 <memchr>
 800bd5e:	b140      	cbz	r0, 800bd72 <_svfiprintf_r+0x152>
 800bd60:	2340      	movs	r3, #64	; 0x40
 800bd62:	eba0 000a 	sub.w	r0, r0, sl
 800bd66:	fa03 f000 	lsl.w	r0, r3, r0
 800bd6a:	9b04      	ldr	r3, [sp, #16]
 800bd6c:	4303      	orrs	r3, r0
 800bd6e:	3401      	adds	r4, #1
 800bd70:	9304      	str	r3, [sp, #16]
 800bd72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd76:	4826      	ldr	r0, [pc, #152]	; (800be10 <_svfiprintf_r+0x1f0>)
 800bd78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd7c:	2206      	movs	r2, #6
 800bd7e:	f7f4 fa2f 	bl	80001e0 <memchr>
 800bd82:	2800      	cmp	r0, #0
 800bd84:	d038      	beq.n	800bdf8 <_svfiprintf_r+0x1d8>
 800bd86:	4b23      	ldr	r3, [pc, #140]	; (800be14 <_svfiprintf_r+0x1f4>)
 800bd88:	bb1b      	cbnz	r3, 800bdd2 <_svfiprintf_r+0x1b2>
 800bd8a:	9b03      	ldr	r3, [sp, #12]
 800bd8c:	3307      	adds	r3, #7
 800bd8e:	f023 0307 	bic.w	r3, r3, #7
 800bd92:	3308      	adds	r3, #8
 800bd94:	9303      	str	r3, [sp, #12]
 800bd96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd98:	4433      	add	r3, r6
 800bd9a:	9309      	str	r3, [sp, #36]	; 0x24
 800bd9c:	e767      	b.n	800bc6e <_svfiprintf_r+0x4e>
 800bd9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bda2:	460c      	mov	r4, r1
 800bda4:	2001      	movs	r0, #1
 800bda6:	e7a5      	b.n	800bcf4 <_svfiprintf_r+0xd4>
 800bda8:	2300      	movs	r3, #0
 800bdaa:	3401      	adds	r4, #1
 800bdac:	9305      	str	r3, [sp, #20]
 800bdae:	4619      	mov	r1, r3
 800bdb0:	f04f 0c0a 	mov.w	ip, #10
 800bdb4:	4620      	mov	r0, r4
 800bdb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdba:	3a30      	subs	r2, #48	; 0x30
 800bdbc:	2a09      	cmp	r2, #9
 800bdbe:	d903      	bls.n	800bdc8 <_svfiprintf_r+0x1a8>
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d0c5      	beq.n	800bd50 <_svfiprintf_r+0x130>
 800bdc4:	9105      	str	r1, [sp, #20]
 800bdc6:	e7c3      	b.n	800bd50 <_svfiprintf_r+0x130>
 800bdc8:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdcc:	4604      	mov	r4, r0
 800bdce:	2301      	movs	r3, #1
 800bdd0:	e7f0      	b.n	800bdb4 <_svfiprintf_r+0x194>
 800bdd2:	ab03      	add	r3, sp, #12
 800bdd4:	9300      	str	r3, [sp, #0]
 800bdd6:	462a      	mov	r2, r5
 800bdd8:	4b0f      	ldr	r3, [pc, #60]	; (800be18 <_svfiprintf_r+0x1f8>)
 800bdda:	a904      	add	r1, sp, #16
 800bddc:	4638      	mov	r0, r7
 800bdde:	f3af 8000 	nop.w
 800bde2:	1c42      	adds	r2, r0, #1
 800bde4:	4606      	mov	r6, r0
 800bde6:	d1d6      	bne.n	800bd96 <_svfiprintf_r+0x176>
 800bde8:	89ab      	ldrh	r3, [r5, #12]
 800bdea:	065b      	lsls	r3, r3, #25
 800bdec:	f53f af2c 	bmi.w	800bc48 <_svfiprintf_r+0x28>
 800bdf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdf2:	b01d      	add	sp, #116	; 0x74
 800bdf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdf8:	ab03      	add	r3, sp, #12
 800bdfa:	9300      	str	r3, [sp, #0]
 800bdfc:	462a      	mov	r2, r5
 800bdfe:	4b06      	ldr	r3, [pc, #24]	; (800be18 <_svfiprintf_r+0x1f8>)
 800be00:	a904      	add	r1, sp, #16
 800be02:	4638      	mov	r0, r7
 800be04:	f000 f87a 	bl	800befc <_printf_i>
 800be08:	e7eb      	b.n	800bde2 <_svfiprintf_r+0x1c2>
 800be0a:	bf00      	nop
 800be0c:	0800cd10 	.word	0x0800cd10
 800be10:	0800cd1a 	.word	0x0800cd1a
 800be14:	00000000 	.word	0x00000000
 800be18:	0800bb69 	.word	0x0800bb69
 800be1c:	0800cd16 	.word	0x0800cd16

0800be20 <_printf_common>:
 800be20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be24:	4616      	mov	r6, r2
 800be26:	4699      	mov	r9, r3
 800be28:	688a      	ldr	r2, [r1, #8]
 800be2a:	690b      	ldr	r3, [r1, #16]
 800be2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800be30:	4293      	cmp	r3, r2
 800be32:	bfb8      	it	lt
 800be34:	4613      	movlt	r3, r2
 800be36:	6033      	str	r3, [r6, #0]
 800be38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800be3c:	4607      	mov	r7, r0
 800be3e:	460c      	mov	r4, r1
 800be40:	b10a      	cbz	r2, 800be46 <_printf_common+0x26>
 800be42:	3301      	adds	r3, #1
 800be44:	6033      	str	r3, [r6, #0]
 800be46:	6823      	ldr	r3, [r4, #0]
 800be48:	0699      	lsls	r1, r3, #26
 800be4a:	bf42      	ittt	mi
 800be4c:	6833      	ldrmi	r3, [r6, #0]
 800be4e:	3302      	addmi	r3, #2
 800be50:	6033      	strmi	r3, [r6, #0]
 800be52:	6825      	ldr	r5, [r4, #0]
 800be54:	f015 0506 	ands.w	r5, r5, #6
 800be58:	d106      	bne.n	800be68 <_printf_common+0x48>
 800be5a:	f104 0a19 	add.w	sl, r4, #25
 800be5e:	68e3      	ldr	r3, [r4, #12]
 800be60:	6832      	ldr	r2, [r6, #0]
 800be62:	1a9b      	subs	r3, r3, r2
 800be64:	42ab      	cmp	r3, r5
 800be66:	dc26      	bgt.n	800beb6 <_printf_common+0x96>
 800be68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800be6c:	1e13      	subs	r3, r2, #0
 800be6e:	6822      	ldr	r2, [r4, #0]
 800be70:	bf18      	it	ne
 800be72:	2301      	movne	r3, #1
 800be74:	0692      	lsls	r2, r2, #26
 800be76:	d42b      	bmi.n	800bed0 <_printf_common+0xb0>
 800be78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800be7c:	4649      	mov	r1, r9
 800be7e:	4638      	mov	r0, r7
 800be80:	47c0      	blx	r8
 800be82:	3001      	adds	r0, #1
 800be84:	d01e      	beq.n	800bec4 <_printf_common+0xa4>
 800be86:	6823      	ldr	r3, [r4, #0]
 800be88:	68e5      	ldr	r5, [r4, #12]
 800be8a:	6832      	ldr	r2, [r6, #0]
 800be8c:	f003 0306 	and.w	r3, r3, #6
 800be90:	2b04      	cmp	r3, #4
 800be92:	bf08      	it	eq
 800be94:	1aad      	subeq	r5, r5, r2
 800be96:	68a3      	ldr	r3, [r4, #8]
 800be98:	6922      	ldr	r2, [r4, #16]
 800be9a:	bf0c      	ite	eq
 800be9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bea0:	2500      	movne	r5, #0
 800bea2:	4293      	cmp	r3, r2
 800bea4:	bfc4      	itt	gt
 800bea6:	1a9b      	subgt	r3, r3, r2
 800bea8:	18ed      	addgt	r5, r5, r3
 800beaa:	2600      	movs	r6, #0
 800beac:	341a      	adds	r4, #26
 800beae:	42b5      	cmp	r5, r6
 800beb0:	d11a      	bne.n	800bee8 <_printf_common+0xc8>
 800beb2:	2000      	movs	r0, #0
 800beb4:	e008      	b.n	800bec8 <_printf_common+0xa8>
 800beb6:	2301      	movs	r3, #1
 800beb8:	4652      	mov	r2, sl
 800beba:	4649      	mov	r1, r9
 800bebc:	4638      	mov	r0, r7
 800bebe:	47c0      	blx	r8
 800bec0:	3001      	adds	r0, #1
 800bec2:	d103      	bne.n	800becc <_printf_common+0xac>
 800bec4:	f04f 30ff 	mov.w	r0, #4294967295
 800bec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800becc:	3501      	adds	r5, #1
 800bece:	e7c6      	b.n	800be5e <_printf_common+0x3e>
 800bed0:	18e1      	adds	r1, r4, r3
 800bed2:	1c5a      	adds	r2, r3, #1
 800bed4:	2030      	movs	r0, #48	; 0x30
 800bed6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800beda:	4422      	add	r2, r4
 800bedc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bee0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bee4:	3302      	adds	r3, #2
 800bee6:	e7c7      	b.n	800be78 <_printf_common+0x58>
 800bee8:	2301      	movs	r3, #1
 800beea:	4622      	mov	r2, r4
 800beec:	4649      	mov	r1, r9
 800beee:	4638      	mov	r0, r7
 800bef0:	47c0      	blx	r8
 800bef2:	3001      	adds	r0, #1
 800bef4:	d0e6      	beq.n	800bec4 <_printf_common+0xa4>
 800bef6:	3601      	adds	r6, #1
 800bef8:	e7d9      	b.n	800beae <_printf_common+0x8e>
	...

0800befc <_printf_i>:
 800befc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf00:	460c      	mov	r4, r1
 800bf02:	4691      	mov	r9, r2
 800bf04:	7e27      	ldrb	r7, [r4, #24]
 800bf06:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bf08:	2f78      	cmp	r7, #120	; 0x78
 800bf0a:	4680      	mov	r8, r0
 800bf0c:	469a      	mov	sl, r3
 800bf0e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bf12:	d807      	bhi.n	800bf24 <_printf_i+0x28>
 800bf14:	2f62      	cmp	r7, #98	; 0x62
 800bf16:	d80a      	bhi.n	800bf2e <_printf_i+0x32>
 800bf18:	2f00      	cmp	r7, #0
 800bf1a:	f000 80d8 	beq.w	800c0ce <_printf_i+0x1d2>
 800bf1e:	2f58      	cmp	r7, #88	; 0x58
 800bf20:	f000 80a3 	beq.w	800c06a <_printf_i+0x16e>
 800bf24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bf28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bf2c:	e03a      	b.n	800bfa4 <_printf_i+0xa8>
 800bf2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bf32:	2b15      	cmp	r3, #21
 800bf34:	d8f6      	bhi.n	800bf24 <_printf_i+0x28>
 800bf36:	a001      	add	r0, pc, #4	; (adr r0, 800bf3c <_printf_i+0x40>)
 800bf38:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800bf3c:	0800bf95 	.word	0x0800bf95
 800bf40:	0800bfa9 	.word	0x0800bfa9
 800bf44:	0800bf25 	.word	0x0800bf25
 800bf48:	0800bf25 	.word	0x0800bf25
 800bf4c:	0800bf25 	.word	0x0800bf25
 800bf50:	0800bf25 	.word	0x0800bf25
 800bf54:	0800bfa9 	.word	0x0800bfa9
 800bf58:	0800bf25 	.word	0x0800bf25
 800bf5c:	0800bf25 	.word	0x0800bf25
 800bf60:	0800bf25 	.word	0x0800bf25
 800bf64:	0800bf25 	.word	0x0800bf25
 800bf68:	0800c0b5 	.word	0x0800c0b5
 800bf6c:	0800bfd9 	.word	0x0800bfd9
 800bf70:	0800c097 	.word	0x0800c097
 800bf74:	0800bf25 	.word	0x0800bf25
 800bf78:	0800bf25 	.word	0x0800bf25
 800bf7c:	0800c0d7 	.word	0x0800c0d7
 800bf80:	0800bf25 	.word	0x0800bf25
 800bf84:	0800bfd9 	.word	0x0800bfd9
 800bf88:	0800bf25 	.word	0x0800bf25
 800bf8c:	0800bf25 	.word	0x0800bf25
 800bf90:	0800c09f 	.word	0x0800c09f
 800bf94:	680b      	ldr	r3, [r1, #0]
 800bf96:	1d1a      	adds	r2, r3, #4
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	600a      	str	r2, [r1, #0]
 800bf9c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bfa0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	e0a3      	b.n	800c0f0 <_printf_i+0x1f4>
 800bfa8:	6825      	ldr	r5, [r4, #0]
 800bfaa:	6808      	ldr	r0, [r1, #0]
 800bfac:	062e      	lsls	r6, r5, #24
 800bfae:	f100 0304 	add.w	r3, r0, #4
 800bfb2:	d50a      	bpl.n	800bfca <_printf_i+0xce>
 800bfb4:	6805      	ldr	r5, [r0, #0]
 800bfb6:	600b      	str	r3, [r1, #0]
 800bfb8:	2d00      	cmp	r5, #0
 800bfba:	da03      	bge.n	800bfc4 <_printf_i+0xc8>
 800bfbc:	232d      	movs	r3, #45	; 0x2d
 800bfbe:	426d      	negs	r5, r5
 800bfc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfc4:	485e      	ldr	r0, [pc, #376]	; (800c140 <_printf_i+0x244>)
 800bfc6:	230a      	movs	r3, #10
 800bfc8:	e019      	b.n	800bffe <_printf_i+0x102>
 800bfca:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bfce:	6805      	ldr	r5, [r0, #0]
 800bfd0:	600b      	str	r3, [r1, #0]
 800bfd2:	bf18      	it	ne
 800bfd4:	b22d      	sxthne	r5, r5
 800bfd6:	e7ef      	b.n	800bfb8 <_printf_i+0xbc>
 800bfd8:	680b      	ldr	r3, [r1, #0]
 800bfda:	6825      	ldr	r5, [r4, #0]
 800bfdc:	1d18      	adds	r0, r3, #4
 800bfde:	6008      	str	r0, [r1, #0]
 800bfe0:	0628      	lsls	r0, r5, #24
 800bfe2:	d501      	bpl.n	800bfe8 <_printf_i+0xec>
 800bfe4:	681d      	ldr	r5, [r3, #0]
 800bfe6:	e002      	b.n	800bfee <_printf_i+0xf2>
 800bfe8:	0669      	lsls	r1, r5, #25
 800bfea:	d5fb      	bpl.n	800bfe4 <_printf_i+0xe8>
 800bfec:	881d      	ldrh	r5, [r3, #0]
 800bfee:	4854      	ldr	r0, [pc, #336]	; (800c140 <_printf_i+0x244>)
 800bff0:	2f6f      	cmp	r7, #111	; 0x6f
 800bff2:	bf0c      	ite	eq
 800bff4:	2308      	moveq	r3, #8
 800bff6:	230a      	movne	r3, #10
 800bff8:	2100      	movs	r1, #0
 800bffa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bffe:	6866      	ldr	r6, [r4, #4]
 800c000:	60a6      	str	r6, [r4, #8]
 800c002:	2e00      	cmp	r6, #0
 800c004:	bfa2      	ittt	ge
 800c006:	6821      	ldrge	r1, [r4, #0]
 800c008:	f021 0104 	bicge.w	r1, r1, #4
 800c00c:	6021      	strge	r1, [r4, #0]
 800c00e:	b90d      	cbnz	r5, 800c014 <_printf_i+0x118>
 800c010:	2e00      	cmp	r6, #0
 800c012:	d04d      	beq.n	800c0b0 <_printf_i+0x1b4>
 800c014:	4616      	mov	r6, r2
 800c016:	fbb5 f1f3 	udiv	r1, r5, r3
 800c01a:	fb03 5711 	mls	r7, r3, r1, r5
 800c01e:	5dc7      	ldrb	r7, [r0, r7]
 800c020:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c024:	462f      	mov	r7, r5
 800c026:	42bb      	cmp	r3, r7
 800c028:	460d      	mov	r5, r1
 800c02a:	d9f4      	bls.n	800c016 <_printf_i+0x11a>
 800c02c:	2b08      	cmp	r3, #8
 800c02e:	d10b      	bne.n	800c048 <_printf_i+0x14c>
 800c030:	6823      	ldr	r3, [r4, #0]
 800c032:	07df      	lsls	r7, r3, #31
 800c034:	d508      	bpl.n	800c048 <_printf_i+0x14c>
 800c036:	6923      	ldr	r3, [r4, #16]
 800c038:	6861      	ldr	r1, [r4, #4]
 800c03a:	4299      	cmp	r1, r3
 800c03c:	bfde      	ittt	le
 800c03e:	2330      	movle	r3, #48	; 0x30
 800c040:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c044:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c048:	1b92      	subs	r2, r2, r6
 800c04a:	6122      	str	r2, [r4, #16]
 800c04c:	f8cd a000 	str.w	sl, [sp]
 800c050:	464b      	mov	r3, r9
 800c052:	aa03      	add	r2, sp, #12
 800c054:	4621      	mov	r1, r4
 800c056:	4640      	mov	r0, r8
 800c058:	f7ff fee2 	bl	800be20 <_printf_common>
 800c05c:	3001      	adds	r0, #1
 800c05e:	d14c      	bne.n	800c0fa <_printf_i+0x1fe>
 800c060:	f04f 30ff 	mov.w	r0, #4294967295
 800c064:	b004      	add	sp, #16
 800c066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c06a:	4835      	ldr	r0, [pc, #212]	; (800c140 <_printf_i+0x244>)
 800c06c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c070:	6823      	ldr	r3, [r4, #0]
 800c072:	680e      	ldr	r6, [r1, #0]
 800c074:	061f      	lsls	r7, r3, #24
 800c076:	f856 5b04 	ldr.w	r5, [r6], #4
 800c07a:	600e      	str	r6, [r1, #0]
 800c07c:	d514      	bpl.n	800c0a8 <_printf_i+0x1ac>
 800c07e:	07d9      	lsls	r1, r3, #31
 800c080:	bf44      	itt	mi
 800c082:	f043 0320 	orrmi.w	r3, r3, #32
 800c086:	6023      	strmi	r3, [r4, #0]
 800c088:	b91d      	cbnz	r5, 800c092 <_printf_i+0x196>
 800c08a:	6823      	ldr	r3, [r4, #0]
 800c08c:	f023 0320 	bic.w	r3, r3, #32
 800c090:	6023      	str	r3, [r4, #0]
 800c092:	2310      	movs	r3, #16
 800c094:	e7b0      	b.n	800bff8 <_printf_i+0xfc>
 800c096:	6823      	ldr	r3, [r4, #0]
 800c098:	f043 0320 	orr.w	r3, r3, #32
 800c09c:	6023      	str	r3, [r4, #0]
 800c09e:	2378      	movs	r3, #120	; 0x78
 800c0a0:	4828      	ldr	r0, [pc, #160]	; (800c144 <_printf_i+0x248>)
 800c0a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c0a6:	e7e3      	b.n	800c070 <_printf_i+0x174>
 800c0a8:	065e      	lsls	r6, r3, #25
 800c0aa:	bf48      	it	mi
 800c0ac:	b2ad      	uxthmi	r5, r5
 800c0ae:	e7e6      	b.n	800c07e <_printf_i+0x182>
 800c0b0:	4616      	mov	r6, r2
 800c0b2:	e7bb      	b.n	800c02c <_printf_i+0x130>
 800c0b4:	680b      	ldr	r3, [r1, #0]
 800c0b6:	6826      	ldr	r6, [r4, #0]
 800c0b8:	6960      	ldr	r0, [r4, #20]
 800c0ba:	1d1d      	adds	r5, r3, #4
 800c0bc:	600d      	str	r5, [r1, #0]
 800c0be:	0635      	lsls	r5, r6, #24
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	d501      	bpl.n	800c0c8 <_printf_i+0x1cc>
 800c0c4:	6018      	str	r0, [r3, #0]
 800c0c6:	e002      	b.n	800c0ce <_printf_i+0x1d2>
 800c0c8:	0671      	lsls	r1, r6, #25
 800c0ca:	d5fb      	bpl.n	800c0c4 <_printf_i+0x1c8>
 800c0cc:	8018      	strh	r0, [r3, #0]
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	6123      	str	r3, [r4, #16]
 800c0d2:	4616      	mov	r6, r2
 800c0d4:	e7ba      	b.n	800c04c <_printf_i+0x150>
 800c0d6:	680b      	ldr	r3, [r1, #0]
 800c0d8:	1d1a      	adds	r2, r3, #4
 800c0da:	600a      	str	r2, [r1, #0]
 800c0dc:	681e      	ldr	r6, [r3, #0]
 800c0de:	6862      	ldr	r2, [r4, #4]
 800c0e0:	2100      	movs	r1, #0
 800c0e2:	4630      	mov	r0, r6
 800c0e4:	f7f4 f87c 	bl	80001e0 <memchr>
 800c0e8:	b108      	cbz	r0, 800c0ee <_printf_i+0x1f2>
 800c0ea:	1b80      	subs	r0, r0, r6
 800c0ec:	6060      	str	r0, [r4, #4]
 800c0ee:	6863      	ldr	r3, [r4, #4]
 800c0f0:	6123      	str	r3, [r4, #16]
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0f8:	e7a8      	b.n	800c04c <_printf_i+0x150>
 800c0fa:	6923      	ldr	r3, [r4, #16]
 800c0fc:	4632      	mov	r2, r6
 800c0fe:	4649      	mov	r1, r9
 800c100:	4640      	mov	r0, r8
 800c102:	47d0      	blx	sl
 800c104:	3001      	adds	r0, #1
 800c106:	d0ab      	beq.n	800c060 <_printf_i+0x164>
 800c108:	6823      	ldr	r3, [r4, #0]
 800c10a:	079b      	lsls	r3, r3, #30
 800c10c:	d413      	bmi.n	800c136 <_printf_i+0x23a>
 800c10e:	68e0      	ldr	r0, [r4, #12]
 800c110:	9b03      	ldr	r3, [sp, #12]
 800c112:	4298      	cmp	r0, r3
 800c114:	bfb8      	it	lt
 800c116:	4618      	movlt	r0, r3
 800c118:	e7a4      	b.n	800c064 <_printf_i+0x168>
 800c11a:	2301      	movs	r3, #1
 800c11c:	4632      	mov	r2, r6
 800c11e:	4649      	mov	r1, r9
 800c120:	4640      	mov	r0, r8
 800c122:	47d0      	blx	sl
 800c124:	3001      	adds	r0, #1
 800c126:	d09b      	beq.n	800c060 <_printf_i+0x164>
 800c128:	3501      	adds	r5, #1
 800c12a:	68e3      	ldr	r3, [r4, #12]
 800c12c:	9903      	ldr	r1, [sp, #12]
 800c12e:	1a5b      	subs	r3, r3, r1
 800c130:	42ab      	cmp	r3, r5
 800c132:	dcf2      	bgt.n	800c11a <_printf_i+0x21e>
 800c134:	e7eb      	b.n	800c10e <_printf_i+0x212>
 800c136:	2500      	movs	r5, #0
 800c138:	f104 0619 	add.w	r6, r4, #25
 800c13c:	e7f5      	b.n	800c12a <_printf_i+0x22e>
 800c13e:	bf00      	nop
 800c140:	0800cd21 	.word	0x0800cd21
 800c144:	0800cd32 	.word	0x0800cd32

0800c148 <memmove>:
 800c148:	4288      	cmp	r0, r1
 800c14a:	b510      	push	{r4, lr}
 800c14c:	eb01 0402 	add.w	r4, r1, r2
 800c150:	d902      	bls.n	800c158 <memmove+0x10>
 800c152:	4284      	cmp	r4, r0
 800c154:	4623      	mov	r3, r4
 800c156:	d807      	bhi.n	800c168 <memmove+0x20>
 800c158:	1e43      	subs	r3, r0, #1
 800c15a:	42a1      	cmp	r1, r4
 800c15c:	d008      	beq.n	800c170 <memmove+0x28>
 800c15e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c162:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c166:	e7f8      	b.n	800c15a <memmove+0x12>
 800c168:	4402      	add	r2, r0
 800c16a:	4601      	mov	r1, r0
 800c16c:	428a      	cmp	r2, r1
 800c16e:	d100      	bne.n	800c172 <memmove+0x2a>
 800c170:	bd10      	pop	{r4, pc}
 800c172:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c176:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c17a:	e7f7      	b.n	800c16c <memmove+0x24>

0800c17c <_free_r>:
 800c17c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c17e:	2900      	cmp	r1, #0
 800c180:	d048      	beq.n	800c214 <_free_r+0x98>
 800c182:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c186:	9001      	str	r0, [sp, #4]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	f1a1 0404 	sub.w	r4, r1, #4
 800c18e:	bfb8      	it	lt
 800c190:	18e4      	addlt	r4, r4, r3
 800c192:	f000 f8d3 	bl	800c33c <__malloc_lock>
 800c196:	4a20      	ldr	r2, [pc, #128]	; (800c218 <_free_r+0x9c>)
 800c198:	9801      	ldr	r0, [sp, #4]
 800c19a:	6813      	ldr	r3, [r2, #0]
 800c19c:	4615      	mov	r5, r2
 800c19e:	b933      	cbnz	r3, 800c1ae <_free_r+0x32>
 800c1a0:	6063      	str	r3, [r4, #4]
 800c1a2:	6014      	str	r4, [r2, #0]
 800c1a4:	b003      	add	sp, #12
 800c1a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c1aa:	f000 b8cd 	b.w	800c348 <__malloc_unlock>
 800c1ae:	42a3      	cmp	r3, r4
 800c1b0:	d90b      	bls.n	800c1ca <_free_r+0x4e>
 800c1b2:	6821      	ldr	r1, [r4, #0]
 800c1b4:	1862      	adds	r2, r4, r1
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	bf04      	itt	eq
 800c1ba:	681a      	ldreq	r2, [r3, #0]
 800c1bc:	685b      	ldreq	r3, [r3, #4]
 800c1be:	6063      	str	r3, [r4, #4]
 800c1c0:	bf04      	itt	eq
 800c1c2:	1852      	addeq	r2, r2, r1
 800c1c4:	6022      	streq	r2, [r4, #0]
 800c1c6:	602c      	str	r4, [r5, #0]
 800c1c8:	e7ec      	b.n	800c1a4 <_free_r+0x28>
 800c1ca:	461a      	mov	r2, r3
 800c1cc:	685b      	ldr	r3, [r3, #4]
 800c1ce:	b10b      	cbz	r3, 800c1d4 <_free_r+0x58>
 800c1d0:	42a3      	cmp	r3, r4
 800c1d2:	d9fa      	bls.n	800c1ca <_free_r+0x4e>
 800c1d4:	6811      	ldr	r1, [r2, #0]
 800c1d6:	1855      	adds	r5, r2, r1
 800c1d8:	42a5      	cmp	r5, r4
 800c1da:	d10b      	bne.n	800c1f4 <_free_r+0x78>
 800c1dc:	6824      	ldr	r4, [r4, #0]
 800c1de:	4421      	add	r1, r4
 800c1e0:	1854      	adds	r4, r2, r1
 800c1e2:	42a3      	cmp	r3, r4
 800c1e4:	6011      	str	r1, [r2, #0]
 800c1e6:	d1dd      	bne.n	800c1a4 <_free_r+0x28>
 800c1e8:	681c      	ldr	r4, [r3, #0]
 800c1ea:	685b      	ldr	r3, [r3, #4]
 800c1ec:	6053      	str	r3, [r2, #4]
 800c1ee:	4421      	add	r1, r4
 800c1f0:	6011      	str	r1, [r2, #0]
 800c1f2:	e7d7      	b.n	800c1a4 <_free_r+0x28>
 800c1f4:	d902      	bls.n	800c1fc <_free_r+0x80>
 800c1f6:	230c      	movs	r3, #12
 800c1f8:	6003      	str	r3, [r0, #0]
 800c1fa:	e7d3      	b.n	800c1a4 <_free_r+0x28>
 800c1fc:	6825      	ldr	r5, [r4, #0]
 800c1fe:	1961      	adds	r1, r4, r5
 800c200:	428b      	cmp	r3, r1
 800c202:	bf04      	itt	eq
 800c204:	6819      	ldreq	r1, [r3, #0]
 800c206:	685b      	ldreq	r3, [r3, #4]
 800c208:	6063      	str	r3, [r4, #4]
 800c20a:	bf04      	itt	eq
 800c20c:	1949      	addeq	r1, r1, r5
 800c20e:	6021      	streq	r1, [r4, #0]
 800c210:	6054      	str	r4, [r2, #4]
 800c212:	e7c7      	b.n	800c1a4 <_free_r+0x28>
 800c214:	b003      	add	sp, #12
 800c216:	bd30      	pop	{r4, r5, pc}
 800c218:	200002e4 	.word	0x200002e4

0800c21c <_malloc_r>:
 800c21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c21e:	1ccd      	adds	r5, r1, #3
 800c220:	f025 0503 	bic.w	r5, r5, #3
 800c224:	3508      	adds	r5, #8
 800c226:	2d0c      	cmp	r5, #12
 800c228:	bf38      	it	cc
 800c22a:	250c      	movcc	r5, #12
 800c22c:	2d00      	cmp	r5, #0
 800c22e:	4606      	mov	r6, r0
 800c230:	db01      	blt.n	800c236 <_malloc_r+0x1a>
 800c232:	42a9      	cmp	r1, r5
 800c234:	d903      	bls.n	800c23e <_malloc_r+0x22>
 800c236:	230c      	movs	r3, #12
 800c238:	6033      	str	r3, [r6, #0]
 800c23a:	2000      	movs	r0, #0
 800c23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c23e:	f000 f87d 	bl	800c33c <__malloc_lock>
 800c242:	4921      	ldr	r1, [pc, #132]	; (800c2c8 <_malloc_r+0xac>)
 800c244:	680a      	ldr	r2, [r1, #0]
 800c246:	4614      	mov	r4, r2
 800c248:	b99c      	cbnz	r4, 800c272 <_malloc_r+0x56>
 800c24a:	4f20      	ldr	r7, [pc, #128]	; (800c2cc <_malloc_r+0xb0>)
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	b923      	cbnz	r3, 800c25a <_malloc_r+0x3e>
 800c250:	4621      	mov	r1, r4
 800c252:	4630      	mov	r0, r6
 800c254:	f000 f862 	bl	800c31c <_sbrk_r>
 800c258:	6038      	str	r0, [r7, #0]
 800c25a:	4629      	mov	r1, r5
 800c25c:	4630      	mov	r0, r6
 800c25e:	f000 f85d 	bl	800c31c <_sbrk_r>
 800c262:	1c43      	adds	r3, r0, #1
 800c264:	d123      	bne.n	800c2ae <_malloc_r+0x92>
 800c266:	230c      	movs	r3, #12
 800c268:	6033      	str	r3, [r6, #0]
 800c26a:	4630      	mov	r0, r6
 800c26c:	f000 f86c 	bl	800c348 <__malloc_unlock>
 800c270:	e7e3      	b.n	800c23a <_malloc_r+0x1e>
 800c272:	6823      	ldr	r3, [r4, #0]
 800c274:	1b5b      	subs	r3, r3, r5
 800c276:	d417      	bmi.n	800c2a8 <_malloc_r+0x8c>
 800c278:	2b0b      	cmp	r3, #11
 800c27a:	d903      	bls.n	800c284 <_malloc_r+0x68>
 800c27c:	6023      	str	r3, [r4, #0]
 800c27e:	441c      	add	r4, r3
 800c280:	6025      	str	r5, [r4, #0]
 800c282:	e004      	b.n	800c28e <_malloc_r+0x72>
 800c284:	6863      	ldr	r3, [r4, #4]
 800c286:	42a2      	cmp	r2, r4
 800c288:	bf0c      	ite	eq
 800c28a:	600b      	streq	r3, [r1, #0]
 800c28c:	6053      	strne	r3, [r2, #4]
 800c28e:	4630      	mov	r0, r6
 800c290:	f000 f85a 	bl	800c348 <__malloc_unlock>
 800c294:	f104 000b 	add.w	r0, r4, #11
 800c298:	1d23      	adds	r3, r4, #4
 800c29a:	f020 0007 	bic.w	r0, r0, #7
 800c29e:	1ac2      	subs	r2, r0, r3
 800c2a0:	d0cc      	beq.n	800c23c <_malloc_r+0x20>
 800c2a2:	1a1b      	subs	r3, r3, r0
 800c2a4:	50a3      	str	r3, [r4, r2]
 800c2a6:	e7c9      	b.n	800c23c <_malloc_r+0x20>
 800c2a8:	4622      	mov	r2, r4
 800c2aa:	6864      	ldr	r4, [r4, #4]
 800c2ac:	e7cc      	b.n	800c248 <_malloc_r+0x2c>
 800c2ae:	1cc4      	adds	r4, r0, #3
 800c2b0:	f024 0403 	bic.w	r4, r4, #3
 800c2b4:	42a0      	cmp	r0, r4
 800c2b6:	d0e3      	beq.n	800c280 <_malloc_r+0x64>
 800c2b8:	1a21      	subs	r1, r4, r0
 800c2ba:	4630      	mov	r0, r6
 800c2bc:	f000 f82e 	bl	800c31c <_sbrk_r>
 800c2c0:	3001      	adds	r0, #1
 800c2c2:	d1dd      	bne.n	800c280 <_malloc_r+0x64>
 800c2c4:	e7cf      	b.n	800c266 <_malloc_r+0x4a>
 800c2c6:	bf00      	nop
 800c2c8:	200002e4 	.word	0x200002e4
 800c2cc:	200002e8 	.word	0x200002e8

0800c2d0 <_realloc_r>:
 800c2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2d2:	4607      	mov	r7, r0
 800c2d4:	4614      	mov	r4, r2
 800c2d6:	460e      	mov	r6, r1
 800c2d8:	b921      	cbnz	r1, 800c2e4 <_realloc_r+0x14>
 800c2da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c2de:	4611      	mov	r1, r2
 800c2e0:	f7ff bf9c 	b.w	800c21c <_malloc_r>
 800c2e4:	b922      	cbnz	r2, 800c2f0 <_realloc_r+0x20>
 800c2e6:	f7ff ff49 	bl	800c17c <_free_r>
 800c2ea:	4625      	mov	r5, r4
 800c2ec:	4628      	mov	r0, r5
 800c2ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2f0:	f000 f830 	bl	800c354 <_malloc_usable_size_r>
 800c2f4:	42a0      	cmp	r0, r4
 800c2f6:	d20f      	bcs.n	800c318 <_realloc_r+0x48>
 800c2f8:	4621      	mov	r1, r4
 800c2fa:	4638      	mov	r0, r7
 800c2fc:	f7ff ff8e 	bl	800c21c <_malloc_r>
 800c300:	4605      	mov	r5, r0
 800c302:	2800      	cmp	r0, #0
 800c304:	d0f2      	beq.n	800c2ec <_realloc_r+0x1c>
 800c306:	4631      	mov	r1, r6
 800c308:	4622      	mov	r2, r4
 800c30a:	f7ff fbf7 	bl	800bafc <memcpy>
 800c30e:	4631      	mov	r1, r6
 800c310:	4638      	mov	r0, r7
 800c312:	f7ff ff33 	bl	800c17c <_free_r>
 800c316:	e7e9      	b.n	800c2ec <_realloc_r+0x1c>
 800c318:	4635      	mov	r5, r6
 800c31a:	e7e7      	b.n	800c2ec <_realloc_r+0x1c>

0800c31c <_sbrk_r>:
 800c31c:	b538      	push	{r3, r4, r5, lr}
 800c31e:	4d06      	ldr	r5, [pc, #24]	; (800c338 <_sbrk_r+0x1c>)
 800c320:	2300      	movs	r3, #0
 800c322:	4604      	mov	r4, r0
 800c324:	4608      	mov	r0, r1
 800c326:	602b      	str	r3, [r5, #0]
 800c328:	f7f5 feb4 	bl	8002094 <_sbrk>
 800c32c:	1c43      	adds	r3, r0, #1
 800c32e:	d102      	bne.n	800c336 <_sbrk_r+0x1a>
 800c330:	682b      	ldr	r3, [r5, #0]
 800c332:	b103      	cbz	r3, 800c336 <_sbrk_r+0x1a>
 800c334:	6023      	str	r3, [r4, #0]
 800c336:	bd38      	pop	{r3, r4, r5, pc}
 800c338:	20004988 	.word	0x20004988

0800c33c <__malloc_lock>:
 800c33c:	4801      	ldr	r0, [pc, #4]	; (800c344 <__malloc_lock+0x8>)
 800c33e:	f000 b811 	b.w	800c364 <__retarget_lock_acquire_recursive>
 800c342:	bf00      	nop
 800c344:	20004990 	.word	0x20004990

0800c348 <__malloc_unlock>:
 800c348:	4801      	ldr	r0, [pc, #4]	; (800c350 <__malloc_unlock+0x8>)
 800c34a:	f000 b80c 	b.w	800c366 <__retarget_lock_release_recursive>
 800c34e:	bf00      	nop
 800c350:	20004990 	.word	0x20004990

0800c354 <_malloc_usable_size_r>:
 800c354:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c358:	1f18      	subs	r0, r3, #4
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	bfbc      	itt	lt
 800c35e:	580b      	ldrlt	r3, [r1, r0]
 800c360:	18c0      	addlt	r0, r0, r3
 800c362:	4770      	bx	lr

0800c364 <__retarget_lock_acquire_recursive>:
 800c364:	4770      	bx	lr

0800c366 <__retarget_lock_release_recursive>:
 800c366:	4770      	bx	lr

0800c368 <_init>:
 800c368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c36a:	bf00      	nop
 800c36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c36e:	bc08      	pop	{r3}
 800c370:	469e      	mov	lr, r3
 800c372:	4770      	bx	lr

0800c374 <_fini>:
 800c374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c376:	bf00      	nop
 800c378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c37a:	bc08      	pop	{r3}
 800c37c:	469e      	mov	lr, r3
 800c37e:	4770      	bx	lr
