{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733309765720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733309765720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 18:56:05 2024 " "Processing started: Wed Dec  4 18:56:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733309765720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309765720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309765721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733309767480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733309767480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver " "Found entity 1: VGA_Driver" {  } { { "../rtl/VGA_Driver.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/VGA_Driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309792374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309792374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/top_vga_game_snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/top_vga_game_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_VGA_Game_Snake " "Found entity 1: Top_VGA_Game_Snake" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309792387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309792387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/key_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Ctrl " "Found entity 1: Key_Ctrl" {  } { { "../rtl/Key_Ctrl.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Key_Ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309792396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309792396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/game_start.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/game_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Start " "Found entity 1: Game_Start" {  } { { "../rtl/Game_Start.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Start.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309792408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309792408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/game_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/game_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Speed " "Found entity 1: Game_Speed" {  } { { "../rtl/Game_Speed.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Speed.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309792423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309792423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/game_play.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/game_play.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Play " "Found entity 1: Game_Play" {  } { { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309792434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309792434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/game_end.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/game_end.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_End " "Found entity 1: Game_End" {  } { { "../rtl/Game_End.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_End.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309792450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309792450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "pll_clk.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pll_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309792452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309792452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file pic_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic_rom " "Found entity 1: pic_rom" {  } { { "pic_rom.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pic_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309792454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309792454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_clk_25 Top_VGA_Game_Snake.v(34) " "Verilog HDL Implicit Net warning at Top_VGA_Game_Snake.v(34): created implicit net for \"vga_clk_25\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309792455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_sync Top_VGA_Game_Snake.v(36) " "Verilog HDL Implicit Net warning at Top_VGA_Game_Snake.v(36): created implicit net for \"vga_sync\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309792456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_VGA_Game_Snake " "Elaborating entity \"Top_VGA_Game_Snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733309792835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_clk_25 Top_VGA_Game_Snake.v(34) " "Verilog HDL or VHDL warning at Top_VGA_Game_Snake.v(34): object \"vga_clk_25\" assigned a value but never read" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733309792854 "|Top_VGA_Game_Snake"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_sync Top_VGA_Game_Snake.v(36) " "Verilog HDL or VHDL warning at Top_VGA_Game_Snake.v(36): object \"vga_sync\" assigned a value but never read" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733309792854 "|Top_VGA_Game_Snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_pll_clk" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309792861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "pll_clk.v" "altpll_component" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pll_clk.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309792933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "pll_clk.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pll_clk.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309792951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309792952 ""}  } { { "pll_clk.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pll_clk.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733309792952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/pll_clk_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309793044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309793044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver VGA_Driver:u_VGA_Driver " "Elaborating entity \"VGA_Driver\" for hierarchy \"VGA_Driver:u_VGA_Driver\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_VGA_Driver" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793066 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_Driver.v(66) " "Verilog HDL Case Statement information at VGA_Driver.v(66): all case item expressions in this case statement are onehot" {  } { { "../rtl/VGA_Driver.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/VGA_Driver.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733309793084 "|Top_VGA_Game_Snake|VGA_Driver:u_VGA_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key_Ctrl Key_Ctrl:u_Key_Ctrl " "Elaborating entity \"Key_Ctrl\" for hierarchy \"Key_Ctrl:u_Key_Ctrl\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Key_Ctrl" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Start Game_Start:u_Game_Start " "Elaborating entity \"Game_Start\" for hierarchy \"Game_Start:u_Game_Start\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Game_Start" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_rom Game_Start:u_Game_Start\|pic_rom:u_pic_rom " "Elaborating entity \"pic_rom\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\"" {  } { { "../rtl/Game_Start.v" "u_pic_rom" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Start.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\"" {  } { { "pic_rom.v" "altsyncram_component" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pic_rom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\"" {  } { { "pic_rom.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pic_rom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../doc/CrazyBird.hex " "Parameter \"init_file\" = \"../doc/CrazyBird.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309793206 ""}  } { { "pic_rom.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pic_rom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733309793206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hsa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsa1 " "Found entity 1: altsyncram_hsa1" {  } { { "db/altsyncram_hsa1.tdf" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/altsyncram_hsa1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309793259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309793259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsa1 Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated " "Elaborating entity \"altsyncram_hsa1\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309793355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309793355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\|decode_jsa:rden_decode " "Elaborating entity \"decode_jsa\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\|decode_jsa:rden_decode\"" {  } { { "db/altsyncram_hsa1.tdf" "rden_decode" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/altsyncram_hsa1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309793441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309793441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_hsa1.tdf" "mux2" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/altsyncram_hsa1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Speed Game_Speed:u_Game_Speed " "Elaborating entity \"Game_Speed\" for hierarchy \"Game_Speed:u_Game_Speed\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Game_Speed" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Play Game_Play:u_Game_Play " "Elaborating entity \"Game_Play\" for hierarchy \"Game_Play:u_Game_Play\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Game_Play" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793553 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Game_Play.v(140) " "Verilog HDL Case Statement information at Game_Play.v(140): all case item expressions in this case statement are onehot" {  } { { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733309793587 "|Top_VGA_Game_Snake|Game_Play:u_Game_Play"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Game_Play.v(267) " "Verilog HDL Case Statement information at Game_Play.v(267): all case item expressions in this case statement are onehot" {  } { { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 267 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733309793587 "|Top_VGA_Game_Snake|Game_Play:u_Game_Play"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_End Game_End:u_Game_End " "Elaborating entity \"Game_End\" for hierarchy \"Game_End:u_Game_End\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Game_End" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309793589 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[23\] " "Net \"data_start_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[22\] " "Net \"data_start_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[21\] " "Net \"data_start_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[20\] " "Net \"data_start_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[19\] " "Net \"data_start_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[18\] " "Net \"data_start_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[17\] " "Net \"data_start_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[16\] " "Net \"data_start_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[23\] " "Net \"data_speed_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[22\] " "Net \"data_speed_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[21\] " "Net \"data_speed_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[20\] " "Net \"data_speed_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[19\] " "Net \"data_speed_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[18\] " "Net \"data_speed_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[17\] " "Net \"data_speed_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[23\] " "Net \"data_play_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[22\] " "Net \"data_play_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[21\] " "Net \"data_play_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[20\] " "Net \"data_play_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[19\] " "Net \"data_play_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[18\] " "Net \"data_play_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[17\] " "Net \"data_play_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[16\] " "Net \"data_play_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[23\] " "Net \"data_end_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[22\] " "Net \"data_end_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[21\] " "Net \"data_end_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[20\] " "Net \"data_end_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[19\] " "Net \"data_end_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[18\] " "Net \"data_end_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[17\] " "Net \"data_end_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[16\] " "Net \"data_end_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794047 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733309794047 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[23\] " "Net \"data_start_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[22\] " "Net \"data_start_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[21\] " "Net \"data_start_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[20\] " "Net \"data_start_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[19\] " "Net \"data_start_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[18\] " "Net \"data_start_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[17\] " "Net \"data_start_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[16\] " "Net \"data_start_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[23\] " "Net \"data_speed_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[22\] " "Net \"data_speed_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[21\] " "Net \"data_speed_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[20\] " "Net \"data_speed_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[19\] " "Net \"data_speed_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[18\] " "Net \"data_speed_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[17\] " "Net \"data_speed_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[23\] " "Net \"data_play_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[22\] " "Net \"data_play_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[21\] " "Net \"data_play_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[20\] " "Net \"data_play_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[19\] " "Net \"data_play_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[18\] " "Net \"data_play_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[17\] " "Net \"data_play_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[16\] " "Net \"data_play_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[23\] " "Net \"data_end_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[22\] " "Net \"data_end_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[21\] " "Net \"data_end_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[20\] " "Net \"data_end_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[19\] " "Net \"data_end_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[18\] " "Net \"data_end_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[17\] " "Net \"data_end_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[16\] " "Net \"data_end_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733309794048 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733309794048 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Game_End:u_Game_End\|WideOr34_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Game_End:u_Game_End\|WideOr34_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733309800970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 47 " "Parameter WIDTH_A set to 47" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733309800970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733309800970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733309800970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733309800970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733309800970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Top_VGA_Game_Snake.Top_VGA_Game_Snake0.rtl.mif " "Parameter INIT_FILE set to Top_VGA_Game_Snake.Top_VGA_Game_Snake0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733309800970 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733309800970 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733309800970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game_End:u_Game_End\|altsyncram:WideOr34_rtl_0 " "Elaborated megafunction instantiation \"Game_End:u_Game_End\|altsyncram:WideOr34_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309801023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game_End:u_Game_End\|altsyncram:WideOr34_rtl_0 " "Instantiated megafunction \"Game_End:u_Game_End\|altsyncram:WideOr34_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309801023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 47 " "Parameter \"WIDTH_A\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309801023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309801023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309801023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309801023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309801023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Top_VGA_Game_Snake.Top_VGA_Game_Snake0.rtl.mif " "Parameter \"INIT_FILE\" = \"Top_VGA_Game_Snake.Top_VGA_Game_Snake0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733309801023 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733309801023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9q11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9q11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9q11 " "Found entity 1: altsyncram_9q11" {  } { { "db/altsyncram_9q11.tdf" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/altsyncram_9q11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309801065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309801065 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733309801510 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/Game_Speed.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Speed.v" 155 -1 0 } } { "../rtl/Game_End.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_End.v" 276 -1 0 } } { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 127 -1 0 } } { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 336 -1 0 } } { "../rtl/Key_Ctrl.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Key_Ctrl.v" 58 -1 0 } } { "../rtl/Key_Ctrl.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Key_Ctrl.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733309801549 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733309801550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733309803490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733309809556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733309810139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309810139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3681 " "Implemented 3681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733309810577 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733309810577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3576 " "Implemented 3576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733309810577 ""} { "Info" "ICUT_CUT_TM_RAMS" "79 " "Implemented 79 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733309810577 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1733309810577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733309810577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733309810632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 18:56:50 2024 " "Processing ended: Wed Dec  4 18:56:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733309810632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733309810632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733309810632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309810632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733309813091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733309813092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 18:56:52 2024 " "Processing started: Wed Dec  4 18:56:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733309813092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733309813092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733309813092 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733309815782 ""}
{ "Info" "0" "" "Project  = Top_VGA_Game_Snake" {  } {  } 0 0 "Project  = Top_VGA_Game_Snake" 0 0 "Fitter" 0 0 1733309815783 ""}
{ "Info" "0" "" "Revision = Top_VGA_Game_Snake" {  } {  } 0 0 "Revision = Top_VGA_Game_Snake" 0 0 "Fitter" 0 0 1733309815783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733309815898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733309815899 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Top_VGA_Game_Snake EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"Top_VGA_Game_Snake\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733309815927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733309815986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733309815987 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/pll_clk_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1733309816203 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/pll_clk_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1733309816203 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733309816337 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733309816353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733309816510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733309816510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733309816510 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733309816510 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 7287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733309816524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 7289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733309816524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 7291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733309816524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 7293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733309816524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 7295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733309816524 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733309816524 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733309816527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733309816574 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 25 " "No exact pin location assignment(s) for 1 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733309816905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top_VGA_Game_Snake.sdc " "Synopsys Design Constraints File file not found: 'Top_VGA_Game_Snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733309817514 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733309817515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733309817521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733309817549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733309817550 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733309817551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733309817822 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/pll_clk_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733309817822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733309817822 ""}  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 7276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733309817822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Game_Play:u_Game_Play\|move_en  " "Automatically promoted node Game_Play:u_Game_Play\|move_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733309817822 ""}  } { { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733309817822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733309817822 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n_w~0 " "Destination node rst_n_w~0" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 1270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733309817822 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733309817822 ""}  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 7275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733309817822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n_w~0  " "Automatically promoted node rst_n_w~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733309817823 ""}  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 0 { 0 ""} 0 1270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733309817823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733309818273 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733309818275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733309818275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733309818279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733309818282 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733309818286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733309818286 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733309818288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733309818425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733309818428 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733309818428 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1733309818434 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1733309818434 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733309818434 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 10 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733309818435 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733309818435 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733309818435 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733309818435 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 24 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733309818435 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 11 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733309818435 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733309818435 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 16 10 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733309818435 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1733309818435 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733309818435 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733309818540 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733309818558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733309819391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733309820216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733309820260 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733309828489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733309828489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733309829121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733309831622 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733309831622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733309834992 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733309834992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733309834997 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.97 " "Total time spent on timing analysis during the Fitter is 2.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733309835172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733309835198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733309835654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733309835655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733309836287 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733309837052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/output_files/Top_VGA_Game_Snake.fit.smsg " "Generated suppressed messages file C:/Users/XU YIDAN/Desktop/fpga/snake/prj/output_files/Top_VGA_Game_Snake.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733309837526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6160 " "Peak virtual memory: 6160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733309838376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 18:57:18 2024 " "Processing ended: Wed Dec  4 18:57:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733309838376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733309838376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733309838376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733309838376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733309840119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733309840120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 18:57:19 2024 " "Processing started: Wed Dec  4 18:57:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733309840120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733309840120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733309840120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733309840611 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733309841165 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733309841189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733309841420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 18:57:21 2024 " "Processing ended: Wed Dec  4 18:57:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733309841420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733309841420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733309841420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733309841420 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733309842330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733309843706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733309843706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 18:57:23 2024 " "Processing started: Wed Dec  4 18:57:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733309843706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733309843706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Top_VGA_Game_Snake -c Top_VGA_Game_Snake " "Command: quartus_sta Top_VGA_Game_Snake -c Top_VGA_Game_Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733309843706 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733309843845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733309844039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733309844039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309844095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309844095 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top_VGA_Game_Snake.sdc " "Synopsys Design Constraints File file not found: 'Top_VGA_Game_Snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733309844388 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309844388 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk_50 sys_clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk_50 sys_clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733309844393 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733309844393 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733309844393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309844394 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Game_Play:u_Game_Play\|move_en Game_Play:u_Game_Play\|move_en " "create_clock -period 1.000 -name Game_Play:u_Game_Play\|move_en Game_Play:u_Game_Play\|move_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733309844396 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733309844396 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733309844411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733309844412 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733309844414 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733309844440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733309844514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733309844514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.221 " "Worst-case setup slack is -9.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.221             -87.629 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.221             -87.629 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.276           -1209.844 Game_Play:u_Game_Play\|move_en  " "   -5.276           -1209.844 Game_Play:u_Game_Play\|move_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.294               0.000 sys_clk_50  " "   13.294               0.000 sys_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309844517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 sys_clk_50  " "    0.452               0.000 sys_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 Game_Play:u_Game_Play\|move_en  " "    0.464               0.000 Game_Play:u_Game_Play\|move_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309844530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733309844535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733309844538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -499.632 Game_Play:u_Game_Play\|move_en  " "   -1.487            -499.632 Game_Play:u_Game_Play\|move_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.759               0.000 sys_clk_50  " "    9.759               0.000 sys_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.702               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.702               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309844541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309844541 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733309844683 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733309844720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733309845415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733309845679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733309845712 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733309845712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.333 " "Worst-case setup slack is -8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.333             -78.886 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.333             -78.886 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.035           -1133.215 Game_Play:u_Game_Play\|move_en  " "   -5.035           -1133.215 Game_Play:u_Game_Play\|move_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.591               0.000 sys_clk_50  " "   13.591               0.000 sys_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309845717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sys_clk_50  " "    0.401               0.000 sys_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Game_Play:u_Game_Play\|move_en  " "    0.417               0.000 Game_Play:u_Game_Play\|move_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309845733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733309845740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733309845746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -499.632 Game_Play:u_Game_Play\|move_en  " "   -1.487            -499.632 Game_Play:u_Game_Play\|move_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 sys_clk_50  " "    9.721               0.000 sys_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.669               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.669               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309845752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309845752 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733309845930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733309846189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733309846205 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733309846205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.715 " "Worst-case setup slack is -3.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.715             -33.558 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.715             -33.558 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944            -351.128 Game_Play:u_Game_Play\|move_en  " "   -1.944            -351.128 Game_Play:u_Game_Play\|move_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.028               0.000 sys_clk_50  " "   17.028               0.000 sys_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309846212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 sys_clk_50  " "    0.186               0.000 sys_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 Game_Play:u_Game_Play\|move_en  " "    0.194               0.000 Game_Play:u_Game_Play\|move_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309846237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733309846252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733309846262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -336.000 Game_Play:u_Game_Play\|move_en  " "   -1.000            -336.000 Game_Play:u_Game_Play\|move_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 sys_clk_50  " "    9.411               0.000 sys_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.732               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.732               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733309846272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733309846272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733309846921 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733309846923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733309847059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 18:57:27 2024 " "Processing ended: Wed Dec  4 18:57:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733309847059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733309847059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733309847059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733309847059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733309848863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733309848863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 18:57:28 2024 " "Processing started: Wed Dec  4 18:57:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733309848863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733309848863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733309848864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733309849576 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_VGA_Game_Snake_8_1200mv_85c_slow.vo C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/ simulation " "Generated file Top_VGA_Game_Snake_8_1200mv_85c_slow.vo in folder \"C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733309850183 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_VGA_Game_Snake_8_1200mv_0c_slow.vo C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/ simulation " "Generated file Top_VGA_Game_Snake_8_1200mv_0c_slow.vo in folder \"C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733309850495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_VGA_Game_Snake_min_1200mv_0c_fast.vo C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/ simulation " "Generated file Top_VGA_Game_Snake_min_1200mv_0c_fast.vo in folder \"C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733309850802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_VGA_Game_Snake.vo C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/ simulation " "Generated file Top_VGA_Game_Snake.vo in folder \"C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733309851100 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_VGA_Game_Snake_8_1200mv_85c_v_slow.sdo C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/ simulation " "Generated file Top_VGA_Game_Snake_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733309851343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_VGA_Game_Snake_8_1200mv_0c_v_slow.sdo C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/ simulation " "Generated file Top_VGA_Game_Snake_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733309851576 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_VGA_Game_Snake_min_1200mv_0c_v_fast.sdo C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/ simulation " "Generated file Top_VGA_Game_Snake_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733309851821 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_VGA_Game_Snake_v.sdo C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/ simulation " "Generated file Top_VGA_Game_Snake_v.sdo in folder \"C:/Users/XU YIDAN/Desktop/fpga/snake/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733309852076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733309852172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 18:57:32 2024 " "Processing ended: Wed Dec  4 18:57:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733309852172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733309852172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733309852172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733309852172 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733309853048 ""}
