Fitter Status : Successful - Tue Jun 16 17:19:15 2009
Quartus II Version : 9.0 Build 184 04/29/2009 SP 1 SJ Full Version
Revision Name : clk_card
Top-level Entity Name : clk_card
Family : Stratix
Device : EP1S30F780C5
Timing Models : Final
Total logic elements : 17,636 / 32,470 ( 54 % )
Total pins : 254 / 598 ( 42 % )
Total virtual pins : 0
Total memory bits : 818,688 / 3,317,184 ( 25 % )
DSP block 9-bit elements : 10 / 96 ( 10 % )
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 2 ( 0 % )
