From 6164ee16ed087a5a3dbdf40fe02bc9b31c558a5d Mon Sep 17 00:00:00 2001
From: "wei.nie" <wei.nie@amlogic.com>
Date: Fri, 26 Sep 2014 07:28:29 -0400
Subject: [PATCH 4911/5965] PD#86062:fix m6 build error

Change-Id: I3276a0daeec69c43fbac6abc235d69cd2e505aeb
---
 drivers/amlogic/display/osd_ext/osd_hw.c | 56 +++++++++++++-----------
 1 file changed, 30 insertions(+), 26 deletions(-)

diff --git a/drivers/amlogic/display/osd_ext/osd_hw.c b/drivers/amlogic/display/osd_ext/osd_hw.c
index ce3ca1c57d57..85bbe4b250be 100755
--- a/drivers/amlogic/display/osd_ext/osd_hw.c
+++ b/drivers/amlogic/display/osd_ext/osd_hw.c
@@ -1397,14 +1397,16 @@ static  void  osd1_update_disp_freescale_enable(void)
 
 static void osd1_update_coef(void)
 {
-	int i;
 	int hf_coef_idx = 0;
-	int hf_coef_wren = 1;
-
 	int vf_coef_idx = 0;
-	int vf_coef_wren = 1;
 	int *hf_coef, *vf_coef;
 
+#if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+	int i = 0;
+	int hf_coef_wren = 1;
+	int vf_coef_wren = 1;
+#endif
+
 	if (vf_coef_idx == 0){
 		vf_coef = filt_coef0;
 	}else if (vf_coef_idx == 1){
@@ -1415,15 +1417,6 @@ static void osd1_update_coef(void)
 		vf_coef = filt_coef0;
 	}
 
-#if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
-	if (vf_coef_wren) {
-		aml_set_reg32_bits(P_VPP2_OSD_SCALE_COEF_IDX, 0x0000, 0, 9);
-		for (i = 0; i < 33; i++)
-		{
-			aml_write_reg32(P_VPP2_OSD_SCALE_COEF, vf_coef[i]);
-		}
-	}
-
 	if (hf_coef_idx == 0){
 		hf_coef = filt_coef0;
 	}else if (hf_coef_idx == 1){
@@ -1434,6 +1427,15 @@ static void osd1_update_coef(void)
 		hf_coef = filt_coef0;
 	}
 
+#if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+	if (vf_coef_wren) {
+		aml_set_reg32_bits(P_VPP2_OSD_SCALE_COEF_IDX, 0x0000, 0, 9);
+		for (i = 0; i < 33; i++)
+		{
+			aml_write_reg32(P_VPP2_OSD_SCALE_COEF, vf_coef[i]);
+		}
+	}
+
 	if (hf_coef_wren) {
 		aml_set_reg32_bits(P_VPP2_OSD_SCALE_COEF_IDX, 0x0100, 0, 9);
 		for (i = 0; i < 33; i++)
@@ -1521,14 +1523,16 @@ static  void  osd2_update_disp_freescale_enable(void)
 
 static void osd2_update_coef(void)
 {
-	int i;
 	int hf_coef_idx = 0;
-	int hf_coef_wren = 1;
-
 	int vf_coef_idx = 0;
-	int vf_coef_wren = 1;
 	int *hf_coef, *vf_coef;
 
+#if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+	int i = 0;
+	int hf_coef_wren = 1;
+	int vf_coef_wren = 1;
+#endif
+
 	if (vf_coef_idx == 0){
 		vf_coef = filt_coef0;
 	}else if (vf_coef_idx == 1){
@@ -1539,15 +1543,6 @@ static void osd2_update_coef(void)
 		vf_coef = filt_coef0;
 	}
 
-#if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
-	if (vf_coef_wren) {
-		aml_set_reg32_bits (P_VPP2_OSD_SCALE_COEF_IDX, 0x0000, 0, 9);
-		for (i = 0; i < 33; i++)
-		{
-			aml_write_reg32(P_VPP2_OSD_SCALE_COEF, vf_coef[i]);
-		}
-	}
-
 	if (hf_coef_idx == 0){
 		hf_coef = filt_coef0;
 	}else if (hf_coef_idx == 1){
@@ -1558,6 +1553,15 @@ static void osd2_update_coef(void)
 		hf_coef = filt_coef0;
 	}
 
+#if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+	if (vf_coef_wren) {
+		aml_set_reg32_bits (P_VPP2_OSD_SCALE_COEF_IDX, 0x0000, 0, 9);
+		for (i = 0; i < 33; i++)
+		{
+			aml_write_reg32(P_VPP2_OSD_SCALE_COEF, vf_coef[i]);
+		}
+	}
+
 	if (hf_coef_wren) {
 		aml_set_reg32_bits (P_VPP2_OSD_SCALE_COEF_IDX, 0x0100, 0, 9);
 		for (i = 0; i < 33; i++)
-- 
2.19.0

