Command: vcs -f vegeta_top_tb.include +v2k -R +lint=all -sverilog -full64 -timescale=1ns/10ps \
-debug_acc+pp+dmptf -debug_region+cell+encrypt -debug_access -l vegeta_top_tb.log \
+vpdfile+./vegeta_top_tb.vpd
                         Chronologic VCS (TM)
         Version W-2024.09_Full64 -- Sat Feb 22 16:37:49 2025

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file './general_adder.sv'
Parsing design file './fp32_adder.sv'
Parsing design file './general_multiplier.sv'
Parsing design file './bf16_mult.sv'
Parsing design file './vegeta_mac.sv'
Parsing design file './vegeta_pu.sv'
Parsing design file './vegeta_pe.sv'
Parsing design file './adder_tree.sv'
Parsing design file './vegeta_compute_top.sv'
Parsing design file './L1_buffer.sv'
Parsing design file './L1_buffer_independent_read.sv'
Parsing design file './L1_buffer_independent_write.sv'
Parsing design file './activation_control.sv'
Parsing design file './weight_control.sv'
Parsing design file './accumulation_control.sv'
Parsing design file './output_control.sv'
Parsing design file './vegeta_control.sv'
Parsing design file './vegeta_top.sv'
Parsing design file './vegeta_top_tb.sv'
Top Level Modules:
       vegeta_top_tb
TimeScale is 1 ns / 1 ps

Lint-[WMIA-L] Width mismatch in assignment
./weight_control.sv, 290
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 4-bit LHS target:
  Source info: metadata_index_next = ($floor((32 / (2 * META_DATA_SIZE))) - 
  1);
  Expression: metadata_index_next


Lint-[WMIA-L] Width mismatch in assignment
./weight_control.sv, 316
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 4-bit LHS target:
  Source info: metadata_index_next = ($floor((32 / (2 * META_DATA_SIZE))) - 
  1);
  Expression: metadata_index_next

Starting vcs inline pass...
13 modules and 0 UDP read.
recompiling module L1_buffer_independent_read
recompiling module L1_buffer_independent_write
recompiling module activation_control
recompiling module accumulation_control
recompiling module output_control
recompiling module vegeta_top_tb
6 of 13 modules done
	However, due to incremental compilation, only 6 modules need to be compiled. 
make[1]: Entering directory '/usr/scratch/akshat/project_vegeta_chip/accelerator_06_04_2024/testbench/vegeta_top_tb/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/tools/software/synopsys/vcs/latest/linux64/lib -L/tools/software/synopsys/vcs/latest/linux64/lib \
-Wl,-rpath-link=./   objs/amcQw_d.o   _1204437_archive_1.so _prev_archive_1.so   \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative \
/tools/software/synopsys/vcs/latest/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli \
-Wl,-no-whole-archive        _vcs_pli_stub_.o   /tools/software/synopsys/vcs/latest/linux64/lib/vcs_save_restore_new.o \
/tools/software/synopsys/verdi/latest/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory '/usr/scratch/akshat/project_vegeta_chip/accelerator_06_04_2024/testbench/vegeta_top_tb/csrc' \

Command: /usr/scratch/akshat/project_vegeta_chip/accelerator_06_04_2024/testbench/vegeta_top_tb/./simv +v2k +lint=all -a vegeta_top_tb.log +vpdfile+./vegeta_top_tb.vpd
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  Feb 22 16:37 2025
          0
          0
Dense Tests 

          0
          1
          2
          3
          4
          5
          6
          7
          8
          9
         10
         11
         12
         13
         14
         15
         16
         17
         18
         19
         20
         21
         22
         23
         24
         25
         26
         27
         28
         29
         30
         31
         32
         33
         34
         35
         36
         37
         38
         39
         40
         41
         42
         43
         44
         45
         46
         47
         48
         49
         50
         51
         52
         53
         54
         55
         56
         57
         58
         59
         60
         61
         62
         63
         64
         65
         66
         67
         68
         69
         70
         71
         72
         73
         74
         75
         76
         77
         78
         79
         80
         81
         82
         83
         84
         85
         86
         87
         88
         89
         90
         91
         92
         93
         94
         95
         96
         97
         98
         99
        100
        101
        102
        103
        104
        105
        106
        107
        108
        109
        110
        111
        112
        113
        114
        115
        116
        117
        118
        119
        120
        121
        122
        123
        124
        125
        126
        127
        128
        129
        130
        131
        132
        133
        134
        135
        136
        137
        138
        139
        140
        141
        142
        143
        144
        145
        146
        147
        148
        149
        150
        151
        152
        153
        154
        155
        156
        157
        158
        159
        160
        161
        162
        163
        164
        165
        166
        167
        168
        169
        170
        171
        172
        173
        174
        175
        176
        177
        178
        179
        180
        181
        182
        183
        184
        185
        186
        187
        188
        189
        190
        191
        192
        193
        194
        195
        196
        197
        198
        199
        200
        201
        202
        203
        204
        205
        206
        207
        208
        209
        210
        211
        212
        213
        214
        215
        216
        217
        218
        219
        220
        221
        222
        223
        224
        225
        226
        227
        228
        229
        230
        231
        232
        233
        234
        235
        236
        237
        238
        239
        240
        241
        242
        243
        244
        245
        246
        247
        248
        249
        250
        251
        252
        253
        254
        255
        256
        257
        258
        259
        260
        261
        262
        263
        264
        265
        266
        267
        268
        269
        270
        271
        272
        273
        274
        275
        276
        277
        278
        279
        280
        281
        282
        283
        284
        285
        286
        287
        288
        289
        290
        291
        292
        293
        294
        295
        296
        297
        298
        299
        300
        301
        302
        303
        304
        305
        306
        307
        308
        309
        310
        311
        312
        313
        314
        315
        316
        317
        318
        319
        320
        321
        322
        323
        324
        325
        326
        327
        328
        329
        330
        331
        332
        333
        334
        335
        336
        337
        338
        339
        340
        341
        342
        343
        344
        345
        346
        347
        348
        349
        350
        351
        352
        353
        354
        355
        356
        357
        358
        359
        360
        361
        362
        363
        364
        365
        366
        367
        368
        369
        370
        371
        372
        373
        374
        375
        376
        377
        378
        379
        380
        381
        382
        383
        384
        385
        386
        387
        388
        389
        390
        391
        392
        393
        394
        395
        396
        397
        398
        399
        400
        401
        402
        403
        404
        405
        406
        407
        408
        409
        410
        411
        412
        413
        414
        415
        416
        417
        418
        419
        420
        421
        422
        423
        424
        425
        426
        427
        428
        429
        430
        431
        432
        433
        434
        435
        436
        437
        438
        439
        440
        441
        442
        443
        444
        445
        446
        447
        448
        449
        450
        451
        452
        453
        454
        455
        456
        457
        458
        459
        460
        461
        462
        463
        464
        465
        466
        467
        468
        469
        470
        471
        472
        473
        474
        475
        476
        477
        478
        479
        480
        481
        482
        483
        484
        485
        486
        487
        488
        489
        490
        491
        492
        493
        494
        495
        496
        497
        498
        499
        500
        501
        502
        503
        504
        505
        506
        507
        508
        509
        510
        511
        512
        513
        514
        515
        516
        517
        518
        519
        520
        521
        522
        523
        524
        525
        526
        527
        528
        529
        530
        531
        532
        533
        534
        535
        536
        537
        538
        539
        540
        541
        542
        543
        544
        545
        546
        547
        548
        549
        550
        551
        552
        553
        554
        555
        556
        557
        558
        559
        560
        561
        562
        563
        564
        565
        566
        567



PASSED
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
        567
$finish called from file "./vegeta_top_tb.sv", line 272.
$finish at simulation time             66950000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 66950000 ps
CPU Time:      0.190 seconds;       Data structure size:   0.9Mb
Sat Feb 22 16:37:51 2025
CPU time: .714 seconds to compile + .295 seconds to elab + .272 seconds to link + .228 seconds in simulation
