Analysis & Synthesis report for uart_sdram_tft_sobel
Wed Jan 05 20:51:29 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|main_state
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated
 19. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p
 20. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p
 21. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram
 22. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:rdaclr
 23. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp
 24. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp
 25. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp
 26. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15
 27. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:wraclr
 28. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:ws_brp
 29. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_hd9:ws_bwp
 30. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
 31. Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19
 32. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
 33. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated
 34. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p
 35. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p
 36. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram
 37. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr
 38. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:rs_brp
 39. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:rs_bwp
 40. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp
 41. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12
 42. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr
 43. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_brp
 44. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_bwp
 45. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp
 46. Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15
 47. Source assignments for sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2
 48. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 49. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 50. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 51. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 52. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 53. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 54. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 55. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 56. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 57. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 58. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 59. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 60. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 61. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 62. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 63. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 64. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 65. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 66. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 67. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 68. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 69. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 70. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 71. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 72. Source assignments for sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated
 73. Source assignments for sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated
 74. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay
 75. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 76. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 77. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
 78. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 79. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 80. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 81. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 82. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 83. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 84. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 85. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 86. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 87. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 88. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 89. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 90. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 91. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
 92. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
 93. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
 94. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
 95. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
 96. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 97. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 98. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 99. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
100. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
101. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
102. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
103. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
104. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
105. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
106. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
107. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
108. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
109. Parameter Settings for User Entity Instance: Top-level Entity: |uart_sdram_tft_sobel
110. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
111. Parameter Settings for User Entity Instance: sdram_control_top:sdram
112. Parameter Settings for User Entity Instance: sdram_control_top:sdram|sdram_control:sdram_control
113. Parameter Settings for User Entity Instance: sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init
114. Parameter Settings for User Entity Instance: sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
115. Parameter Settings for User Entity Instance: sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
116. Parameter Settings for User Entity Instance: disp_driver:disp_driver
117. Parameter Settings for User Entity Instance: sobel:sobel_inst
118. Parameter Settings for User Entity Instance: sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component
119. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component
120. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component
121. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component
122. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component
123. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component
124. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component
125. Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component
126. Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component
127. Parameter Settings for User Entity Instance: sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component
128. Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult1
129. Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult0
130. altpll Parameter Settings by Entity Instance
131. dcfifo Parameter Settings by Entity Instance
132. altshift_taps Parameter Settings by Entity Instance
133. altmult_add Parameter Settings by Entity Instance
134. lpm_mult Parameter Settings by Entity Instance
135. Port Connectivity Checks: "sobel:sobel_inst|SQRT:sqrt0"
136. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y2"
137. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y1"
138. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y0"
139. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x2"
140. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x1"
141. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x0"
142. Port Connectivity Checks: "sobel:sobel_inst|LineBuffer:LineBuffer_inst"
143. Port Connectivity Checks: "sobel:sobel_inst"
144. Port Connectivity Checks: "disp_driver:disp_driver"
145. Port Connectivity Checks: "sdram_control_top:sdram|fifo_rd:sd_rd_fifo"
146. Port Connectivity Checks: "sdram_control_top:sdram|fifo_wr:sd_wr_fifo"
147. Port Connectivity Checks: "sdram_control_top:sdram"
148. Port Connectivity Checks: "uart_byte_rx:uart_byte_rx"
149. Post-Synthesis Netlist Statistics for Top Partition
150. Elapsed Time Per Partition
151. Analysis & Synthesis Messages
152. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 05 20:51:29 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; uart_sdram_tft_sobel                        ;
; Top-level Entity Name              ; uart_sdram_tft_sobel                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,462                                       ;
;     Total combinational functions  ; 1,204                                       ;
;     Dedicated logic registers      ; 828                                         ;
; Total registers                    ; 828                                         ;
; Total pins                         ; 63                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 22,224                                      ;
; Embedded Multiplier 9-bit elements ; 30                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; EP4CE10F17C8         ;                      ;
; Top-level entity name                                                      ; uart_sdram_tft_sobel ; uart_sdram_tft_sobel ;
; Family name                                                                ; Cyclone IV E         ; Cyclone V            ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; OpenCore Plus hardware evaluation                                          ; Enable               ; Enable               ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; rtl/sobel/PA_3.v                 ; yes             ; User Wizard-Generated File   ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/PA_3.v              ;         ;
; ip/pll.v                         ; yes             ; User Wizard-Generated File   ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v                      ;         ;
; rtl/sdram/Sdram_Params.h         ; yes             ; User File                    ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/Sdram_Params.h      ;         ;
; rtl/sdram/sdram_init.v           ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_init.v        ;         ;
; rtl/sdram/sdram_control_top.v    ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v ;         ;
; rtl/sdram/sdram_control.v        ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v     ;         ;
; rtl/sdram/fifo_wr.v              ; yes             ; User Wizard-Generated File   ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_wr.v           ;         ;
; rtl/sdram/fifo_rd.v              ; yes             ; User Wizard-Generated File   ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v           ;         ;
; rtl/sobel/SQRT.v                 ; yes             ; User Wizard-Generated File   ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v              ;         ;
; rtl/sobel/sobel.v                ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v             ;         ;
; rtl/sobel/MAC_3.v                ; yes             ; User Wizard-Generated File   ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/MAC_3.v             ;         ;
; rtl/sobel/LineBuffer.v           ; yes             ; User Wizard-Generated File   ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/LineBuffer.v        ;         ;
; rtl/uart/uart_byte_rx.v          ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart/uart_byte_rx.v       ;         ;
; rtl/vga/disp_parameter_cfg.v     ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/vga/disp_parameter_cfg.v  ;         ;
; rtl/vga/disp_driver.v            ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/vga/disp_driver.v         ;         ;
; rtl/uart_sdram_tft_sobel.v       ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v               ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                   ;         ;
; db/dcfifo_0gl1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf            ;         ;
; db/a_gray2bin_tgb.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_gray2bin_tgb.tdf         ;         ;
; db/a_graycounter_s57.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_s57.tdf      ;         ;
; db/a_graycounter_njc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_njc.tdf      ;         ;
; db/altsyncram_3b11.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_3b11.tdf        ;         ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_3dc.tdf            ;         ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_fd9.tdf            ;         ;
; db/alt_synch_pipe_vnl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_vnl.tdf     ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_gd9.tdf            ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_hd9.tdf            ;         ;
; db/alt_synch_pipe_0ol.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_0ol.tdf     ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_id9.tdf            ;         ;
; db/cmpr_e66.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cmpr_e66.tdf               ;         ;
; db/cntr_54e.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cntr_54e.tdf               ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf                                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_graycounter.inc                         ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fefifo.inc                              ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_gray2bin.inc                            ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc                               ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                       ;         ;
; db/dcfifo_ghl1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf            ;         ;
; db/a_gray2bin_ugb.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_gray2bin_ugb.tdf         ;         ;
; db/a_graycounter_t57.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_t57.tdf      ;         ;
; db/a_graycounter_pjc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_pjc.tdf      ;         ;
; db/altsyncram_do41.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf        ;         ;
; db/alt_synch_pipe_1ol.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_1ol.tdf     ;         ;
; db/dffpipe_jd9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_jd9.tdf            ;         ;
; db/alt_synch_pipe_2ol.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_2ol.tdf     ;         ;
; db/dffpipe_kd9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_kd9.tdf            ;         ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cmpr_f66.tdf               ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; db/shift_taps_6rv.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/shift_taps_6rv.tdf         ;         ;
; db/altsyncram_5ka1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_5ka1.tdf        ;         ;
; db/cntr_auf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cntr_auf.tdf               ;         ;
; db/cmpr_7ic.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cmpr_7ic.tdf               ;         ;
; altmult_add.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altmult_add.tdf                           ;         ;
; stratix_mac_mult.inc             ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                      ;         ;
; stratix_mac_out.inc              ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_mac_out.inc                       ;         ;
; db/mult_add_fk74.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_add_fk74.tdf          ;         ;
; db/ded_mult_1ba1.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/ded_mult_1ba1.tdf          ;         ;
; db/dffpipe_b3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_b3c.tdf            ;         ;
; db/ded_mult_3f91.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/ded_mult_3f91.tdf          ;         ;
; parallel_add.tdf                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/parallel_add.tdf                          ;         ;
; pcpa_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pcpa_add.inc                              ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/csa_add.inc                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; db/par_add_n9f.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/par_add_n9f.tdf            ;         ;
; altsqrt.tdf                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf                               ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                           ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/addcore.inc                               ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/look_add.inc                              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                   ;         ;
; db/add_sub_vqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_vqc.tdf            ;         ;
; db/add_sub_uqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_uqc.tdf            ;         ;
; db/add_sub_tqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_tqc.tdf            ;         ;
; db/add_sub_sqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_sqc.tdf            ;         ;
; db/add_sub_rqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_rqc.tdf            ;         ;
; db/add_sub_qqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_qqc.tdf            ;         ;
; db/add_sub_pqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_pqc.tdf            ;         ;
; db/add_sub_oqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_oqc.tdf            ;         ;
; db/add_sub_nqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_nqc.tdf            ;         ;
; db/add_sub_fpc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_fpc.tdf            ;         ;
; db/add_sub_epc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_epc.tdf            ;         ;
; db/add_sub_dpc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_dpc.tdf            ;         ;
; db/add_sub_cpc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_cpc.tdf            ;         ;
; db/add_sub_bpc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_bpc.tdf            ;         ;
; db/add_sub_apc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_apc.tdf            ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_8pc.tdf            ;         ;
; dffpipe.tdf                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.tdf                               ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                              ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.inc                              ;         ;
; db/mult_rct.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf               ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,462                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 1204                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 288                                                                        ;
;     -- 3 input functions                    ; 527                                                                        ;
;     -- <=2 input functions                  ; 389                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 611                                                                        ;
;     -- arithmetic mode                      ; 593                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 828                                                                        ;
;     -- Dedicated logic registers            ; 828                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 63                                                                         ;
; Total memory bits                           ; 22224                                                                      ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 30                                                                         ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 748                                                                        ;
; Total fan-out                               ; 7352                                                                       ;
; Average fan-out                             ; 3.25                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                            ; Entity Name          ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |uart_sdram_tft_sobel                                        ; 1204 (47)           ; 828 (33)                  ; 22224       ; 30           ; 18      ; 6         ; 63   ; 0            ; |uart_sdram_tft_sobel                                                                                                                                                                          ; uart_sdram_tft_sobel ; work         ;
;    |disp_driver:disp_driver|                                 ; 51 (51)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|disp_driver:disp_driver                                                                                                                                                  ; disp_driver          ; work         ;
;    |pll:pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|pll:pll                                                                                                                                                                  ; pll                  ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|pll:pll|altpll:altpll_component                                                                                                                                          ; altpll               ; work         ;
;          |pll_altpll:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                ; pll_altpll           ; work         ;
;    |sdram_control_top:sdram|                                 ; 553 (86)            ; 425 (65)                  ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram                                                                                                                                                  ; sdram_control_top    ; work         ;
;       |fifo_rd:sd_rd_fifo|                                   ; 84 (0)              ; 109 (0)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo                                                                                                                               ; fifo_rd              ; work         ;
;          |dcfifo:dcfifo_component|                           ; 84 (0)              ; 109 (0)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component                                                                                                       ; dcfifo               ; work         ;
;             |dcfifo_ghl1:auto_generated|                     ; 84 (19)             ; 109 (27)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated                                                                            ; dcfifo_ghl1          ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                                            ; a_gray2bin_ugb       ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                                            ; a_gray2bin_ugb       ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                ; a_graycounter_pjc    ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 20 (20)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p                                                ; a_graycounter_t57    ; work         ;
;                |alt_synch_pipe_1ol:rs_dgwp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp                                                 ; alt_synch_pipe_1ol   ; work         ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12                           ; dffpipe_jd9          ; work         ;
;                |alt_synch_pipe_2ol:ws_dgrp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp                                                 ; alt_synch_pipe_2ol   ; work         ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15                           ; dffpipe_kd9          ; work         ;
;                |altsyncram_do41:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram                                                   ; altsyncram_do41      ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp                                                   ; cmpr_f66             ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:wrfull_eq_comp                                                    ; cmpr_f66             ; work         ;
;                |dffpipe_3dc:rdaclr|                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr                                                         ; dffpipe_3dc          ; work         ;
;                |dffpipe_3dc:wraclr|                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr                                                         ; dffpipe_3dc          ; work         ;
;                |dffpipe_hd9:ws_brp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_brp                                                         ; dffpipe_hd9          ; work         ;
;                |dffpipe_hd9:ws_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_bwp                                                         ; dffpipe_hd9          ; work         ;
;       |fifo_wr:sd_wr_fifo|                                   ; 71 (0)              ; 98 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo                                                                                                                               ; fifo_wr              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 71 (0)              ; 98 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths  ; work         ;
;             |dcfifo_0gl1:auto_generated|                     ; 71 (13)             ; 98 (25)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated                                                  ; dcfifo_0gl1          ; work         ;
;                |a_gray2bin_tgb:rdptr_g_gray2bin|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin                  ; a_gray2bin_tgb       ; work         ;
;                |a_gray2bin_tgb:rs_dgwp_gray2bin|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin                  ; a_gray2bin_tgb       ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                 ; 15 (15)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p                      ; a_graycounter_njc    ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 17 (17)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p                      ; a_graycounter_s57    ; work         ;
;                |alt_synch_pipe_0ol:ws_dgrp|                  ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp                       ; alt_synch_pipe_0ol   ; work         ;
;                   |dffpipe_id9:dffpipe19|                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19 ; dffpipe_id9          ; work         ;
;                |alt_synch_pipe_vnl:rs_dgwp|                  ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp                       ; alt_synch_pipe_vnl   ; work         ;
;                   |dffpipe_gd9:dffpipe15|                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15 ; dffpipe_gd9          ; work         ;
;                |altsyncram_3b11:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram                         ; altsyncram_3b11      ; work         ;
;                |cmpr_e66:rdempty_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cmpr_e66:rdempty_eq_comp                         ; cmpr_e66             ; work         ;
;                |cmpr_e66:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cmpr_e66:wrfull_eq_comp                          ; cmpr_e66             ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cntr_54e:cntr_b                                  ; cntr_54e             ; work         ;
;                |dffpipe_3dc:rdaclr|                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:rdaclr                               ; dffpipe_3dc          ; work         ;
;                |dffpipe_3dc:wraclr|                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc          ; work         ;
;                |dffpipe_fd9:rs_brp|                          ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp                               ; dffpipe_fd9          ; work         ;
;                |dffpipe_fd9:rs_bwp|                          ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp                               ; dffpipe_fd9          ; work         ;
;       |sdram_control:sdram_control|                          ; 312 (276)           ; 153 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control                                                                                                                      ; sdram_control        ; work         ;
;          |sdram_init:sdram_init|                             ; 36 (36)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init                                                                                                ; sdram_init           ; work         ;
;    |sobel:sobel_inst|                                        ; 458 (23)            ; 261 (2)                   ; 19152       ; 30           ; 18      ; 6         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst                                                                                                                                                         ; sobel                ; work         ;
;       |LineBuffer:LineBuffer_inst|                           ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst                                                                                                                              ; LineBuffer           ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|             ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                        ; altshift_taps        ; work         ;
;             |shift_taps_6rv:auto_generated|                  ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated                                                          ; shift_taps_6rv       ; work         ;
;                |altsyncram_5ka1:altsyncram2|                 ; 0 (0)               ; 0 (0)                     ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2                              ; altsyncram_5ka1      ; work         ;
;                |cntr_auf:cntr1|                              ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1                                           ; cntr_auf             ; work         ;
;                   |cmpr_7ic:cmpr4|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                            ; cmpr_7ic             ; work         ;
;       |MAC_3:x0|                                             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0                                                                                                                                                ; MAC_3                ; work         ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component                                                                                                              ; altmult_add          ; work         ;
;             |mult_add_fk74:auto_generated|                   ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                                 ; mult_add_fk74        ; work         ;
;                |ded_mult_1ba1:ded_mult1|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_1ba1:ded_mult2|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_3f91:ded_mult3|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                         ; ded_mult_3f91        ; work         ;
;       |MAC_3:x1|                                             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1                                                                                                                                                ; MAC_3                ; work         ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component                                                                                                              ; altmult_add          ; work         ;
;             |mult_add_fk74:auto_generated|                   ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                                 ; mult_add_fk74        ; work         ;
;                |ded_mult_1ba1:ded_mult1|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_1ba1:ded_mult2|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_3f91:ded_mult3|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                         ; ded_mult_3f91        ; work         ;
;       |MAC_3:x2|                                             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2                                                                                                                                                ; MAC_3                ; work         ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component                                                                                                              ; altmult_add          ; work         ;
;             |mult_add_fk74:auto_generated|                   ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                                 ; mult_add_fk74        ; work         ;
;                |ded_mult_1ba1:ded_mult1|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_1ba1:ded_mult2|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_3f91:ded_mult3|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                         ; ded_mult_3f91        ; work         ;
;       |MAC_3:y0|                                             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0                                                                                                                                                ; MAC_3                ; work         ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component                                                                                                              ; altmult_add          ; work         ;
;             |mult_add_fk74:auto_generated|                   ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                                 ; mult_add_fk74        ; work         ;
;                |ded_mult_1ba1:ded_mult1|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_1ba1:ded_mult2|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_3f91:ded_mult3|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                         ; ded_mult_3f91        ; work         ;
;       |MAC_3:y1|                                             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1                                                                                                                                                ; MAC_3                ; work         ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component                                                                                                              ; altmult_add          ; work         ;
;             |mult_add_fk74:auto_generated|                   ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                                 ; mult_add_fk74        ; work         ;
;                |ded_mult_1ba1:ded_mult1|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_1ba1:ded_mult2|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_3f91:ded_mult3|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                         ; ded_mult_3f91        ; work         ;
;       |MAC_3:y2|                                             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2                                                                                                                                                ; MAC_3                ; work         ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component                                                                                                              ; altmult_add          ; work         ;
;             |mult_add_fk74:auto_generated|                   ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                                 ; mult_add_fk74        ; work         ;
;                |ded_mult_1ba1:ded_mult1|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_1ba1:ded_mult2|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                         ; ded_mult_1ba1        ; work         ;
;                |ded_mult_3f91:ded_mult3|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                         ; ded_mult_3f91        ; work         ;
;       |PA_3:pa0|                                             ; 40 (0)              ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa0                                                                                                                                                ; PA_3                 ; work         ;
;          |parallel_add:parallel_add_component|               ; 40 (0)              ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component                                                                                                            ; parallel_add         ; work         ;
;             |par_add_n9f:auto_generated|                     ; 40 (40)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated                                                                                 ; par_add_n9f          ; work         ;
;       |PA_3:pa1|                                             ; 40 (0)              ; 39 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa1                                                                                                                                                ; PA_3                 ; work         ;
;          |parallel_add:parallel_add_component|               ; 40 (0)              ; 39 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component                                                                                                            ; parallel_add         ; work         ;
;             |par_add_n9f:auto_generated|                     ; 40 (40)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated                                                                                 ; par_add_n9f          ; work         ;
;       |SQRT:sqrt0|                                           ; 116 (0)             ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0                                                                                                                                              ; SQRT                 ; work         ;
;          |altsqrt:ALTSQRT_component|                         ; 116 (45)            ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component                                                                                                                    ; altsqrt              ; work         ;
;             |dffpipe:a_delay|                                ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                    ; dffpipe              ; work         ;
;             |dffpipe:b_dffe[7]|                              ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]                                                                                                  ; dffpipe              ; work         ;
;             |dffpipe:r_dffe[7]|                              ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]                                                                                                  ; dffpipe              ; work         ;
;             |lpm_add_sub:subtractors[10]|                    ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                        ; lpm_add_sub          ; work         ;
;                |add_sub_qqc:auto_generated|                  ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                             ; add_sub_qqc          ; work         ;
;             |lpm_add_sub:subtractors[11]|                    ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                        ; lpm_add_sub          ; work         ;
;                |add_sub_rqc:auto_generated|                  ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                                             ; add_sub_rqc          ; work         ;
;             |lpm_add_sub:subtractors[12]|                    ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                                        ; lpm_add_sub          ; work         ;
;                |add_sub_sqc:auto_generated|                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                                                             ; add_sub_sqc          ; work         ;
;             |lpm_add_sub:subtractors[6]|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                         ; lpm_add_sub          ; work         ;
;                |add_sub_fpc:auto_generated|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                              ; add_sub_fpc          ; work         ;
;             |lpm_add_sub:subtractors[7]|                     ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                         ; lpm_add_sub          ; work         ;
;                |add_sub_nqc:auto_generated|                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                              ; add_sub_nqc          ; work         ;
;             |lpm_add_sub:subtractors[8]|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                         ; lpm_add_sub          ; work         ;
;                |add_sub_oqc:auto_generated|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                              ; add_sub_oqc          ; work         ;
;             |lpm_add_sub:subtractors[9]|                     ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                         ; lpm_add_sub          ; work         ;
;                |add_sub_pqc:auto_generated|                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                              ; add_sub_pqc          ; work         ;
;       |lpm_mult:Mult0|                                       ; 4 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|lpm_mult:Mult0                                                                                                                                          ; lpm_mult             ; work         ;
;          |mult_rct:auto_generated|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated                                                                                                                  ; mult_rct             ; work         ;
;       |lpm_mult:Mult1|                                       ; 4 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|lpm_mult:Mult1                                                                                                                                          ; lpm_mult             ; work         ;
;          |mult_rct:auto_generated|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |uart_sdram_tft_sobel|sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated                                                                                                                  ; mult_rct             ; work         ;
;    |uart_byte_rx:uart_byte_rx|                               ; 95 (95)             ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx                                                                                                                                                ; uart_byte_rx         ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096  ; None ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 128          ; 16           ; 2048  ; None ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ALTSYNCRAM      ; M9K  ; Simple Dual Port ; 798          ; 24           ; 798          ; 24           ; 19152 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 18          ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 18          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|main_state ;
+------------------+-----------------+------------------+-----------------+----------------------------+
; Name             ; main_state.READ ; main_state.WRITE ; main_state.AREF ; main_state.IDLE            ;
+------------------+-----------------+------------------+-----------------+----------------------------+
; main_state.IDLE  ; 0               ; 0                ; 0               ; 0                          ;
; main_state.AREF  ; 0               ; 0                ; 1               ; 1                          ;
; main_state.WRITE ; 0               ; 1                ; 0               ; 1                          ;
; main_state.READ  ; 1               ; 0                ; 0               ; 1                          ;
+------------------+-----------------+------------------+-----------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]                           ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 68                                                                                                                                           ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------------------+---------------------+------------------------+
; sdram_control_top:sdram|sdram_control:sdram_control|ref_break_rd ; GND                 ; yes                    ;
; sdram_control_top:sdram|sdram_control:sdram_control|ref_break_wr ; GND                 ; yes                    ;
; sdram_control_top:sdram|sdram_control:sdram_control|wr_break_ref ; GND                 ; yes                    ;
; sdram_control_top:sdram|sdram_control:sdram_control|rd_break_ref ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 4                ;                     ;                        ;
+------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init|Command[3]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[2..4,6..9,11,12]                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; uart_byte_rx:uart_byte_rx|bps_DR[1,3..5,7,9..15]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram|wr_sdram_addr[0..2]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe40                                                       ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe40                                                       ; Lost fanout                                                                                                                                      ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_bwp|dffe18a[8]                           ; Lost fanout                                                                                                                                      ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_brp|dffe18a[8]                           ; Lost fanout                                                                                                                                      ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp|dffe14a[7] ; Lost fanout                                                                                                                                      ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp|dffe14a[7] ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe39                                                       ; Merged with sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe39                                      ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                  ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                  ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                  ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                  ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                  ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                  ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                  ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                  ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                  ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                  ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                  ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                  ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                  ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                  ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                  ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                  ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                  ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                  ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                  ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                  ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                  ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                  ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                  ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                  ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                  ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                  ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                  ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                  ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                  ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                  ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                  ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                  ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                  ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                  ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                  ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                  ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                  ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                  ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                  ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                  ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                  ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                  ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                  ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                  ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                  ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                  ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                  ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                  ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0] ;
; sdram_control_top:sdram|rd_sdram_addr[0,1]                                                                                                            ; Merged with sdram_control_top:sdram|rd_sdram_addr[2]                                                                                             ;
; sdram_control_top:sdram|sd_caddr[0,1]                                                                                                                 ; Merged with sdram_control_top:sdram|sd_caddr[2]                                                                                                  ;
; sdram_control_top:sdram|sdram_control:sdram_control|caddr_r[0,1]                                                                                      ; Merged with sdram_control_top:sdram|sdram_control:sdram_control|caddr_r[2]                                                                       ;
; sobel:sobel_inst|oDATA[2..5]                                                                                                                          ; Merged with sobel:sobel_inst|oDATA[1]                                                                                                            ;
; sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[1,5]                                                                  ; Merged with sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                                   ;
; uart_byte_rx:uart_byte_rx|bps_DR[2,6,8]                                                                                                               ; Merged with uart_byte_rx:uart_byte_rx|bps_DR[0]                                                                                                  ;
; sdram_control_top:sdram|rd_sdram_addr[2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram|sd_caddr[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram|sdram_control:sdram_control|caddr_r[2]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram|sdram_control:sdram_control|Command[3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][0]                                                                        ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][1]                                                                        ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][2]                                                                        ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][3]                                                                        ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][4]                                                                        ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][5]                                                                        ; Lost fanout                                                                                                                                      ;
; Total Number of Removed Registers = 116                                                                                                               ;                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                       ;
+--------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6]     ; Stuck at GND              ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][0],                                              ;
;                                                                                      ; due to stuck port data_in ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][1],                                              ;
;                                                                                      ;                           ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][2],                                              ;
;                                                                                      ;                           ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][4],                                              ;
;                                                                                      ;                           ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][5]                                               ;
; sdram_control_top:sdram|wr_sdram_addr[2]                                             ; Stuck at GND              ; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_bwp|dffe18a[8], ;
;                                                                                      ; due to stuck port data_in ; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_brp|dffe18a[8], ;
;                                                                                      ;                           ; sdram_control_top:sdram|sd_caddr[2],                                                                                         ;
;                                                                                      ;                           ; sdram_control_top:sdram|sdram_control:sdram_control|caddr_r[2]                                                               ;
; sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init|Command[3] ; Stuck at GND              ; sdram_control_top:sdram|sdram_control:sdram_control|Command[3]                                                               ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                              ;
+--------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 828   ;
; Number of registers using Synchronous Clear  ; 134   ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 697   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 255   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_control_top:sdram|sdram_control:sdram_control|FF                                                                                                            ; 18      ;
; sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init|Command[2]                                                                              ; 1       ;
; sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init|Command[1]                                                                              ; 1       ;
; sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init|Command[0]                                                                              ; 1       ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0    ; 8       ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6       ; 4       ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                              ; 6       ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                 ; 4       ;
; sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0 ; 1       ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                              ; 8       ;
; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                 ; 5       ;
; Total number of inverted registers = 11                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|ref_time_cnt[31] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|wr_cnt[10]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|rd_cnt[9]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|ref_cnt[4]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|div_cnt[7]                                 ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sd_raddr[8]                                  ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|rd_sdram_addr[7]                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|Ba[1]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|Sa[12]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|Sa[1]            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|Command[1]       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|r_Data_byte[7][1]                          ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|r_Data_byte[6][2]                          ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|r_Data_byte[5][0]                          ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|r_Data_byte[4][0]                          ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|r_Data_byte[3][0]                          ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|r_Data_byte[2][0]                          ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|r_Data_byte[1][1]                          ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|r_Data_byte[0][1]                          ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx|START_BIT[0]                               ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|Sa[8]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_hd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------+
; Assignment                      ; Value ; From ; To                                              ;
+---------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                               ;
+---------------------------------+-------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------+
; Assignment                      ; Value ; From ; To                                              ;
+---------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                               ;
+---------------------------------+-------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |uart_sdram_tft_sobel ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; C_NOP          ; 0111   ; Unsigned Binary                                            ;
; C_PRE          ; 0010   ; Unsigned Binary                                            ;
; C_AREF         ; 0001   ; Unsigned Binary                                            ;
; C_MSET         ; 0000   ; Unsigned Binary                                            ;
; C_ACT          ; 0011   ; Unsigned Binary                                            ;
; C_RD           ; 0101   ; Unsigned Binary                                            ;
; C_WR           ; 0100   ; Unsigned Binary                                            ;
; INIT_PRE       ; 20000  ; Signed Integer                                             ;
; REF_PRE        ; 3      ; Signed Integer                                             ;
; REF_REF        ; 10     ; Signed Integer                                             ;
; AUTO_REF       ; 750    ; Signed Integer                                             ;
; LMR_ACT        ; 2      ; Signed Integer                                             ;
; PRE_ACT        ; 2      ; Signed Integer                                             ;
; WR_PRE         ; 2      ; Signed Integer                                             ;
; SC_RCD         ; 3      ; Signed Integer                                             ;
; SC_CL          ; 2      ; Signed Integer                                             ;
; SC_BL          ; 8      ; Signed Integer                                             ;
; OP_CODE        ; 0      ; Unsigned Binary                                            ;
; SDR_BL         ; 011    ; Unsigned Binary                                            ;
; SDR_BT         ; 0      ; Unsigned Binary                                            ;
; SDR_CL         ; 010    ; Unsigned Binary                                            ;
; Baud_set       ; 101    ; Unsigned Binary                                            ;
; img_h          ; 800    ; Signed Integer                                             ;
; img_v          ; 480    ; Signed Integer                                             ;
; img_data_byte  ; 384000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 13                    ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 20                    ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; -4167                 ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                             ;
; C_PRE          ; 0010  ; Unsigned Binary                             ;
; C_AREF         ; 0001  ; Unsigned Binary                             ;
; C_MSET         ; 0000  ; Unsigned Binary                             ;
; C_ACT          ; 0011  ; Unsigned Binary                             ;
; C_RD           ; 0101  ; Unsigned Binary                             ;
; C_WR           ; 0100  ; Unsigned Binary                             ;
; INIT_PRE       ; 20000 ; Signed Integer                              ;
; REF_PRE        ; 3     ; Signed Integer                              ;
; REF_REF        ; 10    ; Signed Integer                              ;
; AUTO_REF       ; 750   ; Signed Integer                              ;
; LMR_ACT        ; 2     ; Signed Integer                              ;
; PRE_ACT        ; 2     ; Signed Integer                              ;
; WR_PRE         ; 2     ; Signed Integer                              ;
; SC_RCD         ; 3     ; Signed Integer                              ;
; SC_CL          ; 2     ; Signed Integer                              ;
; SC_BL          ; 8     ; Signed Integer                              ;
; OP_CODE        ; 0     ; Unsigned Binary                             ;
; SDR_BL         ; 011   ; Unsigned Binary                             ;
; SDR_BT         ; 0     ; Unsigned Binary                             ;
; SDR_CL         ; 010   ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram|sdram_control:sdram_control ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                         ;
; C_PRE          ; 0010  ; Unsigned Binary                                                         ;
; C_AREF         ; 0001  ; Unsigned Binary                                                         ;
; C_MSET         ; 0000  ; Unsigned Binary                                                         ;
; C_ACT          ; 0011  ; Unsigned Binary                                                         ;
; C_RD           ; 0101  ; Unsigned Binary                                                         ;
; C_WR           ; 0100  ; Unsigned Binary                                                         ;
; INIT_PRE       ; 20000 ; Signed Integer                                                          ;
; REF_PRE        ; 3     ; Signed Integer                                                          ;
; REF_REF        ; 10    ; Signed Integer                                                          ;
; AUTO_REF       ; 750   ; Signed Integer                                                          ;
; LMR_ACT        ; 2     ; Signed Integer                                                          ;
; PRE_ACT        ; 2     ; Signed Integer                                                          ;
; WR_PRE         ; 2     ; Signed Integer                                                          ;
; SC_RCD         ; 3     ; Signed Integer                                                          ;
; SC_CL          ; 2     ; Signed Integer                                                          ;
; SC_BL          ; 8     ; Signed Integer                                                          ;
; OP_CODE        ; 0     ; Unsigned Binary                                                         ;
; SDR_BL         ; 011   ; Unsigned Binary                                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                                         ;
; SDR_CL         ; 010   ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                                               ;
; C_PRE          ; 0010  ; Unsigned Binary                                                                               ;
; C_AREF         ; 0001  ; Unsigned Binary                                                                               ;
; C_MSET         ; 0000  ; Unsigned Binary                                                                               ;
; C_ACT          ; 0011  ; Unsigned Binary                                                                               ;
; C_RD           ; 0101  ; Unsigned Binary                                                                               ;
; C_WR           ; 0100  ; Unsigned Binary                                                                               ;
; INIT_PRE       ; 20000 ; Signed Integer                                                                                ;
; REF_PRE        ; 3     ; Signed Integer                                                                                ;
; REF_REF        ; 10    ; Signed Integer                                                                                ;
; AUTO_REF       ; 750   ; Signed Integer                                                                                ;
; LMR_ACT        ; 2     ; Signed Integer                                                                                ;
; PRE_ACT        ; 2     ; Signed Integer                                                                                ;
; WR_PRE         ; 2     ; Signed Integer                                                                                ;
; SC_RCD         ; 3     ; Signed Integer                                                                                ;
; SC_CL          ; 2     ; Signed Integer                                                                                ;
; SC_BL          ; 8     ; Signed Integer                                                                                ;
; OP_CODE        ; 0     ; Unsigned Binary                                                                               ;
; SDR_BL         ; 011   ; Unsigned Binary                                                                               ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                               ;
; SDR_CL         ; 010   ; Unsigned Binary                                                                               ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                            ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                         ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                         ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                         ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                         ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                         ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                         ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD                             ; ON          ; Untyped                                                                         ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                                                  ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                  ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                  ;
; LPM_WIDTHU_R                              ; 7           ; Signed Integer                                                                  ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                         ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                  ;
; READ_ACLR_SYNCH                           ; ON          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                         ;
; USE_EAB                                   ; ON          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                         ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                  ;
; CBXI_PARAMETER                            ; dcfifo_0gl1 ; Untyped                                                                         ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_ghl1  ; Untyped                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disp_driver:disp_driver ;
+----------------+--------------+--------------------------------------+
; Parameter Name ; Value        ; Type                                 ;
+----------------+--------------+--------------------------------------+
; hdat_begin     ; 000011010111 ; Unsigned Binary                      ;
; hdat_end       ; 001111110111 ; Unsigned Binary                      ;
; vdat_begin     ; 000000100010 ; Unsigned Binary                      ;
; vdat_end       ; 001000000010 ; Unsigned Binary                      ;
+----------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; X1             ; 11111111 ; Unsigned Binary                   ;
; X2             ; 00000000 ; Unsigned Binary                   ;
; X3             ; 00000001 ; Unsigned Binary                   ;
; X4             ; 11111110 ; Unsigned Binary                   ;
; X5             ; 00000000 ; Unsigned Binary                   ;
; X6             ; 00000010 ; Unsigned Binary                   ;
; X7             ; 11111111 ; Unsigned Binary                   ;
; X8             ; 00000000 ; Unsigned Binary                   ;
; X9             ; 00000001 ; Unsigned Binary                   ;
; Y1             ; 00000001 ; Unsigned Binary                   ;
; Y2             ; 00000010 ; Unsigned Binary                   ;
; Y3             ; 00000001 ; Unsigned Binary                   ;
; Y4             ; 00000000 ; Unsigned Binary                   ;
; Y5             ; 00000000 ; Unsigned Binary                   ;
; Y6             ; 00000000 ; Unsigned Binary                   ;
; Y7             ; 11111111 ; Unsigned Binary                   ;
; Y8             ; 11111110 ; Unsigned Binary                   ;
; Y9             ; 11111111 ; Unsigned Binary                   ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                      ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                                               ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                                               ;
; WIDTH          ; 8              ; Signed Integer                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                      ;
; CBXI_PARAMETER ; shift_taps_6rv ; Untyped                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                     ;
; size                   ; 3            ; Signed Integer                                                     ;
; WIDTHR                 ; 20           ; Signed Integer                                                     ;
; SHIFT                  ; 0            ; Signed Integer                                                     ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                            ;
; PIPELINE               ; 1            ; Signed Integer                                                     ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CBXI_PARAMETER         ; par_add_n9f  ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                     ;
; size                   ; 3            ; Signed Integer                                                     ;
; WIDTHR                 ; 20           ; Signed Integer                                                     ;
; SHIFT                  ; 0            ; Signed Integer                                                     ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                            ;
; PIPELINE               ; 1            ; Signed Integer                                                     ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CBXI_PARAMETER         ; par_add_n9f  ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                            ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                            ;
; PIPELINE       ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult1    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                    ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 1                                                                  ;
; Entity Instance            ; sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                         ;
;     -- LPM_WIDTH           ; 16                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                 ;
;     -- USE_EAB             ; ON                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                            ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                 ;
; Entity Instance            ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                 ;
;     -- TAP_DISTANCE        ; 800                                                                               ;
;     -- WIDTH               ; 8                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 6                                                           ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 2                               ;
; Entity Instance                       ; sobel:sobel_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20                              ;
;     -- LPM_WIDTHB                     ; 20                              ;
;     -- LPM_WIDTHP                     ; 40                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; sobel:sobel_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20                              ;
;     -- LPM_WIDTHB                     ; 20                              ;
;     -- LPM_WIDTHP                     ; 40                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|SQRT:sqrt0"                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Warning  ; Input port expression (20 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "radical[31..20]" will be connected to GND. ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y2" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1[7..2] ; Input ; Info     ; Stuck at GND       ;
; datab_1[1]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND       ;
; datab_2[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_2[0]    ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y1" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; datab_0 ; Input ; Info     ; Stuck at GND             ;
; datab_1 ; Input ; Info     ; Stuck at GND             ;
; datab_2 ; Input ; Info     ; Stuck at GND             ;
+---------+-------+----------+--------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y0" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0       ; Input ; Info     ; Stuck at VCC       ;
; datab_1[7..1] ; Input ; Info     ; Stuck at VCC       ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND       ;
; datab_2       ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x2" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1       ; Input ; Info     ; Stuck at GND       ;
; datab_2       ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x1" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..2] ; Input ; Info     ; Stuck at GND       ;
; datab_0[1]    ; Input ; Info     ; Stuck at VCC       ;
; datab_0[0]    ; Input ; Info     ; Stuck at GND       ;
; datab_1       ; Input ; Info     ; Stuck at GND       ;
; datab_2[7..1] ; Input ; Info     ; Stuck at VCC       ;
; datab_2[0]    ; Input ; Info     ; Stuck at GND       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x0" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1       ; Input ; Info     ; Stuck at GND       ;
; datab_2       ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|LineBuffer:LineBuffer_inst"                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst"                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; iTHRESHOLD[2..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iTHRESHOLD[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; iDATA[9..6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; oDVAL            ; Output ; Info     ; Explicitly unconnected                                                              ;
; oDATA[9..6]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disp_driver:disp_driver"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; DataReq   ; Output ; Info     ; Explicitly unconnected                                                              ;
; H_Addr    ; Output ; Info     ; Explicitly unconnected                                                              ;
; V_Addr    ; Output ; Info     ; Explicitly unconnected                                                              ;
; Disp_Red  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Disp_Blue ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram|fifo_rd:sd_rd_fifo"                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull        ; Output ; Info     ; Explicitly unconnected                                                              ;
; wrusedw[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram|fifo_wr:sd_wr_fifo" ;
+---------+--------+----------+------------------------------------------+
; Port    ; Type   ; Severity ; Details                                  ;
+---------+--------+----------+------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                   ;
+---------+--------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram"                                                                                                                                                                          ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wr_addr             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Wr_addr[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Wr_max_addr[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_max_addr[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_max_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_max_addr[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_full             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Wr_use              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Rd_addr             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Rd_addr[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Rd_max_addr[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_max_addr[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_max_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_max_addr[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_empty            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Rd_use              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "uart_byte_rx:uart_byte_rx" ;
+-------------+-------+----------+----------------------+
; Port        ; Type  ; Severity ; Details              ;
+-------------+-------+----------+----------------------+
; Baud_set[2] ; Input ; Info     ; Stuck at VCC         ;
; Baud_set[1] ; Input ; Info     ; Stuck at GND         ;
; Baud_set[0] ; Input ; Info     ; Stuck at VCC         ;
+-------------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 63                          ;
; cycloneiii_ff         ; 828                         ;
;     CLR               ; 388                         ;
;     CLR SCLR          ; 84                          ;
;     ENA               ; 15                          ;
;     ENA CLR           ; 148                         ;
;     ENA CLR SCLR      ; 45                          ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 5                           ;
;     ENA SLD           ; 10                          ;
;     plain             ; 101                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1204                        ;
;     arith             ; 593                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 251                         ;
;         3 data inputs ; 339                         ;
;     normal            ; 611                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 188                         ;
;         4 data inputs ; 288                         ;
; cycloneiii_mac_mult   ; 24                          ;
; cycloneiii_mac_out    ; 24                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 3.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 05 20:51:17 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_sdram_tft_sobel -c uart_sdram_tft_sobel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/pa_3.v
    Info (12023): Found entity 1: PA_3 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/PA_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll.v
    Info (12023): Found entity 1: pll File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v
    Info (12023): Found entity 1: sdram_init File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_init.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v
    Info (12023): Found entity 1: sdram_control_top File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v
    Info (12023): Found entity 1: sdram_control File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_wr.v
    Info (12023): Found entity 1: fifo_wr File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_wr.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_rd.v
    Info (12023): Found entity 1: fifo_rd File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/sqrt.v
    Info (12023): Found entity 1: SQRT File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/sobel.v
    Info (12023): Found entity 1: sobel File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/mac_3.v
    Info (12023): Found entity 1: MAC_3 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/MAC_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/linebuffer.v
    Info (12023): Found entity 1: LineBuffer File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/LineBuffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart/uart_byte_rx.v
    Info (12023): Found entity 1: uart_byte_rx File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart/uart_byte_rx.v Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file rtl/vga/disp_parameter_cfg.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/disp_driver.v
    Info (12023): Found entity 1: disp_driver File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/vga/disp_driver.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_sdram_tft_sobel.v
    Info (12023): Found entity 1: uart_sdram_tft_sobel File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v Line: 10
Info (12127): Elaborating entity "uart_sdram_tft_sobel" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v Line: 113
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v Line: 107
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-4167"
    Info (12134): Parameter "clk2_divide_by" = "20"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "13"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "uart_byte_rx" for hierarchy "uart_byte_rx:uart_byte_rx" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v Line: 124
Info (12128): Elaborating entity "sdram_control_top" for hierarchy "sdram_control_top:sdram" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v Line: 159
Warning (10230): Verilog HDL assignment warning at sdram_control_top.v(163): truncated value with size 32 to match size of target (24) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v Line: 163
Warning (10230): Verilog HDL assignment warning at sdram_control_top.v(180): truncated value with size 32 to match size of target (24) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v Line: 180
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control_top:sdram|sdram_control:sdram_control" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v Line: 122
Info (10264): Verilog HDL Case Statement information at sdram_control.v(529): all case item expressions in this case statement are onehot File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 529
Info (10264): Verilog HDL Case Statement information at sdram_control.v(561): all case item expressions in this case statement are onehot File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 561
Info (10264): Verilog HDL Case Statement information at sdram_control.v(595): all case item expressions in this case statement are onehot File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 595
Info (10041): Inferred latch for "rd_break_ref" at sdram_control.v(521) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 521
Info (10041): Inferred latch for "wr_break_ref" at sdram_control.v(517) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 517
Info (10041): Inferred latch for "ref_break_rd" at sdram_control.v(513) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 513
Info (10041): Inferred latch for "ref_break_wr" at sdram_control.v(509) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 509
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 116
Info (12128): Elaborating entity "fifo_wr" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v Line: 137
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_wr.v Line: 95
Info (12130): Elaborated megafunction instantiation "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_wr.v Line: 95
Info (12133): Instantiated megafunction "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_wr.v Line: 95
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "7"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_0gl1.tdf
    Info (12023): Found entity 1: dcfifo_0gl1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_0gl1" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info (12023): Found entity 1: a_gray2bin_tgb File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_gray2bin_tgb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_tgb" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_s57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_njc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3b11.tdf
    Info (12023): Found entity 1: altsyncram_3b11 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_3b11.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3b11" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:rdaclr" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_vnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_vnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_hd9:ws_bwp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info (12023): Found entity 1: cmpr_e66 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cmpr_e66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_e66" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cmpr_e66:rdempty_eq_comp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cntr_54e.tdf Line: 26
Info (12128): Elaborating entity "cntr_54e" for hierarchy "sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cntr_54e:cntr_b" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf Line: 88
Info (12128): Elaborating entity "fifo_rd" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v Line: 152
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v Line: 95
Info (12130): Elaborated megafunction instantiation "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v Line: 95
Info (12133): Instantiated megafunction "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v Line: 95
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ghl1.tdf
    Info (12023): Found entity 1: dcfifo_ghl1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_ghl1" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_t57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_do41.tdf
    Info (12023): Found entity 1: altsyncram_do41 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_do41" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_jd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ol File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_2ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_2ol" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_kd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_2ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf Line: 85
Info (12128): Elaborating entity "disp_driver" for hierarchy "disp_driver:disp_driver" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v Line: 181
Info (12128): Elaborating entity "sobel" for hierarchy "sobel:sobel_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v Line: 198
Warning (10230): Verilog HDL assignment warning at sobel.v(145): truncated value with size 32 to match size of target (10) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 145
Info (12128): Elaborating entity "LineBuffer" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 52
Info (12128): Elaborating entity "altshift_taps" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/LineBuffer.v Line: 84
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/LineBuffer.v Line: 84
Info (12133): Instantiated megafunction "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/LineBuffer.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_6rv.tdf
    Info (12023): Found entity 1: shift_taps_6rv File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/shift_taps_6rv.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_6rv" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ka1.tdf
    Info (12023): Found entity 1: altsyncram_5ka1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_5ka1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5ka1" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/shift_taps_6rv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cntr_auf.tdf Line: 28
Info (12128): Elaborating entity "cntr_auf" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/shift_taps_6rv.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cmpr_7ic.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cntr_auf.tdf Line: 86
Info (12128): Elaborating entity "MAC_3" for hierarchy "sobel:sobel_inst|MAC_3:x0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 63
Info (12128): Elaborating entity "altmult_add" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/MAC_3.v Line: 130
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/MAC_3.v Line: 130
Info (12133): Instantiated megafunction "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/MAC_3.v Line: 130
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR3"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR3"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR3"
    Info (12134): Parameter "input_aclr_a1" = "ACLR3"
    Info (12134): Parameter "input_aclr_a2" = "ACLR3"
    Info (12134): Parameter "input_aclr_b0" = "ACLR3"
    Info (12134): Parameter "input_aclr_b1" = "ACLR3"
    Info (12134): Parameter "input_aclr_b2" = "ACLR3"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "SCANA"
    Info (12134): Parameter "input_source_a2" = "SCANA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR3"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR3"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR3"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR3"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR3"
    Info (12134): Parameter "signed_aclr_b" = "ACLR3"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR3"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR3"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_result" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_fk74.tdf
    Info (12023): Found entity 1: mult_add_fk74 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_add_fk74.tdf Line: 31
Info (12128): Elaborating entity "mult_add_fk74" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altmult_add.tdf Line: 595
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_1ba1.tdf
    Info (12023): Found entity 1: ded_mult_1ba1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/ded_mult_1ba1.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_1ba1" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_add_fk74.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_b3c.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/ded_mult_1ba1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_3f91.tdf
    Info (12023): Found entity 1: ded_mult_3f91 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/ded_mult_3f91.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_3f91" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_add_fk74.tdf Line: 44
Info (12128): Elaborating entity "PA_3" for hierarchy "sobel:sobel_inst|PA_3:pa0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 122
Info (12128): Elaborating entity "parallel_add" for hierarchy "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/PA_3.v Line: 75
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/PA_3.v Line: 75
Info (12133): Instantiated megafunction "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/PA_3.v Line: 75
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "3"
    Info (12134): Parameter "width" = "18"
    Info (12134): Parameter "widthr" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_n9f.tdf
    Info (12023): Found entity 1: par_add_n9f File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/par_add_n9f.tdf Line: 27
Info (12128): Elaborating entity "par_add_n9f" for hierarchy "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "SQRT" for hierarchy "sobel:sobel_inst|SQRT:sqrt0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 136
Info (12128): Elaborating entity "altsqrt" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v Line: 65
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v Line: 65
Info (12133): Instantiated megafunction "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v Line: 65
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_vqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_uqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_tqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_sqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_rqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_qqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_pqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_oqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_nqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_fpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_epc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_dpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_cpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_bpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_apc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_8pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[3]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 131
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[4]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 161
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[5]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 191
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[6]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 221
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[7]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 251
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[8]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 281
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[9]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 311
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[10]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 341
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[11]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 371
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[12]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 401
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[13]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 431
        Warning (14320): Synthesized away node "sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|q_b[14]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf Line: 461
Info (13014): Ignored 359 buffer(s)
    Info (13016): Ignored 15 CARRY_SUM buffer(s)
    Info (13019): Ignored 344 SOFT buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sobel:sobel_inst|Mult1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 134
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sobel:sobel_inst|Mult0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 134
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|lpm_mult:Mult1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 134
Info (12133): Instantiated megafunction "sobel:sobel_inst|lpm_mult:Mult1" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v Line: 134
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rct.tdf
    Info (12023): Found entity 1: mult_rct File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf Line: 67
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_out8" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf Line: 91
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf Line: 67
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_out8" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf Line: 91
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 24 buffer(s)
    Info (13019): Ignored 24 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v Line: 77
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Sd_Cs_n" is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v Line: 47
    Warning (13410): Pin "Sd_Dqm[0]" is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v Line: 54
    Warning (13410): Pin "Sd_Dqm[1]" is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v Line: 54
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/output_files/uart_sdram_tft_sobel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1608 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1478 logic cells
    Info (21064): Implemented 36 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 30 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Wed Jan 05 20:51:29 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/output_files/uart_sdram_tft_sobel.map.smsg.


