Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 17 13:05:37 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hexcount_timing_summary_routed.rpt -pb hexcount_timing_summary_routed.pb -rpx hexcount_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcount
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (39)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (39)
-------------------------------
 There are 39 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.522        0.000                      0                   39        0.204        0.000                      0                   39        9.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_50MHz_clk_wiz_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          
sysclk                   {0.000 41.666}     83.333          12.000          
  clk_50MHz_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_50MHz_clk_wiz_0_1       16.538        0.000                      0                   39        0.467        0.000                      0                   39        9.500        0.000                       0                    41  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  
sysclk                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_50MHz_clk_wiz_0         16.523        0.000                      0                   39        0.467        0.000                      0                   39        9.500        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_wiz_0    clk_50MHz_clk_wiz_0_1       16.522        0.000                      0                   39        0.204        0.000                      0                   39  
clk_50MHz_clk_wiz_0_1  clk_50MHz_clk_wiz_0         16.523        0.000                      0                   39        0.204        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.538ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 2.358ns (72.349%)  route 0.901ns (27.651%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.381 r  C1/cnt_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.381    C1/cnt_reg[36]_i_1_n_6
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[37]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.919    C1/cnt_reg[37]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                 16.538    

Slack (MET) :             16.633ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 2.263ns (71.518%)  route 0.901ns (28.482%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.286 r  C1/cnt_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.286    C1/cnt_reg[36]_i_1_n_5
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[38]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.919    C1/cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 16.633    

Slack (MET) :             16.649ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 2.247ns (71.374%)  route 0.901ns (28.626%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.270 r  C1/cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.270    C1/cnt_reg[36]_i_1_n_7
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[36]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.919    C1/cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                 16.649    

Slack (MET) :             16.652ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 2.244ns (71.346%)  route 0.901ns (28.654%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.267 r  C1/cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.267    C1/cnt_reg[32]_i_1_n_6
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[33]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.919    C1/cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                 16.652    

Slack (MET) :             16.673ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 2.223ns (71.154%)  route 0.901ns (28.846%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.246 r  C1/cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.246    C1/cnt_reg[32]_i_1_n_4
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[35]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.919    C1/cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                 16.673    

Slack (MET) :             16.747ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 2.149ns (70.454%)  route 0.901ns (29.546%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.172 r  C1/cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.172    C1/cnt_reg[32]_i_1_n_5
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[34]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.919    C1/cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                 16.747    

Slack (MET) :             16.763ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 2.133ns (70.298%)  route 0.901ns (29.702%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  C1/cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.156    C1/cnt_reg[32]_i_1_n_7
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[32]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.919    C1/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 16.763    

Slack (MET) :             16.765ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 2.130ns (70.269%)  route 0.901ns (29.731%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.529 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.153 r  C1/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.153    C1/cnt_reg[28]_i_1_n_6
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.529    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
                         clock pessimism              0.575    19.104    
                         clock uncertainty           -0.248    18.856    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.918    C1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 16.765    

Slack (MET) :             16.786ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 2.109ns (70.061%)  route 0.901ns (29.939%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.529 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.132 r  C1/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.132    C1/cnt_reg[28]_i_1_n_4
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.529    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[31]/C
                         clock pessimism              0.575    19.104    
                         clock uncertainty           -0.248    18.856    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.918    C1/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                 16.786    

Slack (MET) :             16.860ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 2.035ns (69.307%)  route 0.901ns (30.693%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.529 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.058 r  C1/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.058    C1/cnt_reg[28]_i_1_n_5
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.529    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[30]/C
                         clock pessimism              0.575    19.104    
                         clock uncertainty           -0.248    18.856    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.918    C1/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 16.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.577    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  C1/cnt_reg[5]/Q
                         net (fo=1, routed)           0.321    -0.115    C1/cnt_reg_n_0_[5]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.005 r  C1/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.005    C1/cnt_reg[4]_i_1_n_6
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.815    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105    -0.472    C1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[13]/Q
                         net (fo=1, routed)           0.321    -0.113    C1/cnt_reg_n_0_[13]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.003 r  C1/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[12]_i_1_n_6
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.813    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105    -0.470    C1/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[21]/Q
                         net (fo=1, routed)           0.321    -0.113    C1/cnt_reg_n_0_[21]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.003 r  C1/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[20]_i_1_n_6
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -0.812    C1/clk_50MHz
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.470    C1/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.576    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  C1/cnt_reg[9]/Q
                         net (fo=1, routed)           0.321    -0.114    C1/cnt_reg_n_0_[9]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.004 r  C1/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.004    C1/cnt_reg[8]_i_1_n_6
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.856    -0.814    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105    -0.471    C1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.578    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  C1/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321    -0.116    C1/cnt_reg_n_0_[1]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.006 r  C1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    C1/cnt_reg[0]_i_1_n_6
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.816    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105    -0.473    C1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 C1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.576    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  C1/cnt_reg[11]/Q
                         net (fo=1, routed)           0.324    -0.111    C1/cnt_reg_n_0_[11]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.003 r  C1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[8]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.856    -0.814    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105    -0.471    C1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 C1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[15]/Q
                         net (fo=1, routed)           0.324    -0.110    C1/cnt_reg_n_0_[15]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.002 r  C1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.002    C1/cnt_reg[12]_i_1_n_4
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.813    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105    -0.470    C1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 C1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.577    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  C1/cnt_reg[7]/Q
                         net (fo=1, routed)           0.324    -0.112    C1/cnt_reg_n_0_[7]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.004 r  C1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.004    C1/cnt_reg[4]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.815    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105    -0.472    C1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 C1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.578    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  C1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.324    -0.113    C1/cnt_reg_n_0_[3]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.005 r  C1/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.005    C1/cnt_reg[0]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.816    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105    -0.473    C1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 C1/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.251ns (43.029%)  route 0.332ns (56.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.591    -0.573    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  C1/cnt_reg[29]/Q
                         net (fo=2, routed)           0.332    -0.099    C1/S[6]
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.011 r  C1/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.011    C1/cnt_reg[28]_i_1_n_6
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.861    -0.809    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.105    -0.468    C1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { hexcount_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y0    hexcount_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X65Y81     C1/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X65Y83     C1/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X65Y83     C1/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X65Y84     C1/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X65Y84     C1/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X65Y84     C1/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X65Y84     C1/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X65Y85     C1/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     C1/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     C1/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     C1/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     C1/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     C1/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     C1/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     C1/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     C1/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     C1/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     C1/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     C1/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     C1/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     C1/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     C1/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     C1/cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    hexcount_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.523ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 2.358ns (72.349%)  route 0.901ns (27.651%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.381 r  C1/cnt_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.381    C1/cnt_reg[36]_i_1_n_6
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[37]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[37]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                 16.523    

Slack (MET) :             16.618ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 2.263ns (71.518%)  route 0.901ns (28.482%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.286 r  C1/cnt_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.286    C1/cnt_reg[36]_i_1_n_5
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[38]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 16.618    

Slack (MET) :             16.634ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 2.247ns (71.374%)  route 0.901ns (28.626%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.270 r  C1/cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.270    C1/cnt_reg[36]_i_1_n_7
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[36]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                 16.634    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 2.244ns (71.346%)  route 0.901ns (28.654%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.267 r  C1/cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.267    C1/cnt_reg[32]_i_1_n_6
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[33]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.658ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 2.223ns (71.154%)  route 0.901ns (28.846%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.246 r  C1/cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.246    C1/cnt_reg[32]_i_1_n_4
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[35]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                 16.658    

Slack (MET) :             16.732ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 2.149ns (70.454%)  route 0.901ns (29.546%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.172 r  C1/cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.172    C1/cnt_reg[32]_i_1_n_5
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[34]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                 16.732    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 2.133ns (70.298%)  route 0.901ns (29.702%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  C1/cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.156    C1/cnt_reg[32]_i_1_n_7
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[32]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.750ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 2.130ns (70.269%)  route 0.901ns (29.731%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.153 r  C1/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.153    C1/cnt_reg[28]_i_1_n_6
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.530    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 16.750    

Slack (MET) :             16.771ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 2.109ns (70.061%)  route 0.901ns (29.939%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.132 r  C1/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.132    C1/cnt_reg[28]_i_1_n_4
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.530    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[31]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                 16.771    

Slack (MET) :             16.845ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 2.035ns (69.307%)  route 0.901ns (30.693%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.058 r  C1/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.058    C1/cnt_reg[28]_i_1_n_5
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.530    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[30]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 16.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.577    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  C1/cnt_reg[5]/Q
                         net (fo=1, routed)           0.321    -0.115    C1/cnt_reg_n_0_[5]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.005 r  C1/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.005    C1/cnt_reg[4]_i_1_n_6
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.815    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105    -0.472    C1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[13]/Q
                         net (fo=1, routed)           0.321    -0.113    C1/cnt_reg_n_0_[13]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.003 r  C1/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[12]_i_1_n_6
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.813    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105    -0.470    C1/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[21]/Q
                         net (fo=1, routed)           0.321    -0.113    C1/cnt_reg_n_0_[21]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.003 r  C1/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[20]_i_1_n_6
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -0.812    C1/clk_50MHz
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.470    C1/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.576    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  C1/cnt_reg[9]/Q
                         net (fo=1, routed)           0.321    -0.114    C1/cnt_reg_n_0_[9]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.004 r  C1/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.004    C1/cnt_reg[8]_i_1_n_6
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.856    -0.814    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105    -0.471    C1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 C1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.578    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  C1/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321    -0.116    C1/cnt_reg_n_0_[1]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.006 r  C1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    C1/cnt_reg[0]_i_1_n_6
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.816    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105    -0.473    C1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 C1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.576    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  C1/cnt_reg[11]/Q
                         net (fo=1, routed)           0.324    -0.111    C1/cnt_reg_n_0_[11]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.003 r  C1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[8]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.856    -0.814    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105    -0.471    C1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 C1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[15]/Q
                         net (fo=1, routed)           0.324    -0.110    C1/cnt_reg_n_0_[15]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.002 r  C1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.002    C1/cnt_reg[12]_i_1_n_4
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.813    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105    -0.470    C1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 C1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.577    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  C1/cnt_reg[7]/Q
                         net (fo=1, routed)           0.324    -0.112    C1/cnt_reg_n_0_[7]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.004 r  C1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.004    C1/cnt_reg[4]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.815    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105    -0.472    C1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 C1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.578    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  C1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.324    -0.113    C1/cnt_reg_n_0_[3]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.005 r  C1/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.005    C1/cnt_reg[0]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.816    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105    -0.473    C1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 C1/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.251ns (43.029%)  route 0.332ns (56.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.591    -0.573    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  C1/cnt_reg[29]/Q
                         net (fo=2, routed)           0.332    -0.099    C1/S[6]
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.011 r  C1/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.011    C1/cnt_reg[28]_i_1_n_6
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.861    -0.809    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.105    -0.468    C1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hexcount_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    hexcount_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y81     C1/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y83     C1/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y83     C1/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y84     C1/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y84     C1/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y84     C1/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y84     C1/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y85     C1/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     C1/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     C1/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     C1/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     C1/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     C1/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     C1/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     C1/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     C1/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     C1/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     C1/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     C1/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     C1/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     C1/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     C1/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     C1/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     C1/cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    hexcount_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.522ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 2.358ns (72.349%)  route 0.901ns (27.651%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.381 r  C1/cnt_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.381    C1/cnt_reg[36]_i_1_n_6
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[37]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[37]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                 16.522    

Slack (MET) :             16.617ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 2.263ns (71.518%)  route 0.901ns (28.482%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.286 r  C1/cnt_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.286    C1/cnt_reg[36]_i_1_n_5
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[38]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 16.617    

Slack (MET) :             16.633ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 2.247ns (71.374%)  route 0.901ns (28.626%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.270 r  C1/cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.270    C1/cnt_reg[36]_i_1_n_7
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[36]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                 16.633    

Slack (MET) :             16.636ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 2.244ns (71.346%)  route 0.901ns (28.654%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.267 r  C1/cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.267    C1/cnt_reg[32]_i_1_n_6
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[33]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                 16.636    

Slack (MET) :             16.657ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 2.223ns (71.154%)  route 0.901ns (28.846%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.246 r  C1/cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.246    C1/cnt_reg[32]_i_1_n_4
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[35]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                 16.657    

Slack (MET) :             16.731ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 2.149ns (70.454%)  route 0.901ns (29.546%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.172 r  C1/cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.172    C1/cnt_reg[32]_i_1_n_5
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[34]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                 16.731    

Slack (MET) :             16.747ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 2.133ns (70.298%)  route 0.901ns (29.702%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  C1/cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.156    C1/cnt_reg[32]_i_1_n_7
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.530    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[32]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 16.747    

Slack (MET) :             16.749ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 2.130ns (70.269%)  route 0.901ns (29.731%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.529 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.153 r  C1/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.153    C1/cnt_reg[28]_i_1_n_6
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.529    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
                         clock pessimism              0.575    19.104    
                         clock uncertainty           -0.264    18.840    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.902    C1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 16.749    

Slack (MET) :             16.770ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 2.109ns (70.061%)  route 0.901ns (29.939%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.529 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.132 r  C1/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.132    C1/cnt_reg[28]_i_1_n_4
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.529    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[31]/C
                         clock pessimism              0.575    19.104    
                         clock uncertainty           -0.264    18.840    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.902    C1/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                 16.770    

Slack (MET) :             16.844ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 2.035ns (69.307%)  route 0.901ns (30.693%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.529 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.058 r  C1/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.058    C1/cnt_reg[28]_i_1_n_5
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.529    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[30]/C
                         clock pessimism              0.575    19.104    
                         clock uncertainty           -0.264    18.840    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.902    C1/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 16.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.577    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  C1/cnt_reg[5]/Q
                         net (fo=1, routed)           0.321    -0.115    C1/cnt_reg_n_0_[5]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.005 r  C1/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.005    C1/cnt_reg[4]_i_1_n_6
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.815    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.264    -0.313    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105    -0.208    C1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[13]/Q
                         net (fo=1, routed)           0.321    -0.113    C1/cnt_reg_n_0_[13]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.003 r  C1/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[12]_i_1_n_6
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.813    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.264    -0.311    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105    -0.206    C1/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[21]/Q
                         net (fo=1, routed)           0.321    -0.113    C1/cnt_reg_n_0_[21]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.003 r  C1/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[20]_i_1_n_6
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -0.812    C1/clk_50MHz
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.264    -0.311    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.206    C1/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.576    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  C1/cnt_reg[9]/Q
                         net (fo=1, routed)           0.321    -0.114    C1/cnt_reg_n_0_[9]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.004 r  C1/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.004    C1/cnt_reg[8]_i_1_n_6
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.856    -0.814    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.264    -0.312    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105    -0.207    C1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.578    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  C1/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321    -0.116    C1/cnt_reg_n_0_[1]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.006 r  C1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    C1/cnt_reg[0]_i_1_n_6
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.816    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.264    -0.314    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105    -0.209    C1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 C1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.577    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  C1/cnt_reg[7]/Q
                         net (fo=1, routed)           0.324    -0.112    C1/cnt_reg_n_0_[7]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.004 r  C1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.004    C1/cnt_reg[4]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.815    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.264    -0.313    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105    -0.208    C1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 C1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.576    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  C1/cnt_reg[11]/Q
                         net (fo=1, routed)           0.324    -0.111    C1/cnt_reg_n_0_[11]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.003 r  C1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[8]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.856    -0.814    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.264    -0.312    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105    -0.207    C1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 C1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[15]/Q
                         net (fo=1, routed)           0.324    -0.110    C1/cnt_reg_n_0_[15]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.002 r  C1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.002    C1/cnt_reg[12]_i_1_n_4
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.813    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.264    -0.311    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105    -0.206    C1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 C1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.578    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  C1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.324    -0.113    C1/cnt_reg_n_0_[3]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.005 r  C1/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.005    C1/cnt_reg[0]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.816    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.264    -0.314    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105    -0.209    C1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 C1/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C1/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.251ns (43.029%)  route 0.332ns (56.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.591    -0.573    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  C1/cnt_reg[29]/Q
                         net (fo=2, routed)           0.332    -0.099    C1/S[6]
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.011 r  C1/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.011    C1/cnt_reg[28]_i_1_n_6
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.861    -0.809    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.264    -0.309    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.105    -0.204    C1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.523ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 2.358ns (72.349%)  route 0.901ns (27.651%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.381 r  C1/cnt_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.381    C1/cnt_reg[36]_i_1_n_6
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[37]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[37]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                 16.523    

Slack (MET) :             16.618ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 2.263ns (71.518%)  route 0.901ns (28.482%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.286 r  C1/cnt_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.286    C1/cnt_reg[36]_i_1_n_5
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[38]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 16.618    

Slack (MET) :             16.634ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 2.247ns (71.374%)  route 0.901ns (28.626%))
  Logic Levels:           11  (CARRY4=10 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.047 r  C1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    C1/cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.270 r  C1/cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.270    C1/cnt_reg[36]_i_1_n_7
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y90         FDRE                                         r  C1/cnt_reg[36]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                 16.634    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 2.244ns (71.346%)  route 0.901ns (28.654%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.267 r  C1/cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.267    C1/cnt_reg[32]_i_1_n_6
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[33]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.658ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 2.223ns (71.154%)  route 0.901ns (28.846%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.246 r  C1/cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.246    C1/cnt_reg[32]_i_1_n_4
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[35]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                 16.658    

Slack (MET) :             16.732ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 2.149ns (70.454%)  route 0.901ns (29.546%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.172 r  C1/cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.172    C1/cnt_reg[32]_i_1_n_5
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[34]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                 16.732    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 2.133ns (70.298%)  route 0.901ns (29.702%))
  Logic Levels:           10  (CARRY4=9 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.933 r  C1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    C1/cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  C1/cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.156    C1/cnt_reg[32]_i_1_n_7
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.507    18.531    C1/clk_50MHz
    SLICE_X65Y89         FDRE                                         r  C1/cnt_reg[32]/C
                         clock pessimism              0.575    19.106    
                         clock uncertainty           -0.264    18.842    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.062    18.904    C1/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.750ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 2.130ns (70.269%)  route 0.901ns (29.731%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.153 r  C1/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.153    C1/cnt_reg[28]_i_1_n_6
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.530    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 16.750    

Slack (MET) :             16.771ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 2.109ns (70.061%)  route 0.901ns (29.939%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.132 r  C1/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.132    C1/cnt_reg[28]_i_1_n_4
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.530    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[31]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                 16.771    

Slack (MET) :             16.845ns  (required time - arrival time)
  Source:                 C1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 2.035ns (69.307%)  route 0.901ns (30.693%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615    -0.878    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  C1/cnt_reg[0]/Q
                         net (fo=1, routed)           0.901     0.479    C1/cnt_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.603 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.603    C1/cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.135 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    C1/cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.249 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    C1/cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.363 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    C1/cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.477 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.477    C1/cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.591 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.591    C1/cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.705 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.705    C1/cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.819 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    C1/cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.058 r  C1/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.058    C1/cnt_reg[28]_i_1_n_5
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    18.530    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[30]/C
                         clock pessimism              0.575    19.105    
                         clock uncertainty           -0.264    18.841    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.062    18.903    C1/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 16.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.577    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  C1/cnt_reg[5]/Q
                         net (fo=1, routed)           0.321    -0.115    C1/cnt_reg_n_0_[5]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.005 r  C1/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.005    C1/cnt_reg[4]_i_1_n_6
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.815    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[5]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.264    -0.313    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105    -0.208    C1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[13]/Q
                         net (fo=1, routed)           0.321    -0.113    C1/cnt_reg_n_0_[13]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.003 r  C1/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[12]_i_1_n_6
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.813    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[13]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.264    -0.311    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105    -0.206    C1/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[21]/Q
                         net (fo=1, routed)           0.321    -0.113    C1/cnt_reg_n_0_[21]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.003 r  C1/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[20]_i_1_n_6
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -0.812    C1/clk_50MHz
    SLICE_X65Y86         FDRE                                         r  C1/cnt_reg[21]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.264    -0.311    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105    -0.206    C1/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.576    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  C1/cnt_reg[9]/Q
                         net (fo=1, routed)           0.321    -0.114    C1/cnt_reg_n_0_[9]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.004 r  C1/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.004    C1/cnt_reg[8]_i_1_n_6
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.856    -0.814    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[9]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.264    -0.312    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105    -0.207    C1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 C1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.864%)  route 0.321ns (56.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.578    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  C1/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321    -0.116    C1/cnt_reg_n_0_[1]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.006 r  C1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    C1/cnt_reg[0]_i_1_n_6
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.816    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[1]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.264    -0.314    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105    -0.209    C1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 C1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.577    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  C1/cnt_reg[7]/Q
                         net (fo=1, routed)           0.324    -0.112    C1/cnt_reg_n_0_[7]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.004 r  C1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.004    C1/cnt_reg[4]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.855    -0.815    C1/clk_50MHz
    SLICE_X65Y82         FDRE                                         r  C1/cnt_reg[7]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.264    -0.313    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105    -0.208    C1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 C1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.588    -0.576    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  C1/cnt_reg[11]/Q
                         net (fo=1, routed)           0.324    -0.111    C1/cnt_reg_n_0_[11]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.003 r  C1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.003    C1/cnt_reg[8]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.856    -0.814    C1/clk_50MHz
    SLICE_X65Y83         FDRE                                         r  C1/cnt_reg[11]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.264    -0.312    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105    -0.207    C1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 C1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.589    -0.575    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  C1/cnt_reg[15]/Q
                         net (fo=1, routed)           0.324    -0.110    C1/cnt_reg_n_0_[15]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.002 r  C1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.002    C1/cnt_reg[12]_i_1_n_4
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.857    -0.813    C1/clk_50MHz
    SLICE_X65Y84         FDRE                                         r  C1/cnt_reg[15]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.264    -0.311    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105    -0.206    C1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 C1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.249ns (43.437%)  route 0.324ns (56.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.586    -0.578    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  C1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.324    -0.113    C1/cnt_reg_n_0_[3]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.005 r  C1/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.005    C1/cnt_reg[0]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.854    -0.816    C1/clk_50MHz
    SLICE_X65Y81         FDRE                                         r  C1/cnt_reg[3]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.264    -0.314    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105    -0.209    C1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 C1/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            C1/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.251ns (43.029%)  route 0.332ns (56.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.591    -0.573    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  C1/cnt_reg[29]/Q
                         net (fo=2, routed)           0.332    -0.099    C1/S[6]
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.011 r  C1/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.011    C1/cnt_reg[28]_i_1_n_6
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=39, routed)          0.861    -0.809    C1/clk_50MHz
    SLICE_X65Y88         FDRE                                         r  C1/cnt_reg[29]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.264    -0.309    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.105    -0.204    C1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.215    





