Info: constrained 'hclk' to bel 'X24/Y0/io1'
Info: constrained 'pir_in' to bel 'X0/Y11/io0'
Info: constrained 'led_out' to bel 'X0/Y12/io0'
Info: constrained 'LDR_in' to bel 'X0/Y11/io1'
Info: constrained 'D0' to bel 'X4/Y33/io0'
Info: constrained 'D1' to bel 'X0/Y30/io1'
Info: constrained 'D2' to bel 'X3/Y33/io1'
Info: constrained 'D3' to bel 'X0/Y30/io0'
Info: constrained 'D4' to bel 'X0/Y28/io1'
Info: constrained 'D5' to bel 'X0/Y27/io1'
Info: constrained 'D6' to bel 'X0/Y28/io0'
Info: constrained 'D7' to bel 'X0/Y27/io0'
Info: constrained 'RS' to bel 'X5/Y33/io0'
Info: constrained 'RW' to bel 'X7/Y33/io1'
Info: constrained 'E' to bel 'X4/Y33/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      118 LCs used as LUT4 only
Info:       26 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       16 LCs used as DFF only
Info: Packing carries..
Info:       20 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       10 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk_count (fanout 17)
Info: promoting E$SB_IO_OUT (fanout 14)
Info: promoting hclk$SB_IO_IN (fanout 11)
Info: Constraining chains...
Info:        6 LCs used to legalise carry chains.
Info: Checksum: 0xd2bd00b4

Info: Device utilisation:
Info: 	         ICESTORM_LC:   178/ 7680     2%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    15/  256     5%
Info: 	               SB_GB:     3/    8    37%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 15 cells based on constraints.
Info: Creating initial analytic placement for 136 cells, random placement wirelen = 5354.
Info:     at initial placer iter 0, wirelen = 74
Info:     at initial placer iter 1, wirelen = 87
Info:     at initial placer iter 2, wirelen = 86
Info:     at initial placer iter 3, wirelen = 80
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 85, spread = 442, legal = 495; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 495, spread = 523, legal = 530; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 94, spread = 497, legal = 581; time = 0.01s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 130, spread = 640, legal = 667; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 645, spread = 645, legal = 669; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 102, spread = 413, legal = 466; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 105, spread = 434, legal = 453; time = 0.01s
Info:     at iteration #3, type SB_GB: wirelen solved = 426, spread = 426, legal = 448; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 85, spread = 412, legal = 462; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 118, spread = 440, legal = 456; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 432, spread = 432, legal = 455; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 94, spread = 410, legal = 476; time = 0.01s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 158, spread = 454, legal = 491; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 447, spread = 447, legal = 471; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 100, spread = 421, legal = 469; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 146, spread = 430, legal = 465; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 440, spread = 440, legal = 460; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 112, spread = 424, legal = 462; time = 0.01s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 150, spread = 461, legal = 471; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 449, spread = 449, legal = 472; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 128, spread = 439, legal = 477; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 158, spread = 465, legal = 468; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 445, spread = 445, legal = 466; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 133, spread = 431, legal = 460; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 165, spread = 471, legal = 477; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 458, spread = 458, legal = 477; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 149, spread = 441, legal = 469; time = 0.01s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 224, spread = 483, legal = 486; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 470, spread = 470, legal = 484; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 208, spread = 464, legal = 500; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 222, spread = 510, legal = 515; time = 0.01s
Info:     at iteration #11, type SB_GB: wirelen solved = 501, spread = 501, legal = 516; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 190, spread = 465, legal = 503; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 264, spread = 485, legal = 504; time = 0.00s
Info:     at iteration #12, type SB_GB: wirelen solved = 493, spread = 493, legal = 503; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 247, spread = 490, legal = 512; time = 0.01s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 272, spread = 551, legal = 558; time = 0.00s
Info:     at iteration #13, type SB_GB: wirelen solved = 548, spread = 548, legal = 559; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 262, spread = 479, legal = 517; time = 0.00s
Info: HeAP Placer Time: 0.15s
Info:   of which solving equations: 0.11s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 79, wirelen = 460
Info:   at iteration #5: temp = 0.000000, timing cost = 73, wirelen = 401
Info:   at iteration #8: temp = 0.000000, timing cost = 113, wirelen = 391 
Info: SA placement time 0.04s

Info: Max frequency for clock   'E$SB_IO_OUT_$glb_clk': 172.53 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock     'clk_count_$glb_clk': 159.41 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'hclk$SB_IO_IN_$glb_clk': 207.13 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                        -> <async>: 1.58 ns
Info: Max delay posedge E$SB_IO_OUT_$glb_clk   -> <async>: 2.43 ns
Info: Max delay posedge clk_count_$glb_clk     -> <async>: 1.96 ns
Info: Max delay posedge hclk$SB_IO_IN_$glb_clk -> <async>: 5.57 ns

Info: Checksum: 0x96869698

Info: Routing..
Info: Setting up routing queue.
Info: Routing 532 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        904 |      337        530 |  337   530 |         0|       0.11       0.11|
Info: Routing complete.
Info: Router1 time 0.11s
Info: Checksum: 0x493e43dd

Info: Critical path report for clock 'E$SB_IO_OUT_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source lcd_inst.next_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.O
Info:  0.6  1.1    Net lcd_inst.next[1] (3,20) -> (2,19)
Info:                Sink lcd_inst.next_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  1.6  Source lcd_inst.next_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  2.2    Net lcd_inst.next_SB_DFFSR_Q_D_SB_LUT4_O_2_I1[0] (2,19) -> (2,19)
Info:                Sink lcd_inst.next_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  2.5  Source lcd_inst.next_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_LC.O
Info:  1.3  3.8    Net lcd_inst.next_SB_DFFSR_Q_D_SB_LUT4_O_3_I1[2] (2,19) -> (2,22)
Info:                Sink lcd_inst.next_SB_DFFSR_Q_D_SB_LUT4_O_3_I2_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  4.1  Source lcd_inst.next_SB_DFFSR_Q_D_SB_LUT4_O_3_I2_SB_LUT4_I2_LC.O
Info:  0.6  4.7    Net D7_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] (2,22) -> (2,22)
Info:                Sink D7_SB_DFFESR_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  5.1  Source D7_SB_DFFESR_Q_E_SB_LUT4_O_LC.O
Info:  1.8  6.9    Net D7_SB_DFFESR_Q_E (2,22) -> (3,23)
Info:                Sink D7_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_LC.CEN
Info:  0.1  7.0  Setup D7_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_LC.CEN
Info: 2.2 ns logic, 4.9 ns routing

Info: Critical path report for clock 'clk_count_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source lcd_inst.counter_SB_LUT4_I3_LC.O
Info:  0.6  1.1    Net lcd_inst.counter[0] (4,25) -> (3,24)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  1.4  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0  1.4    Net $nextpnr_ICESTORM_LC_3$O (3,24) -> (3,24)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_8_LC.CIN
Info:  0.1  1.5  Source lcd_inst.counter_SB_LUT4_I2_8_LC.COUT
Info:  0.0  1.5    Net lcd_inst.counter_SB_CARRY_CI_CO[2] (3,24) -> (3,24)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_7_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  1.6  Source lcd_inst.counter_SB_LUT4_I2_7_LC.COUT
Info:  0.0  1.6    Net lcd_inst.counter_SB_CARRY_CI_CO[3] (3,24) -> (3,24)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_6_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  1.8  Source lcd_inst.counter_SB_LUT4_I2_6_LC.COUT
Info:  0.0  1.8    Net lcd_inst.counter_SB_CARRY_CI_CO[4] (3,24) -> (3,24)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_5_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  1.9  Source lcd_inst.counter_SB_LUT4_I2_5_LC.COUT
Info:  0.0  1.9    Net lcd_inst.counter_SB_CARRY_CI_CO[5] (3,24) -> (3,24)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_4_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.0  Source lcd_inst.counter_SB_LUT4_I2_4_LC.COUT
Info:  0.0  2.0    Net lcd_inst.counter_SB_CARRY_CI_CO[6] (3,24) -> (3,24)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_3_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.1  Source lcd_inst.counter_SB_LUT4_I2_3_LC.COUT
Info:  0.0  2.1    Net lcd_inst.counter_SB_CARRY_CI_CO[7] (3,24) -> (3,24)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_2_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.3  Source lcd_inst.counter_SB_LUT4_I2_2_LC.COUT
Info:  0.2  2.5    Net lcd_inst.counter_SB_CARRY_CI_CO[8] (3,24) -> (3,25)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_1_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.6  Source lcd_inst.counter_SB_LUT4_I2_1_LC.COUT
Info:  0.0  2.6    Net lcd_inst.counter_SB_CARRY_CI_CO[9] (3,25) -> (3,25)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.7  Source lcd_inst.counter_SB_LUT4_I2_LC.COUT
Info:  0.0  2.7    Net lcd_inst.counter_SB_CARRY_CI_CO[10] (3,25) -> (3,25)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_14_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.8  Source lcd_inst.counter_SB_LUT4_I2_14_LC.COUT
Info:  0.0  2.8    Net lcd_inst.counter_SB_CARRY_CI_CO[11] (3,25) -> (3,25)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_13_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.0  Source lcd_inst.counter_SB_LUT4_I2_13_LC.COUT
Info:  0.0  3.0    Net lcd_inst.counter_SB_CARRY_CI_CO[12] (3,25) -> (3,25)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_12_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.1  Source lcd_inst.counter_SB_LUT4_I2_12_LC.COUT
Info:  0.0  3.1    Net lcd_inst.counter_SB_CARRY_CI_CO[13] (3,25) -> (3,25)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_11_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.2  Source lcd_inst.counter_SB_LUT4_I2_11_LC.COUT
Info:  0.0  3.2    Net lcd_inst.counter_SB_CARRY_CI_CO[14] (3,25) -> (3,25)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_10_LC.CIN
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.3  Source lcd_inst.counter_SB_LUT4_I2_10_LC.COUT
Info:  0.3  3.6    Net lcd_inst.counter_SB_CARRY_CI_CO[15] (3,25) -> (3,25)
Info:                Sink lcd_inst.counter_SB_LUT4_I2_9_LC.I3
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  3.9  Source lcd_inst.counter_SB_LUT4_I2_9_LC.O
Info:  0.6  4.5    Net lcd_inst.counter_SB_DFF_Q_D[15] (3,25) -> (3,26)
Info:                Sink lcd_inst.clkR_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:29.19-29.30
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:33.26-33.27
Info:  0.3  4.8  Source lcd_inst.clkR_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  0.6  5.4    Net lcd_inst.clkR_SB_DFFE_Q_E_SB_LUT4_O_I0[2] (3,26) -> (4,26)
Info:                Sink lcd_inst.clkR_SB_DFFE_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  5.8  Source lcd_inst.clkR_SB_DFFE_Q_E_SB_LUT4_O_LC.O
Info:  1.5  7.3    Net lcd_inst.clkR_SB_DFFE_Q_E (4,26) -> (4,27)
Info:                Sink lcd_inst.clkR_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  7.4  Setup lcd_inst.clkR_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info: 3.7 ns logic, 3.7 ns routing

Info: Critical path report for clock 'hclk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC.O
Info:  0.6  1.1    Net counter[1] (1,9) -> (1,10)
Info:                Sink led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I3
Info:                Defined in:
Info:                  top.v:20.11-20.18
Info:  0.3  1.4  Source led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.O
Info:  1.0  2.4    Net counter_SB_DFFSR_Q_7_D[1] (1,10) -> (1,8)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I2
Info:                Defined in:
Info:                  top.v:37.49-37.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.2  2.6  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  2.6    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[1] (1,8) -> (1,8)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  top.v:25.9-25.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.8  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  2.8    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[2] (1,8) -> (1,8)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  top.v:25.9-25.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.9  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  2.9    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[3] (1,8) -> (1,8)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  top.v:25.9-25.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.0  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  3.0    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[4] (1,8) -> (1,8)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  top.v:25.9-25.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.1  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  3.1    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[5] (1,8) -> (1,8)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:25.9-25.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.3  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  3.3    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[6] (1,8) -> (1,8)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:25.9-25.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.4  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.5  3.8    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I1[2] (1,8) -> (1,9)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  top.v:25.9-25.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  4.2  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  1.5  5.6    Net counter_SB_DFFSR_Q_R (1,9) -> (1,9)
Info:                Sink counter_SB_DFFSR_Q_7_DFFLC.SR
Info:  0.1  5.7  Setup counter_SB_DFFSR_Q_7_DFFLC.SR
Info: 2.3 ns logic, 3.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source pir_in$sb_io.D_IN_0
Info:  0.6  0.6    Net pir_in$SB_IO_IN (0,11) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  top.v:9.16-9.22
Info:  0.4  1.0  Source led_out_SB_LUT4_O_LC.O
Info:  0.6  1.6    Net led_out$SB_IO_OUT (1,11) -> (0,12)
Info:                Sink led_out$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:10.17-10.24
Info: 0.4 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path 'posedge E$SB_IO_OUT_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source lcd_inst.rs_SB_DFFE_Q_D_SB_LUT4_O_LC.O
Info:  2.0  2.6    Net RS$SB_IO_OUT (3,22) -> (5,33)
Info:                Sink RS$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:9.12-9.14
Info: 0.5 ns logic, 2.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_count_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source lcd_inst.clkR_SB_DFFE_Q_D_SB_LUT4_O_LC.O
Info:  1.1  1.7    Net E$SB_IO_OUT (4,27) -> (4,33)
Info:                Sink E$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:71.9-83.6
Info:                  ./LCD.v:9.16-9.18
Info: 0.5 ns logic, 1.1 ns routing

Info: Critical path report for cross-domain path 'posedge hclk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source counter_SB_DFFSR_Q_D_SB_LUT4_O_4_LC.O
Info:  0.6  1.1    Net counter[3] (2,9) -> (1,8)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.I3
Info:                Defined in:
Info:                  top.v:20.11-20.18
Info:  0.3  1.4  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.O
Info:  1.1  2.6    Net counter_SB_DFFSR_Q_7_D[3] (1,8) -> (1,10)
Info:                Sink led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.I2
Info:                Defined in:
Info:                  top.v:37.49-37.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.2  2.8  Source led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  2.8    Net led_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3] (1,10) -> (1,10)
Info:                Sink led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  top.v:37.49-37.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.9  Source led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  2.9    Net led_out_SB_LUT4_O_I2_SB_LUT4_O_I3[4] (1,10) -> (1,10)
Info:                Sink led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  top.v:37.49-37.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.1  Source led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  3.1    Net led_out_SB_LUT4_O_I2_SB_LUT4_O_I3[5] (1,10) -> (1,10)
Info:                Sink led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:37.49-37.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.2  Source led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  3.2    Net led_out_SB_LUT4_O_I2_SB_LUT4_O_I3[6] (1,10) -> (1,10)
Info:                Sink led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:37.49-37.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.3  Source led_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.5  3.8    Net led_out_SB_LUT4_O_I2_SB_LUT4_O_I1[2] (1,10) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  top.v:37.49-37.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  4.1  Source led_out_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  4.7    Net led_out_SB_LUT4_O_I2[1] (1,11) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  5.0  Source led_out_SB_LUT4_O_LC.O
Info:  0.6  5.6    Net led_out$SB_IO_OUT (1,11) -> (0,12)
Info:                Sink led_out$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:10.17-10.24
Info: 2.3 ns logic, 3.3 ns routing

Info: Max frequency for clock   'E$SB_IO_OUT_$glb_clk': 142.21 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock     'clk_count_$glb_clk': 135.83 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'hclk$SB_IO_IN_$glb_clk': 174.34 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                        -> <async>: 1.58 ns
Info: Max delay posedge E$SB_IO_OUT_$glb_clk   -> <async>: 2.56 ns
Info: Max delay posedge clk_count_$glb_clk     -> <async>: 1.67 ns
Info: Max delay posedge hclk$SB_IO_IN_$glb_clk -> <async>: 5.63 ns

Info: Program finished normally.
