{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 02 15:39:51 2016 " "Info: Processing started: Tue Feb 02 15:39:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder -c adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder -c adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "switch\[5\] led1_dp 11.056 ns Longest " "Info: Longest tpd from source pin \"switch\[5\]\" to destination pin \"led1_dp\" is 11.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns switch\[5\] 1 PIN PIN_J7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J7; Fanout = 1; PIN Node = 'switch\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[5] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.886 ns) 0.886 ns switch\[5\]~input 2 COMB IOIBUF_X0_Y22_N15 5 " "Info: 2: + IC(0.000 ns) + CELL(0.886 ns) = 0.886 ns; Loc. = IOIBUF_X0_Y22_N15; Fanout = 5; COMB Node = 'switch\[5\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { switch[5] switch[5]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.921 ns) + CELL(0.347 ns) 5.154 ns adder:U_ADDER\|cla4:U_CLA4_1\|cla2:U_CLA2_1\|bg~0 3 COMB LCCOMB_X30_Y28_N18 3 " "Info: 3: + IC(3.921 ns) + CELL(0.347 ns) = 5.154 ns; Loc. = LCCOMB_X30_Y28_N18; Fanout = 3; COMB Node = 'adder:U_ADDER\|cla4:U_CLA4_1\|cla2:U_CLA2_1\|bg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { switch[5]~input adder:U_ADDER|cla4:U_CLA4_1|cla2:U_CLA2_1|bg~0 } "NODE_NAME" } } { "cla2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/cla2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.311 ns) 5.726 ns adder:U_ADDER\|cla4:U_CLA4_1\|cgen2:U_CGEN2\|BG 4 COMB LCCOMB_X30_Y28_N4 2 " "Info: 4: + IC(0.261 ns) + CELL(0.311 ns) = 5.726 ns; Loc. = LCCOMB_X30_Y28_N4; Fanout = 2; COMB Node = 'adder:U_ADDER\|cla4:U_CLA4_1\|cgen2:U_CGEN2\|BG'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { adder:U_ADDER|cla4:U_CLA4_1|cla2:U_CLA2_1|bg~0 adder:U_ADDER|cla4:U_CLA4_1|cgen2:U_CGEN2|BG } "NODE_NAME" } } { "cgen2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/cgen2.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.367 ns) 6.559 ns adder:U_ADDER\|cla4:U_CLA4_2\|cla2:U_CLA2_1\|carry\[1\]~0 5 COMB LCCOMB_X29_Y28_N24 6 " "Info: 5: + IC(0.466 ns) + CELL(0.367 ns) = 6.559 ns; Loc. = LCCOMB_X29_Y28_N24; Fanout = 6; COMB Node = 'adder:U_ADDER\|cla4:U_CLA4_2\|cla2:U_CLA2_1\|carry\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { adder:U_ADDER|cla4:U_CLA4_1|cgen2:U_CGEN2|BG adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_1|carry[1]~0 } "NODE_NAME" } } { "cla2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/cla2.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.397 ns) + CELL(2.100 ns) 11.056 ns led1_dp~output 6 COMB IOOBUF_X28_Y0_N23 1 " "Info: 6: + IC(2.397 ns) + CELL(2.100 ns) = 11.056 ns; Loc. = IOOBUF_X28_Y0_N23; Fanout = 1; COMB Node = 'led1_dp~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_1|carry[1]~0 led1_dp~output } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/top_level.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 11.056 ns led1_dp 7 PIN PIN_AA16 0 " "Info: 7: + IC(0.000 ns) + CELL(0.000 ns) = 11.056 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'led1_dp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led1_dp~output led1_dp } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/top_level.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.011 ns ( 36.28 % ) " "Info: Total cell delay = 4.011 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.045 ns ( 63.72 % ) " "Info: Total interconnect delay = 7.045 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.056 ns" { switch[5] switch[5]~input adder:U_ADDER|cla4:U_CLA4_1|cla2:U_CLA2_1|bg~0 adder:U_ADDER|cla4:U_CLA4_1|cgen2:U_CGEN2|BG adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_1|carry[1]~0 led1_dp~output led1_dp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.056 ns" { switch[5] {} switch[5]~input {} adder:U_ADDER|cla4:U_CLA4_1|cla2:U_CLA2_1|bg~0 {} adder:U_ADDER|cla4:U_CLA4_1|cgen2:U_CGEN2|BG {} adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_1|carry[1]~0 {} led1_dp~output {} led1_dp {} } { 0.000ns 0.000ns 3.921ns 0.261ns 0.466ns 2.397ns 0.000ns } { 0.000ns 0.886ns 0.347ns 0.311ns 0.367ns 2.100ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 02 15:39:52 2016 " "Info: Processing ended: Tue Feb 02 15:39:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
