// SPDX-License-Identifier: GPL-2.0+
/*
 * U-Boot additions
 *
 * Copyright (C) 2020-2022 Intel Corporation <www.intel.com>
 */

#include "socfpga_soc64_u-boot.dtsi"
#include "socfpga_soc64_fit-u-boot.dtsi"
#include <dt-bindings/clock/n5x-clock.h>

/{
	memory {
		#address-cells = <2>;
		#size-cells = <2>;
		u-boot,dm-pre-reloc;
	};

	soc {
		u-boot,dm-pre-reloc;

		ccu: cache-controller@f7000000 {
			compatible = "arteris,ncore-ccu";
			reg = <0xf7000000 0x100900>;
			u-boot,dm-pre-reloc;
		};

		clocks {
			dram_eosc_clk: dram-eosc-clk {
				#clock-cells = <0>;
				compatible = "fixed-clock";
			};
		};

		memclkmgr: mem-clock-controller@f8040000 {
			compatible = "intel,n5x-mem-clkmgr";
			reg = <0xf8040000 0x1000>;
			#clock-cells = <0>;
			clocks = <&dram_eosc_clk>, <&f2s_free_clk>;
		};
	};
};

&clkmgr {
	compatible = "intel,n5x-clkmgr";
	u-boot,dm-pre-reloc;
};

&gmac0 {
	clocks = <&clkmgr N5X_EMAC0_CLK>;
};

&gmac1 {
	altr,sysmgr-syscon = <&sysmgr 0x48 0>;
	clocks = <&clkmgr N5X_EMAC1_CLK>;
};

&gmac2 {
	altr,sysmgr-syscon = <&sysmgr 0x4c 0>;
	clocks = <&clkmgr N5X_EMAC2_CLK>;
};

&i2c0 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
	reset-names = "i2c";
};

&i2c1 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
	reset-names = "i2c";
};

&i2c2 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
	reset-names = "i2c";
};

&i2c3 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
	reset-names = "i2c";
};

&i2c4 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
	reset-names = "i2c";
};

&memclkmgr {
	u-boot,dm-pre-reloc;
};

&mmc {
	clocks = <&clkmgr N5X_L4_MP_CLK>,
		 <&clkmgr N5X_SDMMC_CLK>;
	resets = <&rst SDMMC_RESET>, <&rst SDMMC_OCP_RESET>;
};

&pdma {
	clocks = <&clkmgr N5X_L4_MAIN_CLK>;
};

&porta {
	bank-name = "porta";
};

&portb {
	bank-name = "portb";
};

&qspi {
	u-boot,dm-pre-reloc;
};

&rst {
	compatible = "altr,rst-mgr";
	altr,modrst-offset = <0x20>;
	u-boot,dm-pre-reloc;
};

&sdr {
	compatible = "intel,sdr-ctl-n5x";
	resets = <&rst DDRSCH_RESET>;
	clocks = <&memclkmgr>;
	clock-names = "mem_clk";
	u-boot,dm-pre-reloc;
};

&spi0 {
	clocks = <&clkmgr N5X_L4_MAIN_CLK>;
};

&spi1 {
	clocks = <&clkmgr N5X_L4_MAIN_CLK>;

};

&socfpga_secreg {
	coh_cpu0_bypass_OC_Firewall_main_Firewall@f7100200 {
		reg = <0xf7100200 0x00000014>;
		intel,offset-settings =
			/* Disable ocram security at CCU for non secure access */
			<0x0000004 0x8000ffff 0xe007ffff>,
			<0x0000008 0x8000ffff 0xe007ffff>,
			<0x000000c 0x8000ffff 0xe007ffff>,
			<0x0000010 0x8000ffff 0xe007ffff>;
		u-boot,dm-pre-reloc;
	};

	soc_noc_fw_mpfe_csr_inst_0_mpfe_scr@f8020000 {
		reg = <0xf8020000 0x0000001c>;
		intel,offset-settings =
			/* Disable MPFE firewall for SMMU */
			<0x00000000 0x00010101 0x00010101>,
			/* Disable MPFE firewall for HMC adapter */
			<0x00000004 0x00000001 0x00010101>;
		u-boot,dm-pre-reloc;
	};
};

&sysmgr {
	compatible = "altr,sys-mgr", "syscon";
	u-boot,dm-pre-reloc;
};

&timer0 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
};

&timer1 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
};

&timer2 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
};

&timer3 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
};

&uart0 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
	u-boot,dm-pre-reloc;
};

&uart1 {
	clocks = <&clkmgr N5X_L4_SP_CLK>;
};

&usb0 {
	clocks = <&clkmgr N5X_USB_CLK>;
	disable-over-current;
	u-boot,dm-pre-reloc;
};

&usb1 {
	clocks = <&clkmgr N5X_USB_CLK>;
	u-boot,dm-pre-reloc;
};

&watchdog0 {
	clocks = <&clkmgr N5X_L4_SYS_FREE_CLK>;
	u-boot,dm-pre-reloc;
};

&watchdog1 {
	clocks = <&clkmgr N5X_L4_SYS_FREE_CLK>;
};

&watchdog2 {
	clocks = <&clkmgr N5X_L4_SYS_FREE_CLK>;
};

&watchdog3 {
	clocks = <&clkmgr N5X_L4_SYS_FREE_CLK>;
};
