<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>ICS | Computer System Architecture Lab</title>
    <link>https://ku-csarch.github.io/tag/ics/</link>
      <atom:link href="https://ku-csarch.github.io/tag/ics/index.xml" rel="self" type="application/rss+xml" />
    <description>ICS</description>
    <generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sat, 12 Apr 2025 00:00:00 +0000</lastBuildDate>
    <image>
      <url>https://ku-csarch.github.io/media/icon_hufc4ea502f7977d2b250399d95297f953_357528_512x512_fill_lanczos_center_3.png</url>
      <title>ICS</title>
      <link>https://ku-csarch.github.io/tag/ics/</link>
    </image>
    
    <item>
      <title>One paper accepted to ICS 2025</title>
      <link>https://ku-csarch.github.io/post/accepted-ics25/</link>
      <pubDate>Sat, 12 Apr 2025 00:00:00 +0000</pubDate>
      <guid>https://ku-csarch.github.io/post/accepted-ics25/</guid>
      <description>&lt;p&gt;One papers was accepted to the &lt;em&gt;ACM International Conference on Supercomputing (ICS) 2025&lt;/em&gt;. Our paper proposes &lt;em&gt;SparsePIM&lt;/em&gt;, an efficient HBM-based PIM architecture for SpMV kernels. &lt;em&gt;SparsePIM&lt;/em&gt; includes an efficient hardware architecture for SpMV computations and a sparse data allocation scheme in DRAM row. &lt;em&gt;SparsePIM&lt;/em&gt; also employ software-base optimizations to balance computation burdens acress multiple bank groups. By combiging hardware and software approaches, &lt;em&gt;SparsePIM&lt;/em&gt; can improve SpMV computations dramatically on HBM-based PIM architecture.&lt;/p&gt;
</description>
    </item>
    
  </channel>
</rss>
