{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 00:11:23 2024 " "Info: Processing started: Thu Jun 27 00:11:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PUC1-24 -c PUC1-24 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PUC1-24 -c PUC1-24" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puc1-24.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file puc1-24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PUC1-24 " "Info: Found entity 1: PUC1-24" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "control_puc_241.vhd " "Warning: Can't analyze file -- file control_puc_241.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2k_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_2k_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_2k_16-SYN " "Info: Found design unit 1: rom_2k_16-SYN" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_2k_16 " "Info: Found entity 1: rom_2k_16" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PUC1-24 " "Info: Elaborating entity \"PUC1-24\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.vhd 2 1 " "Warning: Using design file control_unit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch " "Info: Found design unit 1: control_unit-arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst3 " "Info: Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst3\"" {  } { { "PUC1-24.bdf" "inst3" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 768 1192 1400 1056 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_bank.vhd 2 1 " "Warning: Using design file reg_bank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch1 " "Info: Found design unit 1: reg_bank-arch1" {  } { { "reg_bank.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Info: Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:inst10 " "Info: Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:inst10\"" {  } { { "PUC1-24.bdf" "inst10" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 224 792 1016 480 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu_3.vhd 2 1 " "Warning: Using design file alu_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_3-arch " "Info: Found design unit 1: alu_3-arch" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_3 " "Info: Found entity 1: alu_3" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_3 alu_3:inst " "Info: Elaborating entity \"alu_3\" for hierarchy \"alu_3:inst\"" {  } { { "PUC1-24.bdf" "inst" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 224 1520 1680 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst2 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst2\"" {  } { { "PUC1-24.bdf" "inst2" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst2 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst2\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst2 " "Info: Instantiated megafunction \"BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst2\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst2\|lpm_mux:\$00000 BUSMUX:inst2 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2k_16 rom_2k_16:inst7 " "Info: Elaborating entity \"rom_2k_16\" for hierarchy \"rom_2k_16:inst7\"" {  } { { "PUC1-24.bdf" "inst7" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 608 1136 1352 744 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_2k_16:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_2k_16:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_2k_16.vhd" "altsyncram_component" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_2k_16:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_2k_16:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_2k_16:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_2k_16:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file teste.mif " "Info: Parameter \"init_file\" = \"teste.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Info: Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2q81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2q81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2q81 " "Info: Found entity 1: altsyncram_2q81" {  } { { "db/altsyncram_2q81.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_2q81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2q81 rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_2q81:auto_generated " "Info: Elaborating entity \"altsyncram_2q81\" for hierarchy \"rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_2q81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "prog_cnt.vhd 2 1 " "Warning: Using design file prog_cnt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_cnt-arch1 " "Info: Found design unit 1: prog_cnt-arch1" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prog_cnt " "Info: Found entity 1: prog_cnt" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_cnt prog_cnt:inst4 " "Info: Elaborating entity \"prog_cnt\" for hierarchy \"prog_cnt:inst4\"" {  } { { "PUC1-24.bdf" "inst4" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 640 728 960 768 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "stack.vhd 2 1 " "Warning: Using design file stack.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stack-Behavioral " "Info: Found design unit 1: Stack-Behavioral" {  } { { "stack.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/stack.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info: Found entity 1: Stack" {  } { { "stack.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/stack.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:inst14 " "Info: Elaborating entity \"Stack\" for hierarchy \"Stack:inst14\"" {  } { { "PUC1-24.bdf" "inst14" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 816 728 936 944 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ram_256x8.vhd 2 1 " "Warning: Using design file ram_256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_256x8-behavior " "Info: Found design unit 1: ram_256x8-behavior" {  } { { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_256x8 " "Info: Found entity 1: ram_256x8" {  } { { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256x8 ram_256x8:inst11 " "Info: Elaborating entity \"ram_256x8\" for hierarchy \"ram_256x8:inst11\"" {  } { { "PUC1-24.bdf" "inst11" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 232 112 264 360 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "port_io.vhd 2 1 " "Warning: Using design file port_io.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-behavior " "Info: Found design unit 1: port_io-behavior" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst12 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst12\"" {  } { { "PUC1-24.bdf" "inst12" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 448 104 264 576 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch port_io.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at port_io.vhd(23): object \"latch\" assigned a value but never read" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_io port_io.vhd(51) " "Warning (10631): VHDL Process Statement warning at port_io.vhd(51): inferring latch(es) for signal or variable \"port_io\", which holds its previous value in one or more paths through the process" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[0\] port_io.vhd(51) " "Info (10041): Inferred latch for \"port_io\[0\]\" at port_io.vhd(51)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[1\] port_io.vhd(51) " "Info (10041): Inferred latch for \"port_io\[1\]\" at port_io.vhd(51)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[2\] port_io.vhd(51) " "Info (10041): Inferred latch for \"port_io\[2\]\" at port_io.vhd(51)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[3\] port_io.vhd(51) " "Info (10041): Inferred latch for \"port_io\[3\]\" at port_io.vhd(51)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[4\] port_io.vhd(51) " "Info (10041): Inferred latch for \"port_io\[4\]\" at port_io.vhd(51)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[5\] port_io.vhd(51) " "Info (10041): Inferred latch for \"port_io\[5\]\" at port_io.vhd(51)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[6\] port_io.vhd(51) " "Info (10041): Inferred latch for \"port_io\[6\]\" at port_io.vhd(51)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[7\] port_io.vhd(51) " "Info (10041): Inferred latch for \"port_io\[7\]\" at port_io.vhd(51)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst13 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst13\"" {  } { { "PUC1-24.bdf" "inst13" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 632 104 264 760 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "integer port_io.vhd(7) " "Error (10515): VHDL type mismatch error at port_io.vhd(7): integer type does not match string literal" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 7 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "port_io:inst13 " "Error: Can't elaborate user hierarchy \"port_io:inst13\"" {  } { { "PUC1-24.bdf" "inst13" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 632 104 264 760 "inst13" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 27 00:11:25 2024 " "Error: Processing ended: Thu Jun 27 00:11:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
