git clone --depth 1 --no-tags https://github.com/upadhk/EE-271-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162364272
git clone --depth 1 --no-tags https://github.com/arnfol/shared_ports.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153016336
git clone --depth 1 --no-tags https://github.com/jnestor/life_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165093932
git clone --depth 1 --no-tags https://github.com/yore0403/DCLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157515276
git clone --depth 1 --no-tags https://github.com/sizzaak/EE371_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157617596
git clone --depth 1 --no-tags https://github.com/mfidaali/Simple-ASM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160251592
git clone --depth 1 --no-tags https://github.com/aushacker/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159610434
git clone --depth 1 --no-tags https://github.com/caldasluan/projet-final-lcl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155882675
git clone --depth 1 --no-tags https://github.com/hamimulchowdhury/Systemverilog-code-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161448684
git clone --depth 1 --no-tags https://github.com/NSLeung/ECE385-Pacman-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160466001
git clone --depth 1 --no-tags https://github.com/ig007/FPGA-Stepmania.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150197790
git clone --depth 1 --no-tags https://github.com/ahmad-assaf/cpu1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151405621
git clone --depth 1 --no-tags https://github.com/tomasKromer/RiscV_uniciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145919635
git clone --depth 1 --no-tags https://github.com/ciroceissler/tpl_harp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146790253
git clone --depth 1 --no-tags https://github.com/ChrisArreFall/VGA_Controller_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150936698
git clone --depth 1 --no-tags https://github.com/SchuylerQHorky/VerilogI2CMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151196655
git clone --depth 1 --no-tags https://github.com/rcrs4/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151172041
git clone --depth 1 --no-tags https://github.com/eniokaljic/DPPSN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177838066
git clone --depth 1 --no-tags https://github.com/harlanw/fpga-graphics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179157560
git clone --depth 1 --no-tags https://github.com/rellieberman/bubble-trouble-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181533924
git clone --depth 1 --no-tags https://github.com/fBacak97/VolfiedFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173458337
git clone --depth 1 --no-tags https://github.com/sondre99v/DDS2_TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172531285
git clone --depth 1 --no-tags https://github.com/aherrerac/Proyecto-I-CE4301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174154981
git clone --depth 1 --no-tags https://github.com/stevefarra/rc4-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174908793
git clone --depth 1 --no-tags https://github.com/EsraNurDeniz/Elevator-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176024478
git clone --depth 1 --no-tags https://github.com/GeorgeOnwubuya/Parking_Lot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184192580
git clone --depth 1 --no-tags https://github.com/melt-umn/meta-ocaml-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183539267
git clone --depth 1 --no-tags https://github.com/brianhuffman/retro-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183648226
git clone --depth 1 --no-tags https://github.com/noahsalk/LC-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185724224
git clone --depth 1 --no-tags https://github.com/GeorgeOnwubuya/Conditional_Sum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184710404
git clone --depth 1 --no-tags https://github.com/weikleda/berkeleyLab06PMOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180455667
git clone --depth 1 --no-tags https://github.com/rishnat/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179643249
git clone --depth 1 --no-tags https://github.com/michaelGonzalez1812/PDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181097089
git clone --depth 1 --no-tags https://github.com/prakaashkarthik/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186208149
git clone --depth 1 --no-tags https://github.com/thalysmg/OAC-LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158465375
git clone --depth 1 --no-tags https://github.com/farshad112/DFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157965701
git clone --depth 1 --no-tags https://github.com/CE3201-Taller/FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152909969
git clone --depth 1 --no-tags https://github.com/quackchewy/Register-File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152157319
git clone --depth 1 --no-tags https://github.com/jackducham/lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153308587
git clone --depth 1 --no-tags https://github.com/joshuachao39/CSE141Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153975909
git clone --depth 1 --no-tags https://github.com/vyasviral7/Verification-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160016830
git clone --depth 1 --no-tags https://github.com/pbannai/18743Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159242032
git clone --depth 1 --no-tags https://github.com/ram748/100daysofcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165757568
git clone --depth 1 --no-tags https://github.com/mitshine/UVM-Phases-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170096732
git clone --depth 1 --no-tags https://github.com/johnnyzhang123/111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170006040
git clone --depth 1 --no-tags https://github.com/neal29da/Image-processing-accelerator-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166786420
git clone --depth 1 --no-tags https://github.com/robert1636/Asynchronous-FIFO-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168890910
git clone --depth 1 --no-tags https://github.com/gotu0000/PDP11Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168391376
git clone --depth 1 --no-tags https://github.com/muku383/sivetech_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146302068
git clone --depth 1 --no-tags https://github.com/jillco/Proyecto1_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150480866
git clone --depth 1 --no-tags https://github.com/tharyck/Loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148719035
git clone --depth 1 --no-tags https://github.com/sciencedude/ece411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155289816
git clone --depth 1 --no-tags https://github.com/DrakeWatson/N64-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175706114
git clone --depth 1 --no-tags https://github.com/Matthew-Whitlock/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172262406
git clone --depth 1 --no-tags https://github.com/web2019111/ganar-bitcoins-mineria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173779717
git clone --depth 1 --no-tags https://github.com/Kazutaka333/Divvy_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177341698
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-lvars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170653908
git clone --depth 1 --no-tags https://github.com/vatsalchoksi/apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170580812
git clone --depth 1 --no-tags https://github.com/jimmygan0829/SLC3-in-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173433482
git clone --depth 1 --no-tags https://github.com/draconian-design/global.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185090720
git clone --depth 1 --no-tags https://github.com/draconian-design/cc-env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185072518
git clone --depth 1 --no-tags https://github.com/dawoodmuzammil/GameOfNim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178624689
git clone --depth 1 --no-tags https://github.com/AlexsandroJ/Projeto_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182265163
git clone --depth 1 --no-tags https://github.com/ashfanvahora/Boolean-Function-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148202066
git clone --depth 1 --no-tags https://github.com/Zeigren/QMSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146478551
git clone --depth 1 --no-tags https://github.com/Oudman/PR3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150748582
git clone --depth 1 --no-tags https://github.com/sycomix/ARM-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163200916
git clone --depth 1 --no-tags https://github.com/mfidaali/async_debouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159243878
git clone --depth 1 --no-tags https://github.com/architbajpai/Asynch-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163717890
git clone --depth 1 --no-tags https://github.com/amolaknagi/742_vector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159617563
git clone --depth 1 --no-tags https://github.com/MartinBarker/ECE-FinalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159405525
git clone --depth 1 --no-tags https://github.com/shrtique/ya_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166952412
git clone --depth 1 --no-tags https://github.com/vj-sananda/object-oriented-state-machines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168447949
git clone --depth 1 --no-tags https://github.com/DA01171997/ps2KeyBScancode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152924285
git clone --depth 1 --no-tags https://github.com/ChrisArreFall/PS-2_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153231077
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-prolog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158320348
git clone --depth 1 --no-tags https://github.com/jhflores95/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156026773
git clone --depth 1 --no-tags https://github.com/dgkzoo/HardWare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156091322
git clone --depth 1 --no-tags https://github.com/arnabd88/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169676755
git clone --depth 1 --no-tags https://github.com/jackducham/lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155110125
git clone --depth 1 --no-tags https://github.com/vj-sananda/sv-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167433583
git clone --depth 1 --no-tags https://github.com/harrisaz/integrated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169923530
git clone --depth 1 --no-tags https://github.com/mitshine/UVM-Basic-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170084738
git clone --depth 1 --no-tags https://github.com/sondre99v/TFE4171_Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170155418
git clone --depth 1 --no-tags https://github.com/abhizt93/DVT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157163453
git clone --depth 1 --no-tags https://github.com/lrolomeli/Tarea1_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169155982
git clone --depth 1 --no-tags https://github.com/darisoy/FlappyBirds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169172582
git clone --depth 1 --no-tags https://github.com/tec-tdg/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175340411
git clone --depth 1 --no-tags https://github.com/deslib/uart_reg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172073287
git clone --depth 1 --no-tags https://github.com/kobo8924/RISCV_Of_SingleCycleMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172439210
git clone --depth 1 --no-tags https://github.com/rsurya07/PDP8-with-Floating-Point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172784574
git clone --depth 1 --no-tags https://github.com/LazyTigerLi/Undergraduate_Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176207897
git clone --depth 1 --no-tags https://github.com/usamasaqib/Obstacle-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178557574
git clone --depth 1 --no-tags https://github.com/jonathan-kornich/Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178739821
git clone --depth 1 --no-tags https://github.com/Ting0325/riscv-bnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179632514
git clone --depth 1 --no-tags https://github.com/SamihaHassan/CPEN_311_LAB_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175131851
git clone --depth 1 --no-tags https://github.com/VishnuSubramaniam/priorityarbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182994326
git clone --depth 1 --no-tags https://github.com/GeorgeOnwubuya/Edge_Detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184514692
git clone --depth 1 --no-tags https://github.com/234pramod/ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184861927
git clone --depth 1 --no-tags https://github.com/evgeniyBolnov/rounder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186467503
