// Seed: 2830648968
module module_0 (
    input wire id_0,
    input wor id_1,
    output tri0 id_2,
    input wand id_3,
    input wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wor id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri0 id_15,
    input supply0 id_16
);
  logic [7:0][1  <= $display] id_18;
  assign id_18[1] = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri id_2,
    output uwire id_3,
    input wire id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input tri0 id_11
);
  supply1 id_13 = 1;
  module_0(
      id_11,
      id_11,
      id_8,
      id_7,
      id_11,
      id_9,
      id_7,
      id_10,
      id_6,
      id_11,
      id_2,
      id_0,
      id_2,
      id_2,
      id_4,
      id_1,
      id_7
  );
  assign id_9 = id_4;
endmodule
