module reg_fl_tb;
reg clk, rst_b,[7:0]wr_data,[1:0]wr_addr,wr_l,[1:0]rd_addr,rd_l;
wire [7:0]rd_data;
