<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_7cc79703</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_7cc79703'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_7cc79703')">rsnoc_z_H_R_G_T2_U_U_7cc79703</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.91</td>
<td class="s8 cl rt"><a href="mod978.html#Line" > 85.07</a></td>
<td class="s5 cl rt"><a href="mod978.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod978.html#Toggle" > 45.73</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod978.html#Branch" > 72.58</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod978.html#inst_tag_73655"  onclick="showContent('inst_tag_73655')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 64.91</td>
<td class="s8 cl rt"><a href="mod978.html#Line" > 85.07</a></td>
<td class="s5 cl rt"><a href="mod978.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod978.html#Toggle" > 45.73</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod978.html#Branch" > 72.58</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_7cc79703'>
<hr>
<a name="inst_tag_73655"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_73655" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.91</td>
<td class="s8 cl rt"><a href="mod978.html#Line" > 85.07</a></td>
<td class="s5 cl rt"><a href="mod978.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod978.html#Toggle" > 45.73</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod978.html#Branch" > 72.58</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.24</td>
<td class="s8 cl rt"> 85.55</td>
<td class="s5 cl rt"> 57.69</td>
<td class="s5 cl rt"> 50.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod304.html#inst_tag_24852" >SPI_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1411.html#inst_tag_107106" id="tag_urg_inst_107106">Ib</a></td>
<td class="s1 cl rt"> 19.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159.html#inst_tag_11961" id="tag_urg_inst_11961">Ica</a></td>
<td class="s9 cl rt"> 98.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod37.html#inst_tag_1403" id="tag_urg_inst_1403">If</a></td>
<td class="s4 cl rt"> 49.86</td>
<td class="s8 cl rt"> 82.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 39.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1866.html#inst_tag_173908" id="tag_urg_inst_173908">Ifpa</a></td>
<td class="s5 cl rt"> 56.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1154.html#inst_tag_78293" id="tag_urg_inst_78293">Io</a></td>
<td class="s4 cl rt"> 42.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2021.html#inst_tag_190754" id="tag_urg_inst_190754">Ip</a></td>
<td class="s6 cl rt"> 60.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1480_0.html#inst_tag_127416" id="tag_urg_inst_127416">Irspp</a></td>
<td class="s5 cl rt"> 51.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1921.html#inst_tag_179630" id="tag_urg_inst_179630">It</a></td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 43.54</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1590.html#inst_tag_145977" id="tag_urg_inst_145977">uci8929b15012</a></td>
<td class="s5 cl rt"> 54.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod893.html#inst_tag_68669" id="tag_urg_inst_68669">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1048.html#inst_tag_75400" id="tag_urg_inst_75400">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84296" id="tag_urg_inst_84296">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_0.html#inst_tag_232320" id="tag_urg_inst_232320">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_0.html#inst_tag_172600" id="tag_urg_inst_172600">ursrsg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod457.html#inst_tag_30944" id="tag_urg_inst_30944">uu20309d67</a></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod961.html#inst_tag_72803" id="tag_urg_inst_72803">uueac21e595c</a></td>
<td class="s6 cl rt"> 68.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_7cc79703'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod978.html" >rsnoc_z_H_R_G_T2_U_U_7cc79703</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>67</td><td>57</td><td>85.07</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>71596</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>71601</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>71607</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>71615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>71620</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>71637</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>71643</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>71647</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>71672</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>71743</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>71773</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>71852</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>71864</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72053</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72058</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>72166</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
71595                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
71596      1/1          		if ( ! Sys_Clk_RstN )
71597      1/1          			u_5d2 &lt;= #1.0 ( 6'b0 );
71598      1/1          		else if ( u_c940 )
71599      1/1          			u_5d2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
71600                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
71601      1/1          		if ( ! Sys_Clk_RstN )
71602      1/1          			u_8a6f &lt;= #1.0 ( 3'b0 );
71603      1/1          		else if ( u_c940 )
71604      1/1          			u_8a6f &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
71605                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
71606                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
71607      1/1          		case ( uu_cc5c_caseSel )
71608      1/1          			2'b01   : u_cc5c = 4'b0000 ;
71609      1/1          			2'b10   : u_cc5c = 4'b0100 ;
71610      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
71611      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
71612                   		endcase
71613                   	end
71614                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
71615      1/1          		if ( ! Sys_Clk_RstN )
71616      1/1          			u_67f9 &lt;= #1.0 ( 4'b0 );
71617      1/1          		else if ( u_c940 )
71618      1/1          			u_67f9 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
71619                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
71620      1/1          		if ( ! Sys_Clk_RstN )
71621      1/1          			u_a40b &lt;= #1.0 ( 8'b0 );
71622      1/1          		else if ( u_c940 )
71623      1/1          			u_a40b &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
71624                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
71625                   		.Clk( Sys_Clk )
71626                   	,	.Clk_ClkS( Sys_Clk_ClkS )
71627                   	,	.Clk_En( Sys_Clk_En )
71628                   	,	.Clk_EnS( Sys_Clk_EnS )
71629                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
71630                   	,	.Clk_RstN( Sys_Clk_RstN )
71631                   	,	.Clk_Tm( Sys_Clk_Tm )
71632                   	,	.O( u_bb4d )
71633                   	,	.Reset( NextRsp1 )
71634                   	,	.Set( CxtEn &amp; CxtId )
71635                   	);
71636                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
71637      1/1          		if ( ! Sys_Clk_RstN )
71638      1/1          			u_8b06 &lt;= #1.0 ( 2'b0 );
71639      1/1          		else if ( u_c940 )
71640      1/1          			u_8b06 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
71641                   	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
71642                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
71643      1/1          		if ( ! Sys_Clk_RstN )
71644      1/1          			u_d929 &lt;= #1.0 ( 8'b0 );
71645      1/1          		else if ( u_c940 )
71646      1/1          			u_d929 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
71647      1/1          	always @( Cxt_0 or uu_3e24_caseSel ) begin		case ( uu_3e24_caseSel )
71648      1/1          			1'b1    : u_3e24 = Cxt_0 ;
71649      <font color = "red">0/1     ==>  			default : u_3e24 = 32'b0 ;</font>
71650                   		endcase
71651                   	end
71652                   	rsnoc_z_H_R_U_B_B_A264 Ib(
71653                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
71654                   	);
71655                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
71656                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
71657                   	);
71658                   	assign uRsp_Status_caseSel =
71659                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
71660                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
71661                   					&amp;	Rsp2_Status == 2'b01
71662                   				&amp;
71663                   				Rsp_Last
71664                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
71665                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
71666                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
71667                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
71668                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
71669                   		}
71670                   		;
71671                   	always @( uRsp_Status_caseSel ) begin
71672      1/1          		case ( uRsp_Status_caseSel )
71673      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
71674      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
71675      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
71676      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
71677      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
71678      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
71679                   		endcase
71680                   	end
71681                   	rsnoc_z_H_R_G_T2_P_U_cdd59393 Ip(
71682                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
71683                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
71684                   	,	.Cxt_Echo( CxtPkt_Echo )
71685                   	,	.Cxt_Head( CxtPkt_Head )
71686                   	,	.Cxt_Len1( CxtPkt_Len1 )
71687                   	,	.Cxt_OpcT( CxtPkt_OpcT )
71688                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
71689                   	,	.CxtUsed( CxtUsed )
71690                   	,	.Rx_CxtId( 1'b1 )
71691                   	,	.Rx_Head( RxPkt_Head )
71692                   	,	.Rx_Last( RxPkt_Last )
71693                   	,	.Rx_Opc( RxPkt_Opc )
71694                   	,	.Rx_Pld( RxPkt_Pld )
71695                   	,	.Rx_Rdy( RxPkt_Rdy )
71696                   	,	.Rx_Status( RxPkt_Status )
71697                   	,	.Rx_Vld( RxPkt_Vld )
71698                   	,	.Sys_Clk( Sys_Clk )
71699                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
71700                   	,	.Sys_Clk_En( Sys_Clk_En )
71701                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
71702                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
71703                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
71704                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
71705                   	,	.Sys_Pwr_Idle( )
71706                   	,	.Sys_Pwr_WakeUp( )
71707                   	,	.Tx_Data( TxPkt_Data )
71708                   	,	.Tx_Head( TxPkt_Head )
71709                   	,	.Tx_Rdy( TxPkt_Rdy )
71710                   	,	.Tx_Tail( TxPkt_Tail )
71711                   	,	.Tx_Vld( TxPkt_Vld )
71712                   	,	.TxCxtId( TxPktCxtId )
71713                   	,	.TxLast( TxPktLast )
71714                   	);
71715                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
71716                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
71717                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
71718                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
71719                   		.CxtUsed( CxtUsed )
71720                   	,	.FreeCxt( CtxFreeId )
71721                   	,	.FreeVld( CxtFreeVld )
71722                   	,	.NewCxt( CxtId )
71723                   	,	.NewRdy( CxtRdy )
71724                   	,	.NewVld( CxtEn )
71725                   	,	.Sys_Clk( Sys_Clk )
71726                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
71727                   	,	.Sys_Clk_En( Sys_Clk_En )
71728                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
71729                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
71730                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
71731                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
71732                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
71733                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
71734                   	);
71735                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
71736                   	assign u_324d = Pld_Data [35:0];
71737                   	assign u_2393 = u_324d;
71738                   	assign u_e423 = u_2393 [34:31];
71739                   	assign u_b175 = u_e423;
71740                   	assign ReqPreStrm = Req1_Pre &amp; u_b175 == 4'b1101;
71741                   	assign ReqHeadXfer = ReqHead &amp; NextTrn;
71742                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
71743      1/1          		if ( ! Sys_Clk_RstN )
71744      1/1          			Req1_Strm &lt;= #1.0 ( 1'b0 );
71745      1/1          		else if ( ReqHeadXfer )
71746      1/1          			Req1_Strm &lt;= #1.0 ( ReqPreStrm );
                        MISSING_ELSE
71747                   	rsnoc_z_H_R_G_T2_O_U_b8ba8686 Io(
71748                   		.Cxt_0( Cxt_0 )
71749                   	,	.CxtUsed( CxtUsed )
71750                   	,	.Rdy( OrdRdy )
71751                   	,	.Req_AddLd0( Req1_AddLd0 )
71752                   	,	.Req_AddMdL( Req1_AddMdL )
71753                   	,	.Req_Len1( Req1_Len1 )
71754                   	,	.Req_OpcT( Req1_OpcT )
71755                   	,	.Req_RouteId( Req1_RouteId )
71756                   	,	.Req_Strm( Req1_Strm )
71757                   	,	.ReqRdy( TrnRdy )
71758                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
71759                   	,	.Sys_Clk( Sys_Clk )
71760                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
71761                   	,	.Sys_Clk_En( Sys_Clk_En )
71762                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
71763                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
71764                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
71765                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
71766                   	,	.Sys_Pwr_Idle( )
71767                   	,	.Sys_Pwr_WakeUp( )
71768                   	);
71769                   	assign Req1_Abort = Req1_Pre &amp; ~ Req1_Lock;
71770                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Abort | Req1_Urg );
71771                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
71772                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
71773      1/1          		if ( ! Sys_Clk_RstN )
71774      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
71775      1/1          		else if ( NextTrn )
71776      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
71777                   	rsnoc_z_H_R_G_T2_T_U_cdd59393 It(
71778                   		.AddrBase( IdInfo_0_AddrBase )
71779                   	,	.Cmd_Echo( Req1_Echo )
71780                   	,	.Cmd_KeyId( Req1_KeyId )
71781                   	,	.Cmd_Len1( Req1_Len1 )
71782                   	,	.Cmd_Lock( Req1_Lock )
71783                   	,	.Cmd_OpcT( Req1_OpcT )
71784                   	,	.Cmd_RawAddr( Req1_RawAddr )
71785                   	,	.Cmd_RouteId( Req1_RouteId )
71786                   	,	.Cmd_Status( Req1_Status )
71787                   	,	.Cmd_User( Req1_User )
71788                   	,	.HitId( Translation_0_Id )
71789                   	,	.Pld_Data( Pld_Data )
71790                   	,	.Pld_Last( Pld_Last )
71791                   	,	.Rdy( TrnRdy )
71792                   	,	.Rx_Data( RxErr_Data )
71793                   	,	.Rx_Head( RxErr_Head )
71794                   	,	.Rx_Rdy( RxErr_Rdy )
71795                   	,	.Rx_Tail( RxErr_Tail )
71796                   	,	.Rx_Vld( RxErr_Vld )
71797                   	,	.Sys_Clk( Sys_Clk )
71798                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
71799                   	,	.Sys_Clk_En( Sys_Clk_En )
71800                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
71801                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
71802                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
71803                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
71804                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
71805                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
71806                   	,	.Vld( TrnVld )
71807                   	);
71808                   	assign Req1_Addr = Req1_RawAddr;
71809                   	assign PipeIn_Addr = Req1_Addr;
71810                   	assign u_cb9b_0 = PipeIn_Addr;
71811                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
71812                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
71813                   	assign u_c4ee = Req1_Len1 [5:2];
71814                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 4'b0 );
71815                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
71816                   	assign PipeIn_BurstType = Req1_BurstType;
71817                   	assign u_cb9b_1 = PipeIn_BurstType;
71818                   	assign u_cb9b_11 = PipeIn_Opc;
71819                   	assign PipeIn_Urg = Req1_Urg;
71820                   	assign u_cb9b_17 = PipeIn_Urg;
71821                   	assign PipeIn_User = Req1_User;
71822                   	assign u_cb9b_19 = PipeIn_User;
71823                   	assign PipeIn_Data = Pld_Data;
71824                   	assign u_cb9b_2 = PipeIn_Data;
71825                   	assign Req1_Fail = Req1_Status == 2'b11;
71826                   	assign PipeIn_Fail = Req1_Fail;
71827                   	assign u_cb9b_4 = PipeIn_Fail;
71828                   	assign PipeIn_Head = ReqHead;
71829                   	assign u_cb9b_6 = PipeIn_Head;
71830                   	assign PipeIn_Last = Pld_Last;
71831                   	assign u_cb9b_7 = PipeIn_Last;
71832                   	assign PipeIn_Len1 = Req1_Len1;
71833                   	assign u_cb9b_8 = PipeIn_Len1;
71834                   	assign PipeIn_Lock = Req1_Lock;
71835                   	assign u_cb9b_9 = PipeIn_Lock;
71836                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
71837                   	assign PostRdy = GenLcl_Req_Rdy;
71838                   	assign PipeOut_Urg = u_d4d9_17;
71839                   	assign PipeOut_Head = u_d4d9_6;
71840                   	assign PipeOutHead = PipeOut_Head;
71841                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
71842                   	assign uReq1_Opc_caseSel =
71843                   		{		Req1_OpcT == 4'b1000
71844                   			,	Req1_OpcT == 4'b0110
71845                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
71846                   			,	Req1_OpcT == 4'b0011
71847                   			,	Req1_OpcT == 4'b0010
71848                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
71849                   		}
71850                   		;
71851                   	always @( uReq1_Opc_caseSel ) begin
71852      1/1          		case ( uReq1_Opc_caseSel )
71853      1/1          			6'b000001 : Req1_Opc = 3'b000 ;
71854      1/1          			6'b000010 : Req1_Opc = 3'b010 ;
71855      <font color = "red">0/1     ==>  			6'b000100 : Req1_Opc = 3'b001 ;</font>
71856      1/1          			6'b001000 : Req1_Opc = 3'b100 ;
71857      1/1          			6'b010000 : Req1_Opc = 3'b101 ;
71858      <font color = "red">0/1     ==>  			6'b100000 : Req1_Opc = 3'b110 ;</font>
71859      <font color = "red">0/1     ==>  			default   : Req1_Opc = 3'b000 ;</font>
71860                   		endcase
71861                   	end
71862                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
71863                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
71864      1/1          		case ( uPipeIn_Opc_caseSel )
71865      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
71866      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
71867      1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
71868      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
71869      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
71870                   		endcase
71871                   	end
71872                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
71873                   		.Rx_0( u_cb9b_0 )
71874                   	,	.Rx_1( u_cb9b_1 )
71875                   	,	.Rx_11( u_cb9b_11 )
71876                   	,	.Rx_14( 1'b0 )
71877                   	,	.Rx_15( 1'b0 )
71878                   	,	.Rx_17( u_cb9b_17 )
71879                   	,	.Rx_19( u_cb9b_19 )
71880                   	,	.Rx_2( u_cb9b_2 )
71881                   	,	.Rx_4( u_cb9b_4 )
71882                   	,	.Rx_6( u_cb9b_6 )
71883                   	,	.Rx_7( u_cb9b_7 )
71884                   	,	.Rx_8( u_cb9b_8 )
71885                   	,	.Rx_9( u_cb9b_9 )
71886                   	,	.RxRdy( ReqRdy )
71887                   	,	.RxVld( ReqVld )
71888                   	,	.Sys_Clk( Sys_Clk )
71889                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
71890                   	,	.Sys_Clk_En( Sys_Clk_En )
71891                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
71892                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
71893                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
71894                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
71895                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
71896                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
71897                   	,	.Tx_0( u_d4d9_0 )
71898                   	,	.Tx_1( u_d4d9_1 )
71899                   	,	.Tx_11( u_d4d9_11 )
71900                   	,	.Tx_14( u_d4d9_14 )
71901                   	,	.Tx_15( u_d4d9_15 )
71902                   	,	.Tx_17( u_d4d9_17 )
71903                   	,	.Tx_19( u_d4d9_19 )
71904                   	,	.Tx_2( u_d4d9_2 )
71905                   	,	.Tx_4( u_d4d9_4 )
71906                   	,	.Tx_6( u_d4d9_6 )
71907                   	,	.Tx_7( u_d4d9_7 )
71908                   	,	.Tx_8( u_d4d9_8 )
71909                   	,	.Tx_9( u_d4d9_9 )
71910                   	,	.TxRdy( PipeOutRdy )
71911                   	,	.TxVld( PipeOutVld )
71912                   	);
71913                   	assign PipeOut_Addr = u_d4d9_0;
71914                   	assign GenLcl_Req_Addr = PipeOut_Addr;
71915                   	assign PipeOut_Data = u_d4d9_2;
71916                   	assign MyDatum = PipeOut_Data [35:0];
71917                   	assign MyData = { 2'b0 , MyDatum };
71918                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
71919                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
71920                   	);
71921                   	assign PipeOut_Fail = u_d4d9_4;
71922                   	assign NullBe = PipeOut_Fail;
71923                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
71924                   	assign GenLcl_Req_Vld = PostVld;
71925                   	assign PipeOut_Last = u_d4d9_7;
71926                   	assign GenLcl_Req_Last = PipeOut_Last;
71927                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
71928                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
71929                   	assign PipeOut_BurstType = u_d4d9_1;
71930                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
71931                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
71932                   	assign PipeOut_Len1 = u_d4d9_8;
71933                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
71934                   	assign PipeOut_Lock = u_d4d9_9;
71935                   	assign GenLcl_Req_Lock = PipeOut_Lock;
71936                   	assign PipeOut_Opc = u_d4d9_11;
71937                   	assign GenLcl_Req_Opc = PipeOut_Opc;
71938                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
71939                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
71940                   	assign PipeOut_SeqUnique = u_d4d9_15;
71941                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
71942                   	assign PipeOut_User = u_d4d9_19;
71943                   	assign GenLcl_Req_User = PipeOut_User;
71944                   	assign Rsp0_Rdy = Rsp1_Rdy;
71945                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
71946                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
71947                   		.Clk( Sys_Clk )
71948                   	,	.Clk_ClkS( Sys_Clk_ClkS )
71949                   	,	.Clk_En( Sys_Clk_En )
71950                   	,	.Clk_EnS( Sys_Clk_EnS )
71951                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
71952                   	,	.Clk_RstN( Sys_Clk_RstN )
71953                   	,	.Clk_Tm( Sys_Clk_Tm )
71954                   	,	.En( GenLcl_Req_Vld )
71955                   	,	.O( u_43f9 )
71956                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
71957                   	,	.Set( NullBe &amp; PipeOutHead )
71958                   	);
71959                   	rsnoc_z_H_R_G_U_P_U_20309d67 uu20309d67(
71960                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
71961                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
71962                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
71963                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
71964                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
71965                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
71966                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
71967                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
71968                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
71969                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
71970                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
71971                   	,	.GenLcl_Req_User( GenLcl_Req_User )
71972                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
71973                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
71974                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
71975                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
71976                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
71977                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
71978                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
71979                   	,	.GenPrt_Req_Addr( u_Req_Addr )
71980                   	,	.GenPrt_Req_Be( u_Req_Be )
71981                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
71982                   	,	.GenPrt_Req_Data( u_Req_Data )
71983                   	,	.GenPrt_Req_Last( u_Req_Last )
71984                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
71985                   	,	.GenPrt_Req_Lock( u_Req_Lock )
71986                   	,	.GenPrt_Req_Opc( u_Req_Opc )
71987                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
71988                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
71989                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
71990                   	,	.GenPrt_Req_User( u_Req_User )
71991                   	,	.GenPrt_Req_Vld( u_Req_Vld )
71992                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
71993                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
71994                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
71995                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
71996                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
71997                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
71998                   	);
71999                   	rsnoc_z_H_R_G_U_Q_U_eac21e595c uueac21e595c(
72000                   		.GenLcl_Req_Addr( u_Req_Addr )
72001                   	,	.GenLcl_Req_Be( u_Req_Be )
72002                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
72003                   	,	.GenLcl_Req_Data( u_Req_Data )
72004                   	,	.GenLcl_Req_Last( u_Req_Last )
72005                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
72006                   	,	.GenLcl_Req_Lock( u_Req_Lock )
72007                   	,	.GenLcl_Req_Opc( u_Req_Opc )
72008                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
72009                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72010                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
72011                   	,	.GenLcl_Req_User( u_Req_User )
72012                   	,	.GenLcl_Req_Vld( u_Req_Vld )
72013                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
72014                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
72015                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
72016                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
72017                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
72018                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
72019                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
72020                   	,	.GenPrt_Req_Be( Gen_Req_Be )
72021                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
72022                   	,	.GenPrt_Req_Data( Gen_Req_Data )
72023                   	,	.GenPrt_Req_Last( Gen_Req_Last )
72024                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
72025                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
72026                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
72027                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
72028                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
72029                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
72030                   	,	.GenPrt_Req_User( Gen_Req_User )
72031                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
72032                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
72033                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
72034                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
72035                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
72036                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
72037                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
72038                   	,	.Sys_Clk( Sys_Clk )
72039                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72040                   	,	.Sys_Clk_En( Sys_Clk_En )
72041                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72042                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72043                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72044                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72045                   	,	.Sys_Pwr_Idle( u_70_Idle )
72046                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
72047                   	);
72048                   	assign IdInfo_0_Id = Translation_0_Id;
72049                   	assign IdInfo_1_Id = Req1_KeyId;
72050                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
72051                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
72052                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72053      1/1          		if ( ! Sys_Clk_RstN )
72054      1/1          			Load &lt;= #1.0 ( 2'b0 );
72055      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
72056                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
72057                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72058      1/1          		if ( ! Sys_Clk_RstN )
72059      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
72060      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
72061                   	assign RxInt_Rdy = RxIn_Rdy;
72062                   	assign Rx_Rdy = RxInt_Rdy;
72063                   	assign WakeUp_Rx = Rx_Vld;
72064                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
72065                   	assign u_5446 = RxIn_Data [110:94];
72066                   	assign Translation_0_Aperture = u_5446 [16:5];
72067                   	assign TxBypData = TxIn_Data [37:0];
72068                   	assign TxLcl_Data =
72069                   		{			{	TxIn_Data [111]
72070                   			,	TxIn_Data [110:94]
72071                   			,	TxIn_Data [93:90]
72072                   			,	TxIn_Data [89:88]
72073                   			,	TxIn_Data [87:81]
72074                   			,	TxIn_Data [80:49]
72075                   			,	TxIn_Data [48:41]
72076                   			,	TxIn_Data [40:38]
72077                   			}
72078                   		,
72079                   		TxBypData
72080                   		};
72081                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
72082                   	assign TxLcl_Head = TxIn_Head;
72083                   	assign Tx_Head = TxLcl_Head;
72084                   	assign TxLcl_Tail = TxIn_Tail;
72085                   	assign Tx_Tail = TxLcl_Tail;
72086                   	assign TxLcl_Vld = TxIn_Vld;
72087                   	assign Tx_Vld = TxLcl_Vld;
72088                   	assign WakeUp_Other = 1'b0;
72089                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
72090                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
72091                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
72092                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
72093                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
72094                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
72095                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
72096                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
72097                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
72098                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
72099                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
72100                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
72101                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
72102                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
72103                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
72104                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
72105                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
72106                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
72107                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
72108                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
72109                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
72110                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
72111                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
72112                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
72113                   	assign u_3ded_Data_Last = RxIn_Data [37];
72114                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
72115                   	assign u_3ded_Data_Err = RxIn_Data [36];
72116                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
72117                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
72118                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
72119                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
72120                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
72121                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
72122                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
72123                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
72124                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
72125                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
72126                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
72127                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
72128                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
72129                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
72130                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
72131                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
72132                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
72133                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
72134                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
72135                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
72136                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
72137                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
72138                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
72139                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
72140                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
72141                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
72142                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
72143                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
72144                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
72145                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
72146                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
72147                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
72148                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
72149                   	assign u_6807_Data_Last = TxIn_Data [37];
72150                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
72151                   	assign u_6807_Data_Err = TxIn_Data [36];
72152                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
72153                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
72154                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
72155                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
72156                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
72157                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
72158                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
72159                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
72160                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
72161                   	assign u_5ddf = CxtUsed;
72162                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
72163                   	// synopsys translate_off
72164                   	// synthesis translate_off
72165                   	always @( posedge Sys_Clk )
72166      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
72167      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
72168      <font color = "grey">unreachable  </font>				dontStop = 0;
72169      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
72170      <font color = "grey">unreachable  </font>				if (!dontStop) begin
72171      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
72172      <font color = "grey">unreachable  </font>					$stop;
72173                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
72174                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod978.html" >rsnoc_z_H_R_G_T2_U_U_7cc79703</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71599
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71604
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71618
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71623
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71640
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71646
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71815
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72050
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod978.html" >rsnoc_z_H_R_G_T2_U_U_7cc79703</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">26</td>
<td class="rt">48.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1030</td>
<td class="rt">471</td>
<td class="rt">45.73 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">515</td>
<td class="rt">245</td>
<td class="rt">47.57 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">515</td>
<td class="rt">226</td>
<td class="rt">43.88 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">26</td>
<td class="rt">48.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1030</td>
<td class="rt">471</td>
<td class="rt">45.73 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">515</td>
<td class="rt">245</td>
<td class="rt">47.57 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">515</td>
<td class="rt">226</td>
<td class="rt">43.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod978.html" >rsnoc_z_H_R_G_T2_U_U_7cc79703</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">62</td>
<td class="rt">45</td>
<td class="rt">72.58 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">71815</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72050</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">71596</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">71601</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">71607</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">71615</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">71620</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">71637</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">71643</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">71647</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">71672</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">71743</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">71773</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">71852</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">71864</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72053</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71815      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72050      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71596      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
71597      			u_5d2 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
71598      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
71599      			u_5d2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71601      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
71602      			u_8a6f <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
71603      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
71604      			u_8a6f <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71607      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
71608      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
71609      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
71610      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
71611      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71615      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
71616      			u_67f9 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
71617      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
71618      			u_67f9 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71620      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
71621      			u_a40b <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
71622      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
71623      			u_a40b <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71637      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
71638      			u_8b06 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
71639      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
71640      			u_8b06 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71643      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
71644      			u_d929 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
71645      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
71646      			u_d929 <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71647      	always @( Cxt_0 or uu_3e24_caseSel ) begin		case ( uu_3e24_caseSel )
           	                           <font color = "red">-1-</font>               		               
71648      			1'b1    : u_3e24 = Cxt_0 ;
           <font color = "green">			==></font>
71649      			default : u_3e24 = 32'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71672      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
71673      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
71674      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
71675      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
71676      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
71677      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
71678      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71743      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
71744      			Req1_Strm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
71745      		else if ( ReqHeadXfer )
           		     <font color = "green">-2-</font>  
71746      			Req1_Strm <= #1.0 ( ReqPreStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71773      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
71774      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
71775      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
71776      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71852      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
71853      			6'b000001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
71854      			6'b000010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
71855      			6'b000100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
71856      			6'b001000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
71857      			6'b010000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
71858      			6'b100000 : Req1_Opc = 3'b110 ;
           <font color = "red">			==></font>
71859      			default   : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b010000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
71864      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
71865      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
71866      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
71867      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
71868      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
71869      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72053      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72054      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72055      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72058      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72059      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
72060      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_73655">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_7cc79703">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
