INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/Project/Vedic 2x2 NAT/Vedic 2x2 NAT.srcs/sources_1/new/Vedic 2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module Vedic_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module FA4
INFO: [VRFC 10-311] analyzing module FA6
INFO: [VRFC 10-311] analyzing module Vedic_4x4
