$date
	Wed Nov  6 15:44:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counterNbits_tb $end
$var wire 5 ! out [4:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 5 $ preset [4:0] $end
$var reg 1 % rst $end
$scope module opop $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 5 & preset [4:0] $end
$var wire 1 % rst $end
$var reg 5 ' out [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b11011 &
0%
b11011 $
0#
0"
b0 !
$end
#5000
b1 !
b1 '
1"
#10000
0"
#15000
b10 !
b10 '
1"
#20000
0"
#25000
b11 !
b11 '
1"
#30000
0"
#35000
b100 !
b100 '
1"
#40000
0"
#45000
b101 !
b101 '
1"
#50000
b0 !
b0 '
0"
1%
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
1#
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#177000
b11011 !
b11011 '
0%
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
1"
#220000
0"
#225000
1"
#227000
0#
b0 $
b0 &
#230000
0"
#235000
b11100 !
b11100 '
1"
#240000
0"
#245000
b11101 !
b11101 '
1"
#250000
0"
#255000
b11110 !
b11110 '
1"
#260000
0"
#265000
b11111 !
b11111 '
1"
#270000
0"
#275000
b0 !
b0 '
1"
#280000
0"
#285000
b1 !
b1 '
1"
#290000
0"
#295000
b10 !
b10 '
1"
#300000
0"
#305000
b11 !
b11 '
1"
#310000
0"
#315000
b100 !
b100 '
1"
#320000
0"
#325000
b101 !
b101 '
1"
#330000
0"
#335000
b110 !
b110 '
1"
#340000
0"
#345000
b111 !
b111 '
1"
#350000
0"
#355000
b1000 !
b1000 '
1"
#360000
0"
#365000
b1001 !
b1001 '
1"
#370000
0"
#375000
b1010 !
b1010 '
1"
#380000
0"
#385000
b1011 !
b1011 '
1"
#390000
0"
#395000
b1100 !
b1100 '
1"
#400000
0"
#405000
b1101 !
b1101 '
1"
#410000
0"
#415000
b1110 !
b1110 '
1"
#420000
0"
#425000
b1111 !
b1111 '
1"
#427000
