TimeQuest Timing Analyzer report for DE0_Nano
Tue Mar 29 23:35:49 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 22. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 25. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 37. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 48. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 49. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 51. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 59. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 63. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 64. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 67. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 70. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 73. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_Nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                       ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                   ; Status ; Read at                  ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Mar 29 23:35:42 2016 ;
; DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Mar 29 23:35:42 2016 ;
; DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc                        ; OK     ; Tue Mar 29 23:35:42 2016 ;
; DE0_Nano.SDC                                                                    ; OK     ; Tue Mar 29 23:35:42 2016 ;
+---------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; altera_reserved_tck                             ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { altera_reserved_tck }                             ;
; CLOCK_50                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { CLOCK_50 }                                        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]      ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]      ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] }      ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]      ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]      ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] }      ;
; lol|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; lol|altpll_component|auto_generated|pll1|inclk[0] ; { lol|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 57.97 MHz  ; 57.97 MHz       ; CLOCK_50                                   ;      ;
; 78.43 MHz  ; 78.43 MHz       ; altera_reserved_tck                        ;      ;
; 81.57 MHz  ; 81.57 MHz       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 171.61 MHz ; 171.61 MHz      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 2.751  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 7.740  ; 0.000         ;
; altera_reserved_tck                        ; 43.625 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.173 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.299 ; 0.000         ;
; CLOCK_50                                   ; 0.311 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.344 ; 0.000         ;
; altera_reserved_tck                        ; 0.357 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 15.107 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 15.255 ; 0.000         ;
; altera_reserved_tck                        ; 47.732 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 97.096 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                              ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.908 ; 0.000         ;
; altera_reserved_tck                        ; 1.101 ; 0.000         ;
; CLOCK_50                                   ; 1.285 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 3.083 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.483  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.693  ; 0.000         ;
; altera_reserved_tck                        ; 49.490 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.744 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                              ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.751 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 17.440     ;
; 2.813 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 17.378     ;
; 2.819 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 17.372     ;
; 3.058 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 17.132     ;
; 3.082 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 17.117     ;
; 3.153 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.782     ;
; 3.155 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.780     ;
; 3.156 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.779     ;
; 3.157 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.778     ;
; 3.184 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 17.006     ;
; 3.200 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.735     ;
; 3.202 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.733     ;
; 3.203 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.732     ;
; 3.204 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.731     ;
; 3.208 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 16.991     ;
; 3.252 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 16.973     ;
; 3.272 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 16.941     ;
; 3.287 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 16.903     ;
; 3.311 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 16.888     ;
; 3.378 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 16.847     ;
; 3.393 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 16.819     ;
; 3.395 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 16.804     ;
; 3.398 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 16.815     ;
; 3.414 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 16.782     ;
; 3.415 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 16.779     ;
; 3.423 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 16.788     ;
; 3.456 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.479     ;
; 3.458 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.477     ;
; 3.459 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.476     ;
; 3.460 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 16.475     ;
; 3.475 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.783     ;
; 3.476 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.782     ;
; 3.480 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.778     ;
; 3.481 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 16.744     ;
; 3.483 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.775     ;
; 3.501 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 16.712     ;
; 3.519 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 16.693     ;
; 3.521 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 16.678     ;
; 3.522 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.736     ;
; 3.523 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.735     ;
; 3.527 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.731     ;
; 3.530 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.728     ;
; 3.540 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 16.656     ;
; 3.541 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 16.653     ;
; 3.549 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 16.662     ;
; 3.561 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 16.677     ;
; 3.576 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 16.648     ;
; 3.584 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 16.631     ;
; 3.589 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 16.640     ;
; 3.606 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.630     ;
; 3.622 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 16.590     ;
; 3.624 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 16.575     ;
; 3.643 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 16.553     ;
; 3.644 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 16.550     ;
; 3.652 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 16.559     ;
; 3.665 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 16.532     ;
; 3.687 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 16.551     ;
; 3.700 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 16.521     ;
; 3.702 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 16.522     ;
; 3.710 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 16.505     ;
; 3.715 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 16.514     ;
; 3.724 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.506     ;
; 3.732 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.504     ;
; 3.778 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.480     ;
; 3.779 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.479     ;
; 3.783 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.475     ;
; 3.786 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 16.472     ;
; 3.790 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 16.448     ;
; 3.791 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 16.406     ;
; 3.805 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 16.419     ;
; 3.813 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 16.402     ;
; 3.818 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 16.411     ;
; 3.834 ; LT24_buffer:lt24_buf|posY[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 16.357     ;
; 3.835 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.401     ;
; 3.852 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 16.369     ;
; 3.858 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 16.363     ;
; 3.862 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 16.362     ;
; 3.873 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.357     ;
; 3.876 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.354     ;
; 3.882 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 16.330     ;
; 3.882 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.348     ;
; 3.894 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 16.303     ;
; 3.992 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 16.218     ;
; 3.999 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.231     ;
; 4.014 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 16.210     ;
; 4.015 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.215      ; 16.228     ;
; 4.020 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 16.204     ;
; 4.031 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 16.196     ;
; 4.032 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 16.193     ;
; 4.034 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 16.178     ;
; 4.037 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.193     ;
; 4.040 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 16.172     ;
; 4.102 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.128     ;
; 4.144 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 16.066     ;
; 4.150 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 16.060     ;
; 4.167 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.215      ; 16.076     ;
; 4.171 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 16.066     ;
; 4.173 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.215      ; 16.070     ;
; 4.183 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 16.044     ;
; 4.184 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 16.041     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 7.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.196     ;
; 7.747 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.189     ;
; 7.775 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.165     ;
; 7.775 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.165     ;
; 7.775 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.165     ;
; 7.775 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.165     ;
; 7.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.158     ;
; 7.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.158     ;
; 7.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.158     ;
; 7.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.158     ;
; 7.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 12.145     ;
; 7.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 12.145     ;
; 7.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 12.145     ;
; 7.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.136     ;
; 7.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.136     ;
; 7.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.136     ;
; 7.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.136     ;
; 7.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 12.138     ;
; 7.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 12.138     ;
; 7.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 12.138     ;
; 7.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.129     ;
; 7.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.129     ;
; 7.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.129     ;
; 7.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.129     ;
; 7.811 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.125     ;
; 7.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.110     ;
; 7.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.110     ;
; 7.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.110     ;
; 7.830 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.110     ;
; 7.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.103     ;
; 7.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.103     ;
; 7.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.103     ;
; 7.837 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.103     ;
; 7.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.094     ;
; 7.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.094     ;
; 7.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.094     ;
; 7.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.094     ;
; 7.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.088     ;
; 7.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.088     ;
; 7.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.088     ;
; 7.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.088     ;
; 7.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.088     ;
; 7.855 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.081     ;
; 7.855 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.081     ;
; 7.855 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.081     ;
; 7.855 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.081     ;
; 7.855 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.081     ;
; 7.867 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 12.074     ;
; 7.867 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 12.074     ;
; 7.867 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 12.074     ;
; 7.874 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.065     ;
; 7.874 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.065     ;
; 7.874 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.065     ;
; 7.874 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 12.065     ;
; 7.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 12.036     ;
; 7.901 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.039     ;
; 7.901 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.039     ;
; 7.901 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.039     ;
; 7.901 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.039     ;
; 7.904 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.032     ;
; 7.914 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.024     ;
; 7.914 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.024     ;
; 7.914 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.024     ;
; 7.919 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.017     ;
; 7.919 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.017     ;
; 7.919 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.017     ;
; 7.919 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.017     ;
; 7.919 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 12.017     ;
; 7.921 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.017     ;
; 7.921 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.017     ;
; 7.921 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.017     ;
; 7.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.005     ;
; 7.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.005     ;
; 7.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.005     ;
; 7.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 12.005     ;
; 7.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.001     ;
; 7.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.001     ;
; 7.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.001     ;
; 7.939 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 12.001     ;
; 7.954 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.985     ;
; 7.954 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.985     ;
; 7.954 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.985     ;
; 7.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.978     ;
; 7.960 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.981     ;
; 7.960 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.981     ;
; 7.960 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.981     ;
; 7.961 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 11.976     ;
; 7.961 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 11.976     ;
; 7.961 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 11.976     ;
; 7.961 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 11.976     ;
; 7.967 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.972     ;
; 7.967 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.972     ;
; 7.967 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.972     ;
; 7.967 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.972     ;
; 7.985 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.953     ;
; 7.985 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.953     ;
; 7.985 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.953     ;
; 7.988 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.950     ;
; 7.988 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.950     ;
; 7.988 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.950     ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.556      ;
; 43.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 6.534      ;
; 43.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.534      ;
; 43.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 6.422      ;
; 43.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 6.422      ;
; 43.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.299      ;
; 44.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 6.001      ;
; 44.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 5.981      ;
; 44.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.959      ;
; 44.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.890      ;
; 44.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.781      ;
; 44.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.601      ;
; 44.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.523      ;
; 44.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.504      ;
; 44.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 5.446      ;
; 44.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.426      ;
; 44.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 5.248      ;
; 45.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.006      ;
; 45.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 4.621      ;
; 45.644 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 4.525      ;
; 45.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 4.379      ;
; 45.973 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 4.201      ;
; 45.995 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 4.177      ;
; 46.345 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.833      ;
; 46.672 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.506      ;
; 47.042 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.136      ;
; 47.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.078      ;
; 47.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.073      ;
; 47.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 3.043      ;
; 47.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 3.036      ;
; 47.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.696      ;
; 47.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.545      ;
; 47.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 2.506      ;
; 47.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.494      ;
; 47.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.431      ;
; 47.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.291      ;
; 47.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.230      ;
; 48.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 1.876      ;
; 48.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 1.752      ;
; 48.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 1.750      ;
; 49.214 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 0.977      ;
; 94.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.362      ;
; 94.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.362      ;
; 94.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.362      ;
; 94.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.362      ;
; 94.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.362      ;
; 94.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.362      ;
; 94.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.362      ;
; 94.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.362      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.161      ;
; 94.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.138      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.030      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.038      ;
; 94.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.027      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
; 94.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.021      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 94.173 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.757      ;
; 94.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.741      ;
; 94.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.702      ;
; 94.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.664      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.414      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.398      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.575 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.359      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.613 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.321      ;
; 94.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.294      ;
; 94.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.278      ;
; 94.698 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 5.232      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.740 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.187      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
; 94.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 5.171      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.866      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.866      ;
; 0.302 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.875      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.870      ;
; 0.308 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[2]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.876      ;
; 0.309 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.877      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.878      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.877      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.880      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.878      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.878      ;
; 0.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.886      ;
; 0.318 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.889      ;
; 0.319 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[5]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.887      ;
; 0.319 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[28]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.888      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[26]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.889      ;
; 0.321 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.892      ;
; 0.321 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.889      ;
; 0.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[8]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[31]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.895      ;
; 0.327 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.892      ;
; 0.328 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.896      ;
; 0.329 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.897      ;
; 0.331 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[27]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.900      ;
; 0.332 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[10]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 0.906      ;
; 0.332 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.897      ;
; 0.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.904      ;
; 0.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[4]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.901      ;
; 0.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.901      ;
; 0.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.902      ;
; 0.336 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[29]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 0.910      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.905      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.903      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.915      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.914      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.915      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.915      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.908      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.916      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[0]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.909      ;
; 0.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.915      ;
; 0.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[1]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 0.908      ;
; 0.348 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.916      ;
; 0.348 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[18]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.917      ;
; 0.349 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[12]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 0.912      ;
; 0.351 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.915      ;
; 0.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.920      ;
; 0.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.916      ;
; 0.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.917      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.921      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|writedata[15]                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a8~porta_datain_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.925      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_next.010000000                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_next.010000000                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000000001                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000000001                                                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[2]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[3]                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[3]                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000100000                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000100000                                                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_count[1]                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_count[1]                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|refresh_request                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|refresh_request                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|active_cs_n                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|active_cs_n                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|init_done                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|init_done                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.101                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.101                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.101                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.101                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[1]                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[1]                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[2]                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[2]                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[0]                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[0]                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.000                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.000                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[2]                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[2]                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[1]                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[1]                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.000                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.000                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[2]                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[2]                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[1]                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[1]                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[0]                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[0]                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_006:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_006:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][89]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|wr_address                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|wr_address                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[0]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[0]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[1]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[1]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem_used[7]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|EOP                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|EOP                                                                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_qd12:auto_generated|ram_block1a0~porta_bytena_reg0                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.880      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.883      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|REG_RW                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|REG_RW                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][6]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][4]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][2]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][6]                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][6]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][108]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][108]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][80]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][80]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|use_reg                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|use_reg                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|count[0]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.580      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][7]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][1]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][46]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][46]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][9]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][9]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][11]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][11]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem_used[0]                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem_used[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem_used[1]                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem_used[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][107]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][107]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][78]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][78]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][45]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][45]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.593      ;
; 0.362 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.594      ;
; 0.362 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.580      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.596      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.613      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.614      ;
; 0.385 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.603      ;
; 0.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.614      ;
; 0.482 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.700      ;
; 0.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.735      ;
; 0.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.736      ;
; 0.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 0.736      ;
; 0.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.734      ;
; 0.518 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.736      ;
; 0.524 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.743      ;
; 0.530 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.749      ;
; 0.539 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.757      ;
; 0.540 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.758      ;
; 0.543 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.762      ;
; 0.544 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.763      ;
; 0.552 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.770      ;
; 0.565 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.783      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 0.790      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.594      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.319      ; 0.881      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.319      ; 0.886      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.601      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.601      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.601      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.602      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.602      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 4.779      ;
; 15.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 4.779      ;
; 15.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 4.779      ;
; 15.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.777      ;
; 15.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.777      ;
; 15.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.777      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.790      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.790      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.790      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.790      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.790      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.790      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.779      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.787      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.779      ;
; 15.445 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:background_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.450      ;
; 15.445 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:background_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.450      ;
; 15.445 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:background_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.450      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.449      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.446      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.446      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.446      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.438      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.439      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.439      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.455      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.439      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.439      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.439      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.439      ;
; 15.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.438      ;
; 15.447 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.437      ;
; 15.447 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|av_readdata_pre[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.437      ;
; 15.447 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.437      ;
; 15.447 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.437      ;
; 15.447 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.437      ;
; 15.448 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.453      ;
; 15.448 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.453      ;
; 15.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.449      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 15.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[21]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 4.661      ;
; 15.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[8]                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 4.661      ;
; 15.272 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[20]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 4.639      ;
; 15.272 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[26]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 4.638      ;
; 15.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[5]                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 4.639      ;
; 15.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[23]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.626      ;
; 15.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[28]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.626      ;
; 15.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[24]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.626      ;
; 15.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[31]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.626      ;
; 15.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[31]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.626      ;
; 15.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[30]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.626      ;
; 15.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[8]                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.626      ;
; 15.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[23]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.626      ;
; 15.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdatavalid_d1                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 4.626      ;
; 15.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[21]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.621      ;
; 15.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[18]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.621      ;
; 15.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[26]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.621      ;
; 15.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[22]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.621      ;
; 15.308 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[27]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 4.637      ;
; 15.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.342      ;
; 15.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 4.345      ;
; 15.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 4.341      ;
; 15.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 4.344      ;
; 15.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 4.345      ;
; 15.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 4.344      ;
; 15.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 4.345      ;
; 15.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 4.345      ;
; 15.384 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.341      ;
; 15.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.189     ; 4.286      ;
; 15.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.195     ; 4.280      ;
; 15.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.189     ; 4.286      ;
; 15.420 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 4.285      ;
; 15.420 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 4.285      ;
; 15.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.190     ; 4.266      ;
; 15.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.190     ; 4.266      ;
; 15.440 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 4.366      ;
; 15.440 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 4.360      ;
; 15.440 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 4.366      ;
; 15.440 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[15]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 4.366      ;
; 15.440 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 4.366      ;
; 15.440 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 4.360      ;
; 15.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 4.363      ;
; 15.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 4.365      ;
; 15.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 4.365      ;
; 15.443 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 4.355      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 4.358      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 4.358      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.357      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 4.359      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.356      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.357      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.355      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.356      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 4.358      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 4.358      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 4.359      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 4.359      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.355      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[13]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 4.359      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[14]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 4.359      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_bank[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.356      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_bank[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 4.358      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_dqm[0]    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.355      ;
; 15.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_dqm[1]    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 4.355      ;
; 15.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.355      ;
; 15.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 4.348      ;
; 15.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.346      ;
; 15.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.346      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
; 15.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.078      ; 4.418      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.462      ;
; 47.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.462      ;
; 48.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 1.676      ;
; 97.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.658      ;
; 97.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.658      ;
; 97.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.658      ;
; 97.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.658      ;
; 97.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.658      ;
; 97.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.638      ;
; 97.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.638      ;
; 97.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.638      ;
; 97.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.638      ;
; 97.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.540      ;
; 97.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.540      ;
; 97.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.540      ;
; 97.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.540      ;
; 97.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.540      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.520      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.520      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.520      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.520      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.462      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.462      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.462      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.462      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.462      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.462      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.462      ;
; 97.531 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.402      ;
; 97.531 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.402      ;
; 97.531 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.402      ;
; 97.531 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.402      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.187      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.141      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.151      ;
; 97.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.134      ;
; 97.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.134      ;
; 97.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.134      ;
; 97.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.134      ;
; 97.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.134      ;
; 97.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.134      ;
; 97.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.134      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.140      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.140      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.140      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.140      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.140      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.122      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.122      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.122      ;
; 97.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.099      ;
; 97.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.099      ;
; 97.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.099      ;
; 97.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.099      ;
; 97.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.096      ;
; 97.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.096      ;
; 97.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.096      ;
; 97.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.096      ;
; 97.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.096      ;
; 97.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.082      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.073      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.073      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.073      ;
; 97.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.052      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.037      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.037      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.037      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.037      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.982      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.982      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.982      ;
; 97.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.963      ;
; 97.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.963      ;
; 97.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.934      ;
; 97.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.934      ;
; 97.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.934      ;
; 97.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.934      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.834      ;
; 97.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.782      ;
; 97.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.782      ;
; 97.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.782      ;
; 97.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.782      ;
; 97.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.782      ;
; 97.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.782      ;
; 97.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.782      ;
; 97.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.782      ;
; 97.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.782      ;
; 97.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.673      ;
; 97.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.673      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.661      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.611      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.602      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.589      ;
; 97.445 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.482      ;
; 97.445 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.482      ;
; 97.445 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.482      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.908 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.127      ;
; 0.943 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.425      ; 1.525      ;
; 0.943 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.425      ; 1.525      ;
; 0.943 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.425      ; 1.525      ;
; 0.943 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.425      ; 1.525      ;
; 0.943 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.425      ; 1.525      ;
; 0.943 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.425      ; 1.525      ;
; 0.943 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.425      ; 1.525      ;
; 1.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.642      ;
; 1.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.642      ;
; 1.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.642      ;
; 1.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.642      ;
; 1.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.642      ;
; 1.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.642      ;
; 1.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.642      ;
; 1.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.642      ;
; 1.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.642      ;
; 1.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.283      ;
; 1.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.283      ;
; 1.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.283      ;
; 1.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.283      ;
; 1.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.283      ;
; 1.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.283      ;
; 1.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.283      ;
; 1.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.283      ;
; 1.202 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 1.810      ;
; 1.202 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 1.810      ;
; 1.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 1.807      ;
; 1.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 1.556      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.574      ;
; 1.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.598      ;
; 1.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.598      ;
; 1.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.598      ;
; 1.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.598      ;
; 1.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.598      ;
; 1.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.598      ;
; 1.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.598      ;
; 1.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.598      ;
; 1.389 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 1.605      ;
; 1.389 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 1.605      ;
; 1.389 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 1.605      ;
; 1.389 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 1.605      ;
; 1.389 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 1.605      ;
; 1.389 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 1.605      ;
; 1.389 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.059      ; 1.605      ;
; 1.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.625      ;
; 1.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.625      ;
; 1.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.625      ;
; 1.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.625      ;
; 1.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.625      ;
; 1.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.625      ;
; 1.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.625      ;
; 1.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.642      ;
; 1.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.642      ;
; 1.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.642      ;
; 1.427 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.642      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.643      ;
; 1.585 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.810      ;
; 1.585 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.810      ;
; 1.585 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.810      ;
; 1.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.810      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.321      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.488      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.488      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.488      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.488      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.488      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.488      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.512      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.553      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.717      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.717      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.717      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.717      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.717      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.717      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.717      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.717      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.711      ;
; 1.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.711      ;
; 1.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.711      ;
; 1.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.711      ;
; 1.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.711      ;
; 1.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.711      ;
; 1.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.711      ;
; 1.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.711      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.747      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.747      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.747      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.772      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.772      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.755      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.763      ;
; 1.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.809      ;
; 1.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.809      ;
; 1.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.809      ;
; 1.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.878      ;
; 1.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.912      ;
; 1.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.912      ;
; 1.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.912      ;
; 1.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.910      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_c9c:write_state|b_full                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|parity5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|parity4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|llreq                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.541      ;
; 1.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.541      ;
; 1.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.541      ;
; 1.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.541      ;
; 1.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.541      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.731      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.546 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.762      ;
; 1.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.012      ;
; 1.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.012      ;
; 2.019 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.238      ;
; 2.019 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.238      ;
; 2.019 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.238      ;
; 2.019 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.238      ;
; 2.019 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.238      ;
; 2.019 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.238      ;
; 2.019 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.238      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.477      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.477      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.477      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.477      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.477      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.477      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.477      ;
; 2.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.477      ;
; 2.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.480      ;
; 2.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.480      ;
; 2.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.742      ; 3.694      ;
; 2.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.742      ; 3.694      ;
; 2.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.742      ; 3.694      ;
; 2.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.687      ;
; 2.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.687      ;
; 2.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.687      ;
; 2.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.687      ;
; 2.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.687      ;
; 2.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.687      ;
; 3.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 3.703      ;
; 3.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 3.699      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_interface_irq_0_avs_s0_translator|av_readdata_pre[22]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.702      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_interface_irq_0_avs_s0_translator|av_readdata_pre[25]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.702      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 3.695      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 3.695      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 3.695      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 3.695      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 3.695      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.700      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.700      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 3.712      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 3.712      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.700      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[5]                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.709      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.701      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.705      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.705      ;
; 3.083 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.705      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.701      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.701      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.703      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.703      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.704      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.704      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.700      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.701      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.701      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.704      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.703      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.703      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.703      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.700      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.700      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.701      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 3.699      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 3.699      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.703      ;
; 3.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.701      ;
; 3.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.455      ; 3.708      ;
; 3.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.455      ; 3.708      ;
; 3.098 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 3.694      ;
; 3.098 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 3.694      ;
; 3.098 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 3.694      ;
; 3.098 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 3.694      ;
; 3.098 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 3.694      ;
; 3.098 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 3.694      ;
; 3.098 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 3.694      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 3.706      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 3.706      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 3.706      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 3.706      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 3.706      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 3.706      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 3.706      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 3.703      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 3.703      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.698      ;
; 3.109 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 3.703      ;
; 3.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.708      ;
; 3.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.708      ;
; 3.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.708      ;
; 3.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.708      ;
; 3.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.708      ;
; 3.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.708      ;
; 3.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.708      ;
; 3.128 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.418      ; 3.703      ;
; 3.128 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.418      ; 3.703      ;
; 3.145 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.710      ;
; 3.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 4.034      ;
; 3.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 4.034      ;
; 3.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 4.034      ;
; 3.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 4.028      ;
; 3.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 4.028      ;
; 3.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[15]                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 4.028      ;
; 3.429 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 4.028      ;
; 3.433 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 4.034      ;
; 3.433 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 4.034      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 109
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
Worst Case Available Settling Time: 32.454 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 65.02 MHz  ; 65.02 MHz       ; CLOCK_50                                   ;      ;
; 88.07 MHz  ; 88.07 MHz       ; altera_reserved_tck                        ;      ;
; 90.6 MHz   ; 90.6 MHz        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 190.26 MHz ; 190.26 MHz      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 4.619  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 8.962  ; 0.000         ;
; altera_reserved_tck                        ; 44.323 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.744 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; CLOCK_50                                   ; 0.283 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.288 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.298 ; 0.000         ;
; altera_reserved_tck                        ; 0.312 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 15.646 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 15.776 ; 0.000         ;
; altera_reserved_tck                        ; 48.032 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 97.406 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.816 ; 0.000         ;
; altera_reserved_tck                        ; 1.001 ; 0.000         ;
; CLOCK_50                                   ; 1.170 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2.789 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.485  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.715  ; 0.000         ;
; altera_reserved_tck                        ; 49.437 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.740 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.619 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 15.540     ;
; 4.693 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 15.466     ;
; 4.694 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 15.465     ;
; 4.863 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 15.295     ;
; 4.877 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 15.288     ;
; 4.962 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.982     ;
; 4.962 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.982     ;
; 4.963 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 15.195     ;
; 4.964 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.980     ;
; 4.965 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.979     ;
; 4.977 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 15.188     ;
; 5.012 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.932     ;
; 5.012 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.932     ;
; 5.014 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.930     ;
; 5.015 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.929     ;
; 5.049 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 15.109     ;
; 5.063 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 15.102     ;
; 5.082 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 15.107     ;
; 5.096 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 15.081     ;
; 5.167 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 15.000     ;
; 5.171 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 15.007     ;
; 5.182 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 15.007     ;
; 5.190 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 14.972     ;
; 5.196 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 14.981     ;
; 5.200 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 14.977     ;
; 5.210 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 14.953     ;
; 5.247 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.983     ;
; 5.248 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.982     ;
; 5.248 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.696     ;
; 5.248 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.696     ;
; 5.250 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.980     ;
; 5.250 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.694     ;
; 5.251 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.693     ;
; 5.254 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.976     ;
; 5.267 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 14.900     ;
; 5.268 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.921     ;
; 5.271 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 14.907     ;
; 5.282 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 14.895     ;
; 5.290 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 14.872     ;
; 5.297 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.933     ;
; 5.298 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.932     ;
; 5.300 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 14.877     ;
; 5.300 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.930     ;
; 5.304 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.926     ;
; 5.310 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 14.853     ;
; 5.350 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.839     ;
; 5.353 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 14.814     ;
; 5.357 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.824     ;
; 5.357 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 14.821     ;
; 5.359 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 14.842     ;
; 5.376 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 14.824     ;
; 5.376 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 14.817     ;
; 5.376 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 14.786     ;
; 5.386 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 14.791     ;
; 5.396 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 14.767     ;
; 5.438 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 14.727     ;
; 5.450 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.739     ;
; 5.451 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.738     ;
; 5.457 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.724     ;
; 5.459 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 14.742     ;
; 5.465 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.731     ;
; 5.476 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 14.724     ;
; 5.476 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 14.717     ;
; 5.533 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.697     ;
; 5.534 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.696     ;
; 5.536 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.653     ;
; 5.536 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.694     ;
; 5.538 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 14.627     ;
; 5.540 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 14.690     ;
; 5.543 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.638     ;
; 5.545 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 14.656     ;
; 5.557 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.632     ;
; 5.561 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.628     ;
; 5.562 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 14.638     ;
; 5.562 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 14.631     ;
; 5.571 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.625     ;
; 5.575 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.621     ;
; 5.603 ; LT24_buffer:lt24_buf|posY[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 14.557     ;
; 5.624 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 14.541     ;
; 5.637 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.559     ;
; 5.637 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 14.555     ;
; 5.653 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 14.527     ;
; 5.711 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 14.469     ;
; 5.729 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 14.480     ;
; 5.737 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.459     ;
; 5.743 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 14.449     ;
; 5.747 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 14.446     ;
; 5.747 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 14.445     ;
; 5.755 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 14.443     ;
; 5.757 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 14.437     ;
; 5.759 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 14.421     ;
; 5.763 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 14.417     ;
; 5.817 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 14.363     ;
; 5.821 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 14.359     ;
; 5.823 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.373     ;
; 5.835 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 14.374     ;
; 5.839 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 14.370     ;
; 5.853 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 14.340     ;
; 5.857 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 14.336     ;
; 5.861 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 14.337     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 8.962 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 10.981     ;
; 8.967 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 10.976     ;
; 8.986 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.961     ;
; 8.986 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.961     ;
; 8.986 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.961     ;
; 8.986 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.961     ;
; 8.991 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.956     ;
; 8.991 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.956     ;
; 8.991 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.956     ;
; 8.991 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.956     ;
; 9.006 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.939     ;
; 9.006 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.939     ;
; 9.006 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.939     ;
; 9.006 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.939     ;
; 9.008 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.940     ;
; 9.008 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.940     ;
; 9.008 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.940     ;
; 9.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.934     ;
; 9.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.934     ;
; 9.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.934     ;
; 9.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.934     ;
; 9.013 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.935     ;
; 9.013 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.935     ;
; 9.013 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.935     ;
; 9.033 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.913     ;
; 9.033 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.913     ;
; 9.033 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.913     ;
; 9.033 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.913     ;
; 9.033 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 10.910     ;
; 9.038 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.908     ;
; 9.038 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.908     ;
; 9.038 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.908     ;
; 9.038 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.908     ;
; 9.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.891     ;
; 9.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.891     ;
; 9.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.891     ;
; 9.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.891     ;
; 9.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.891     ;
; 9.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.890     ;
; 9.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.890     ;
; 9.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.890     ;
; 9.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.890     ;
; 9.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.886     ;
; 9.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.886     ;
; 9.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.886     ;
; 9.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.886     ;
; 9.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.886     ;
; 9.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.868     ;
; 9.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.868     ;
; 9.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.868     ;
; 9.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.868     ;
; 9.079 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.869     ;
; 9.079 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.869     ;
; 9.079 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.869     ;
; 9.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 10.844     ;
; 9.103 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 10.838     ;
; 9.104 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.842     ;
; 9.104 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.842     ;
; 9.104 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.842     ;
; 9.104 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.842     ;
; 9.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.830     ;
; 9.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.830     ;
; 9.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.830     ;
; 9.120 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.825     ;
; 9.120 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.825     ;
; 9.120 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.825     ;
; 9.123 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.824     ;
; 9.123 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.824     ;
; 9.123 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.824     ;
; 9.123 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 10.824     ;
; 9.124 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.820     ;
; 9.124 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.820     ;
; 9.124 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.820     ;
; 9.124 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.820     ;
; 9.124 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.820     ;
; 9.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.818     ;
; 9.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.818     ;
; 9.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.818     ;
; 9.127 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.818     ;
; 9.143 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.802     ;
; 9.143 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.802     ;
; 9.143 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.802     ;
; 9.143 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 10.802     ;
; 9.145 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.803     ;
; 9.145 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.803     ;
; 9.145 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 10.803     ;
; 9.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 10.796     ;
; 9.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 10.796     ;
; 9.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 10.796     ;
; 9.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 10.796     ;
; 9.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.797     ;
; 9.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.797     ;
; 9.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.797     ;
; 9.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 10.788     ;
; 9.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.776     ;
; 9.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.776     ;
; 9.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.776     ;
; 9.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.776     ;
; 9.174 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.770     ;
; 9.174 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.770     ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 5.911      ;
; 44.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.872      ;
; 44.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.843      ;
; 44.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 5.750      ;
; 44.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.743      ;
; 44.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 5.656      ;
; 44.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 5.386      ;
; 44.877 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 5.348      ;
; 44.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.344      ;
; 44.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.281      ;
; 45.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.186      ;
; 45.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.020      ;
; 45.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 4.937      ;
; 45.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.933      ;
; 45.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.884      ;
; 45.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 4.855      ;
; 45.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.702      ;
; 45.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.506      ;
; 46.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 4.142      ;
; 46.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.073      ;
; 46.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.920      ;
; 46.454 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.775      ;
; 46.481 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.745      ;
; 46.798 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.433      ;
; 47.089 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.142      ;
; 47.421 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.810      ;
; 47.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.764      ;
; 47.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.754      ;
; 47.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.743      ;
; 47.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.734      ;
; 47.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.404      ;
; 47.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.281      ;
; 47.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.247      ;
; 47.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.240      ;
; 48.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.193      ;
; 48.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.086      ;
; 48.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.985      ;
; 48.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.700      ;
; 48.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.563      ;
; 48.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.557      ;
; 49.366 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 0.877      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.809      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.809      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.809      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.809      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.809      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.809      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.809      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.809      ;
; 95.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.688      ;
; 95.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.656      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.556      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.553      ;
; 95.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.547      ;
; 95.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.547      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
; 95.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.526      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 94.744 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.192      ;
; 94.780 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.156      ;
; 94.783 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.153      ;
; 94.827 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 5.109      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.876      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.840      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.837      ;
; 95.145 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 4.791      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.793      ;
; 95.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 4.779      ;
; 95.227 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 4.709      ;
; 95.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 4.668      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.665      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
; 95.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.629      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.283 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_qd12:auto_generated|ram_block1a0~porta_bytena_reg0                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.793      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.811      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|REG_RW                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|REG_RW                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][6]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][4]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][2]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][108]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][108]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][80]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][80]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|use_reg                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|use_reg                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|count[0]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][6]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][6]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.511      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.519      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][7]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem_used[0]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem_used[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem_used[1]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem_used[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][107]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][107]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.288 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.347      ; 0.804      ;
; 0.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.798      ;
; 0.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[26]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.806      ;
; 0.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[28]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.806      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[8]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.809      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.805      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.807      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[27]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.811      ;
; 0.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[31]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.815      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.811      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[2]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.816      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.813      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.813      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.818      ;
; 0.308 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.818      ;
; 0.308 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.821      ;
; 0.309 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.819      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000100000                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000100000                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_count[1]                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_count[1]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000000001                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000000001                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|wr_address                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|wr_address                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|ROE                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|ROE                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|RRDY                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|RRDY                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|TOE                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|TOE                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[5]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_active                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_active                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|hbreak_enabled                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|hbreak_enabled                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|write                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|write                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|read                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|read                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_error                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_error                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_ready                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_ready                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[3]                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[3]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_next.010000000                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_next.010000000                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|refresh_request                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|refresh_request                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|active_cs_n                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|active_cs_n                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|init_done                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|init_done                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.101                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.101                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.101                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.101                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[1]                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[1]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[2]                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[2]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[0]                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[0]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.000                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_next.000                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[2]                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[2]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[1]                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[1]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_count[0]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.000                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_state.000                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[2]                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[2]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[1]                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[1]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[0]                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_refs[0]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.328 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.539      ;
; 0.329 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.540      ;
; 0.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.535      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.541      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.557      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.557      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.556      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.557      ;
; 0.433 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.633      ;
; 0.452 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.665      ;
; 0.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.664      ;
; 0.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.666      ;
; 0.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.663      ;
; 0.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.666      ;
; 0.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.671      ;
; 0.481 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 0.682      ;
; 0.485 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 0.686      ;
; 0.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.691      ;
; 0.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.697      ;
; 0.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.700      ;
; 0.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.704      ;
; 0.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.713      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.519      ;
; 0.328 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.540      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.536      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.541      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.541      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.542      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.546      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.547      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.547      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.646 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.252      ;
; 15.646 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.252      ;
; 15.646 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.252      ;
; 15.654 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.250      ;
; 15.654 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.250      ;
; 15.654 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.260      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.260      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.260      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.260      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.260      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.260      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.250      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.257      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.665 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.961      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.951      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.952      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.952      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.950      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|av_readdata_pre[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.950      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.952      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.952      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.952      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.950      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.950      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.952      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.950      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.951      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:background_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.961      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:background_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.961      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:background_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.961      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.960      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.958      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.958      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.958      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.965      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.965      ;
; 15.946 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.967      ;
; 15.953 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.957      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 15.776 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[21]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 4.151      ;
; 15.776 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[8]                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 4.151      ;
; 15.789 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[20]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 4.132      ;
; 15.789 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[26]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 4.131      ;
; 15.798 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[23]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.119      ;
; 15.798 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[28]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.119      ;
; 15.798 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[24]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.119      ;
; 15.798 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[5]                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.132      ;
; 15.798 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[31]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.119      ;
; 15.798 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[31]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.119      ;
; 15.798 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[30]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.119      ;
; 15.798 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[8]                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.119      ;
; 15.798 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[23]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.119      ;
; 15.809 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdatavalid_d1                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 4.119      ;
; 15.809 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[21]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 4.114      ;
; 15.809 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[18]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 4.114      ;
; 15.809 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[26]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 4.114      ;
; 15.809 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[22]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 4.114      ;
; 15.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[27]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 4.131      ;
; 15.863 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 3.882      ;
; 15.863 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 3.878      ;
; 15.863 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 3.881      ;
; 15.863 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 3.882      ;
; 15.863 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 3.882      ;
; 15.863 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 3.882      ;
; 15.864 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 3.878      ;
; 15.864 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 3.879      ;
; 15.864 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 3.881      ;
; 15.897 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 3.829      ;
; 15.897 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 3.829      ;
; 15.897 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.180     ; 3.820      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.174     ; 3.825      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.174     ; 3.825      ;
; 15.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.177     ; 3.809      ;
; 15.911 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.177     ; 3.809      ;
; 15.923 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 3.895      ;
; 15.923 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.904      ;
; 15.923 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.904      ;
; 15.923 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 3.895      ;
; 15.924 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.900      ;
; 15.924 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.900      ;
; 15.924 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[15]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.900      ;
; 15.924 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.900      ;
; 15.924 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 3.892      ;
; 15.925 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.899      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.899      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.899      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.898      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.898      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.896      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.899      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 3.900      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 3.900      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.896      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[13]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 3.900      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[14]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 3.900      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_bank[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.899      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_dqm[0]    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.896      ;
; 15.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_dqm[1]    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.896      ;
; 15.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 3.900      ;
; 15.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.897      ;
; 15.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.897      ;
; 15.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 3.896      ;
; 15.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 3.899      ;
; 15.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_bank[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.897      ;
; 15.937 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 3.884      ;
; 15.937 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 3.884      ;
; 15.937 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 3.885      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
; 15.945 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.059      ; 3.933      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.214      ;
; 48.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.214      ;
; 48.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.504      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.380      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.380      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.380      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.380      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.380      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.365      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.365      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.365      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.365      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.269      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.269      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.269      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.269      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.269      ;
; 97.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.257      ;
; 97.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.257      ;
; 97.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.257      ;
; 97.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.257      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.212      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.212      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.212      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.212      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.212      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.212      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.212      ;
; 97.763 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.177      ;
; 97.763 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.177      ;
; 97.763 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.177      ;
; 97.763 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.177      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.973      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.939      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.921      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.905      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.905      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.905      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.905      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.905      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.897      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.897      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.897      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.897      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.897      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.897      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.897      ;
; 98.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.891      ;
; 98.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.891      ;
; 98.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.891      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.886      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.892      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.892      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.892      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.892      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.892      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.887      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.887      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.887      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.887      ;
; 98.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.864      ;
; 98.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.864      ;
; 98.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.864      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.843      ;
; 98.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.818      ;
; 98.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.818      ;
; 98.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.818      ;
; 98.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.818      ;
; 98.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.758      ;
; 98.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.758      ;
; 98.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.758      ;
; 98.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.733      ;
; 98.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.733      ;
; 98.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.733      ;
; 98.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.733      ;
; 98.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.733      ;
; 98.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.733      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.406 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.530      ;
; 97.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.482      ;
; 97.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.482      ;
; 97.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.482      ;
; 97.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.482      ;
; 97.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.482      ;
; 97.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.482      ;
; 97.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.482      ;
; 97.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.482      ;
; 97.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.482      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.459 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.477      ;
; 97.554 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.380      ;
; 97.554 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.380      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.366      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.324      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.625 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 2.315      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.639 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 2.300      ;
; 97.714 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.219      ;
; 97.714 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.219      ;
; 97.714 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.219      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.016      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.016      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.016      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.016      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.016      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.016      ;
; 0.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.016      ;
; 0.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.380      ; 1.384      ;
; 0.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.380      ; 1.384      ;
; 0.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.380      ; 1.384      ;
; 0.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.380      ; 1.384      ;
; 0.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.380      ; 1.384      ;
; 0.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.380      ; 1.384      ;
; 0.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.380      ; 1.384      ;
; 0.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.164      ;
; 0.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.164      ;
; 0.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.164      ;
; 0.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.164      ;
; 0.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.164      ;
; 0.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.164      ;
; 0.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.164      ;
; 0.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.164      ;
; 0.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 1.497      ;
; 0.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 1.497      ;
; 0.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 1.497      ;
; 0.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 1.497      ;
; 0.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 1.497      ;
; 0.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 1.497      ;
; 0.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 1.497      ;
; 0.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 1.497      ;
; 0.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.377      ; 1.497      ;
; 1.097 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.405      ; 1.646      ;
; 1.097 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.405      ; 1.646      ;
; 1.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.352      ; 1.648      ;
; 1.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.410      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.228 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.432      ;
; 1.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.446      ;
; 1.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.446      ;
; 1.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.446      ;
; 1.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.446      ;
; 1.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.446      ;
; 1.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.446      ;
; 1.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.446      ;
; 1.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.446      ;
; 1.246 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.446      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.455      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.455      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.455      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.455      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.455      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.455      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.455      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.455      ;
; 1.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.459      ;
; 1.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.459      ;
; 1.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.459      ;
; 1.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.459      ;
; 1.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.459      ;
; 1.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.459      ;
; 1.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.459      ;
; 1.272 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.476      ;
; 1.272 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.476      ;
; 1.272 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.476      ;
; 1.272 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.476      ;
; 1.272 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.476      ;
; 1.272 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.476      ;
; 1.272 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.476      ;
; 1.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.497      ;
; 1.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.497      ;
; 1.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.497      ;
; 1.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.497      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.498      ;
; 1.442 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.648      ;
; 1.442 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.648      ;
; 1.442 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.648      ;
; 1.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.646      ;
; 1.446 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.646      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.200      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.352      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.352      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.352      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.352      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.352      ;
; 1.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.352      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.365      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.421      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.569      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.569      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.569      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.569      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.569      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.569      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.569      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.569      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.572      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.550      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.550      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.550      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.550      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.550      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.550      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.550      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.550      ;
; 1.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.582      ;
; 1.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.582      ;
; 1.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.582      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.590      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.606      ;
; 1.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.620      ;
; 1.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.620      ;
; 1.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.645      ;
; 1.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.645      ;
; 1.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.645      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.700      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.748      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.748      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.748      ;
; 1.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.737      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_c9c:write_state|b_full                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|parity5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.369      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|parity4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|llreq                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.390      ;
; 1.214 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.404      ;
; 1.214 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.404      ;
; 1.214 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.404      ;
; 1.214 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.404      ;
; 1.214 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.404      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.578      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.609      ;
; 1.643 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.833      ;
; 1.643 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.833      ;
; 1.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.046      ;
; 1.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.046      ;
; 1.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.046      ;
; 1.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.046      ;
; 1.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.046      ;
; 1.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.046      ;
; 1.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.046      ;
; 2.075 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.269      ;
; 2.075 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.269      ;
; 2.075 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.269      ;
; 2.075 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.269      ;
; 2.075 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.269      ;
; 2.075 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.269      ;
; 2.075 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.269      ;
; 2.075 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.269      ;
; 2.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.276      ;
; 2.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.276      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.686      ; 3.324      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.686      ; 3.324      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.686      ; 3.324      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.686      ; 3.324      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.686      ; 3.324      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.686      ; 3.324      ;
; 2.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.685      ; 3.330      ;
; 2.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.685      ; 3.330      ;
; 2.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.685      ; 3.330      ;
; 2.712 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 3.333      ;
; 2.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 3.338      ;
; 2.773 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_interface_irq_0_avs_s0_translator|av_readdata_pre[22]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.338      ;
; 2.773 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_interface_irq_0_avs_s0_translator|av_readdata_pre[25]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.338      ;
; 2.773 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_interface_irq_0_avs_s0_translator|av_readdata_pre[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.338      ;
; 2.774 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 3.331      ;
; 2.774 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 3.331      ;
; 2.774 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 3.331      ;
; 2.774 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 3.331      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.789 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 3.354      ;
; 2.789 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 3.354      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.346      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.346      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 3.345      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.346      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.346      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[5]                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 3.355      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 3.345      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 3.345      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.346      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 3.344      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 3.344      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.346      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 3.351      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 3.351      ;
; 2.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 3.351      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 3.348      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 3.348      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 3.350      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 3.350      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 3.346      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 3.346      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 3.346      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 3.350      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 3.348      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 3.348      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 3.348      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 3.348      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.791 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 3.347      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 3.353      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 3.353      ;
; 2.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 3.340      ;
; 2.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 3.340      ;
; 2.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 3.340      ;
; 2.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 3.340      ;
; 2.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 3.340      ;
; 2.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 3.340      ;
; 2.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 3.340      ;
; 2.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.352      ;
; 2.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.352      ;
; 2.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.352      ;
; 2.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.352      ;
; 2.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.352      ;
; 2.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.352      ;
; 2.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.352      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 3.347      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 3.347      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.343      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 3.344      ;
; 2.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 3.347      ;
; 2.817 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 3.353      ;
; 2.817 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 3.353      ;
; 2.817 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 3.353      ;
; 2.817 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 3.353      ;
; 2.817 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 3.353      ;
; 2.817 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 3.353      ;
; 2.817 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.392      ; 3.353      ;
; 2.834 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.348      ;
; 2.834 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.348      ;
; 2.845 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.366      ; 3.355      ;
; 3.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 3.643      ;
; 3.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 3.643      ;
; 3.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 3.643      ;
; 3.097 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.635      ;
; 3.097 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.635      ;
; 3.097 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[15]                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.635      ;
; 3.097 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.635      ;
; 3.103 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 3.644      ;
; 3.103 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 3.644      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 109
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
Worst Case Available Settling Time: 33.201 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 10.388 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 12.920 ; 0.000         ;
; altera_reserved_tck                        ; 46.583 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 96.633 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; CLOCK_50                                   ; 0.129 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.146 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.180 ; 0.000         ;
; altera_reserved_tck                        ; 0.187 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 17.053 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 17.176 ; 0.000         ;
; altera_reserved_tck                        ; 48.960 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 98.245 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.498 ; 0.000         ;
; altera_reserved_tck                        ; 0.598 ; 0.000         ;
; CLOCK_50                                   ; 0.713 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 1.804 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.206  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.750  ; 0.000         ;
; altera_reserved_tck                        ; 49.295 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.781 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.388 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 9.703      ;
; 10.402 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.693      ;
; 10.409 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 9.683      ;
; 10.422 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 9.670      ;
; 10.435 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 9.657      ;
; 10.497 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 9.594      ;
; 10.511 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.584      ;
; 10.520 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 9.592      ;
; 10.532 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 9.573      ;
; 10.556 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 9.535      ;
; 10.570 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 9.525      ;
; 10.609 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.498      ;
; 10.612 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.487      ;
; 10.620 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 9.474      ;
; 10.622 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 9.471      ;
; 10.629 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 9.483      ;
; 10.641 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 9.464      ;
; 10.652 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.302      ;
; 10.653 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.301      ;
; 10.655 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.299      ;
; 10.655 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.299      ;
; 10.673 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 9.429      ;
; 10.675 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.279      ;
; 10.676 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.278      ;
; 10.678 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.276      ;
; 10.678 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.276      ;
; 10.688 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 9.424      ;
; 10.700 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 9.405      ;
; 10.718 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.389      ;
; 10.720 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.404      ;
; 10.721 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.378      ;
; 10.723 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.384      ;
; 10.723 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 9.392      ;
; 10.729 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 9.365      ;
; 10.731 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 9.362      ;
; 10.734 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 9.381      ;
; 10.738 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.385      ;
; 10.777 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.330      ;
; 10.780 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 9.319      ;
; 10.780 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 9.336      ;
; 10.782 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 9.320      ;
; 10.788 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 9.306      ;
; 10.789 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 9.308      ;
; 10.790 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 9.303      ;
; 10.791 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[5]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.163      ;
; 10.792 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.162      ;
; 10.794 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 9.326      ;
; 10.794 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.160      ;
; 10.794 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 9.160      ;
; 10.826 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.302      ;
; 10.829 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.295      ;
; 10.829 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.299      ;
; 10.829 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.299      ;
; 10.831 ; LT24_buffer:lt24_buf|posX[8]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.297      ;
; 10.832 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.275      ;
; 10.832 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 9.283      ;
; 10.841 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 9.261      ;
; 10.843 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 9.272      ;
; 10.847 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.276      ;
; 10.849 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.279      ;
; 10.852 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.276      ;
; 10.852 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.276      ;
; 10.854 ; LT24_buffer:lt24_buf|posX[9]  ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.274      ;
; 10.855 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 9.261      ;
; 10.869 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 9.251      ;
; 10.882 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 9.234      ;
; 10.888 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.236      ;
; 10.891 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.216      ;
; 10.891 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 9.224      ;
; 10.892 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 9.225      ;
; 10.896 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 9.224      ;
; 10.898 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 9.199      ;
; 10.902 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 9.213      ;
; 10.904 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 9.206      ;
; 10.906 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.217      ;
; 10.924 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 9.194      ;
; 10.957 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 9.140      ;
; 10.965 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.163      ;
; 10.967 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 9.150      ;
; 10.968 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.160      ;
; 10.968 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.160      ;
; 10.970 ; LT24_buffer:lt24_buf|posX[10] ; LT24_buffer:lt24_buf|Game1_Color[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 9.158      ;
; 10.979 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 9.131      ;
; 10.985 ; LT24_buffer:lt24_buf|posY[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_snake_mem:snake_mem|altsyncram:the_altsyncram|altsyncram_5r12:auto_generated|ram_block1a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 9.107      ;
; 10.994 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 9.123      ;
; 11.001 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 9.131      ;
; 11.004 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.120      ;
; 11.006 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 9.104      ;
; 11.012 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 9.107      ;
; 11.014 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 9.104      ;
; 11.030 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.077      ;
; 11.033 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 9.085      ;
; 11.076 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 9.056      ;
; 11.079 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 9.045      ;
; 11.087 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 9.032      ;
; 11.089 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 9.029      ;
; 11.092 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 9.026      ;
; 11.092 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.120      ; 9.037      ;
; 11.095 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 9.017      ;
; 11.095 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_ao22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 9.025      ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 12.920 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.032      ;
; 12.921 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.031      ;
; 12.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.001      ;
; 12.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.001      ;
; 12.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.001      ;
; 12.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.001      ;
; 12.956 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.000      ;
; 12.956 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.000      ;
; 12.956 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.000      ;
; 12.956 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.000      ;
; 12.964 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.990      ;
; 12.964 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.990      ;
; 12.964 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.990      ;
; 12.964 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.990      ;
; 12.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.989      ;
; 12.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.989      ;
; 12.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.989      ;
; 12.965 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.989      ;
; 12.980 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.979      ;
; 12.980 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.979      ;
; 12.980 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.979      ;
; 12.981 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.978      ;
; 12.981 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.978      ;
; 12.981 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.978      ;
; 12.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.974      ;
; 12.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.974      ;
; 12.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.974      ;
; 12.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.974      ;
; 12.985 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.973      ;
; 12.985 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.973      ;
; 12.985 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.973      ;
; 12.985 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.973      ;
; 12.987 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 6.965      ;
; 12.997 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.958      ;
; 12.997 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.958      ;
; 12.997 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.958      ;
; 12.997 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.958      ;
; 12.997 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.958      ;
; 12.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.957      ;
; 12.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.957      ;
; 12.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.957      ;
; 12.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.957      ;
; 12.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.957      ;
; 13.005 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 6.947      ;
; 13.022 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.934      ;
; 13.022 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.934      ;
; 13.022 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.934      ;
; 13.022 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.934      ;
; 13.031 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.923      ;
; 13.031 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.923      ;
; 13.031 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.923      ;
; 13.031 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.923      ;
; 13.040 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.916      ;
; 13.040 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.916      ;
; 13.040 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.916      ;
; 13.040 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.916      ;
; 13.041 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.915      ;
; 13.041 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.915      ;
; 13.041 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.915      ;
; 13.042 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.914      ;
; 13.042 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.914      ;
; 13.042 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.914      ;
; 13.047 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.912      ;
; 13.047 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.912      ;
; 13.047 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.912      ;
; 13.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.905      ;
; 13.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.905      ;
; 13.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.905      ;
; 13.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.905      ;
; 13.051 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.907      ;
; 13.051 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.907      ;
; 13.051 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.907      ;
; 13.051 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.907      ;
; 13.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 6.896      ;
; 13.061 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.900      ;
; 13.061 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.900      ;
; 13.061 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.900      ;
; 13.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.899      ;
; 13.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.899      ;
; 13.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.899      ;
; 13.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.891      ;
; 13.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.891      ;
; 13.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.891      ;
; 13.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.891      ;
; 13.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.891      ;
; 13.065 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.894      ;
; 13.065 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.894      ;
; 13.065 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.894      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.889      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.889      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.889      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 6.889      ;
; 13.075 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 6.877      ;
; 13.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.873      ;
; 13.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.873      ;
; 13.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.873      ;
; 13.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.873      ;
; 13.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.873      ;
; 13.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 6.864      ;
; 13.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 6.864      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.838      ;
; 46.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.808      ;
; 46.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 3.814      ;
; 46.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 3.743      ;
; 46.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.728      ;
; 46.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.673      ;
; 46.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 3.487      ;
; 46.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.477      ;
; 46.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 3.441      ;
; 47.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.409      ;
; 47.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.273      ;
; 47.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.176      ;
; 47.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 3.153      ;
; 47.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.161      ;
; 47.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.149      ;
; 47.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.084      ;
; 47.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 3.013      ;
; 47.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 2.891      ;
; 47.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 2.668      ;
; 47.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.653      ;
; 47.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.494      ;
; 47.974 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.442      ;
; 47.986 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.428      ;
; 48.218 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.200      ;
; 48.401 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.017      ;
; 48.603 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.815      ;
; 48.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.737      ;
; 48.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.734      ;
; 48.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.725      ;
; 48.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.722      ;
; 48.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.546      ;
; 48.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 1.445      ;
; 48.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.429      ;
; 49.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.382      ;
; 49.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.356      ;
; 49.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.283      ;
; 49.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.257      ;
; 49.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.105      ;
; 49.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.988      ;
; 49.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 0.981      ;
; 49.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.524      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.150      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.150      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.150      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.150      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.150      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.150      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.150      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.150      ;
; 96.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.032      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.947      ;
; 97.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.937      ;
; 97.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.927      ;
; 97.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.927      ;
; 97.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.927      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.911      ;
; 97.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[31]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.910      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.897      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                            ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 96.633 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.318      ;
; 96.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.316      ;
; 96.647 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.304      ;
; 96.700 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.251      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.138      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.136      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.828 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.124      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.035     ; 3.071      ;
; 96.910 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.031     ; 3.046      ;
; 96.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.996      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.957 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.991      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
; 96.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 2.989      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.129 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[0]                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.333      ; 0.546      ;
; 0.130 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem[0][107]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 0.723      ;
; 0.143 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_qd12:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.469      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.486      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][108]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][108]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[3]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[19]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][80]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][80]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|use_reg                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|use_reg                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|count[0]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_cmd_width_adapter|count[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|REG_RW                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|REG_RW                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][26]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][27]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][18]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][17]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][30]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][6]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][20]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.185 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                                                                                                          ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                                                                                                          ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][2]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][2]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][7]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][7]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][15]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][15]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][1]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][13]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][13]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[22]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][46]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snake_mem_s1_agent_rsp_fifo|mem[1][46]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][0]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|timeout_occurred                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_sys_clk_timer:timer_timestamp|timeout_occurred                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][6]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][6]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][9]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rdata_fifo|mem[1][9]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[26]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.470      ;
; 0.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[28]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.470      ;
; 0.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[8]                                                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.470      ;
; 0.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[31]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.151 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.475      ;
; 0.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.477      ;
; 0.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.158 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.163 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|writedata[15]                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a8~porta_datain_reg0                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|writedata[3]                                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a0~porta_datain_reg0                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.169 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.169 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[10]                                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.493      ;
; 0.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.499      ;
; 0.173 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[0]                                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.496      ;
; 0.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.506      ;
; 0.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.498      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[1]                                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 0.498      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.183 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[12]                                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 0.502      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.508      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[3]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|i_cmd[3]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000100000                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_state.000100000                                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_count[1]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_count[1]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_next.010000000                                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_next.010000000                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|refresh_request                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|refresh_request                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|active_cs_n                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|active_cs_n                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|ack_refresh_request                                                                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|init_done                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|init_done                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[0]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[0]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[1]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|entries[1]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|EOP                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|EOP                                                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|full                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|full                                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|rd_address                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module|rd_address                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.316      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.327      ;
; 0.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.325      ;
; 0.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.327      ;
; 0.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.373      ;
; 0.261 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.389      ;
; 0.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.277 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.396      ;
; 0.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.401      ;
; 0.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.401      ;
; 0.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.422      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.433      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.477      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.480      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.197 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.319      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.321      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.868      ;
; 17.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.868      ;
; 17.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.868      ;
; 17.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.877      ;
; 17.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.877      ;
; 17.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.877      ;
; 17.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.877      ;
; 17.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.877      ;
; 17.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.877      ;
; 17.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.870      ;
; 17.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.870      ;
; 17.057 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.870      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.058 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.873      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.064 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.870      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:background_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:background_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:background_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.676      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.673      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.673      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.673      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.678      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.678      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.667      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.668      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.668      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.681      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.666      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|av_readdata_pre[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.666      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.668      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.668      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.668      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.666      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.666      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.668      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.666      ;
; 17.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.667      ;
; 17.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.675      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 17.176 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[21]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 2.767      ;
; 17.176 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[8]                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 2.767      ;
; 17.183 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[20]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.757      ;
; 17.183 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[26]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.756      ;
; 17.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[23]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.746      ;
; 17.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[28]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.746      ;
; 17.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[24]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.746      ;
; 17.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[31]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.746      ;
; 17.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[31]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.746      ;
; 17.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[30]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.746      ;
; 17.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[8]                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.746      ;
; 17.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[23]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.746      ;
; 17.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[5]                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 2.756      ;
; 17.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdatavalid_d1                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[21]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.743      ;
; 17.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[18]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.743      ;
; 17.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[26]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.743      ;
; 17.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[22]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.743      ;
; 17.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[27]                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 2.756      ;
; 17.248 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 2.590      ;
; 17.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.587      ;
; 17.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 2.588      ;
; 17.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.590      ;
; 17.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 2.586      ;
; 17.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 2.589      ;
; 17.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.590      ;
; 17.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.590      ;
; 17.249 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 2.590      ;
; 17.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 2.568      ;
; 17.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 2.565      ;
; 17.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 2.568      ;
; 17.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.560      ;
; 17.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 2.565      ;
; 17.273 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 2.552      ;
; 17.273 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|za_data[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 2.552      ;
; 17.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.609      ;
; 17.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 2.608      ;
; 17.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 2.604      ;
; 17.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.609      ;
; 17.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.612      ;
; 17.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.612      ;
; 17.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[15]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.609      ;
; 17.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.609      ;
; 17.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 2.604      ;
; 17.276 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 2.601      ;
; 17.283 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.598      ;
; 17.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.596      ;
; 17.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.596      ;
; 17.288 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.598      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.597      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.597      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.597      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.599      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 2.596      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.597      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_addr[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.594      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 2.596      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 2.595      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.597      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.598      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.598      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.594      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[13]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.598      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_data[14]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 2.598      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_bank[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 2.596      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_bank[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.597      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_dqm[0]    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.594      ;
; 17.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler|m_dqm[1]    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 2.594      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
; 17.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.052      ; 2.620      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.467      ;
; 48.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.467      ;
; 49.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 0.971      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.544      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.544      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.544      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.544      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.544      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.533      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.533      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.533      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.533      ;
; 98.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.483      ;
; 98.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.483      ;
; 98.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.483      ;
; 98.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.483      ;
; 98.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.483      ;
; 98.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.472      ;
; 98.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.472      ;
; 98.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.472      ;
; 98.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.472      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.466      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.466      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.466      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.466      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.466      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.466      ;
; 98.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.466      ;
; 98.536 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.416      ;
; 98.536 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.416      ;
; 98.536 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.416      ;
; 98.536 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.416      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.294      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.270      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.259      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.259      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.259      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.259      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.259      ;
; 98.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.252      ;
; 98.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.252      ;
; 98.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.252      ;
; 98.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.252      ;
; 98.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.252      ;
; 98.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.252      ;
; 98.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.252      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.247      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.247      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.247      ;
; 98.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.238      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.234      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.238      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.238      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.238      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.238      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.238      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.225      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.225      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.225      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.225      ;
; 98.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.209      ;
; 98.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.209      ;
; 98.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.209      ;
; 98.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.186      ;
; 98.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.186      ;
; 98.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.186      ;
; 98.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.186      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.162      ;
; 98.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.153      ;
; 98.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.153      ;
; 98.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.153      ;
; 98.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.124      ;
; 98.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.124      ;
; 98.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.124      ;
; 98.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.124      ;
; 98.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.124      ;
; 98.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.124      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.703      ;
; 98.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.673      ;
; 98.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.673      ;
; 98.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.673      ;
; 98.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.673      ;
; 98.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.673      ;
; 98.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.673      ;
; 98.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.673      ;
; 98.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.673      ;
; 98.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 1.673      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.285 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.038     ; 1.664      ;
; 98.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.593      ;
; 98.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.593      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 1.586      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.558      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.400 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 1.551      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.408 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 1.542      ;
; 98.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.483      ;
; 98.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.483      ;
; 98.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.041     ; 1.483      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.617      ;
; 0.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.820      ;
; 0.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.820      ;
; 0.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.820      ;
; 0.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.820      ;
; 0.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.820      ;
; 0.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.820      ;
; 0.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.820      ;
; 0.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.228      ; 0.900      ;
; 0.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.228      ; 0.900      ;
; 0.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.228      ; 0.900      ;
; 0.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.228      ; 0.900      ;
; 0.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.228      ; 0.900      ;
; 0.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.228      ; 0.900      ;
; 0.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.228      ; 0.900      ;
; 0.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.228      ; 0.900      ;
; 0.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.228      ; 0.900      ;
; 0.661 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 0.987      ;
; 0.661 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 0.987      ;
; 0.688 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 0.988      ;
; 0.735 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.856      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.748 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.871      ;
; 0.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.870      ;
; 0.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.870      ;
; 0.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.870      ;
; 0.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.870      ;
; 0.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.870      ;
; 0.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.870      ;
; 0.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.870      ;
; 0.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.870      ;
; 0.751 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.870      ;
; 0.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.875      ;
; 0.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.875      ;
; 0.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.875      ;
; 0.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.875      ;
; 0.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.875      ;
; 0.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.875      ;
; 0.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.875      ;
; 0.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.875      ;
; 0.762 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 0.878      ;
; 0.762 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 0.878      ;
; 0.762 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 0.878      ;
; 0.762 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 0.878      ;
; 0.762 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 0.878      ;
; 0.762 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 0.878      ;
; 0.762 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 0.878      ;
; 0.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.893      ;
; 0.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.893      ;
; 0.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.893      ;
; 0.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.893      ;
; 0.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.893      ;
; 0.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.893      ;
; 0.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.893      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.900      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.900      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.900      ;
; 0.785 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.900      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 0.901      ;
; 0.868 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.987      ;
; 0.868 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.987      ;
; 0.868 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.987      ;
; 0.868 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.987      ;
; 0.868 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.987      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.717      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.830      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.830      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.830      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.830      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.830      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.830      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.826      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 0.959      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 0.959      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 0.959      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 0.959      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 0.959      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 0.959      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 0.959      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 0.959      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.982      ;
; 0.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.982      ;
; 0.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.982      ;
; 0.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.982      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.990      ;
; 0.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.008      ;
; 0.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.008      ;
; 0.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.008      ;
; 0.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.031      ;
; 0.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.043      ;
; 0.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.043      ;
; 0.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.043      ;
; 0.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.043      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_c9c:write_state|b_full                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|parity5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.834      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|parity4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|llreq                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.846      ;
; 0.744 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.859      ;
; 0.744 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.859      ;
; 0.744 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.859      ;
; 0.744 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.859      ;
; 0.744 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.859      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.949      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.971      ;
; 1.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.129      ;
; 1.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.129      ;
; 1.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.254      ;
; 1.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.254      ;
; 1.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.254      ;
; 1.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.254      ;
; 1.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.254      ;
; 1.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.254      ;
; 1.134 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.254      ;
; 1.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.388      ;
; 1.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.388      ;
; 1.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.388      ;
; 1.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.388      ;
; 1.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.388      ;
; 1.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.388      ;
; 1.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.388      ;
; 1.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.388      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.389      ;
; 1.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.389      ;
; 1.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 2.128      ;
; 1.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 2.128      ;
; 1.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 2.128      ;
; 1.547 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 2.124      ;
; 1.547 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 2.124      ;
; 1.547 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 2.124      ;
; 1.547 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 2.124      ;
; 1.547 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 2.124      ;
; 1.547 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 2.124      ;
; 1.699 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.349      ; 2.132      ;
; 1.776 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.273      ; 2.133      ;
; 1.787 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 2.128      ;
; 1.787 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 2.128      ;
; 1.787 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 2.128      ;
; 1.787 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 2.128      ;
; 1.787 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 2.128      ;
; 1.788 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 2.122      ;
; 1.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_mem_s1_rsp_width_adapter|data_reg[21]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 2.134      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.139      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.139      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 2.138      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 2.138      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 2.141      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 2.141      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.139      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.139      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.144      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.144      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 2.141      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 2.138      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 2.138      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 2.138      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.139      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 2.137      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 2.137      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 2.138      ;
; 1.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.139      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.140      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.140      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.140      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.140      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[5]                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.147      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.140      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.140      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_028|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.141      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 2.143      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 2.143      ;
; 1.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 2.143      ;
; 1.809 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.144      ;
; 1.809 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.144      ;
; 1.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.134      ;
; 1.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.134      ;
; 1.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.134      ;
; 1.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.134      ;
; 1.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.134      ;
; 1.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.134      ;
; 1.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.134      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 2.143      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 2.143      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 2.143      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.137      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 2.143      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 2.143      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 2.143      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 2.143      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 2.136      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 2.139      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 2.139      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 2.136      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.138      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 2.139      ;
; 1.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 2.145      ;
; 1.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 2.145      ;
; 1.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 2.145      ;
; 1.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 2.145      ;
; 1.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 2.145      ;
; 1.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 2.145      ;
; 1.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 2.145      ;
; 1.825 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 2.139      ;
; 1.825 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 2.139      ;
; 1.834 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 2.146      ;
; 1.971 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[0]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 2.303      ;
; 1.972 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[15]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 2.301      ;
; 1.974 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[29]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 2.299      ;
; 1.980 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 2.323      ;
; 1.980 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 2.323      ;
; 1.980 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 2.323      ;
; 1.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[0]                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.304      ;
; 1.988 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 2.317      ;
; 1.988 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 2.317      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 109
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
Worst Case Available Settling Time: 35.783 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; 2.751  ; 0.129 ; 15.107   ; 0.498   ; 9.206               ;
;  CLOCK_50                                   ; 2.751  ; 0.129 ; 15.107   ; 0.713   ; 9.206               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 7.740  ; 0.146 ; 15.255   ; 1.804   ; 9.693               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.173 ; 0.180 ; 97.096   ; 0.498   ; 49.740              ;
;  altera_reserved_tck                        ; 43.625 ; 0.187 ; 47.732   ; 0.598   ; 49.295              ;
; Design-wide TNS                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_PENIRQ_N   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_BUSY       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_DOUT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 6221         ; 0          ; 68       ; 2        ;
; CLOCK_50                                   ; altera_reserved_tck                        ; false path   ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; > 2147483647 ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 1074         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 255          ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 883338       ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28           ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 39           ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3622         ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 6221         ; 0          ; 68       ; 2        ;
; CLOCK_50                                   ; altera_reserved_tck                        ; false path   ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; > 2147483647 ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 1074         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 255          ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 883338       ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28           ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 39           ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3622         ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 183        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 1678       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2863       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 277        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 183        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 1678       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2863       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 277        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 358   ; 358  ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 514   ; 514  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                                                                        ; Clock                                           ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                                                                                                                                                                                      ; CLOCK_50                                        ; Base      ; Constrained   ;
; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ;                                                 ; Base      ; Unconstrained ;
; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                               ;                                                 ; Base      ; Unconstrained ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]      ; Generated ; Constrained   ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]      ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                                                                                           ; altera_reserved_tck                             ; Base      ; Constrained   ;
; lol|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                               ; lol|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; Partially constrained                                                                ;
; LT24_ADC_BUSY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DOUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_PENIRQ_N   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RESET_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RS             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_WR_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; Partially constrained                                                                ;
; LT24_ADC_BUSY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DOUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_PENIRQ_N   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RESET_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RS             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_WR_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Mar 29 23:35:40 2016
Info: Command: quartus_sta DE0_Nano -c DE0_Nano
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 184 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_v2j1
        Info (332166): set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]}
    Info (332110): create_generated_clock -source {lol|altpll_component|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {lol|altpll_component|auto_generated|pll1|clk[0]} {lol|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|pattern_reg[0] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.751               0.000 CLOCK_50 
    Info (332119):     7.740               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    43.625               0.000 altera_reserved_tck 
    Info (332119):    94.173               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.311               0.000 CLOCK_50 
    Info (332119):     0.344               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.357               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.107               0.000 CLOCK_50 
    Info (332119):    15.255               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    47.732               0.000 altera_reserved_tck 
    Info (332119):    97.096               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.908               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     1.101               0.000 altera_reserved_tck 
    Info (332119):     1.285               0.000 CLOCK_50 
    Info (332119):     3.083               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.483               0.000 CLOCK_50 
    Info (332119):     9.693               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.490               0.000 altera_reserved_tck 
    Info (332119):    49.744               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 109 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 109
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
    Info (332114): Worst Case Available Settling Time: 32.454 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|pattern_reg[0] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.619               0.000 CLOCK_50 
    Info (332119):     8.962               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    44.323               0.000 altera_reserved_tck 
    Info (332119):    94.744               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 CLOCK_50 
    Info (332119):     0.288               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.298               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.312               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.646               0.000 CLOCK_50 
    Info (332119):    15.776               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    48.032               0.000 altera_reserved_tck 
    Info (332119):    97.406               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.816
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.816               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     1.001               0.000 altera_reserved_tck 
    Info (332119):     1.170               0.000 CLOCK_50 
    Info (332119):     2.789               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):     9.715               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.437               0.000 altera_reserved_tck 
    Info (332119):    49.740               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 109 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 109
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
    Info (332114): Worst Case Available Settling Time: 33.201 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|pattern_reg[0] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.388               0.000 CLOCK_50 
    Info (332119):    12.920               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    46.583               0.000 altera_reserved_tck 
    Info (332119):    96.633               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.129               0.000 CLOCK_50 
    Info (332119):     0.146               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.180               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.187               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.053               0.000 CLOCK_50 
    Info (332119):    17.176               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    48.960               0.000 altera_reserved_tck 
    Info (332119):    98.245               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.498
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.498               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.598               0.000 altera_reserved_tck 
    Info (332119):     0.713               0.000 CLOCK_50 
    Info (332119):     1.804               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):     9.750               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.295               0.000 altera_reserved_tck 
    Info (332119):    49.781               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 109 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 109
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.358
    Info (332114): Worst Case Available Settling Time: 35.783 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1231 megabytes
    Info: Processing ended: Tue Mar 29 23:35:49 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:11


