INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:13:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 buffer4/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            buffer2/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 1.697ns (19.687%)  route 6.923ns (80.313%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1453, unset)         0.508     0.508    buffer4/clk
                         FDRE                                         r  buffer4/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer4/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer5/control/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.282 f  buffer5/control/minusOp_carry_i_99/O
                         net (fo=2, unplaced)         0.388     1.670    cmpi1/buffer5_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.713 r  cmpi1/minusOp_carry_i_71/O
                         net (fo=1, unplaced)         0.459     2.172    cmpi1/minusOp_carry_i_71_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.417 r  cmpi1/minusOp_carry_i_44/CO[3]
                         net (fo=1, unplaced)         0.007     2.424    cmpi1/minusOp_carry_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.474 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.474    cmpi1/minusOp_carry_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.524 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.524    cmpi1/minusOp_carry_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.574 f  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=39, unplaced)        0.664     3.238    control_merge0/tehb/control/transmitValue_reg_6[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     3.281 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=7, unplaced)         0.412     3.693    buffer1/fifo/control_merge0_index
                         LUT5 (Prop_lut5_I1_O)        0.043     3.736 r  buffer1/fifo/fullReg_i_2__2/O
                         net (fo=52, unplaced)        0.327     4.063    buffer9/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.106 r  buffer9/control/dataReg[10]_i_1__0/O
                         net (fo=2, unplaced)         0.255     4.361    buffer2/control/D[3]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.404 r  buffer2/control/outs[10]_i_2/O
                         net (fo=5, unplaced)         0.405     4.809    cmpi0/buffer2_outs[10]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.852 r  cmpi0/i__i_46/O
                         net (fo=1, unplaced)         0.459     5.311    cmpi0/i__i_46_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.556 r  cmpi0/i__i_26/CO[3]
                         net (fo=1, unplaced)         0.000     5.556    cmpi0/i__i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.606 r  cmpi0/i__i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.606    cmpi0/i__i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.656 f  cmpi0/i__i_10/CO[3]
                         net (fo=11, unplaced)        0.634     6.290    buffer8/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.047     6.337 f  buffer8/fifo/i__i_7/O
                         net (fo=7, unplaced)         0.279     6.616    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_9
                         LUT6 (Prop_lut6_I0_O)        0.043     6.659 r  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_i_3__18/O
                         net (fo=9, unplaced)         0.285     6.944    control_merge2/tehb/control/transmitValue_reg_20
                         LUT5 (Prop_lut5_I2_O)        0.043     6.987 r  control_merge2/tehb/control/transmitValue_i_3__17/O
                         net (fo=26, unplaced)        0.310     7.297    control_merge2/tehb/control/fullReg_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     7.340 r  control_merge2/tehb/control/i__i_13/O
                         net (fo=2, unplaced)         0.388     7.728    control_merge2/tehb/control/i__i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.771 f  control_merge2/tehb/control/i__i_9/O
                         net (fo=2, unplaced)         0.255     8.026    fork4/control/generateBlocks[2].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I5_O)        0.043     8.069 r  fork4/control/generateBlocks[2].regblock/i__i_3/O
                         net (fo=4, unplaced)         0.401     8.470    fork4/control/generateBlocks[2].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     8.513 f  fork4/control/generateBlocks[2].regblock/fullReg_i_3__4/O
                         net (fo=2, unplaced)         0.255     8.768    fork4/control/generateBlocks[2].regblock/buffer2_outs_ready
                         LUT4 (Prop_lut4_I0_O)        0.043     8.811 r  fork4/control/generateBlocks[2].regblock/dataReg[31]_i_1__6/O
                         net (fo=32, unplaced)        0.317     9.128    buffer2/E[0]
                         FDRE                                         r  buffer2/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=1453, unset)         0.483    13.683    buffer2/clk
                         FDRE                                         r  buffer2/dataReg_reg[0]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.455    buffer2/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  4.327    




