// Seed: 1360912348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    output tri id_3,
    output supply1 id_4,
    id_6
);
  always begin : LABEL_0
    if (1'h0) id_4 = -1;
  end
  id_7(
      .id_0(id_2), .id_1(id_0 != id_1)
  );
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_8,
      id_6,
      id_6,
      id_6,
      id_8,
      id_6
  );
  wire id_9;
endmodule : SymbolIdentifier
