D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe  -osyn  D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\synwork\toplevel_comp.srs  -top  toplevel  -prodtype  synplify_pro  -nostructver -I d:\myducuments\_junior_1\electricsystemdesign\isp_lab12\  -I D:\ispLEVER_Classic2_1\synpbase\lib  -v2001  -encrypt  -pro  -dmgen  D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\dm  -compiler_compatible -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\isp_lab12.h -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v -loga  D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.srr 
rc:1 success:1
D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\synwork\toplevel_comp.srs|o|1685198976|3570
D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v|i|1336476608|12168
D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\isp_lab12.h|i|1685197818|0
D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v|i|1685198945|10374
D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.srr|o|1685198976|3031
D:\ispLEVER_Classic2_1\synpbase\bin\c_ver.exe|i|1401198650|2292224
D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe|i|1401198850|5829632
