
*** Running vivado
    with args -log mult3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult3.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mult3.tcl -notrace
Command: synth_design -top mult3 -part xc7a200tffg1156-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14464 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 470.086 ; gain = 173.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mult3' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:16]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010101010000000001010101000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_p01' to cell 'LUT6_2' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:22]
	Parameter INIT bound to: 64'b0000011101110111010110001000100001111000100010000111100010001000 
INFO: [Synth 8-113] binding component instance 'LUT6_p2' to cell 'LUT6_2' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:36]
	Parameter INIT bound to: 64'b0000011101110111010110001000100001111000100010000111100010001000 
INFO: [Synth 8-113] binding component instance 'LUT6_p3_0' to cell 'LUT6_2' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:49]
	Parameter INIT bound to: 64'b0110101001101010011010100110101001101010011010100110101001101010 
INFO: [Synth 8-113] binding component instance 'LUT6_p3_1' to cell 'LUT6_2' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:62]
	Parameter INIT bound to: 64'b0000011101110111010110001000100001111000100010000111100010001000 
INFO: [Synth 8-113] binding component instance 'LUT6_p4' to cell 'LUT6_2' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:75]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_p5' to cell 'LUT6_2' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:88]
	Parameter INIT bound to: 64'b1000000010000000100000001000000001101010011010100110101001101010 
INFO: [Synth 8-113] binding component instance 'LUT6_p67' to cell 'LUT6_2' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'mult3' (1#1) [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 533.820 ; gain = 236.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 533.820 ; gain = 236.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tffg1156-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tffg1156-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 533.820 ; gain = 236.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 533.820 ; gain = 236.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5753] loadless multi-driven net nothing with 1st driver pin 'LUT6_p2/O5' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:36]
WARNING: [Synth 8-5753] loadless multi-driven net nothing with 2nd driver pin 'LUT6_p3_0/O5' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:49]
WARNING: [Synth 8-5753] loadless multi-driven net nothing with 3rd driver pin 'LUT6_p3_1/O5' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:62]
WARNING: [Synth 8-5753] loadless multi-driven net nothing with 4th driver pin 'LUT6_p4/O5' [C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/new/mult3.vhd:75]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT6_2 |     7|
|2     |IBUF   |     8|
|3     |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    23|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 716.328 ; gain = 419.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 716.328 ; gain = 419.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 716.328 ; gain = 419.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 826.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 826.477 ; gain = 529.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 826.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.runs/synth_1/mult3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult3_utilization_synth.rpt -pb mult3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 17:22:04 2019...
