{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654671239279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654671239280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 11:23:58 2022 " "Processing started: Wed Jun 08 11:23:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654671239280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654671239280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARM -c ARM " "Command: quartus_sta ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654671239280 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1654671239388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1654671239810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654671239845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654671239845 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "82 " "TimeQuest Timing Analyzer is analyzing 82 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1654671240274 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654671240374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654671240374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1654671240374 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1654671240374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM.sdc " "Synopsys Design Constraints File file not found: 'ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1654671240434 ""}
{ "Warning" "WSTA_SCC_LOOP" "39 " "Found combinational loop of 39 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|bubble\|combout " "Node \"CPU\|id_stage\|bubble\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux9b\|y\[7\]~0\|datab " "Node \"CPU\|id_stage\|mux9b\|y\[7\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux9b\|y\[7\]~0\|combout " "Node \"CPU\|id_stage\|mux9b\|y\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|two_src\|datad " "Node \"CPU\|id_stage\|two_src\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|two_src\|combout " "Node \"CPU\|id_stage\|two_src\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~5\|datad " "Node \"CPU\|hazard~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~5\|combout " "Node \"CPU\|hazard~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~6\|datac " "Node \"CPU\|hazard~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~6\|combout " "Node \"CPU\|hazard~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~7\|dataa " "Node \"CPU\|hazard~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~7\|combout " "Node \"CPU\|hazard~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|bubble\|datad " "Node \"CPU\|id_stage\|bubble\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~2\|datad " "Node \"CPU\|hazard_unit1\|hazard~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~2\|combout " "Node \"CPU\|hazard_unit1\|hazard~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~7\|datab " "Node \"CPU\|hazard~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[1\]~0\|datac " "Node \"CPU\|id_stage\|mux4b\|y\[1\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[1\]~0\|combout " "Node \"CPU\|id_stage\|mux4b\|y\[1\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~3\|datab " "Node \"CPU\|hazard~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~3\|combout " "Node \"CPU\|hazard~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~5\|datab " "Node \"CPU\|hazard~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~0\|datac " "Node \"CPU\|hazard_unit1\|hazard~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~0\|combout " "Node \"CPU\|hazard_unit1\|hazard~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~2\|datac " "Node \"CPU\|hazard_unit1\|hazard~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[0\]~1\|datac " "Node \"CPU\|id_stage\|mux4b\|y\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[0\]~1\|combout " "Node \"CPU\|id_stage\|mux4b\|y\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~3\|datac " "Node \"CPU\|hazard~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~0\|dataa " "Node \"CPU\|hazard_unit1\|hazard~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[3\]~2\|dataa " "Node \"CPU\|id_stage\|mux4b\|y\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[3\]~2\|combout " "Node \"CPU\|id_stage\|mux4b\|y\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~4\|dataa " "Node \"CPU\|hazard~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~4\|combout " "Node \"CPU\|hazard~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~5\|dataa " "Node \"CPU\|hazard~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~1\|datad " "Node \"CPU\|hazard_unit1\|hazard~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~1\|combout " "Node \"CPU\|hazard_unit1\|hazard~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~2\|datab " "Node \"CPU\|hazard_unit1\|hazard~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[2\]~3\|datad " "Node \"CPU\|id_stage\|mux4b\|y\[2\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[2\]~3\|combout " "Node \"CPU\|id_stage\|mux4b\|y\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~4\|datad " "Node \"CPU\|hazard~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~1\|dataa " "Node \"CPU\|hazard_unit1\|hazard~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654671240450 ""}  } { { "../Codes/ID_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 33 -1 0 } } { "../Codes/Mux2to1.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v" 8 -1 0 } } { "../Codes/ID_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 22 -1 0 } } { "../Codes/ARM_cpu.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 38 -1 0 } } { "../Codes/Hazard_Detection_Unit.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1654671240450 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_cpu:CPU\|clk " "Node: ARM_cpu:CPU\|clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654671240470 "|ARM|ARM_cpu:CPU|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654671240470 "|ARM|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|imm " "Node: ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|imm was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654671240470 "|ARM|ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg\|mem_r_en " "Node: ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg\|mem_r_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654671240470 "|ARM|ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|mem_r_en"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1654671240525 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1654671240541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1654671240544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1654671240551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1654671240554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1654671240558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1654671240561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654671240564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654671240564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654671240564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654671240564 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1654671240631 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1654671240633 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_cpu:CPU\|clk " "Node: ARM_cpu:CPU\|clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654671240860 "|ARM|ARM_cpu:CPU|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654671240860 "|ARM|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|imm " "Node: ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|imm was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654671240860 "|ARM|ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg\|mem_r_en " "Node: ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg\|mem_r_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654671240860 "|ARM|ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|mem_r_en"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1654671240895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1654671240899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1654671240903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1654671240908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654671240911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654671240911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654671240911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654671240911 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1654671240924 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654671240951 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654671240953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654671241161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 11:24:01 2022 " "Processing ended: Wed Jun 08 11:24:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654671241161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654671241161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654671241161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654671241161 ""}
