verilog xil_defaultlib --include "../../../../zed_9361.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zed_9361.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ipshared/4624/uiFDMA.v" \
"../../../bd/design_1/ip/design_1_uiFDMA_0_0/sim/design_1_uiFDMA_0_0.v" \
"../../../bd/design_1/ipshared/0c4b/fs_cap.v" \
"../../../bd/design_1/ipshared/0c4b/uidbuf.v" \
"../../../bd/design_1/ipshared/0c4b/uidbufirq.v" \
"../../../bd/design_1/ipshared/0c4b/uifdma_dbuf.v" \
"../../../bd/design_1/ip/design_1_uifdma_dbuf_0_0/sim/design_1_uifdma_dbuf_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/fcea/ad9361_if_idelay.v" \
"../../../bd/design_1/ip/design_1_ad9361_if_idelay_0_0/sim/design_1_ad9361_if_idelay_0_0.v" \
"../../../bd/design_1/ipshared/82a6/hdl/axi_lite_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/82a6/hdl/axi_lite_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi_lite_0_0/sim/design_1_axi_lite_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
