Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.48 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.48 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: memory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "memory.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "memory"
Output Format                      : NGC
Target Device                      : xc2s15-6-cs144

---- Source Options
Top Module Name                    : memory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : memory.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "memory.v" in library work
Module <memory> compiled
No errors in compilation
Analysis of file <"memory.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <memory>.
INFO:Xst:1607 - Contents of array <main_memory> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <main_memory> may be accessed with an index that does not cover the full array size.
Module <memory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <memory>.
    Related source file is "memory.v".
WARNING:Xst:647 - Input <pc<31:10>> is never used.
    Found 1024x32-bit single-port distributed RAM for signal <main_memory>.
    -----------------------------------------------------------------------
    | aspect ratio       | 1024-word x 32-bit                  |          |
    | clock              | connected to signal <clk>           | rise     |
    | write enable       | connected to signal <write>         | high     |
    | address            | connected to signal <pc<9:0>>       |          |
    | data in            | connected to signal <data_in>       |          |
    | data out           | connected to internal node          |          |
    | ram_style          | Auto                                |          |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <memory> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# LUT RAMs                                             : 1
 1024x32-bit single-port distributed RAM               : 1
# Registers                                            : 1
 32-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# LUT RAMs                                             : 1
 1024x32-bit single-port distributed RAM               : 1
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <memory> ...
Loading device for application Rf_Device from file '2s15.nph' in environment C:\Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block memory, actual ratio is 711.
Optimizing block <memory> to meet ratio 100 (+ 5) of 192 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <memory>, final ratio is 711.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : memory.ngr
Top Level Output File Name         : memory
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 99

Cell Usage :
# BELS                             : 1159
#      BUF                         : 98
#      LUT2                        : 37
#      LUT3_L                      : 576
#      LUT4                        : 32
#      MUXF5                       : 288
#      MUXF6                       : 128
# FlipFlops/Latches                : 32
#      FDE                         : 32
# RAMS                             : 1024
#      RAM32X1S                    : 1024
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 44
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s15cs144-6 

 Number of Slices:                    1352  out of    192   704% (*) 
 Number of Slice Flip Flops:            32  out of    384     8%  
 Number of 4 input LUTs:              2693  out of    384   701% (*) 
    Number used as logic: 645
    Number used as RAMs: 2048
 Number of bonded IOBs:                 77  out of     90    85%  
 Number of GCLKs:                        1  out of      4    25%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1056  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.851ns (Maximum Frequency: 145.964MHz)
   Minimum input arrival time before clock: 19.657ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.851ns (frequency: 145.964MHz)
  Total number of paths / destination ports: 1024 / 32
-------------------------------------------------------------------------
Delay:               6.851ns (Levels of Logic = 5)
  Source:            inst_Mram_mem1 (RAM)
  Destination:       data_out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inst_Mram_mem1 to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32X1S:WCLK->O      1   2.028   1.035  inst_Mram_mem1 (N68)
     LUT3_L:I1->LO         1   0.549   0.000  pc<5>111 (mux_2_N14)
     MUXF5:I0->O           1   0.315   0.000  pc<6>_rn_41 (mux_2_pc<6>_MUXF55)
     MUXF6:I0->O           1   0.316   1.035  pc<7>_rn_11 (mux_2_pc<7>_MUXF62)
     LUT3_L:I1->LO         1   0.549   0.000  inst_LPM_MUX__n0000<0>111_F (N2901)
     MUXF5:I0->O           1   0.315   0.000  inst_LPM_MUX__n0000<0>111 (_n0000<0>)
     FDE:D                     0.709          data_out_0
    ----------------------------------------
    Total                      6.851ns (4.781ns logic, 2.070ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12288 / 6208
-------------------------------------------------------------------------
Offset:              19.657ns (Levels of Logic = 8)
  Source:            pc<0> (PAD)
  Destination:       data_out_24 (FF)
  Destination Clock: clk rising

  Data Path: pc<0> to data_out_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   0.776   6.480  pc_0_IBUF (pc_0_IBUF)
     BUF:I->O            100   0.549   6.480  pc_0_IBUF_18 (pc_0_IBUF_18)
     RAM32X1S:A0->O        1   0.549   1.035  inst_Mram_mem8331 (N1734)
     LUT3_L:I2->LO         1   0.549   0.000  pc<5>1129 (mux_27_N14)
     MUXF5:I0->O           1   0.315   0.000  pc<6>_rn_426 (mux_27_pc<6>_MUXF55)
     MUXF6:I0->O           1   0.316   1.035  pc<7>_rn_126 (mux_27_pc<7>_MUXF62)
     LUT3_L:I1->LO         1   0.549   0.000  inst_LPM_MUX26__n0000<26>111_F (N3401)
     MUXF5:I0->O           1   0.315   0.000  inst_LPM_MUX26__n0000<26>111 (_n0000<26>)
     FDE:D                     0.709          data_out_26
    ----------------------------------------
    Total                     19.657ns (4.627ns logic, 15.030ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              6.788ns (Levels of Logic = 1)
  Source:            data_out_31 (FF)
  Destination:       data_out<31> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_31 to data_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   1.085   1.035  data_out_31 (data_out_31)
     OBUF:I->O                 4.668          data_out_31_OBUF (data_out<31>)
    ----------------------------------------
    Total                      6.788ns (5.753ns logic, 1.035ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================
CPU : 60.63 / 61.17 s | Elapsed : 60.00 / 61.00 s
 
--> 

Total memory usage is 117060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

