#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 18 17:13:49 2020
# Process ID: 223788
# Current directory: /home/ukallakuri/hardware_design/designs/uart
# Command line: vivado
# Log file: /home/ukallakuri/hardware_design/designs/uart/vivado.log
# Journal file: /home/ukallakuri/hardware_design/designs/uart/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source uart_top_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_simulation
source uart_top_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_simulation
source uart_top_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_simulation
source uart_top_tb.tcl
run all
close_sim
launch_simulation
source uart_top_tb.tcl
run all
relaunch_sim
relaunch_sim
run all
close_sim
close [ open /home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_top.v w ]
add_files /home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_top.v
update_compile_order -fileset sources_1
close [ open /home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_top_tb.v w ]
add_files /home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_top_tb.v
update_compile_order -fileset sources_1
launch_simulation
source uart_top_tb.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source ram_top_tb.tcl
relaunch_sim
run all
relaunch_sim
run all
close_sim
export_ip_user_files -of_objects  [get_files /home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_top_tb.v] -no_script -reset -force -quiet
remove_files  /home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_top_tb.v
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source uart_top_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
add_files -norecurse {/home/ukallakuri/hardware_design/designs/uart/Manch_e_d/Manchester_dec_with_rx/Rx_Enable.v /home/ukallakuri/hardware_design/designs/uart/Manch_e_d/Manchester_enc/Manch_Enc_clk2_clk1.v /home/ukallakuri/hardware_design/designs/uart/Manch_e_d/Manchester_dec_with_rx/Manch_decoder.v}
