module
adder_test;
reg[15:0]x;
reg[15:0]y;
wire[15:0]f;
wire carry;
adder_16 add(x,y,f,carry);
initial
begin
$dumpfile("adder_16.vcd");
$dumpvars(0,adder_test);
$monitor($time,"x=%h,y=%h,f=%h,carry=%b",x,y,f,carry);
#4x=16'h3f0a;y=16'h0123;
#4x=16'hffcc;y=16'h1002;
#4x=16'h0014;y=16'h5aa0;
#4$finish;
end
endmodule