$date
	Thu Jul 28 11:19:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module vending_machine_tb $end
$var wire 1 ! out $end
$var wire 2 " change [1:0] $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 2 & in [1:0] $end
$var wire 1 % rst $end
$var reg 2 ' c_state [1:0] $end
$var reg 2 ( change [1:0] $end
$var reg 2 ) n_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
1%
bx $
0#
bx "
x!
$end
#5
1#
b1 $
b1 &
0%
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
