digraph dependencies {
"lowrisc:ibex:top_artya7:0.1"->"lowrisc:ibex:ibex_core:0.1"
"lowrisc:ibex:top_artya7:0.1"->"lowrisc:ibex:fpga_xilinx_shared:0"
"lowrisc:ibex:ibex_core:0.1"->"lowrisc:prim:lfsr:0.1"
"lowrisc:ibex:ibex_core:0.1"->"lowrisc:prim:clock_gating:0"
"lowrisc:ibex:ibex_core:0.1"->"lowrisc:tool:check_tool_requirements:0.1"
"lowrisc:ibex:ibex_core:0.1"->"lowrisc:ibex:ibex_icache:0.1"
"lowrisc:ibex:ibex_core:0.1"->"lowrisc:prim:assert:0.1"
"lowrisc:ibex:ibex_core:0.1"->"lowrisc:ibex:ibex_pkg:0.1"
"lowrisc:ibex:ibex_icache:0.1"->"lowrisc:prim:ram_1p:0"
"lowrisc:ibex:ibex_icache:0.1"->"lowrisc:prim:secded:0.1"
"lowrisc:ibex:ibex_icache:0.1"->"lowrisc:prim:assert:0.1"
"lowrisc:prim:ram_1p:0"->"lowrisc:prim_abstract:ram_1p:0"
"lowrisc:prim:ram_1p:0"->"lowrisc:prim:prim_pkg:0.1"
"lowrisc:prim:ram_1p:0"->"lowrisc:prim:primgen:0.1"
"lowrisc:prim_abstract:ram_1p:0"->"lowrisc:prim_generic:ram_1p:0"
"lowrisc:prim_abstract:ram_1p:0"->"lowrisc:prim:prim_pkg:0.1"
"lowrisc:prim_abstract:ram_1p:0"->"lowrisc:prim_badbit:ram_1p:0"
"lowrisc:prim_badbit:ram_1p:0"->"lowrisc:prim_generic:ram_1p:0"
"lowrisc:prim_badbit:ram_1p:0"->"lowrisc:prim:assert:0.1"
"lowrisc:prim_generic:ram_1p:0"->"lowrisc:prim:util_memload:0"
"lowrisc:prim_generic:ram_1p:0"->"lowrisc:prim:assert:0.1"
"lowrisc:prim:prim_pkg:0.1"->"lowrisc:prim_abstract:prim_pkg:0.1"
"lowrisc:prim:prim_pkg:0.1"->"lowrisc:prim:primgen:0.1"
"lowrisc:prim:lfsr:0.1"->"lowrisc:prim:assert:0.1"
"lowrisc:prim:clock_gating:0"->"lowrisc:prim_abstract:clock_gating:0"
"lowrisc:prim:clock_gating:0"->"lowrisc:prim:prim_pkg:0.1"
"lowrisc:prim:clock_gating:0"->"lowrisc:prim:primgen:0.1"
"lowrisc:prim_abstract:clock_gating:0"->"lowrisc:prim_xilinx:clock_gating:0"
"lowrisc:prim_abstract:clock_gating:0"->"lowrisc:prim:prim_pkg:0.1"
"lowrisc:prim_abstract:clock_gating:0"->"lowrisc:prim_generic:clock_gating:0"
}
