set_property PACKAGE_PIN {E3} [get_ports {sys_clock}]
set_property IOSTANDARD {LVCMOS33} [get_ports {sys_clock}]
set_property PACKAGE_PIN {A9} [get_ports {uart_rxd}]
set_property IOSTANDARD {LVCMOS33} [get_ports {uart_rxd}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {uart_rxd}]]]
set_property PACKAGE_PIN {D10} [get_ports {uart_txd}]
set_property IOSTANDARD {LVCMOS33} [get_ports {uart_txd}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {uart_txd}]]]
set_property PACKAGE_PIN {H5} [get_ports {led_status_0}]
set_property IOSTANDARD {LVCMOS33} [get_ports {led_status_0}]
set_property PACKAGE_PIN {J5} [get_ports {led_status_1}]
set_property IOSTANDARD {LVCMOS33} [get_ports {led_status_1}]
set_property PACKAGE_PIN {T9} [get_ports {led_status_2}]
set_property IOSTANDARD {LVCMOS33} [get_ports {led_status_2}]
set_property CLOCK_DEDICATED_ROUTE {FALSE} [get_nets [get_ports {jtag_jtag_TCK}]]
set_property PACKAGE_PIN {F3} [get_ports {jtag_jtag_TCK}]
set_property IOSTANDARD {LVCMOS33} [get_ports {jtag_jtag_TCK}]
set_property PULLUP {TRUE} [get_ports {jtag_jtag_TCK}]
set_property PACKAGE_PIN {D4} [get_ports {jtag_jtag_TMS}]
set_property IOSTANDARD {LVCMOS33} [get_ports {jtag_jtag_TMS}]
set_property PULLUP {TRUE} [get_ports {jtag_jtag_TMS}]
set_property PACKAGE_PIN {D3} [get_ports {jtag_jtag_TDI}]
set_property IOSTANDARD {LVCMOS33} [get_ports {jtag_jtag_TDI}]
set_property PULLUP {TRUE} [get_ports {jtag_jtag_TDI}]
set_property PACKAGE_PIN {F4} [get_ports {jtag_jtag_TDO}]
set_property IOSTANDARD {LVCMOS33} [get_ports {jtag_jtag_TDO}]
set_property PULLUP {TRUE} [get_ports {jtag_jtag_TDO}]
set_property PACKAGE_PIN {H2} [get_ports {jtag_srst_n}]
set_property IOSTANDARD {LVCMOS33} [get_ports {jtag_srst_n}]
set_property PULLUP {TRUE} [get_ports {jtag_srst_n}]
set_property BOARD_PIN {reset} [get_ports {reset}]
