# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_part1.srcs/sources_1/new/lab2_part1.vhd" \
"../../../../../Desktop/Classes/EE/lab2_part1_tb.vhd" \

# Do not sort compile order
nosort
