# uP-VerilogDesign
This is a MIPS architecture design done in Verilog.

Simulate Verilog design via a testbench and the waveform analysis of its performance on the Quartus/ModelSIM platform
