Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "Project5_xst.prj"
Verilog Include Directory          : {"C:\Users\wputn1\Desktop\Project6\pcores\" "C:\Users\wputn1\Desktop\Project6\pcores\myprocessoriplib\pcores\" "C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s1600efg320-4
Output File Name                   : "../implementation/Project5.ngc"

---- Source Options
Top Module Name                    : Project5

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" in Library work.
Entity <Project5> compiled.
Entity <Project5> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Project5> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Project5> in library <work> (Architecture <STRUCTURE>).
    Set property "BUFFER_TYPE = IBUF" for signal <fpga_0_Ethernet_MAC_PHY_tx_clk_pin> in unit <Project5>.
    Set property "BUFFER_TYPE = IBUF" for signal <fpga_0_Ethernet_MAC_PHY_rx_clk_pin> in unit <Project5>.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'MB_Error' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_AWUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_WUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_ARUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_IC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_AWUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_WUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_ARUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M_AXI_DC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Instruction' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Valid_Instr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_PC' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Reg_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Reg_Addr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_MSR_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_PID_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_New_Reg_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Exception_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Exception_Kind' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Jump_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Delay_Slot' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Data_Address' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Data_Access' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Data_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Data_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Data_Write_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Data_Byte_Enable' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_DCache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_DCache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_DCache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_DCache_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_ICache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_ICache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_ICache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_OF_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_EX_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_MEM_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'Trace_Jump_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL0_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL0_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL0_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL0_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL0_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL0_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL1_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL1_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL1_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL1_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL1_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL1_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL2_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL2_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL2_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL2_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL2_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL2_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL3_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL3_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL3_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL3_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL3_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL3_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL4_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL4_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL4_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL4_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL4_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL4_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL5_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL5_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL5_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL5_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL5_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL5_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL6_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL6_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL6_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL6_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL6_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL6_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL7_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL7_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL7_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL7_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL7_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL7_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL8_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL8_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL8_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL8_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL8_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL8_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL9_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL9_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL9_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL9_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL9_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL9_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL10_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL10_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL10_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL10_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL10_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL10_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL11_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL11_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL11_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL11_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL11_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL11_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL12_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL12_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL12_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL12_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL12_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL12_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL13_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL13_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL13_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL13_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL13_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL13_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL14_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL14_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL14_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL14_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL14_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL14_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL15_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL15_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL15_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL15_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL15_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'FSL15_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M0_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M0_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M0_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S0_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M1_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M1_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M1_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S1_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M2_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M2_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M2_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S2_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M3_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M3_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M3_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S3_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M4_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M4_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M4_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S4_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M5_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M5_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M5_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S5_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M6_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M6_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M6_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S6_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M7_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M7_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M7_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S7_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M8_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M8_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M8_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S8_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M9_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M9_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M9_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S9_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M10_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M10_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M10_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S10_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M11_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M11_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M11_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S11_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M12_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M12_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M12_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S12_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M13_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M13_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M13_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S13_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M14_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M14_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M14_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S14_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M15_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M15_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'M15_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'S15_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4012: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'MPLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_dcrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_dcrDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SaddrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SMRdErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SMWrErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SMBusy' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SrdBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SrdComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SrdDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SrdDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SrdWdAddr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_Srearbitrate' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_Sssize' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_Swait' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SwrBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SwrComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'PLB_SwrDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4608: Unconnected output port 'Bus_Error_Det' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'Interrupt' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4767: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'Interrupt' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4851: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4953: Unconnected output port 'IP2INTC_Irpt' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4953: Unconnected output port 'GPIO_IO_O' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4953: Unconnected output port 'GPIO_IO_T' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4953: Unconnected output port 'GPIO2_IO_O' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 4953: Unconnected output port 'GPIO2_IO_T' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5006: Unconnected output port 'IP2INTC_Irpt' of component 'character_lcd_2x16_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5006: Unconnected output port 'GPIO_IO_T' of component 'character_lcd_2x16_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5006: Unconnected output port 'GPIO2_IO_O' of component 'character_lcd_2x16_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5006: Unconnected output port 'GPIO2_IO_T' of component 'character_lcd_2x16_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL0_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL0_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL0_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL0_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL0_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL0_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL0_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL0_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM0_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM0_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM0_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC0_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC0_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC0_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC0_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC0_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB0_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL1_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL1_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL1_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL1_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL1_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL1_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL1_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL1_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM1_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM1_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM1_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC1_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC1_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC1_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC1_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC1_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB1_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL2_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL2_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL2_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL2_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL2_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL2_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL2_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL2_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM2_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM2_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM2_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC2_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC2_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC2_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC2_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC2_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB2_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL3_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL3_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL3_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL3_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL3_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL3_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL3_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL3_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM3_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM3_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM3_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC3_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC3_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC3_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC3_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC3_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB3_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL4_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL4_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL4_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL4_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL4_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL4_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL4_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL4_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM4_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM4_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM4_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC4_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC4_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC4_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC4_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC4_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB4_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL5_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL5_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL5_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL5_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL5_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL5_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL5_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL5_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM5_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM5_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM5_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC5_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC5_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC5_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC5_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC5_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB5_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL6_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL6_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL6_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL6_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL6_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL6_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL6_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL6_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM6_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM6_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM6_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC6_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC6_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC6_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC6_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC6_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB6_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL7_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL7_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL7_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL7_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL7_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL7_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL7_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'FSL7_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM7_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM7_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PIM7_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC7_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC7_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC7_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC7_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC7_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MCB7_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_ECC_Intr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_DCM_PSEN' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDRAM_Clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDRAM_CE' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDRAM_CS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDRAM_RAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDRAM_CAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDRAM_WE_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDRAM_BankAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDRAM_Addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'SDRAM_DQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'SDRAM_DM' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_Clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_Clk_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_CE' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_CS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_ODT' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_RAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_CAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_WE_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_BankAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_Addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'DDR2_DQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_DM' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'DDR2_DQS' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'DDR2_DQS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR2_DQS_Div_O' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_Clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_Clk_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_CE' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_CS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_ODT' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_RAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_CAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_WE_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_BankAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_Addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'DDR3_DQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_DM' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'DDR3_Reset_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'DDR3_DQS' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'DDR3_DQS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_ba' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_ras_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_cas_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_we_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_cke' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_clk_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'mcbx_dram_dq' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'mcbx_dram_dqs' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'mcbx_dram_dqs_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'mcbx_dram_udqs' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'mcbx_dram_udqs_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_udm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_ldm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_odt' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected output port 'selfrefresh_mode' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'rzq' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 5059: Unconnected inout port 'zio' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6839: Unconnected output port 'IP2INTC_Irpt' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6839: Unconnected output port 'GPIO_IO_O' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6839: Unconnected output port 'GPIO_IO_T' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6839: Unconnected output port 'GPIO2_IO_O' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6839: Unconnected output port 'GPIO2_IO_T' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6892: Unconnected output port 'PHY_rst_n' of component 'ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6892: Unconnected output port 'IP2INTC_Irpt' of component 'ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH0_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH0_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH0_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH0_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH1_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH1_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH1_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH1_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH2_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH2_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH2_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH2_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH3_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH3_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH3_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'MCH3_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'Mem_RPN' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'Mem_QWEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'Mem_BEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'Mem_CE' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'Mem_ADV_LDN' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'Mem_LBON' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'Mem_CKEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 6953: Unconnected output port 'Mem_RNW' of component 'flash_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7047: Unconnected output port 'IP2INTC_Irpt' of component 'leds_1bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7047: Unconnected output port 'GPIO_IO_T' of component 'leds_1bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7047: Unconnected output port 'GPIO2_IO_O' of component 'leds_1bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7047: Unconnected output port 'GPIO2_IO_T' of component 'leds_1bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7100: Unconnected output port 'IP2INTC_Irpt' of component 'leds_6bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7100: Unconnected output port 'GPIO_IO_T' of component 'leds_6bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7100: Unconnected output port 'GPIO2_IO_O' of component 'leds_6bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7100: Unconnected output port 'GPIO2_IO_T' of component 'leds_6bit_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7153: Unconnected output port 'Interrupt' of component 'rs232_dce_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7202: Unconnected output port 'Interrupt' of component 'rs232_dte_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7251: Unconnected output port 'IP2INTC_Irpt' of component 'rotary_encoder_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7251: Unconnected output port 'GPIO_IO_O' of component 'rotary_encoder_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7251: Unconnected output port 'GPIO_IO_T' of component 'rotary_encoder_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7251: Unconnected output port 'GPIO2_IO_O' of component 'rotary_encoder_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7251: Unconnected output port 'GPIO2_IO_T' of component 'rotary_encoder_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7304: Unconnected output port 'GenerateOut0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7304: Unconnected output port 'GenerateOut1' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7304: Unconnected output port 'PWM0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7304: Unconnected output port 'Interrupt' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT3' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT4' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT5' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'CLKFBOUT' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7357: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Interrupt' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'S_AXI_AWREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'S_AXI_WREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'S_AXI_BRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'S_AXI_BVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'S_AXI_ARREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'S_AXI_RDATA' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'S_AXI_RRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'S_AXI_RVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Clk_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_TDI_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Reg_En_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Capture_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Shift_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Update_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Rst_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Clk_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_TDI_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Reg_En_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Capture_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Shift_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Update_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Rst_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Clk_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_TDI_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Reg_En_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Capture_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Shift_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Update_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Rst_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Clk_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_TDI_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Reg_En_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Capture_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Shift_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Update_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Rst_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Clk_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_TDI_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Reg_En_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Capture_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Shift_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Update_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Rst_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Clk_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_TDI_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Reg_En_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Capture_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Shift_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Update_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Rst_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Clk_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_TDI_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Reg_En_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Capture_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Shift_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Update_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Dbg_Rst_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'bscan_tdi' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'bscan_reset' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'bscan_shift' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'bscan_update' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'bscan_capture' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'bscan_sel1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'bscan_drck1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Ext_JTAG_DRCK' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Ext_JTAG_RESET' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Ext_JTAG_SEL' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Ext_JTAG_SHIFT' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Ext_JTAG_UPDATE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7386: Unconnected output port 'Ext_JTAG_TDI' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7535: Unconnected output port 'RstcPPCresetcore_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7535: Unconnected output port 'RstcPPCresetchip_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7535: Unconnected output port 'RstcPPCresetsys_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7535: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7535: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7535: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7535: Unconnected output port 'Interconnect_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7535: Unconnected output port 'Peripheral_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:2211 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7659: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7675: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd" line 7723: Instantiating black box module <IOBUF>.
Entity <Project5> analyzed. Unit <Project5> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Project5>.
    Related source file is "C:/Users/wputn1/Desktop/Project6/hdl/Project5.vhd".
WARNING:Xst:646 - Signal <pgassign9<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Project5> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/buttons_3bit_wrapper.ngc>.
Reading core <../implementation/character_lcd_2x16_wrapper.ngc>.
Reading core <../implementation/ddr_sdram_wrapper.ngc>.
Reading core <../implementation/dip_switches_4bit_wrapper.ngc>.
Reading core <../implementation/ethernet_mac_wrapper.ngc>.
Reading core <../implementation/flash_wrapper.ngc>.
Reading core <../implementation/leds_1bit_wrapper.ngc>.
Reading core <../implementation/leds_6bit_wrapper.ngc>.
Reading core <../implementation/rs232_dce_wrapper.ngc>.
Reading core <../implementation/rs232_dte_wrapper.ngc>.
Reading core <../implementation/rotary_encoder_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/graphics_ip_0_wrapper.ngc>.
Reading core <../implementation/controller_0_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <buttons_3bit_wrapper> for timing and area information for instance <Buttons_3Bit>.
Loading core <character_lcd_2x16_wrapper> for timing and area information for instance <Character_LCD_2x16>.
Loading core <ddr_sdram_wrapper> for timing and area information for instance <DDR_SDRAM>.
Loading core <dip_switches_4bit_wrapper> for timing and area information for instance <DIP_Switches_4Bit>.
Loading core <ethernet_mac_wrapper> for timing and area information for instance <Ethernet_MAC>.
Loading core <flash_wrapper> for timing and area information for instance <FLASH>.
Loading core <leds_1bit_wrapper> for timing and area information for instance <LEDs_1Bit>.
Loading core <leds_6bit_wrapper> for timing and area information for instance <LEDs_6Bit>.
Loading core <rs232_dce_wrapper> for timing and area information for instance <RS232_DCE>.
Loading core <rs232_dte_wrapper> for timing and area information for instance <RS232_DTE>.
Loading core <rotary_encoder_wrapper> for timing and area information for instance <Rotary_Encoder>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <graphics_ip_0_wrapper> for timing and area information for instance <graphics_ip_0>.
Loading core <controller_0_wrapper> for timing and area information for instance <controller_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Project5> ...

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:387 - The KEEP property attached to the net <graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<0>_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<1>_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<2>_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<0>> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<1>> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<2>> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<3>> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 17 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[14].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[13].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3> in Unit <DDR_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_10> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2> in Unit <DDR_SDRAM> is equivalent to the following 11 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_11> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1> in Unit <DDR_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_9> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0> in Unit <DDR_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_11>
   <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_12> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_13> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/Rst_tocore_5> in Unit <DDR_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR_SDRAM/Rst_tocore_4> <DDR_SDRAM/Rst_tocore_1> <DDR_SDRAM/Rst_tocore_0> <DDR_SDRAM/Rst_topim_0> <DDR_SDRAM/Rst_tocore_tmp> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> in Unit <Ethernet_MAC> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_1> in Unit <graphics_ip_0> is equivalent to the following FF/Latch : <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_1_1> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/slv_reg0_31> in Unit <graphics_ip_0> is equivalent to the following 7 FFs/Latches : <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_1> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_2> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_3> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_4> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_5> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_6> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_7> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_1> in Unit <graphics_ip_0> is equivalent to the following FF/Latch : <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_1_1> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_2> in Unit <graphics_ip_0> is equivalent to the following FF/Latch : <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_2_1> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_3> in Unit <graphics_ip_0> is equivalent to the following FF/Latch : <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_3_1> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/slv_reg0_28> in Unit <graphics_ip_0> is equivalent to the following 7 FFs/Latches : <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_1> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_2> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_3> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_4> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_5> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_6> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_7> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/slv_reg0_29> in Unit <graphics_ip_0> is equivalent to the following 7 FFs/Latches : <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_1> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_2> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_3> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_4> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_5> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_6> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_7> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/slv_reg0_30> in Unit <graphics_ip_0> is equivalent to the following 7 FFs/Latches : <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_1> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_2> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_3> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_4> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_5> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_6> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_7> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 17 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[14].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[13].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3> in Unit <DDR_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_10> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2> in Unit <DDR_SDRAM> is equivalent to the following 11 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_11> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1> in Unit <DDR_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_9> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0> in Unit <DDR_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_11>
   <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_12> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_13> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/Rst_tocore_5> in Unit <DDR_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR_SDRAM/Rst_tocore_4> <DDR_SDRAM/Rst_tocore_1> <DDR_SDRAM/Rst_tocore_0> <DDR_SDRAM/Rst_topim_0> <DDR_SDRAM/Rst_tocore_tmp> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> in Unit <Ethernet_MAC> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/slv_reg0_30> in Unit <graphics_ip_0> is equivalent to the following 7 FFs/Latches : <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_1> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_2> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_3> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_4> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_5> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_6> <graphics_ip_0/USER_LOGIC_I/slv_reg0_30_7> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_1> in Unit <graphics_ip_0> is equivalent to the following FF/Latch : <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_1_1> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_2> in Unit <graphics_ip_0> is equivalent to the following FF/Latch : <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_2_1> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_3> in Unit <graphics_ip_0> is equivalent to the following FF/Latch : <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_3_1> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/slv_reg0_31> in Unit <graphics_ip_0> is equivalent to the following 7 FFs/Latches : <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_1> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_2> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_3> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_4> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_5> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_6> <graphics_ip_0/USER_LOGIC_I/slv_reg0_31_7> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/slv_reg0_28> in Unit <graphics_ip_0> is equivalent to the following 7 FFs/Latches : <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_1> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_2> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_3> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_4> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_5> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_6> <graphics_ip_0/USER_LOGIC_I/slv_reg0_28_7> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/slv_reg0_29> in Unit <graphics_ip_0> is equivalent to the following 7 FFs/Latches : <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_1> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_2> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_3> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_4> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_5> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_6> <graphics_ip_0/USER_LOGIC_I/slv_reg0_29_7> 
INFO:Xst:2260 - The FF/Latch <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_1> in Unit <graphics_ip_0> is equivalent to the following FF/Latch : <graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/Project5.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 137

Cell Usage :
# BELS                             : 9684
#      BUF                         : 8
#      GND                         : 28
#      INV                         : 146
#      LUT1                        : 133
#      LUT2                        : 974
#      LUT2_D                      : 18
#      LUT2_L                      : 22
#      LUT3                        : 2257
#      LUT3_D                      : 77
#      LUT3_L                      : 49
#      LUT4                        : 3049
#      LUT4_D                      : 88
#      LUT4_L                      : 73
#      MULT_AND                    : 97
#      MUXCY                       : 622
#      MUXCY_L                     : 250
#      MUXF5                       : 886
#      MUXF6                       : 207
#      MUXF7                       : 98
#      MUXF8                       : 49
#      VCC                         : 21
#      XORCY                       : 532
# FlipFlops/Latches                : 5611
#      FD                          : 680
#      FD_1                        : 10
#      FDC                         : 112
#      FDC_1                       : 5
#      FDCE                        : 116
#      FDE                         : 292
#      FDE_1                       : 8
#      FDP                         : 28
#      FDPE                        : 10
#      FDR                         : 2043
#      FDR_1                       : 17
#      FDRE                        : 1615
#      FDRE_1                      : 1
#      FDRS                        : 121
#      FDRS_1                      : 2
#      FDRSE                       : 151
#      FDS                         : 210
#      FDS_1                       : 4
#      FDSE                        : 155
#      LD                          : 10
#      ODDR2                       : 21
# RAMS                             : 1449
#      RAM16X1D                    : 1434
#      RAM16X1S                    : 4
#      RAMB16_S18_S36              : 4
#      RAMB16_S36                  : 1
#      RAMB16_S4_S36               : 2
#      RAMB16_S9_S9                : 4
# Shift Registers                  : 218
#      SRL16                       : 44
#      SRL16E                      : 166
#      SRLC16E                     : 8
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 154
#      IBUF                        : 40
#      IBUFG                       : 1
#      IOBUF                       : 11
#      OBUF                        : 85
#      OBUFDS                      : 1
#      OBUFT                       : 16
# DCMs                             : 2
#      DCM_SP                      : 2
# MULTs                            : 4
#      MULT18X18SIO                : 4
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                     5117  out of  14752    34%  
 Number of Slice Flip Flops:           5584  out of  29504    18%  
 Number of 4 input LUTs:               9976  out of  29504    33%  
    Number used as logic:              6886
    Number used as Shift registers:     218
    Number used as RAMs:               2872
 Number of IOs:                         137
 Number of bonded IOBs:                 137  out of    250    54%  
    IOB Flip Flops:                      27
 Number of BRAMs:                        11  out of     36    30%  
 Number of MULT18X18SIOs:                 4  out of     36    11%  
 Number of GCLKs:                         7  out of     24    29%  
 Number of DCMs:                          2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                        | Clock buffer(FF name)                                                                                                                   | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                            | clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST:CLK0                                                                                  | 5737  |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                  | BUFG                                                                                                                                    | 208   |
mdm_0/bscan_update1                                                                                                                                                                                                                 | BUFG                                                                                                                                    | 41    |
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                            | clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST:CLK2X+clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLK0                          | 900   |
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                            | clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST:CLK2X+clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLK90                         | 244   |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff)  | 13    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1)| 13    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff)  | 13    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1)| 13    |
fpga_0_Ethernet_MAC_PHY_tx_clk_pin                                                                                                                                                                                                  | IBUF                                                                                                                                    | 46    |
fpga_0_Ethernet_MAC_PHY_rx_clk_pin                                                                                                                                                                                                  | IBUF                                                                                                                                    | 47    |
controller_0/controller_0/USER_LOGIC_I/cont/NESlatch_or0000(controller_0/controller_0/USER_LOGIC_I/cont/NESlatch_or0000_wg_cy<4>:O)                                                                                                 | NONE(*)(controller_0/controller_0/USER_LOGIC_I/cont/NESclk)                                                                             | 2     |
controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd1                                                                                                                                                                       | NONE(controller_0/controller_0/USER_LOGIC_I/cont/shift_7)                                                                               | 1     |
controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd3                                                                                                                                                                       | NONE(controller_0/controller_0/USER_LOGIC_I/cont/shift_6)                                                                               | 1     |
controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd5                                                                                                                                                                       | NONE(controller_0/controller_0/USER_LOGIC_I/cont/shift_5)                                                                               | 1     |
controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd7                                                                                                                                                                       | NONE(controller_0/controller_0/USER_LOGIC_I/cont/shift_4)                                                                               | 1     |
controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd9                                                                                                                                                                       | NONE(controller_0/controller_0/USER_LOGIC_I/cont/shift_3)                                                                               | 1     |
controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd11                                                                                                                                                                      | NONE(controller_0/controller_0/USER_LOGIC_I/cont/shift_2)                                                                               | 1     |
controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd13                                                                                                                                                                      | NONE(controller_0/controller_0/USER_LOGIC_I/cont/shift_1)                                                                               | 1     |
controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd15                                                                                                                                                                      | NONE(controller_0/controller_0/USER_LOGIC_I/cont/shift_0)                                                                               | 1     |
controller_0/controller_0/USER_LOGIC_I/cont/sig<5>                                                                                                                                                                                  | NONE(controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd17)                                                                    | 17    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                                | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_plb/SPLB_Rst<13>(mb_plb/mb_plb/GEN_SPLB_RST[13].I_SPLB_RST:Q)                                                                                                                                                                                                                                                               | NONE(graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0)                                                                                                                 | 30    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                                                                                                              | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                     | 23    |
mb_plb/SPLB_Rst<14>(mb_plb/mb_plb/GEN_SPLB_RST[14].I_SPLB_RST:Q)                                                                                                                                                                                                                                                               | NONE(controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd1)                                                                                                            | 17    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg:Q)                                                                                                                           | NONE(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_rd_addr[0].fifo0_rd_addr_inst/gen_addr[0].u_addr_bit)                                | 16    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/sys_rst_reg(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/sys_rst_reg:Q)                                                                                                                                             | NONE(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit)                                  | 16    |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<1>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)          | 16    |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<0>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)         | 16    |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<1>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)          | 16    |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<0>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)         | 16    |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<1>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i) | 14    |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<1>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i) | 14    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                                                                                                                      | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                  | 12    |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<2>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)| 11    |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<2>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)| 11    |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<0>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_0)            | 6     |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<0>(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0:Q)| NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_0)            | 6     |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                                                                                                              | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                                                                | 4     |
fpga_0_rst_1_sys_rst_pin                                                                                                                                                                                                                                                                                                       | IBUF                                                                                                                                                                           | 4     |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0)            | 3     |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0)            | 3     |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0)            | 2     |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/fifo_reset(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/fifo_reset1:O)                                                                                                                                                                                                              | NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg)            | 2     |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0)            | 2     |
Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txComboBusFifoRst(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txComboBusFifoRst1:O)                                                                                                                                                                                                | NONE(Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg)            | 2     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_Rst(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_Rst:Q)                                                                                                                                                             | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/command_reg_0)                                                                                            | 2     |
mdm_0/bscan_update1(mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:UPDATE)                                                                                                                                                                                                                                                          | BUFG(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/running_clock)                                                                                            | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                                                                                                              | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                           | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                                                                                                                       | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                             | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/continue_from_brk(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/continue_from_brk:Q)                                                                                                                                                         | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/continue_from_brk_TClk)                                                                                   | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_cmd(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_cmd1:O)                                                                                                                                                              | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk)                                                                                          | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/normal_stop_cmd(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/normal_stop_cmd1:O)                                                                                                                                                            | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/normal_stop_TClk)                                                                                         | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/start_single_step(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/start_single_step:Q)                                                                                                                                                         | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/single_Step_TClk)                                                                                         | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 21.126ns (Maximum Frequency: 47.334MHz)
   Minimum input arrival time before clock: 11.423ns
   Maximum output required time after clock: 11.543ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 21.126ns (frequency: 47.334MHz)
  Total number of paths / destination ports: 1988201 / 26966
-------------------------------------------------------------------------
Delay:               21.126ns (Levels of Logic = 19)
  Source:            graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_4 (FF)
  Destination:       graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0 (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_4 to graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg_4 (graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/v_count_reg<4>)
     MULT18X18SIO:A0->P0    1   3.657   0.499  graphics_ip_0/USER_LOGIC_I/ourIP/Mmult_mapindex_mult0000 (graphics_ip_0/USER_LOGIC_I/ourIP/mapindex_mult0000<0>)
     LUT2:I1->O            1   0.704   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_lut<0> (graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_lut<0>)
     MUXCY:S->O            1   0.464   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<0> (graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<1> (graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<2> (graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_cy<2>)
     XORCY:CI->O         375   0.804   1.371  graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3> (graphics_ip_0/USER_LOGIC_I/ourIP/mapindex<3>)
     BUF:I->O            376   0.704   1.371  graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>_1 (graphics_ip_0/USER_LOGIC_I/ourIP/Madd_mapindex_add0000_Madd_xor<3>_1)
     RAM16X1D:DPRA3->DPO    1   0.704   0.455  graphics_ip_0/USER_LOGIC_I/ourIP/Mram_ramF206 (graphics_ip_0/USER_LOGIC_I/ourIP/N1463)
     LUT3:I2->O            1   0.704   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_11 (graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_11)
     MUXF5:I1->O           1   0.321   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_10_f5 (graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_10_f5)
     MUXF6:I1->O           1   0.521   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_9_f6 (graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_9_f6)
     MUXF7:I1->O           1   0.521   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_8_f7 (graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_8_f7)
     MUXF8:I1->O           1   0.521   0.499  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_7_f8 (graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_7_f8)
     LUT3:I1->O            1   0.704   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_4 (graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_4)
     MUXF5:I0->O          16   0.321   1.034  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX8_2_f5 (graphics_ip_0/USER_LOGIC_I/ourIP/pixdatF_varindex0000<2>)
     MUXF8:S->O            1   0.850   0.499  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX16_6_f8 (graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX16_6_f8)
     LUT3:I1->O            1   0.704   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX16_2_f5_G (N41)
     MUXF5:I1->O           3   0.321   0.566  graphics_ip_0/USER_LOGIC_I/ourIP/inst_LPM_MUX16_2_f5 (graphics_ip_0/USER_LOGIC_I/ourIP/_varindex0000<0>)
     LUT3:I2->O            1   0.704   0.000  graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_mux0001<3>1 (graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_mux0001<3>)
     FDC:D                     0.308          graphics_ip_0/USER_LOGIC_I/ourIP/rgb_reg_2
    ----------------------------------------
    Total                     21.126ns (14.246ns logic, 6.880ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 12.228ns (frequency: 81.780MHz)
  Total number of paths / destination ports: 311 / 251
-------------------------------------------------------------------------
Delay:               6.114ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.591   0.499  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.704   0.424  JTAG_CONTROL_I/shifting_Data_SW0 (N34)
     LUT4:I3->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Shift_inv1_INV_0 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      6.114ns (3.614ns logic, 2.500ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 15.800ns (frequency: 63.291MHz)
  Total number of paths / destination ports: 313 / 49
-------------------------------------------------------------------------
Delay:               7.900ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.704   0.622  JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.704   0.762  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/N6)
     LUT3:I0->O            2   0.704   0.622  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/N25)
     LUT3:I0->O            8   0.704   0.757  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En_cmp_eq00001 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.555          microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk
    ----------------------------------------
    Total                      7.900ns (3.962ns logic, 3.938ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Clock period: 6.620ns (frequency: 151.057MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.310ns (Levels of Logic = 1)
  Source:            DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit (FF)
  Source Clock:      DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> falling

  Data Path: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.499  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<1>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                      3.310ns (1.850ns logic, 1.460ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Clock period: 6.842ns (frequency: 146.156MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.421ns (Levels of Logic = 1)
  Source:            DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit (FF)
  Source Clock:      DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> falling
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.610  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                      3.421ns (1.850ns logic, 1.571ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Clock period: 6.620ns (frequency: 151.057MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.310ns (Levels of Logic = 1)
  Source:            DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit (FF)
  Source Clock:      DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> falling

  Data Path: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.499  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<0>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                      3.310ns (1.850ns logic, 1.460ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Clock period: 6.842ns (frequency: 146.156MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.421ns (Levels of Logic = 1)
  Source:            DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit (FF)
  Source Clock:      DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> falling
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.610  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                      3.421ns (1.850ns logic, 1.571ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Ethernet_MAC_PHY_tx_clk_pin'
  Clock period: 4.894ns (frequency: 204.332MHz)
  Total number of paths / destination ports: 139 / 52
-------------------------------------------------------------------------
Delay:               2.447ns (Levels of Logic = 1)
  Source:            Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:       Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.TEN_FF (FF)
  Source Clock:      fpga_0_Ethernet_MAC_PHY_tx_clk_pin falling
  Destination Clock: fpga_0_Ethernet_MAC_PHY_tx_clk_pin rising

  Data Path: Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i to Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i (Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i)
     LUT2:I0->O            1   0.704   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/TX/Phy_tx_en1 (Ethernet_MAC/phy_tx_en_i)
     FDRE:D                    0.308          Ethernet_MAC/IOFFS_GEN2.TEN_FF
    ----------------------------------------
    Total                      2.447ns (1.603ns logic, 0.844ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Ethernet_MAC_PHY_rx_clk_pin'
  Clock period: 4.105ns (frequency: 243.605MHz)
  Total number of paths / destination ports: 124 / 77
-------------------------------------------------------------------------
Delay:               4.105ns (Levels of Logic = 3)
  Source:            Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/count_3 (FF)
  Destination:       Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      fpga_0_Ethernet_MAC_PHY_rx_clk_pin falling
  Destination Clock: fpga_0_Ethernet_MAC_PHY_rx_clk_pin falling

  Data Path: Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/count_3 to Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.535  U0/grf.rf/gl0.wr/wpntr/count_3 (U0/grf.rf/gl0.wr/wpntr/count<3>)
     LUT4:I3->O            1   0.704   0.455  U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000121 (U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000121)
     LUT3_L:I2->LO         1   0.704   0.104  U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000122 (U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000122)
     LUT4:I3->O            2   0.704   0.000  U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000148 (U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000)
     FDC:D                     0.308          U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i
    ----------------------------------------
    Total                      4.105ns (3.011ns logic, 1.094ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/sig<5>'
  Clock period: 1.430ns (frequency: 699.301MHz)
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Delay:               1.430ns (Levels of Logic = 0)
  Source:            controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd1 (FF)
  Destination:       controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd17 (FF)
  Source Clock:      controller_0/controller_0/USER_LOGIC_I/cont/sig<5> rising
  Destination Clock: controller_0/controller_0/USER_LOGIC_I/cont/sig<5> rising

  Data Path: controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd1 to controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd1 (controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd1)
     FDP:D                     0.308          controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd17
    ----------------------------------------
    Total                      1.430ns (0.899ns logic, 0.531ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 122 / 98
-------------------------------------------------------------------------
Offset:              4.704ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT to microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    5   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Shift_inv1_INV_0 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      4.704ns (3.127ns logic, 1.577ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.164ns (Levels of Logic = 3)
  Source:            fpga_0_Ethernet_MAC_PHY_tx_clk_pin (PAD)
  Destination:       Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/tx_clk_reg_d1 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: fpga_0_Ethernet_MAC_PHY_tx_clk_pin to Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/tx_clk_reg_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.669  fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF (fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF)
     begin scope: 'Ethernet_MAC'
     INV:I->O             42   0.704   1.265  Ethernet_MAC/phy_tx_clk_i1_INV_0 (Ethernet_MAC/phy_tx_clk_i)
     FDR:D                     0.308          Ethernet_MAC/XEMAC_I/EMAC_I/tx_clk_reg_d1
    ----------------------------------------
    Total                      4.164ns (2.230ns logic, 1.934ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              11.423ns (Levels of Logic = 9)
  Source:            fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin (PAD)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit (FF)
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR_SDRAM'
     IBUF:I->O             6   1.218   0.673  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.704   0.424  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.704   0.844  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                     11.423ns (6.701ns logic, 4.722ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              11.260ns (Levels of Logic = 9)
  Source:            fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin (PAD)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising

  Data Path: fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR_SDRAM'
     IBUF:I->O             6   1.218   0.673  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.704   0.424  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.704   0.844  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.392          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_bit
    ----------------------------------------
    Total                     11.260ns (6.538ns logic, 4.722ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              11.423ns (Levels of Logic = 9)
  Source:            fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin (PAD)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit (FF)
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR_SDRAM'
     IBUF:I->O             6   1.218   0.673  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.704   0.424  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.704   0.844  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                     11.423ns (6.701ns logic, 4.722ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              11.260ns (Levels of Logic = 9)
  Source:            fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin (PAD)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising

  Data Path: fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR_SDRAM'
     IBUF:I->O             6   1.218   0.673  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.704   0.424  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.704   0.844  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.392          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_bit
    ----------------------------------------
    Total                     11.260ns (6.538ns logic, 4.722ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Ethernet_MAC_PHY_rx_clk_pin'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 2)
  Source:            fpga_0_Ethernet_MAC_PHY_dv_pin (PAD)
  Destination:       Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.DVD_FF (FF)
  Destination Clock: fpga_0_Ethernet_MAC_PHY_rx_clk_pin rising

  Data Path: fpga_0_Ethernet_MAC_PHY_dv_pin to Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.DVD_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  fpga_0_Ethernet_MAC_PHY_dv_pin_IBUF (fpga_0_Ethernet_MAC_PHY_dv_pin_IBUF)
     begin scope: 'Ethernet_MAC'
     FDRE:D                    0.308          Ethernet_MAC/IOFFS_GEN2.DVD_FF
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.085ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0 (FF)
  Destination Clock: mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SEL2    2   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.704   0.743  Ext_JTAG_SEL11 (N2)
     LUT3:I2->O            8   0.704   0.757  Old_MDM_SEL1 (Old_MDM_SEL)
     FDE_1:CE                  0.555          JTAG_CONTROL_I/command_7
    ----------------------------------------
    Total                      4.085ns (2.585ns logic, 1.500ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 2)
  Source:            controller_0_NESdatIn_pin (PAD)
  Destination:       controller_0/controller_0/USER_LOGIC_I/cont/shift_7 (LATCH)
  Destination Clock: controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd1 falling

  Data Path: controller_0_NESdatIn_pin to controller_0/controller_0/USER_LOGIC_I/cont/shift_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  controller_0_NESdatIn_pin_IBUF (controller_0_NESdatIn_pin_IBUF)
     begin scope: 'controller_0'
     LD:D                      0.308          controller_0/USER_LOGIC_I/cont/shift_7
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 2)
  Source:            controller_0_NESdatIn_pin (PAD)
  Destination:       controller_0/controller_0/USER_LOGIC_I/cont/shift_6 (LATCH)
  Destination Clock: controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd3 falling

  Data Path: controller_0_NESdatIn_pin to controller_0/controller_0/USER_LOGIC_I/cont/shift_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  controller_0_NESdatIn_pin_IBUF (controller_0_NESdatIn_pin_IBUF)
     begin scope: 'controller_0'
     LD:D                      0.308          controller_0/USER_LOGIC_I/cont/shift_6
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd5'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 2)
  Source:            controller_0_NESdatIn_pin (PAD)
  Destination:       controller_0/controller_0/USER_LOGIC_I/cont/shift_5 (LATCH)
  Destination Clock: controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd5 falling

  Data Path: controller_0_NESdatIn_pin to controller_0/controller_0/USER_LOGIC_I/cont/shift_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  controller_0_NESdatIn_pin_IBUF (controller_0_NESdatIn_pin_IBUF)
     begin scope: 'controller_0'
     LD:D                      0.308          controller_0/USER_LOGIC_I/cont/shift_5
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 2)
  Source:            controller_0_NESdatIn_pin (PAD)
  Destination:       controller_0/controller_0/USER_LOGIC_I/cont/shift_4 (LATCH)
  Destination Clock: controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd7 falling

  Data Path: controller_0_NESdatIn_pin to controller_0/controller_0/USER_LOGIC_I/cont/shift_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  controller_0_NESdatIn_pin_IBUF (controller_0_NESdatIn_pin_IBUF)
     begin scope: 'controller_0'
     LD:D                      0.308          controller_0/USER_LOGIC_I/cont/shift_4
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd9'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 2)
  Source:            controller_0_NESdatIn_pin (PAD)
  Destination:       controller_0/controller_0/USER_LOGIC_I/cont/shift_3 (LATCH)
  Destination Clock: controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd9 falling

  Data Path: controller_0_NESdatIn_pin to controller_0/controller_0/USER_LOGIC_I/cont/shift_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  controller_0_NESdatIn_pin_IBUF (controller_0_NESdatIn_pin_IBUF)
     begin scope: 'controller_0'
     LD:D                      0.308          controller_0/USER_LOGIC_I/cont/shift_3
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 2)
  Source:            controller_0_NESdatIn_pin (PAD)
  Destination:       controller_0/controller_0/USER_LOGIC_I/cont/shift_2 (LATCH)
  Destination Clock: controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd11 falling

  Data Path: controller_0_NESdatIn_pin to controller_0/controller_0/USER_LOGIC_I/cont/shift_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  controller_0_NESdatIn_pin_IBUF (controller_0_NESdatIn_pin_IBUF)
     begin scope: 'controller_0'
     LD:D                      0.308          controller_0/USER_LOGIC_I/cont/shift_2
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd13'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 2)
  Source:            controller_0_NESdatIn_pin (PAD)
  Destination:       controller_0/controller_0/USER_LOGIC_I/cont/shift_1 (LATCH)
  Destination Clock: controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd13 falling

  Data Path: controller_0_NESdatIn_pin to controller_0/controller_0/USER_LOGIC_I/cont/shift_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  controller_0_NESdatIn_pin_IBUF (controller_0_NESdatIn_pin_IBUF)
     begin scope: 'controller_0'
     LD:D                      0.308          controller_0/USER_LOGIC_I/cont/shift_1
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 2)
  Source:            controller_0_NESdatIn_pin (PAD)
  Destination:       controller_0/controller_0/USER_LOGIC_I/cont/shift_0 (LATCH)
  Destination Clock: controller_0/controller_0/USER_LOGIC_I/cont/stateNow_FSM_FFd15 falling

  Data Path: controller_0_NESdatIn_pin to controller_0/controller_0/USER_LOGIC_I/cont/shift_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  controller_0_NESdatIn_pin_IBUF (controller_0_NESdatIn_pin_IBUF)
     begin scope: 'controller_0'
     LD:D                      0.308          controller_0/USER_LOGIC_I/cont/shift_0
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 131 / 97
-------------------------------------------------------------------------
Offset:              7.205ns (Levels of Logic = 4)
  Source:            graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_9 (FF)
  Destination:       graphics_ip_0_pixToDisp_pin<2> (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising

  Data Path: graphics_ip_0/graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_9 to graphics_ip_0_pixToDisp_pin<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg_9 (graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/h_count_reg<9>)
     LUT3:I0->O            3   0.704   0.706  graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/video_on_and00008 (graphics_ip_0/USER_LOGIC_I/ourIP/vga_unit/video_on_and00008)
     LUT4:I0->O            1   0.704   0.420  graphics_ip_0/USER_LOGIC_I/ourIP/rgb<2>1 (pixToDisp<2>)
     end scope: 'graphics_ip_0'
     OBUF:I->O                 3.272          graphics_ip_0_pixToDisp_pin_2_OBUF (graphics_ip_0_pixToDisp_pin<2>)
    ----------------------------------------
    Total                      7.205ns (5.271ns logic, 1.934ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Ethernet_MAC_PHY_tx_clk_pin'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 2)
  Source:            Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.TEN_FF (FF)
  Destination:       fpga_0_Ethernet_MAC_PHY_tx_en_pin (PAD)
  Source Clock:      fpga_0_Ethernet_MAC_PHY_tx_clk_pin rising

  Data Path: Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.TEN_FF to fpga_0_Ethernet_MAC_PHY_tx_en_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  Ethernet_MAC/IOFFS_GEN2.TEN_FF (PHY_tx_en)
     end scope: 'Ethernet_MAC'
     OBUF:I->O                 3.272          fpga_0_Ethernet_MAC_PHY_tx_en_pin_OBUF (fpga_0_Ethernet_MAC_PHY_tx_en_pin)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'controller_0/controller_0/USER_LOGIC_I/cont/NESlatch_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 2)
  Source:            controller_0/controller_0/USER_LOGIC_I/cont/NESclk (LATCH)
  Destination:       controller_0_NESclk_pin (PAD)
  Source Clock:      controller_0/controller_0/USER_LOGIC_I/cont/NESlatch_or0000 falling

  Data Path: controller_0/controller_0/USER_LOGIC_I/cont/NESclk to controller_0_NESclk_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  controller_0/USER_LOGIC_I/cont/NESclk (NESclk)
     end scope: 'controller_0'
     OBUF:I->O                 3.272          controller_0_NESclk_pin_OBUF (controller_0_NESclk_pin)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 126 / 1
-------------------------------------------------------------------------
Offset:              11.543ns (Levels of Logic = 10)
  Source:            microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I to mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.706   0.499  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/tdo_config_word1<4>)
     LUT3:I1->O            1   0.704   0.455  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO23 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO23)
     LUT4:I2->O            1   0.704   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO73_F (N331)
     MUXF5:I0->O           1   0.321   0.499  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO73 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO73)
     LUT4:I1->O            1   0.704   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW01 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW0)
     MUXF5:I1->O           1   0.321   0.424  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW0_f5 (N247)
     LUT4:I3->O            1   0.704   0.499  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                     11.543ns (8.572ns logic, 2.971ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 56 / 1
-------------------------------------------------------------------------
Offset:              9.076ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            8   0.704   0.792  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I2->O            1   0.704   0.455  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO264 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO264)
     LUT4:I2->O            1   0.704   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW01 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW0)
     MUXF5:I1->O           1   0.321   0.424  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW0_f5 (N247)
     LUT4:I3->O            1   0.704   0.499  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                      9.076ns (5.136ns logic, 3.940ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 48.60 secs
 
--> 

Total memory usage is 289132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1299 (   0 filtered)
Number of infos    :   81 (   0 filtered)

