digraph "CFG for 'ir_compose_msi_msg' function" {
	label="CFG for 'ir_compose_msi_msg' function";

	Node0x561b94a10d00 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...r_compose_msi_msg-0:\l  %irq_data.addr = alloca %struct.irq_data*, align 8\l  %msg.addr = alloca %struct.msi_msg*, align 8\l  %ir_data = alloca %struct.amd_ir_data*, align 8\l  store %struct.irq_data* %irq_data, %struct.irq_data** %irq_data.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.irq_data** %irq_data.addr,\l... metadata !6070, metadata !DIExpression()), !dbg !6071\l  store %struct.msi_msg* %msg, %struct.msi_msg** %msg.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.msi_msg** %msg.addr, metadata\l... !6072, metadata !DIExpression()), !dbg !6073\l  call void @llvm.dbg.declare(metadata %struct.amd_ir_data** %ir_data,\l... metadata !6074, metadata !DIExpression()), !dbg !6075\l  %0 = load %struct.irq_data*, %struct.irq_data** %irq_data.addr, align 8,\l... !dbg !6076\l  %chip_data = getelementptr inbounds %struct.irq_data, %struct.irq_data* %0,\l... i32 0, i32 7, !dbg !6077\l  %1 = load i8*, i8** %chip_data, align 8, !dbg !6077\l  %2 = bitcast i8* %1 to %struct.amd_ir_data*, !dbg !6076\l  store %struct.amd_ir_data* %2, %struct.amd_ir_data** %ir_data, align 8, !dbg\l... !6075\l  %3 = load %struct.msi_msg*, %struct.msi_msg** %msg.addr, align 8, !dbg !6078\l  %4 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6079\l  %msi_entry = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %4, i32 0, i32 2, !dbg !6080\l  %5 = bitcast %struct.msi_msg* %3 to i8*, !dbg !6080\l  %6 = bitcast %struct.msi_msg* %msi_entry to i8*, !dbg !6080\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 %5, i8* align 8 %6, i64 12,\l... i1 false), !dbg !6080\l  ret void, !dbg !6081\l}"];
}
