Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  4 16:01:06 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eth_send_test_rgmii_timing_summary_routed.rpt -pb eth_send_test_rgmii_timing_summary_routed.pb -rpx eth_send_test_rgmii_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_send_test_rgmii
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.092        0.000                      0                  100        0.174        0.000                      0                  100        3.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk             {0.000 10.000}       20.000          50.000          
  clk_out1_pll  {0.000 4.000}        8.000           125.000         
  clkfbout_pll  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_pll        4.092        0.000                      0                  100        0.174        0.000                      0                  100        3.500        0.000                       0                    76  
  clkfbout_pll                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.579ns (41.062%)  route 2.266ns (58.938%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.679 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.679    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.779 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.779    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.041 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.041    eth_send_test/eth_send/data_num_reg[12]_i_1_n_4
    SLICE_X2Y31          FDCE                                         r  eth_send_test/eth_send/data_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.322     6.621    eth_send_test/eth_send/clk_out1
    SLICE_X2Y31          FDCE                                         r  eth_send_test/eth_send/data_num_reg[15]/C
                         clock pessimism             -0.464     6.157    
                         clock uncertainty           -0.124     6.033    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.101     6.134    eth_send_test/eth_send/data_num_reg[15]
  -------------------------------------------------------------------
                         required time                          6.134    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 1.574ns (40.985%)  route 2.266ns (59.015%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.679 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.679    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.779 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.779    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.036 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    eth_send_test/eth_send/data_num_reg[12]_i_1_n_6
    SLICE_X2Y31          FDCE                                         r  eth_send_test/eth_send/data_num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.322     6.621    eth_send_test/eth_send/clk_out1
    SLICE_X2Y31          FDCE                                         r  eth_send_test/eth_send/data_num_reg[13]/C
                         clock pessimism             -0.464     6.157    
                         clock uncertainty           -0.124     6.033    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.101     6.134    eth_send_test/eth_send/data_num_reg[13]
  -------------------------------------------------------------------
                         required time                          6.134    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.516ns (40.080%)  route 2.266ns (59.920%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.679 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.679    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.779 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.779    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.978 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    eth_send_test/eth_send/data_num_reg[12]_i_1_n_5
    SLICE_X2Y31          FDCE                                         r  eth_send_test/eth_send/data_num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.322     6.621    eth_send_test/eth_send/clk_out1
    SLICE_X2Y31          FDCE                                         r  eth_send_test/eth_send/data_num_reg[14]/C
                         clock pessimism             -0.464     6.157    
                         clock uncertainty           -0.124     6.033    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.101     6.134    eth_send_test/eth_send/data_num_reg[14]
  -------------------------------------------------------------------
                         required time                          6.134    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.495ns (39.746%)  route 2.266ns (60.254%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.679 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.679    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.779 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.779    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.957 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    eth_send_test/eth_send/data_num_reg[12]_i_1_n_7
    SLICE_X2Y31          FDCE                                         r  eth_send_test/eth_send/data_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.322     6.621    eth_send_test/eth_send/clk_out1
    SLICE_X2Y31          FDCE                                         r  eth_send_test/eth_send/data_num_reg[12]/C
                         clock pessimism             -0.464     6.157    
                         clock uncertainty           -0.124     6.033    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.101     6.134    eth_send_test/eth_send/data_num_reg[12]
  -------------------------------------------------------------------
                         required time                          6.134    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.479ns (39.488%)  route 2.266ns (60.512%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 6.620 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.679 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.679    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.941 r  eth_send_test/eth_send/data_num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    eth_send_test/eth_send/data_num_reg[8]_i_1_n_4
    SLICE_X2Y30          FDCE                                         r  eth_send_test/eth_send/data_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.321     6.620    eth_send_test/eth_send/clk_out1
    SLICE_X2Y30          FDCE                                         r  eth_send_test/eth_send/data_num_reg[11]/C
                         clock pessimism             -0.464     6.156    
                         clock uncertainty           -0.124     6.032    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.101     6.133    eth_send_test/eth_send/data_num_reg[11]
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.474ns (39.408%)  route 2.266ns (60.592%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 6.620 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.679 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.679    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.936 r  eth_send_test/eth_send/data_num_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.936    eth_send_test/eth_send/data_num_reg[8]_i_1_n_6
    SLICE_X2Y30          FDCE                                         r  eth_send_test/eth_send/data_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.321     6.620    eth_send_test/eth_send/clk_out1
    SLICE_X2Y30          FDCE                                         r  eth_send_test/eth_send/data_num_reg[9]/C
                         clock pessimism             -0.464     6.156    
                         clock uncertainty           -0.124     6.032    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.101     6.133    eth_send_test/eth_send/data_num_reg[9]
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.416ns (38.453%)  route 2.266ns (61.547%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 6.620 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.679 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.679    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.878 r  eth_send_test/eth_send/data_num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    eth_send_test/eth_send/data_num_reg[8]_i_1_n_5
    SLICE_X2Y30          FDCE                                         r  eth_send_test/eth_send/data_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.321     6.620    eth_send_test/eth_send/clk_out1
    SLICE_X2Y30          FDCE                                         r  eth_send_test/eth_send/data_num_reg[10]/C
                         clock pessimism             -0.464     6.156    
                         clock uncertainty           -0.124     6.032    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.101     6.133    eth_send_test/eth_send/data_num_reg[10]
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.395ns (38.100%)  route 2.266ns (61.900%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 6.620 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.679 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.679    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.857 r  eth_send_test/eth_send/data_num_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.857    eth_send_test/eth_send/data_num_reg[8]_i_1_n_7
    SLICE_X2Y30          FDCE                                         r  eth_send_test/eth_send/data_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.321     6.620    eth_send_test/eth_send/clk_out1
    SLICE_X2Y30          FDCE                                         r  eth_send_test/eth_send/data_num_reg[8]/C
                         clock pessimism             -0.464     6.156    
                         clock uncertainty           -0.124     6.032    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.101     6.133    eth_send_test/eth_send/data_num_reg[8]
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.379ns (37.829%)  route 2.266ns (62.172%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 6.619 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.841 r  eth_send_test/eth_send/data_num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    eth_send_test/eth_send/data_num_reg[4]_i_1_n_4
    SLICE_X2Y29          FDCE                                         r  eth_send_test/eth_send/data_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.320     6.619    eth_send_test/eth_send/clk_out1
    SLICE_X2Y29          FDCE                                         r  eth_send_test/eth_send/data_num_reg[7]/C
                         clock pessimism             -0.464     6.155    
                         clock uncertainty           -0.124     6.031    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.101     6.132    eth_send_test/eth_send/data_num_reg[7]
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.374ns (37.743%)  route 2.266ns (62.257%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 6.619 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.804ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.427    -1.804    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.379    -1.425 r  eth_send_test/cnt_reg[8]/Q
                         net (fo=2, routed)           0.578    -0.847    eth_send_test/eth_send/cnt_reg[8]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.105    -0.742 r  eth_send_test/eth_send/data_num[0]_i_19/O
                         net (fo=1, routed)           0.805     0.063    eth_send_test/eth_send/data_num[0]_i_19_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.105     0.168 f  eth_send_test/eth_send/data_num[0]_i_8/O
                         net (fo=33, routed)          0.883     1.051    eth_send_test/eth_send/tx_go
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.105     1.156 r  eth_send_test/eth_send/data_num[0]_i_16/O
                         net (fo=1, routed)           0.000     1.156    eth_send_test/eth_send/data_num[0]_i_16_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.579 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.579    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.836 r  eth_send_test/eth_send/data_num_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.836    eth_send_test/eth_send/data_num_reg[4]_i_1_n_6
    SLICE_X2Y29          FDCE                                         r  eth_send_test/eth_send/data_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          1.320     6.619    eth_send_test/eth_send/clk_out1
    SLICE_X2Y29          FDCE                                         r  eth_send_test/eth_send/data_num_reg[5]/C
                         clock pessimism             -0.464     6.155    
                         clock uncertainty           -0.124     6.031    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.101     6.132    eth_send_test/eth_send/data_num_reg[5]
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                  4.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/en_tx_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.531%)  route 0.121ns (39.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.585    -0.502    eth_send_test/eth_send/clk_out1
    SLICE_X3Y27          FDCE                                         r  eth_send_test/eth_send/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.361 f  eth_send_test/eth_send/cnt_reg[5]/Q
                         net (fo=14, routed)          0.121    -0.240    eth_send_test/eth_send/cnt_reg_0[5]
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  eth_send_test/eth_send/en_tx_i_1/O
                         net (fo=1, routed)           0.000    -0.195    eth_send_test/eth_send/en_tx_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.853    -0.273    eth_send_test/eth_send/clk_out1
    SLICE_X2Y27          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.120    -0.369    eth_send_test/eth_send/en_tx_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/en_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.494%)  route 0.115ns (35.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.585    -0.502    eth_send_test/eth_send/clk_out1
    SLICE_X2Y27          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.338 r  eth_send_test/eth_send/en_tx_reg/Q
                         net (fo=8, routed)           0.115    -0.223    eth_send_test/eth_send/en_tx
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  eth_send_test/eth_send/cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.178    eth_send_test/eth_send/p_0_in__0[5]
    SLICE_X3Y27          FDCE                                         r  eth_send_test/eth_send/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.853    -0.273    eth_send_test/eth_send/clk_out1
    SLICE_X3Y27          FDCE                                         r  eth_send_test/eth_send/cnt_reg[5]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.091    -0.398    eth_send_test/eth_send/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (65.901%)  route 0.117ns (34.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.583    -0.504    eth_send_test/eth_send/clk_out1
    SLICE_X3Y26          FDCE                                         r  eth_send_test/eth_send/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.128    -0.376 r  eth_send_test/eth_send/cnt_reg[2]/Q
                         net (fo=25, routed)          0.117    -0.259    eth_send_test/eth_send/cnt_reg_0[2]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.099    -0.160 r  eth_send_test/eth_send/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    eth_send_test/eth_send/p_0_in__0[4]
    SLICE_X3Y26          FDCE                                         r  eth_send_test/eth_send/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.851    -0.275    eth_send_test/eth_send/clk_out1
    SLICE_X3Y26          FDCE                                         r  eth_send_test/eth_send/cnt_reg[4]/C
                         clock pessimism             -0.229    -0.504    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.092    -0.412    eth_send_test/eth_send/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 eth_send_test/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.588    -0.499    eth_send_test/clk_out1
    SLICE_X5Y33          FDCE                                         r  eth_send_test/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.358 r  eth_send_test/cnt_reg[23]/Q
                         net (fo=2, routed)           0.115    -0.243    eth_send_test/cnt_reg[23]
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  eth_send_test/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    eth_send_test/cnt_reg[20]_i_1_n_4
    SLICE_X5Y33          FDCE                                         r  eth_send_test/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.857    -0.269    eth_send_test/clk_out1
    SLICE_X5Y33          FDCE                                         r  eth_send_test/cnt_reg[23]/C
                         clock pessimism             -0.230    -0.499    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.105    -0.394    eth_send_test/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 eth_send_test/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.585    -0.502    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.361 r  eth_send_test/cnt_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.244    eth_send_test/cnt_reg[11]
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.136 r  eth_send_test/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    eth_send_test/cnt_reg[8]_i_1_n_4
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.854    -0.272    eth_send_test/clk_out1
    SLICE_X5Y30          FDCE                                         r  eth_send_test/cnt_reg[11]/C
                         clock pessimism             -0.230    -0.502    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.105    -0.397    eth_send_test/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 eth_send_test/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.587    -0.500    eth_send_test/clk_out1
    SLICE_X5Y32          FDCE                                         r  eth_send_test/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.359 r  eth_send_test/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117    -0.242    eth_send_test/cnt_reg[19]
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.134 r  eth_send_test/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    eth_send_test/cnt_reg[16]_i_1_n_4
    SLICE_X5Y32          FDCE                                         r  eth_send_test/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.856    -0.270    eth_send_test/clk_out1
    SLICE_X5Y32          FDCE                                         r  eth_send_test/cnt_reg[19]/C
                         clock pessimism             -0.230    -0.500    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.105    -0.395    eth_send_test/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 eth_send_test/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.586    -0.501    eth_send_test/clk_out1
    SLICE_X5Y31          FDCE                                         r  eth_send_test/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.360 r  eth_send_test/cnt_reg[15]/Q
                         net (fo=2, routed)           0.118    -0.242    eth_send_test/cnt_reg[15]
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.134 r  eth_send_test/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    eth_send_test/cnt_reg[12]_i_1_n_4
    SLICE_X5Y31          FDCE                                         r  eth_send_test/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.855    -0.271    eth_send_test/clk_out1
    SLICE_X5Y31          FDCE                                         r  eth_send_test/cnt_reg[15]/C
                         clock pessimism             -0.230    -0.501    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.105    -0.396    eth_send_test/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 eth_send_test/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.583    -0.504    eth_send_test/clk_out1
    SLICE_X5Y28          FDCE                                         r  eth_send_test/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  eth_send_test/cnt_reg[3]/Q
                         net (fo=2, routed)           0.118    -0.245    eth_send_test/cnt_reg[3]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.137 r  eth_send_test/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    eth_send_test/cnt_reg[0]_i_1_n_4
    SLICE_X5Y28          FDCE                                         r  eth_send_test/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.852    -0.274    eth_send_test/clk_out1
    SLICE_X5Y28          FDCE                                         r  eth_send_test/cnt_reg[3]/C
                         clock pessimism             -0.230    -0.504    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.105    -0.399    eth_send_test/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 eth_send_test/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.584    -0.503    eth_send_test/clk_out1
    SLICE_X5Y29          FDCE                                         r  eth_send_test/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  eth_send_test/cnt_reg[7]/Q
                         net (fo=2, routed)           0.118    -0.244    eth_send_test/cnt_reg[7]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.136 r  eth_send_test/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    eth_send_test/cnt_reg[4]_i_1_n_4
    SLICE_X5Y29          FDCE                                         r  eth_send_test/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.853    -0.273    eth_send_test/clk_out1
    SLICE_X5Y29          FDCE                                         r  eth_send_test/cnt_reg[7]/C
                         clock pessimism             -0.230    -0.503    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.105    -0.398    eth_send_test/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 eth_send_test/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.650%)  route 0.112ns (30.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.586    -0.501    eth_send_test/clk_out1
    SLICE_X5Y31          FDCE                                         r  eth_send_test/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.360 r  eth_send_test/cnt_reg[12]/Q
                         net (fo=2, routed)           0.112    -0.249    eth_send_test/cnt_reg[12]
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.134 r  eth_send_test/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.134    eth_send_test/cnt_reg[12]_i_1_n_7
    SLICE_X5Y31          FDCE                                         r  eth_send_test/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=74, routed)          0.855    -0.271    eth_send_test/clk_out1
    SLICE_X5Y31          FDCE                                         r  eth_send_test/cnt_reg[12]/C
                         clock pessimism             -0.230    -0.501    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.105    -0.396    eth_send_test/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0   pll/inst/clkout1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y33    gmii_to_rgmii_inst/ODDR_rgmii_clk/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y29    gmii_to_rgmii_inst/ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y30    gmii_to_rgmii_inst/rgmii_tx_data_o[0].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y34    gmii_to_rgmii_inst/rgmii_tx_data_o[1].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y19    gmii_to_rgmii_inst/rgmii_tx_data_o[2].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y20    gmii_to_rgmii_inst/rgmii_tx_data_o[3].ODDR_rgmii_txd/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         8.000       7.000      SLICE_X5Y28     eth_send_test/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         8.000       7.000      SLICE_X5Y30     eth_send_test/cnt_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y32     eth_send_test/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y32     eth_send_test/cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y32     eth_send_test/cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y32     eth_send_test/cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y33     eth_send_test/cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y33     eth_send_test/cnt_reg[21]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y30     eth_send_test/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y30     eth_send_test/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X5Y31     eth_send_test/cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1   pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBOUT



