// Seed: 2304613625
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    inout logic id_2,
    output logic id_3,
    input id_4,
    input id_5
);
  assign id_1 = 1 % 1 - id_2;
  always if (1) #1 #1 id_3 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
endmodule
`define pp_6 0
