// Seed: 2908379171
module module_0 (
    input wire id_0,
    input tri  id_1,
    input tri  id_2
);
  wire  id_4;
  uwire id_5 = 1;
  wire  id_6;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input supply0 id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    input wire id_7,
    input tri1 id_8
);
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  nand (
      id_6,
      id_12,
      id_21,
      id_22,
      id_1,
      id_8,
      id_7,
      id_19,
      id_11,
      id_14,
      id_16,
      id_4,
      id_10,
      id_18,
      id_23,
      id_24,
      id_20
  );
  module_0(
      id_2, id_2, id_2
  );
endmodule
