#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f48fd7c880 .scope module, "tb_Pipeline_RISCV_main" "tb_Pipeline_RISCV_main" 2 5;
 .timescale -9 -12;
v0x55f48fda9ca0_0 .var "clock", 0 0;
v0x55f48fda9d40_0 .var "reset", 0 0;
S_0x55f48fd6de50 .scope module, "PPL_RV" "pipelined_risc_v" 2 11, 3 8 0, S_0x55f48fd7c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
v0x55f48fda75d0_0 .net "ALUop1", 1 0, L_0x55f48fdbb9a0;  1 drivers
v0x55f48fda76b0_0 .net "ALUscr1", 0 0, v0x55f48fd9e9a0_0;  1 drivers
v0x55f48fda7770_0 .net "GenOut1", 31 0, v0x55f48fd9ed30_0;  1 drivers
v0x55f48fda7810_0 .net "PC_D1", 31 0, L_0x55f48fdba370;  1 drivers
v0x55f48fda7900_0 .net "PC_E1", 31 0, L_0x55f48fdbbf10;  1 drivers
v0x55f48fda7a60_0 .net "PC_M1", 31 0, L_0x55f48fdbc960;  1 drivers
v0x55f48fda7b70_0 .net "PC_MF", 31 0, v0x55f48fda48d0_0;  1 drivers
v0x55f48fda7c30_0 .net "PC_scr1", 0 0, L_0x55f48fdbd410;  1 drivers
v0x55f48fda7cd0_0 .net "ReadData1", 31 0, L_0x55f48fdbbca0;  1 drivers
v0x55f48fda7d90_0 .net "ReadData2", 31 0, L_0x55f48fdbbda0;  1 drivers
v0x55f48fda7e50_0 .net "Readreg1", 4 0, L_0x55f48fdbbb60;  1 drivers
v0x55f48fda7f10_0 .net "Readreg2", 4 0, L_0x55f48fdbbbd0;  1 drivers
v0x55f48fda8020_0 .net "ReadregEH1", 4 0, L_0x55f48fdbca60;  1 drivers
v0x55f48fda8130_0 .net "ReadregEH2", 4 0, L_0x55f48fdbcb30;  1 drivers
v0x55f48fda8240_0 .net "alu_out1", 31 0, v0x55f48fda4d70_0;  1 drivers
v0x55f48fda8300_0 .net "alu_outEM", 31 0, v0x55f48fd984c0_0;  1 drivers
v0x55f48fda83c0_0 .net "alu_zeroEM", 0 0, v0x55f48fd986e0_0;  1 drivers
v0x55f48fda85c0_0 .net "branch1", 0 0, L_0x55f48fdbb8f0;  1 drivers
v0x55f48fda86b0_0 .net "branchEM", 0 0, v0x55f48fd98860_0;  1 drivers
v0x55f48fda87a0_0 .net "clock", 0 0, v0x55f48fda9ca0_0;  1 drivers
v0x55f48fda8950_0 .net "data_out1", 31 0, L_0x55f48fdbd990;  1 drivers
v0x55f48fda8a10_0 .net "forwardHA", 1 0, v0x55f48fd9b070_0;  1 drivers
v0x55f48fda8ad0_0 .net "forwardHB", 1 0, v0x55f48fd9b1a0_0;  1 drivers
v0x55f48fda8b90_0 .net "instruction1", 31 0, L_0x55f48fdba5c0;  1 drivers
v0x55f48fda8c50_0 .net "memRead1", 0 0, L_0x55f48fdbb810;  1 drivers
v0x55f48fda8d40_0 .net "memReadEM", 0 0, L_0x55f48fdbc350;  1 drivers
v0x55f48fda8de0_0 .net "memToReg1", 0 0, L_0x55f48fdbb730;  1 drivers
v0x55f48fda8ed0_0 .net "memToRegEM", 0 0, L_0x55f48fdbbea0;  1 drivers
v0x55f48fda8fc0_0 .net "memToRegMW", 0 0, v0x55f48fda5200_0;  1 drivers
v0x55f48fda9060_0 .net "memWrite1", 0 0, L_0x55f48fdbb880;  1 drivers
v0x55f48fda9150_0 .net "memWriteEM", 0 0, L_0x55f48fdbc450;  1 drivers
v0x55f48fda91f0_0 .net "readDataMW", 31 0, v0x55f48fda5590_0;  1 drivers
v0x55f48fda92b0_0 .net "regWrite0", 0 0, L_0x55f48fdbd920;  1 drivers
v0x55f48fda9560_0 .net "regWrite1", 0 0, L_0x55f48fdbb7a0;  1 drivers
v0x55f48fda9600_0 .net "regWriteEM", 0 0, L_0x55f48fdbc2e0;  1 drivers
v0x55f48fda96f0_0 .net "regWriteMW", 0 0, L_0x55f48fdbd210;  1 drivers
v0x55f48fda9790_0 .net "reset", 0 0, v0x55f48fda9d40_0;  1 drivers
v0x55f48fda9830_0 .net "write_dataEM", 31 0, L_0x55f48fdbc6e0;  1 drivers
v0x55f48fda98f0_0 .net "write_reg1", 4 0, L_0x55f48fdbda30;  1 drivers
v0x55f48fda99b0_0 .net "write_regDE", 4 0, L_0x55f48fdbbaa0;  1 drivers
v0x55f48fda9a70_0 .net "write_regEM", 4 0, L_0x55f48fdbc670;  1 drivers
v0x55f48fda9b80_0 .net "write_regMW", 4 0, L_0x55f48fdbd4b0;  1 drivers
L_0x55f48fdbcc00 .part L_0x55f48fdba5c0, 12, 3;
L_0x55f48fdbcca0 .part L_0x55f48fdba5c0, 25, 7;
S_0x55f48fd6e230 .scope module, "EX" "Execut_stage" 3 53, 4 7 0, S_0x55f48fd6de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ALUscrE";
    .port_info 3 /INPUT 1 "memToRegE";
    .port_info 4 /INPUT 1 "regWriteE";
    .port_info 5 /INPUT 1 "memReadE";
    .port_info 6 /INPUT 1 "memWriteE";
    .port_info 7 /INPUT 1 "branchE";
    .port_info 8 /INPUT 2 "ALUopE";
    .port_info 9 /INPUT 2 "mux1_sel";
    .port_info 10 /INPUT 2 "mux2_sel";
    .port_info 11 /INPUT 3 "func3";
    .port_info 12 /INPUT 7 "func7";
    .port_info 13 /INPUT 4 "alu_opcodeE";
    .port_info 14 /INPUT 5 "write_regE";
    .port_info 15 /INPUT 5 "read_regE1";
    .port_info 16 /INPUT 5 "read_regE2";
    .port_info 17 /INPUT 32 "read_dataE1";
    .port_info 18 /INPUT 32 "read_dataE2";
    .port_info 19 /INPUT 32 "PC_E";
    .port_info 20 /INPUT 32 "GenOutE";
    .port_info 21 /INPUT 32 "dataReadE";
    .port_info 22 /INPUT 32 "alu_outE";
    .port_info 23 /OUTPUT 1 "memToRegM";
    .port_info 24 /OUTPUT 1 "regWriteM";
    .port_info 25 /OUTPUT 1 "memReadM";
    .port_info 26 /OUTPUT 1 "memWriteM";
    .port_info 27 /OUTPUT 1 "branchM";
    .port_info 28 /OUTPUT 1 "alu_zeroM";
    .port_info 29 /OUTPUT 5 "write_regM";
    .port_info 30 /OUTPUT 32 "write_dataM";
    .port_info 31 /OUTPUT 32 "alu_outM";
    .port_info 32 /OUTPUT 32 "PC_M";
    .port_info 33 /OUTPUT 5 "read_regH1";
    .port_info 34 /OUTPUT 5 "read_regH2";
L_0x55f48fdbbea0 .functor BUFZ 1, v0x55f48fd98ff0_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbc2e0 .functor BUFZ 1, v0x55f48fd9a1d0_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbc350 .functor BUFZ 1, v0x55f48fd98db0_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbc450 .functor BUFZ 1, v0x55f48fd99230_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbc670 .functor BUFZ 5, v0x55f48fd9a6b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f48fdbc6e0 .functor BUFZ 32, v0x55f48fd9a4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f48fdbc960 .functor BUFZ 32, v0x55f48fd97ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f48fd97b50_0 .net "ALUopE", 1 0, L_0x55f48fdbb9a0;  alias, 1 drivers
v0x55f48fd97c30_0 .net "ALUscrE", 0 0, v0x55f48fd9e9a0_0;  alias, 1 drivers
v0x55f48fd97d00_0 .net "GenOutE", 31 0, v0x55f48fd9ed30_0;  alias, 1 drivers
v0x55f48fd97e00_0 .net "PC_E", 31 0, L_0x55f48fdbbf10;  alias, 1 drivers
v0x55f48fd97ea0_0 .var "PC_E_reg", 31 0;
v0x55f48fd97fb0_0 .net "PC_M", 31 0, L_0x55f48fdbc960;  alias, 1 drivers
v0x55f48fd98090_0 .net "alu_opcode", 3 0, v0x55f48fd7dc20_0;  1 drivers
o0x7ffb6b0bf8e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f48fd981a0_0 .net "alu_opcodeE", 3 0, o0x7ffb6b0bf8e8;  0 drivers
v0x55f48fd98280_0 .net "alu_out", 31 0, v0x55f48fd96690_0;  1 drivers
v0x55f48fd98340_0 .net "alu_outE", 31 0, v0x55f48fda4d70_0;  alias, 1 drivers
v0x55f48fd983e0_0 .net "alu_outM", 31 0, v0x55f48fd984c0_0;  alias, 1 drivers
v0x55f48fd984c0_0 .var "alu_out_reg", 31 0;
v0x55f48fd985a0_0 .net "alu_zero", 0 0, L_0x55f48fdbc240;  1 drivers
v0x55f48fd98640_0 .net "alu_zeroM", 0 0, v0x55f48fd986e0_0;  alias, 1 drivers
v0x55f48fd986e0_0 .var "alu_zero_reg", 0 0;
v0x55f48fd987a0_0 .net "branchE", 0 0, L_0x55f48fdbb8f0;  alias, 1 drivers
v0x55f48fd98860_0 .var "branchE_reg", 0 0;
v0x55f48fd98920_0 .net "branchM", 0 0, v0x55f48fd98860_0;  alias, 1 drivers
v0x55f48fd989e0_0 .net "clock", 0 0, v0x55f48fda9ca0_0;  alias, 1 drivers
v0x55f48fd98aa0_0 .net "dataReadE", 31 0, L_0x55f48fdbd990;  alias, 1 drivers
v0x55f48fd98bb0_0 .net "func3", 2 0, L_0x55f48fdbcc00;  1 drivers
v0x55f48fd98c70_0 .net "func7", 6 0, L_0x55f48fdbcca0;  1 drivers
v0x55f48fd98d10_0 .net "memReadE", 0 0, L_0x55f48fdbb810;  alias, 1 drivers
v0x55f48fd98db0_0 .var "memReadE_reg", 0 0;
v0x55f48fd98e70_0 .net "memReadM", 0 0, L_0x55f48fdbc350;  alias, 1 drivers
v0x55f48fd98f30_0 .net "memToRegE", 0 0, L_0x55f48fdbb730;  alias, 1 drivers
v0x55f48fd98ff0_0 .var "memToRegE_reg", 0 0;
v0x55f48fd990b0_0 .net "memToRegM", 0 0, L_0x55f48fdbbea0;  alias, 1 drivers
v0x55f48fd99170_0 .net "memWriteE", 0 0, L_0x55f48fdbb880;  alias, 1 drivers
v0x55f48fd99230_0 .var "memWriteE_reg", 0 0;
v0x55f48fd992f0_0 .net "memWriteM", 0 0, L_0x55f48fdbc450;  alias, 1 drivers
v0x55f48fd993b0_0 .net "mux1_sel", 1 0, v0x55f48fd9b070_0;  alias, 1 drivers
v0x55f48fd994a0_0 .net "mux2_sel", 1 0, v0x55f48fd9b1a0_0;  alias, 1 drivers
v0x55f48fd99780_0 .net "muxOut1", 31 0, v0x55f48fd97220_0;  1 drivers
v0x55f48fd99870_0 .net "muxOut2", 31 0, v0x55f48fd978f0_0;  1 drivers
v0x55f48fd99980_0 .net "mux_alu2", 31 0, L_0x55f48fdbc100;  1 drivers
v0x55f48fd99a90_0 .net "read_dataE1", 31 0, L_0x55f48fdbbca0;  alias, 1 drivers
v0x55f48fd99b50_0 .net "read_dataE2", 31 0, L_0x55f48fdbbda0;  alias, 1 drivers
v0x55f48fd99bf0_0 .net "read_regE1", 4 0, L_0x55f48fdbbb60;  alias, 1 drivers
v0x55f48fd99cb0_0 .net "read_regE2", 4 0, L_0x55f48fdbbbd0;  alias, 1 drivers
v0x55f48fd99d90_0 .net "read_regH1", 4 0, L_0x55f48fdbca60;  alias, 1 drivers
v0x55f48fd99e70_0 .var "read_regH1_reg", 31 0;
v0x55f48fd99f50_0 .net "read_regH2", 4 0, L_0x55f48fdbcb30;  alias, 1 drivers
v0x55f48fd9a030_0 .var "read_regH2_reg", 31 0;
v0x55f48fd9a110_0 .net "regWriteE", 0 0, L_0x55f48fdbb7a0;  alias, 1 drivers
v0x55f48fd9a1d0_0 .var "regWriteE_reg", 0 0;
v0x55f48fd9a290_0 .net "regWriteM", 0 0, L_0x55f48fdbc2e0;  alias, 1 drivers
v0x55f48fd9a350_0 .net "reset", 0 0, v0x55f48fda9d40_0;  alias, 1 drivers
v0x55f48fd9a410_0 .net "write_dataM", 31 0, L_0x55f48fdbc6e0;  alias, 1 drivers
v0x55f48fd9a4f0_0 .var "write_data_reg", 31 0;
v0x55f48fd9a5d0_0 .net "write_regE", 4 0, L_0x55f48fdbbaa0;  alias, 1 drivers
v0x55f48fd9a6b0_0 .var "write_regE_reg", 4 0;
v0x55f48fd9a790_0 .net "write_regM", 4 0, L_0x55f48fdbc670;  alias, 1 drivers
E_0x55f48fd04950 .event posedge, v0x55f48fd989e0_0;
L_0x55f48fdbca60 .part v0x55f48fd99e70_0, 0, 5;
L_0x55f48fdbcb30 .part v0x55f48fd9a030_0, 0, 5;
S_0x55f48fd6e610 .scope module, "ALUcntrl_EIS" "ALUcntrl" 4 61, 5 1 0, S_0x55f48fd6e230;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 7 "func7";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /OUTPUT 4 "alu_opcode";
v0x55f48fd81620_0 .net "ALUop", 1 0, L_0x55f48fdbb9a0;  alias, 1 drivers
v0x55f48fd7dc20_0 .var "alu_opcode", 3 0;
v0x55f48fd59f90_0 .net "func3", 2 0, L_0x55f48fdbcc00;  alias, 1 drivers
v0x55f48fd54880_0 .net "func7", 6 0, L_0x55f48fdbcca0;  alias, 1 drivers
E_0x55f48fd04510 .event edge, v0x55f48fd81620_0, v0x55f48fd54880_0, v0x55f48fd59f90_0;
S_0x55f48fd6e9f0 .scope module, "alu1_EIS" "alu" 4 37, 6 1 0, S_0x55f48fd6e230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_opcode";
    .port_info 1 /INPUT 32 "in_a";
    .port_info 2 /INPUT 32 "in_b";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "alu_out";
L_0x7ffb6b0763c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fd70c10_0 .net/2u *"_ivl_0", 31 0, L_0x7ffb6b0763c0;  1 drivers
v0x55f48fd5ed10_0 .net *"_ivl_2", 0 0, L_0x55f48fdbc1a0;  1 drivers
L_0x7ffb6b076408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f48fd209c0_0 .net/2u *"_ivl_4", 0 0, L_0x7ffb6b076408;  1 drivers
L_0x7ffb6b076450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f48fd964a0_0 .net/2u *"_ivl_6", 0 0, L_0x7ffb6b076450;  1 drivers
v0x55f48fd96580_0 .net "alu_opcode", 3 0, v0x55f48fd7dc20_0;  alias, 1 drivers
v0x55f48fd96690_0 .var "alu_out", 31 0;
v0x55f48fd96750_0 .net "in_a", 31 0, v0x55f48fd97220_0;  alias, 1 drivers
v0x55f48fd96830_0 .net "in_b", 31 0, L_0x55f48fdbc100;  alias, 1 drivers
v0x55f48fd96910_0 .net "zero", 0 0, L_0x55f48fdbc240;  alias, 1 drivers
E_0x55f48fcb7b50 .event edge, v0x55f48fd7dc20_0, v0x55f48fd96750_0, v0x55f48fd96830_0;
L_0x55f48fdbc1a0 .cmp/eq 32, v0x55f48fd96690_0, L_0x7ffb6b0763c0;
L_0x55f48fdbc240 .functor MUXZ 1, L_0x7ffb6b076450, L_0x7ffb6b076408, L_0x55f48fdbc1a0, C4<>;
S_0x55f48fd7f0d0 .scope module, "mux2_EIS" "mux2by1" 4 30, 7 4 0, S_0x55f48fd6e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "mux_out";
v0x55f48fd96aa0_0 .net "in0", 31 0, v0x55f48fd978f0_0;  alias, 1 drivers
v0x55f48fd96b80_0 .net "in1", 31 0, v0x55f48fd9ed30_0;  alias, 1 drivers
v0x55f48fd96c60_0 .net "mux_out", 31 0, L_0x55f48fdbc100;  alias, 1 drivers
v0x55f48fd96d60_0 .net "sel", 0 0, v0x55f48fd9e9a0_0;  alias, 1 drivers
L_0x55f48fdbc100 .functor MUXZ 32, v0x55f48fd9ed30_0, v0x55f48fd978f0_0, v0x55f48fd9e9a0_0, C4<>;
S_0x55f48fd7f830 .scope module, "mux_to_alu1_EIS" "mux3x1" 4 45, 8 1 0, S_0x55f48fd6e230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "muxOut";
v0x55f48fd96f50_0 .net "in0", 31 0, L_0x55f48fdbbca0;  alias, 1 drivers
v0x55f48fd97050_0 .net "in1", 31 0, L_0x55f48fdbd990;  alias, 1 drivers
v0x55f48fd97130_0 .net "in2", 31 0, v0x55f48fda4d70_0;  alias, 1 drivers
v0x55f48fd97220_0 .var "muxOut", 31 0;
v0x55f48fd97310_0 .net "sel", 1 0, v0x55f48fd9b070_0;  alias, 1 drivers
E_0x55f48fd89270 .event edge, v0x55f48fd97310_0, v0x55f48fd96f50_0, v0x55f48fd97050_0, v0x55f48fd97130_0;
S_0x55f48fd7f450 .scope module, "mux_to_alu2_EIS" "mux3x1" 4 53, 8 1 0, S_0x55f48fd6e230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "muxOut";
v0x55f48fd97630_0 .net "in0", 31 0, L_0x55f48fdbbda0;  alias, 1 drivers
v0x55f48fd97730_0 .net "in1", 31 0, L_0x55f48fdbd990;  alias, 1 drivers
v0x55f48fd977f0_0 .net "in2", 31 0, v0x55f48fda4d70_0;  alias, 1 drivers
v0x55f48fd978f0_0 .var "muxOut", 31 0;
v0x55f48fd979c0_0 .net "sel", 1 0, v0x55f48fd9b1a0_0;  alias, 1 drivers
E_0x55f48fd89840 .event edge, v0x55f48fd979c0_0, v0x55f48fd97630_0, v0x55f48fd97050_0, v0x55f48fd97130_0;
S_0x55f48fd9acd0 .scope module, "Hazard_Control" "Hazard_controll" 3 125, 9 1 0, S_0x55f48fd6de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "regWriteM";
    .port_info 1 /INPUT 1 "regWriteW";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_regM";
    .port_info 5 /INPUT 5 "write_regW";
    .port_info 6 /OUTPUT 2 "forwardingA";
    .port_info 7 /OUTPUT 2 "forwardingB";
v0x55f48fd9b070_0 .var "forwardingA", 1 0;
v0x55f48fd9b1a0_0 .var "forwardingB", 1 0;
v0x55f48fd9b2b0_0 .net "read_reg1", 4 0, L_0x55f48fdbca60;  alias, 1 drivers
v0x55f48fd9b350_0 .net "read_reg2", 4 0, L_0x55f48fdbcb30;  alias, 1 drivers
v0x55f48fd9b3f0_0 .net "regWriteM", 0 0, L_0x55f48fdbd210;  alias, 1 drivers
v0x55f48fd9b4e0_0 .net "regWriteW", 0 0, L_0x55f48fdbd920;  alias, 1 drivers
v0x55f48fd9b5a0_0 .net "write_regM", 4 0, L_0x55f48fdbd4b0;  alias, 1 drivers
v0x55f48fd9b680_0 .net "write_regW", 4 0, L_0x55f48fdbda30;  alias, 1 drivers
E_0x55f48fd9aff0/0 .event edge, v0x55f48fd9b3f0_0, v0x55f48fd9b5a0_0, v0x55f48fd99d90_0, v0x55f48fd9b4e0_0;
E_0x55f48fd9aff0/1 .event edge, v0x55f48fd9b680_0, v0x55f48fd99f50_0;
E_0x55f48fd9aff0 .event/or E_0x55f48fd9aff0/0, E_0x55f48fd9aff0/1;
S_0x55f48fd9b8b0 .scope module, "ID" "Decode_stage" 3 29, 10 6 0, S_0x55f48fd6de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "wEn";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "instruction_D";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 32 "PC_D";
    .port_info 7 /OUTPUT 1 "ALUscrE";
    .port_info 8 /OUTPUT 1 "memToRegE";
    .port_info 9 /OUTPUT 1 "regWriteE";
    .port_info 10 /OUTPUT 1 "memReadE";
    .port_info 11 /OUTPUT 1 "memWriteE";
    .port_info 12 /OUTPUT 1 "branchE";
    .port_info 13 /OUTPUT 2 "ALUopE";
    .port_info 14 /OUTPUT 5 "write_regE";
    .port_info 15 /OUTPUT 5 "read_regE1";
    .port_info 16 /OUTPUT 5 "read_regE2";
    .port_info 17 /OUTPUT 32 "read_dataE1";
    .port_info 18 /OUTPUT 32 "read_dataE2";
    .port_info 19 /OUTPUT 32 "PC_E";
    .port_info 20 /OUTPUT 32 "GenOutE";
L_0x55f48fdbb730 .functor BUFZ 1, v0x55f48fd9f800_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbb7a0 .functor BUFZ 1, v0x55f48fda0690_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbb810 .functor BUFZ 1, v0x55f48fd9f5c0_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbb880 .functor BUFZ 1, v0x55f48fd9fa40_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbb8f0 .functor BUFZ 1, v0x55f48fd9f130_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbb9a0 .functor BUFZ 2, v0x55f48fd9e770_0, C4<00>, C4<00>, C4<00>;
L_0x55f48fdbbaa0 .functor BUFZ 5, v0x55f48fda0b20_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f48fdbbb60 .functor BUFZ 5, v0x55f48fda0090_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f48fdbbbd0 .functor BUFZ 5, v0x55f48fda0380_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f48fdbbca0 .functor BUFZ 32, v0x55f48fd9fc80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f48fdbbda0 .functor BUFZ 32, v0x55f48fd9fdf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f48fdbbf10 .functor BUFZ 32, v0x55f48fd9eef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f48fd9e660_0 .net "ALUop", 1 0, v0x55f48fd9bfc0_0;  1 drivers
v0x55f48fd9e770_0 .var "ALUopD", 1 0;
v0x55f48fd9e830_0 .net "ALUopE", 1 0, L_0x55f48fdbb9a0;  alias, 1 drivers
v0x55f48fd9e900_0 .net "ALUscr", 0 0, v0x55f48fd9c0c0_0;  1 drivers
v0x55f48fd9e9a0_0 .var "ALUscrD", 0 0;
v0x55f48fd9ea90_0 .net "ALUscrE", 0 0, v0x55f48fd9e9a0_0;  alias, 1 drivers
v0x55f48fd9eb80_0 .net "GenOutD", 31 0, v0x55f48fd9ca40_0;  1 drivers
v0x55f48fd9ec40_0 .net "GenOutE", 31 0, v0x55f48fd9ed30_0;  alias, 1 drivers
v0x55f48fd9ed30_0 .var "GenOut_reg", 31 0;
v0x55f48fd9ee10_0 .net "PC_D", 31 0, L_0x55f48fdba370;  alias, 1 drivers
v0x55f48fd9eef0_0 .var "PC_D_reg", 31 0;
v0x55f48fd9efd0_0 .net "PC_E", 31 0, L_0x55f48fdbbf10;  alias, 1 drivers
v0x55f48fd9f090_0 .net "branch", 0 0, v0x55f48fd9c180_0;  1 drivers
v0x55f48fd9f130_0 .var "branchD", 0 0;
v0x55f48fd9f1d0_0 .net "branchE", 0 0, L_0x55f48fdbb8f0;  alias, 1 drivers
v0x55f48fd9f2a0_0 .net "clock", 0 0, v0x55f48fda9ca0_0;  alias, 1 drivers
v0x55f48fd9f340_0 .net "instruction_D", 31 0, L_0x55f48fdba5c0;  alias, 1 drivers
v0x55f48fd9f4f0_0 .net "memRead", 0 0, v0x55f48fd9c250_0;  1 drivers
v0x55f48fd9f5c0_0 .var "memReadD", 0 0;
v0x55f48fd9f660_0 .net "memReadE", 0 0, L_0x55f48fdbb810;  alias, 1 drivers
v0x55f48fd9f730_0 .net "memToReg", 0 0, v0x55f48fd9c310_0;  1 drivers
v0x55f48fd9f800_0 .var "memToRegD", 0 0;
v0x55f48fd9f8a0_0 .net "memToRegE", 0 0, L_0x55f48fdbb730;  alias, 1 drivers
v0x55f48fd9f970_0 .net "memWrite", 0 0, v0x55f48fd9c420_0;  1 drivers
v0x55f48fd9fa40_0 .var "memWriteD", 0 0;
v0x55f48fd9fae0_0 .net "memWriteE", 0 0, L_0x55f48fdbb880;  alias, 1 drivers
v0x55f48fd9fbb0_0 .net "read_data01", 31 0, L_0x55f48fdbab90;  1 drivers
v0x55f48fd9fc80_0 .var "read_data01_reg", 31 0;
v0x55f48fd9fd20_0 .net "read_data02", 31 0, L_0x55f48fdbb1c0;  1 drivers
v0x55f48fd9fdf0_0 .var "read_data02_reg", 31 0;
v0x55f48fd9fe90_0 .net "read_dataE1", 31 0, L_0x55f48fdbbca0;  alias, 1 drivers
v0x55f48fd9ff80_0 .net "read_dataE2", 31 0, L_0x55f48fdbbda0;  alias, 1 drivers
v0x55f48fda0090_0 .var "read_regD1_reg", 4 0;
v0x55f48fda0380_0 .var "read_regD2_reg", 4 0;
v0x55f48fda0460_0 .net "read_regE1", 4 0, L_0x55f48fdbbb60;  alias, 1 drivers
v0x55f48fda0520_0 .net "read_regE2", 4 0, L_0x55f48fdbbbd0;  alias, 1 drivers
v0x55f48fda05c0_0 .net "regWrite", 0 0, v0x55f48fd9c5c0_0;  1 drivers
v0x55f48fda0690_0 .var "regWriteD", 0 0;
v0x55f48fda0730_0 .net "regWriteE", 0 0, L_0x55f48fdbb7a0;  alias, 1 drivers
v0x55f48fda0800_0 .net "reset", 0 0, v0x55f48fda9d40_0;  alias, 1 drivers
v0x55f48fda08f0_0 .net "wEn", 0 0, L_0x55f48fdbd920;  alias, 1 drivers
v0x55f48fda09e0_0 .net "write_data", 31 0, L_0x55f48fdbd990;  alias, 1 drivers
v0x55f48fda0a80_0 .net "write_reg", 4 0, L_0x55f48fdbda30;  alias, 1 drivers
v0x55f48fda0b20_0 .var "write_regD", 4 0;
v0x55f48fda0c00_0 .net "write_regE", 4 0, L_0x55f48fdbbaa0;  alias, 1 drivers
L_0x55f48fdbb3b0 .part L_0x55f48fdba5c0, 15, 5;
L_0x55f48fdbb4a0 .part L_0x55f48fdba5c0, 20, 5;
L_0x55f48fdbb590 .part L_0x55f48fdba5c0, 0, 7;
S_0x55f48fd9bc40 .scope module, "Controller_DIS" "controller" 10 43, 11 1 0, S_0x55f48fd9b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUscr";
    .port_info 2 /OUTPUT 1 "memToReg";
    .port_info 3 /OUTPUT 1 "regWrite";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memWrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "ALUop";
v0x55f48fd9bfc0_0 .var "ALUop", 1 0;
v0x55f48fd9c0c0_0 .var "ALUscr", 0 0;
v0x55f48fd9c180_0 .var "branch", 0 0;
v0x55f48fd9c250_0 .var "memRead", 0 0;
v0x55f48fd9c310_0 .var "memToReg", 0 0;
v0x55f48fd9c420_0 .var "memWrite", 0 0;
v0x55f48fd9c4e0_0 .net "opcode", 6 0, L_0x55f48fdbb590;  1 drivers
v0x55f48fd9c5c0_0 .var "regWrite", 0 0;
E_0x55f48fd9bf40 .event edge, v0x55f48fd9c4e0_0;
S_0x55f48fd9c7d0 .scope module, "immGen_DIS" "immGen" 10 38, 12 1 0, S_0x55f48fd9b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "GenOut";
v0x55f48fd9ca40_0 .var "GenOut", 31 0;
v0x55f48fd9cb40_0 .net "inst", 31 0, L_0x55f48fdba5c0;  alias, 1 drivers
E_0x55f48fd9c9c0 .event edge, v0x55f48fd9cb40_0;
S_0x55f48fd9cc80 .scope module, "regFile_DIS" "regFile" 10 26, 13 1 0, S_0x55f48fd9b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wEn";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v0x55f48fd9cf90_0 .net *"_ivl_0", 31 0, L_0x55f48fdba6f0;  1 drivers
v0x55f48fd9d050_0 .net *"_ivl_10", 6 0, L_0x55f48fdba9c0;  1 drivers
L_0x7ffb6b076210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f48fd9d130_0 .net *"_ivl_13", 1 0, L_0x7ffb6b076210;  1 drivers
L_0x7ffb6b076258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fd9d220_0 .net/2u *"_ivl_14", 31 0, L_0x7ffb6b076258;  1 drivers
v0x55f48fd9d300_0 .net *"_ivl_18", 31 0, L_0x55f48fdbad20;  1 drivers
L_0x7ffb6b0762a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fd9d430_0 .net *"_ivl_21", 30 0, L_0x7ffb6b0762a0;  1 drivers
L_0x7ffb6b0762e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fd9d510_0 .net/2u *"_ivl_22", 31 0, L_0x7ffb6b0762e8;  1 drivers
v0x55f48fd9d5f0_0 .net *"_ivl_24", 0 0, L_0x55f48fdbae50;  1 drivers
v0x55f48fd9d6b0_0 .net *"_ivl_26", 31 0, L_0x55f48fdbaf90;  1 drivers
v0x55f48fd9d790_0 .net *"_ivl_28", 6 0, L_0x55f48fdbb080;  1 drivers
L_0x7ffb6b076180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fd9d870_0 .net *"_ivl_3", 30 0, L_0x7ffb6b076180;  1 drivers
L_0x7ffb6b076330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f48fd9d950_0 .net *"_ivl_31", 1 0, L_0x7ffb6b076330;  1 drivers
L_0x7ffb6b076378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fd9da30_0 .net/2u *"_ivl_32", 31 0, L_0x7ffb6b076378;  1 drivers
L_0x7ffb6b0761c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fd9db10_0 .net/2u *"_ivl_4", 31 0, L_0x7ffb6b0761c8;  1 drivers
v0x55f48fd9dbf0_0 .net *"_ivl_6", 0 0, L_0x55f48fdba7e0;  1 drivers
v0x55f48fd9dcb0_0 .net *"_ivl_8", 31 0, L_0x55f48fdba920;  1 drivers
v0x55f48fd9dd90_0 .net "clock", 0 0, v0x55f48fda9ca0_0;  alias, 1 drivers
v0x55f48fd9de30_0 .net "read_data1", 31 0, L_0x55f48fdbab90;  alias, 1 drivers
v0x55f48fd9def0_0 .net "read_data2", 31 0, L_0x55f48fdbb1c0;  alias, 1 drivers
v0x55f48fd9dfd0_0 .net "read_reg1", 4 0, L_0x55f48fdbb3b0;  1 drivers
v0x55f48fd9e0b0_0 .net "read_reg2", 4 0, L_0x55f48fdbb4a0;  1 drivers
v0x55f48fd9e190 .array "reg_file", 0 31, 31 0;
v0x55f48fd9e250_0 .net "reset", 0 0, v0x55f48fda9d40_0;  alias, 1 drivers
v0x55f48fd9e320_0 .net "wEn", 0 0, L_0x55f48fdbd920;  alias, 1 drivers
v0x55f48fd9e3f0_0 .net "write_data", 31 0, L_0x55f48fdbd990;  alias, 1 drivers
v0x55f48fd9e490_0 .net "write_reg", 4 0, L_0x55f48fdbda30;  alias, 1 drivers
L_0x55f48fdba6f0 .concat [ 1 31 0 0], v0x55f48fda9d40_0, L_0x7ffb6b076180;
L_0x55f48fdba7e0 .cmp/eq 32, L_0x55f48fdba6f0, L_0x7ffb6b0761c8;
L_0x55f48fdba920 .array/port v0x55f48fd9e190, L_0x55f48fdba9c0;
L_0x55f48fdba9c0 .concat [ 5 2 0 0], L_0x55f48fdbb3b0, L_0x7ffb6b076210;
L_0x55f48fdbab90 .functor MUXZ 32, L_0x7ffb6b076258, L_0x55f48fdba920, L_0x55f48fdba7e0, C4<>;
L_0x55f48fdbad20 .concat [ 1 31 0 0], v0x55f48fda9d40_0, L_0x7ffb6b0762a0;
L_0x55f48fdbae50 .cmp/eq 32, L_0x55f48fdbad20, L_0x7ffb6b0762e8;
L_0x55f48fdbaf90 .array/port v0x55f48fd9e190, L_0x55f48fdbb080;
L_0x55f48fdbb080 .concat [ 5 2 0 0], L_0x55f48fdbb4a0, L_0x7ffb6b076330;
L_0x55f48fdbb1c0 .functor MUXZ 32, L_0x7ffb6b076378, L_0x55f48fdbaf90, L_0x55f48fdbae50, C4<>;
S_0x55f48fda0ff0 .scope module, "IF" "Fetch_stage" 3 20, 14 7 0, S_0x55f48fd6de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "PC_scr";
    .port_info 3 /INPUT 32 "PC_M";
    .port_info 4 /OUTPUT 32 "instruction_D";
    .port_info 5 /OUTPUT 32 "PC_D";
L_0x55f48fdba370 .functor BUFZ 32, v0x55f48fda2b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f48fda2930_0 .net "PC_D", 31 0, L_0x55f48fdba370;  alias, 1 drivers
v0x55f48fda2a10_0 .net "PC_F", 31 0, v0x55f48fda1f10_0;  1 drivers
v0x55f48fda2b00_0 .var "PC_F_reg", 31 0;
v0x55f48fda2bc0_0 .net "PC_M", 31 0, v0x55f48fda48d0_0;  alias, 1 drivers
v0x55f48fda2cb0_0 .net "PC_scr", 0 0, L_0x55f48fdbd410;  alias, 1 drivers
v0x55f48fda2da0_0 .net "PCplus4", 31 0, L_0x55f48fdba430;  1 drivers
L_0x7ffb6b0760a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fda2e70_0 .net/2u *"_ivl_0", 31 0, L_0x7ffb6b0760a8;  1 drivers
L_0x7ffb6b076138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fda2f10_0 .net/2u *"_ivl_10", 31 0, L_0x7ffb6b076138;  1 drivers
L_0x7ffb6b0760f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f48fda2ff0_0 .net/2u *"_ivl_2", 31 0, L_0x7ffb6b0760f0;  1 drivers
v0x55f48fda3160_0 .net *"_ivl_4", 31 0, L_0x55f48fdba2d0;  1 drivers
v0x55f48fda3240_0 .net "clock", 0 0, v0x55f48fda9ca0_0;  alias, 1 drivers
v0x55f48fda3370_0 .net "instr_F", 31 0, L_0x55f48fdba140;  1 drivers
v0x55f48fda3460_0 .var "instr_F_reg", 31 0;
v0x55f48fda3520_0 .net "instruction_D", 31 0, L_0x55f48fdba5c0;  alias, 1 drivers
v0x55f48fda35e0_0 .net "muxtoPC", 31 0, L_0x55f48fda9e00;  1 drivers
v0x55f48fda36a0_0 .net "reset", 0 0, v0x55f48fda9d40_0;  alias, 1 drivers
L_0x55f48fdba2d0 .arith/sum 32, v0x55f48fda1f10_0, L_0x7ffb6b0760f0;
L_0x55f48fdba430 .functor MUXZ 32, L_0x55f48fdba2d0, L_0x7ffb6b0760a8, v0x55f48fda9d40_0, C4<>;
L_0x55f48fdba5c0 .functor MUXZ 32, v0x55f48fda3460_0, L_0x7ffb6b076138, v0x55f48fda9d40_0, C4<>;
S_0x55f48fda12b0 .scope module, "InsterMen_FIS" "instrMem" 14 30, 15 1 0, S_0x55f48fda0ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instruction";
L_0x7ffb6b076018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55f48fd5ebf0 .functor XNOR 1, v0x55f48fda9d40_0, L_0x7ffb6b076018, C4<0>, C4<0>;
v0x55f48fda1520_0 .net/2u *"_ivl_0", 0 0, L_0x7ffb6b076018;  1 drivers
v0x55f48fda1620_0 .net *"_ivl_2", 0 0, L_0x55f48fd5ebf0;  1 drivers
L_0x7ffb6b076060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fda16e0_0 .net/2u *"_ivl_4", 31 0, L_0x7ffb6b076060;  1 drivers
v0x55f48fda17a0_0 .net *"_ivl_6", 31 0, L_0x55f48fdba010;  1 drivers
v0x55f48fda1880_0 .net "address", 31 0, v0x55f48fda1f10_0;  alias, 1 drivers
v0x55f48fda19b0 .array "inst_mem", 0 1023, 31 0;
v0x55f48fda1a70_0 .net "instruction", 31 0, L_0x55f48fdba140;  alias, 1 drivers
v0x55f48fda1b50_0 .net "reset", 0 0, v0x55f48fda9d40_0;  alias, 1 drivers
L_0x55f48fdba010 .array/port v0x55f48fda19b0, v0x55f48fda1f10_0;
L_0x55f48fdba140 .functor MUXZ 32, L_0x55f48fdba010, L_0x7ffb6b076060, L_0x55f48fd5ebf0, C4<>;
S_0x55f48fda1c70 .scope module, "PCfetch_FIS" "PCfetch" 14 23, 16 1 0, S_0x55f48fda0ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "target_PC";
    .port_info 3 /OUTPUT 32 "PC";
v0x55f48fda1e50_0 .net "PC", 31 0, v0x55f48fda1f10_0;  alias, 1 drivers
v0x55f48fda1f10_0 .var "PC_reg", 31 0;
v0x55f48fda1fd0_0 .net "clock", 0 0, v0x55f48fda9ca0_0;  alias, 1 drivers
v0x55f48fda20a0_0 .net "reset", 0 0, v0x55f48fda9d40_0;  alias, 1 drivers
v0x55f48fda21d0_0 .net "target_PC", 31 0, L_0x55f48fda9e00;  alias, 1 drivers
S_0x55f48fda2310 .scope module, "muxToPC_FIS" "mux2by1" 14 16, 7 4 0, S_0x55f48fda0ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "mux_out";
v0x55f48fda2520_0 .net "in0", 31 0, v0x55f48fda48d0_0;  alias, 1 drivers
v0x55f48fda2600_0 .net "in1", 31 0, L_0x55f48fdba430;  alias, 1 drivers
v0x55f48fda26e0_0 .net "mux_out", 31 0, L_0x55f48fda9e00;  alias, 1 drivers
v0x55f48fda27e0_0 .net "sel", 0 0, L_0x55f48fdbd410;  alias, 1 drivers
L_0x55f48fda9e00 .functor MUXZ 32, L_0x55f48fdba430, v0x55f48fda48d0_0, L_0x55f48fdbd410, C4<>;
S_0x55f48fda3840 .scope module, "MEM" "Memory_stage" 3 90, 17 4 0, S_0x55f48fd6de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memToRegM";
    .port_info 3 /INPUT 1 "regWriteM";
    .port_info 4 /INPUT 1 "memReadM";
    .port_info 5 /INPUT 1 "memWriteM";
    .port_info 6 /INPUT 1 "branchM";
    .port_info 7 /INPUT 1 "alu_zeroM";
    .port_info 8 /INPUT 5 "write_regM";
    .port_info 9 /INPUT 32 "alu_outM";
    .port_info 10 /INPUT 32 "write_dataM";
    .port_info 11 /INPUT 32 "PC_M";
    .port_info 12 /OUTPUT 1 "regWriteW";
    .port_info 13 /OUTPUT 1 "memToRegW";
    .port_info 14 /OUTPUT 1 "PCscr";
    .port_info 15 /OUTPUT 5 "write_regW";
    .port_info 16 /OUTPUT 32 "readDataW";
    .port_info 17 /OUTPUT 32 "alu_outW";
    .port_info 18 /OUTPUT 32 "PC_out";
L_0x55f48fdbd1a0 .functor AND 1, v0x55f48fd98860_0, v0x55f48fd986e0_0, C4<1>, C4<1>;
L_0x55f48fdbd210 .functor BUFZ 1, v0x55f48fda5710_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbd410 .functor BUFZ 1, L_0x55f48fdbd1a0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbd4b0 .functor BUFZ 5, v0x55f48fda5aa0_0, C4<00000>, C4<00000>, C4<00000>;
v0x55f48fda4700_0 .net "AND", 0 0, L_0x55f48fdbd1a0;  1 drivers
v0x55f48fda47e0_0 .net "PC_M", 31 0, L_0x55f48fdbc960;  alias, 1 drivers
v0x55f48fda48d0_0 .var "PC_M_reg", 31 0;
v0x55f48fda49a0_0 .net "PC_out", 31 0, v0x55f48fda48d0_0;  alias, 1 drivers
v0x55f48fda4a60_0 .net "PCscr", 0 0, L_0x55f48fdbd410;  alias, 1 drivers
v0x55f48fda4ba0_0 .net "alu_outM", 31 0, v0x55f48fd984c0_0;  alias, 1 drivers
v0x55f48fda4cb0_0 .net "alu_outW", 31 0, v0x55f48fda4d70_0;  alias, 1 drivers
v0x55f48fda4d70_0 .var "alu_out_reg", 31 0;
v0x55f48fda4e50_0 .net "alu_zeroM", 0 0, v0x55f48fd986e0_0;  alias, 1 drivers
v0x55f48fda4f80_0 .net "branchM", 0 0, v0x55f48fd98860_0;  alias, 1 drivers
v0x55f48fda5020_0 .net "clock", 0 0, v0x55f48fda9ca0_0;  alias, 1 drivers
v0x55f48fda50c0_0 .net "memReadM", 0 0, L_0x55f48fdbc350;  alias, 1 drivers
v0x55f48fda5160_0 .net "memToRegM", 0 0, L_0x55f48fdbbea0;  alias, 1 drivers
v0x55f48fda5200_0 .var "memToRegM_reg", 0 0;
v0x55f48fda52a0_0 .net "memToRegW", 0 0, v0x55f48fda5200_0;  alias, 1 drivers
v0x55f48fda5340_0 .net "memWriteM", 0 0, L_0x55f48fdbc450;  alias, 1 drivers
v0x55f48fda5430_0 .net "readData", 31 0, L_0x55f48fdbcef0;  1 drivers
v0x55f48fda54d0_0 .net "readDataW", 31 0, v0x55f48fda5590_0;  alias, 1 drivers
v0x55f48fda5590_0 .var "readData_reg", 31 0;
v0x55f48fda5670_0 .net "regWriteM", 0 0, L_0x55f48fdbc2e0;  alias, 1 drivers
v0x55f48fda5710_0 .var "regWriteM_reg", 0 0;
v0x55f48fda57b0_0 .net "regWriteW", 0 0, L_0x55f48fdbd210;  alias, 1 drivers
v0x55f48fda5850_0 .net "reset", 0 0, v0x55f48fda9d40_0;  alias, 1 drivers
v0x55f48fda58f0_0 .net "write_dataM", 31 0, L_0x55f48fdbc6e0;  alias, 1 drivers
v0x55f48fda59e0_0 .net "write_regM", 4 0, L_0x55f48fdbc670;  alias, 1 drivers
v0x55f48fda5aa0_0 .var "write_regM_reg", 4 0;
v0x55f48fda5b60_0 .net "write_regW", 4 0, L_0x55f48fdbd4b0;  alias, 1 drivers
S_0x55f48fda3b10 .scope module, "DataMem_MS" "dataMem" 17 21, 18 1 0, S_0x55f48fda3840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "dataWrite";
    .port_info 6 /OUTPUT 32 "dataRead";
L_0x7ffb6b076498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f48fda3d10_0 .net/2u *"_ivl_0", 31 0, L_0x7ffb6b076498;  1 drivers
v0x55f48fda3e10_0 .net *"_ivl_2", 31 0, L_0x55f48fdbce50;  1 drivers
v0x55f48fda3ef0_0 .net "address", 31 0, v0x55f48fd984c0_0;  alias, 1 drivers
v0x55f48fda3f90_0 .net "clock", 0 0, v0x55f48fda9ca0_0;  alias, 1 drivers
v0x55f48fda4030_0 .net "dataRead", 31 0, L_0x55f48fdbcef0;  alias, 1 drivers
v0x55f48fda4140_0 .net "dataWrite", 31 0, L_0x55f48fdbc6e0;  alias, 1 drivers
v0x55f48fda4200_0 .var/i "i", 31 0;
v0x55f48fda42c0_0 .net "memRead", 0 0, L_0x55f48fdbc350;  alias, 1 drivers
v0x55f48fda4360_0 .net "memWrite", 0 0, L_0x55f48fdbc450;  alias, 1 drivers
v0x55f48fda44c0 .array "memory", 0 4095, 31 0;
v0x55f48fda4560_0 .net "reset", 0 0, v0x55f48fda9d40_0;  alias, 1 drivers
L_0x55f48fdbce50 .array/port v0x55f48fda44c0, v0x55f48fd984c0_0;
L_0x55f48fdbcef0 .functor MUXZ 32, L_0x55f48fdbce50, L_0x7ffb6b076498, v0x55f48fda9d40_0, C4<>;
S_0x55f48fda5f30 .scope module, "WB" "WriteBack_stage" 3 112, 19 4 0, S_0x55f48fd6de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWriteW";
    .port_info 3 /INPUT 1 "memToRegW";
    .port_info 4 /INPUT 5 "write_regW";
    .port_info 5 /INPUT 32 "readDataW";
    .port_info 6 /INPUT 32 "alu_outW";
    .port_info 7 /OUTPUT 1 "regWriteDS";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /OUTPUT 5 "write_regDS";
L_0x55f48fdbd920 .functor BUFZ 1, v0x55f48fda6f10_0, C4<0>, C4<0>, C4<0>;
L_0x55f48fdbd990 .functor BUFZ 32, v0x55f48fda6b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f48fdbda30 .functor BUFZ 5, v0x55f48fda7350_0, C4<00000>, C4<00000>, C4<00000>;
v0x55f48fda67a0_0 .net "alu_outW", 31 0, v0x55f48fda4d70_0;  alias, 1 drivers
v0x55f48fda6880_0 .net "clock", 0 0, v0x55f48fda9ca0_0;  alias, 1 drivers
v0x55f48fda6940_0 .net "data_out", 31 0, L_0x55f48fdbd990;  alias, 1 drivers
v0x55f48fda69e0_0 .net "memToRegW", 0 0, v0x55f48fda5200_0;  alias, 1 drivers
v0x55f48fda6a80_0 .net "muxOutData", 31 0, L_0x55f48fdbd880;  1 drivers
v0x55f48fda6b70_0 .var "muxOutData_reg", 31 0;
v0x55f48fda6c30_0 .net "readDataW", 31 0, v0x55f48fda5590_0;  alias, 1 drivers
v0x55f48fda6d40_0 .net "regWriteDS", 0 0, L_0x55f48fdbd920;  alias, 1 drivers
v0x55f48fda6de0_0 .net "regWriteW", 0 0, L_0x55f48fdbd210;  alias, 1 drivers
v0x55f48fda6f10_0 .var "regWriteW_reg", 0 0;
v0x55f48fda6fd0_0 .net "reset", 0 0, v0x55f48fda9d40_0;  alias, 1 drivers
v0x55f48fda7180_0 .net "write_regDS", 4 0, L_0x55f48fdbda30;  alias, 1 drivers
v0x55f48fda7240_0 .net "write_regW", 4 0, L_0x55f48fdbd4b0;  alias, 1 drivers
v0x55f48fda7350_0 .var "write_regW_reg", 4 0;
S_0x55f48fda6210 .scope module, "muxOut_WBS" "mux2by1" 19 20, 7 4 0, S_0x55f48fda5f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "mux_out";
v0x55f48fda3a70_0 .net "in0", 31 0, v0x55f48fda5590_0;  alias, 1 drivers
v0x55f48fda64b0_0 .net "in1", 31 0, v0x55f48fda4d70_0;  alias, 1 drivers
v0x55f48fda6550_0 .net "mux_out", 31 0, L_0x55f48fdbd880;  alias, 1 drivers
v0x55f48fda6640_0 .net "sel", 0 0, v0x55f48fda5200_0;  alias, 1 drivers
L_0x55f48fdbd880 .functor MUXZ 32, v0x55f48fda4d70_0, v0x55f48fda5590_0, v0x55f48fda5200_0, C4<>;
    .scope S_0x55f48fda1c70;
T_0 ;
    %wait E_0x55f48fd04950;
    %load/vec4 v0x55f48fda20a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f48fda1f10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f48fda21d0_0;
    %store/vec4 v0x55f48fda1f10_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f48fda12b0;
T_1 ;
    %pushi/vec4 22677939, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %pushi/vec4 2319923, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %pushi/vec4 7563939, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %pushi/vec4 22677939, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %pushi/vec4 1884584803, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %pushi/vec4 5937187, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %pushi/vec4 157475, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %pushi/vec4 10770483, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %pushi/vec4 5900291, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %pushi/vec4 461603, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fda19b0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x55f48fda0ff0;
T_2 ;
    %wait E_0x55f48fd04950;
    %load/vec4 v0x55f48fda36a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f48fda2b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f48fda3460_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f48fda2a10_0;
    %assign/vec4 v0x55f48fda2b00_0, 0;
    %load/vec4 v0x55f48fda3370_0;
    %assign/vec4 v0x55f48fda3460_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f48fd9cc80;
T_3 ;
    %wait E_0x55f48fd04950;
    %load/vec4 v0x55f48fd9e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f48fd9e3f0_0;
    %load/vec4 v0x55f48fd9e490_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f48fd9e190, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f48fd9cc80;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 86, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 171, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 48, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 2304, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 46080, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 4081, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 103, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 52544, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 2176, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 2448, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 1104, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 344865, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 39903, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 224, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 707, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 1074, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 61185, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 1656, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 371936, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 195, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %pushi/vec4 560095, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f48fd9e190, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55f48fd9c7d0;
T_5 ;
    %wait E_0x55f48fd9c9c0;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x55f48fd9ca40_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %store/vec4 v0x55f48fd9ca40_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 2097151, 0, 21;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/u 32;
    %store/vec4 v0x55f48fd9ca40_0, 0, 32;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 2047, 0, 11;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %pad/u 32;
    %store/vec4 v0x55f48fd9ca40_0, 0, 32;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 7, 0, 2;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0x55f48fd9cb40_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x55f48fd9ca40_0, 0, 32;
T_5.16 ;
T_5.13 ;
T_5.9 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f48fd9bc40;
T_6 ;
    %wait E_0x55f48fd9bf40;
    %load/vec4 v0x55f48fd9c4e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 34, 0, 8;
    %split/vec4 2;
    %assign/vec4 v0x55f48fd9bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c310_0, 0;
    %assign/vec4 v0x55f48fd9c0c0_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 240, 0, 8;
    %split/vec4 2;
    %assign/vec4 v0x55f48fd9bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c310_0, 0;
    %assign/vec4 v0x55f48fd9c0c0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 2;
    %assign/vec4 v0x55f48fd9bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c310_0, 0;
    %assign/vec4 v0x55f48fd9c0c0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 5, 0, 8;
    %split/vec4 2;
    %assign/vec4 v0x55f48fd9bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c310_0, 0;
    %assign/vec4 v0x55f48fd9c0c0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 130, 0, 8;
    %split/vec4 2;
    %assign/vec4 v0x55f48fd9bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c310_0, 0;
    %assign/vec4 v0x55f48fd9c0c0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 134, 0, 8;
    %split/vec4 2;
    %assign/vec4 v0x55f48fd9bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55f48fd9c310_0, 0;
    %assign/vec4 v0x55f48fd9c0c0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f48fd9b8b0;
T_7 ;
    %wait E_0x55f48fd04950;
    %load/vec4 v0x55f48fda0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 2;
    %store/vec4 v0x55f48fd9e770_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x55f48fd9f130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55f48fd9fa40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55f48fd9f5c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55f48fda0690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55f48fd9f800_0, 0, 1;
    %store/vec4 v0x55f48fd9e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fd9eef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fd9fc80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fd9fdf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fd9ed30_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f48fda0b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f48fda0090_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f48fda0380_0, 0, 5;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f48fd9e900_0;
    %store/vec4 v0x55f48fd9e9a0_0, 0, 1;
    %load/vec4 v0x55f48fd9f730_0;
    %store/vec4 v0x55f48fd9f800_0, 0, 1;
    %load/vec4 v0x55f48fda05c0_0;
    %store/vec4 v0x55f48fda0690_0, 0, 1;
    %load/vec4 v0x55f48fd9f4f0_0;
    %store/vec4 v0x55f48fd9f5c0_0, 0, 1;
    %load/vec4 v0x55f48fd9f970_0;
    %store/vec4 v0x55f48fd9fa40_0, 0, 1;
    %load/vec4 v0x55f48fd9f090_0;
    %store/vec4 v0x55f48fd9f130_0, 0, 1;
    %load/vec4 v0x55f48fd9e660_0;
    %store/vec4 v0x55f48fd9e770_0, 0, 2;
    %load/vec4 v0x55f48fd9ee10_0;
    %store/vec4 v0x55f48fd9eef0_0, 0, 32;
    %load/vec4 v0x55f48fd9fbb0_0;
    %store/vec4 v0x55f48fd9fc80_0, 0, 32;
    %load/vec4 v0x55f48fd9fd20_0;
    %store/vec4 v0x55f48fd9fdf0_0, 0, 32;
    %load/vec4 v0x55f48fd9eb80_0;
    %store/vec4 v0x55f48fd9ed30_0, 0, 32;
    %load/vec4 v0x55f48fd9f340_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x55f48fda0b20_0, 0, 5;
    %load/vec4 v0x55f48fd9f340_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x55f48fda0090_0, 0, 5;
    %load/vec4 v0x55f48fd9f340_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x55f48fda0380_0, 0, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f48fd6e9f0;
T_8 ;
    %wait E_0x55f48fcb7b50;
    %load/vec4 v0x55f48fd96580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x55f48fd96750_0;
    %load/vec4 v0x55f48fd96830_0;
    %and;
    %store/vec4 v0x55f48fd96690_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x55f48fd96750_0;
    %load/vec4 v0x55f48fd96830_0;
    %or;
    %store/vec4 v0x55f48fd96690_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x55f48fd96750_0;
    %load/vec4 v0x55f48fd96830_0;
    %add;
    %store/vec4 v0x55f48fd96690_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x55f48fd96750_0;
    %load/vec4 v0x55f48fd96830_0;
    %sub;
    %store/vec4 v0x55f48fd96690_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f48fd7f830;
T_9 ;
    %wait E_0x55f48fd89270;
    %load/vec4 v0x55f48fd97310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x55f48fd96f50_0;
    %assign/vec4 v0x55f48fd97220_0, 0;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x55f48fd97050_0;
    %assign/vec4 v0x55f48fd97220_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55f48fd97130_0;
    %assign/vec4 v0x55f48fd97220_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f48fd97220_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f48fd7f450;
T_10 ;
    %wait E_0x55f48fd89840;
    %load/vec4 v0x55f48fd979c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x55f48fd97630_0;
    %assign/vec4 v0x55f48fd978f0_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55f48fd97730_0;
    %assign/vec4 v0x55f48fd978f0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55f48fd977f0_0;
    %assign/vec4 v0x55f48fd978f0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f48fd978f0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f48fd6e610;
T_11 ;
    %wait E_0x55f48fd04510;
    %load/vec4 v0x55f48fd81620_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f48fd7dc20_0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55f48fd81620_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f48fd7dc20_0, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55f48fd81620_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f48fd54880_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f48fd59f90_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f48fd7dc20_0, 0, 4;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55f48fd81620_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f48fd54880_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f48fd59f90_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f48fd7dc20_0, 0, 4;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x55f48fd81620_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f48fd54880_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f48fd59f90_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f48fd7dc20_0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x55f48fd81620_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f48fd54880_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f48fd59f90_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f48fd7dc20_0, 0, 4;
T_11.10 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f48fd6e230;
T_12 ;
    %wait E_0x55f48fd04950;
    %load/vec4 v0x55f48fd9a350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v0x55f48fd986e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55f48fd98860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55f48fd99230_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55f48fd98db0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55f48fd9a1d0_0, 0, 1;
    %store/vec4 v0x55f48fd98ff0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f48fd9a6b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fd97ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fd984c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fd9a4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fd99e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fd9a030_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f48fd98f30_0;
    %store/vec4 v0x55f48fd98ff0_0, 0, 1;
    %load/vec4 v0x55f48fd9a110_0;
    %store/vec4 v0x55f48fd9a1d0_0, 0, 1;
    %load/vec4 v0x55f48fd98d10_0;
    %store/vec4 v0x55f48fd98db0_0, 0, 1;
    %load/vec4 v0x55f48fd99170_0;
    %store/vec4 v0x55f48fd99230_0, 0, 1;
    %load/vec4 v0x55f48fd987a0_0;
    %store/vec4 v0x55f48fd98860_0, 0, 1;
    %load/vec4 v0x55f48fd985a0_0;
    %store/vec4 v0x55f48fd986e0_0, 0, 1;
    %load/vec4 v0x55f48fd9a5d0_0;
    %store/vec4 v0x55f48fd9a6b0_0, 0, 5;
    %load/vec4 v0x55f48fd97d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x55f48fd97e00_0;
    %add;
    %store/vec4 v0x55f48fd97ea0_0, 0, 32;
    %load/vec4 v0x55f48fd98280_0;
    %store/vec4 v0x55f48fd984c0_0, 0, 32;
    %load/vec4 v0x55f48fd99870_0;
    %store/vec4 v0x55f48fd9a4f0_0, 0, 32;
    %load/vec4 v0x55f48fd99bf0_0;
    %pad/u 32;
    %store/vec4 v0x55f48fd99e70_0, 0, 32;
    %load/vec4 v0x55f48fd99cb0_0;
    %pad/u 32;
    %store/vec4 v0x55f48fd9a030_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f48fda3b10;
T_13 ;
    %wait E_0x55f48fd04950;
    %load/vec4 v0x55f48fda4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55f48fda4140_0;
    %ix/getv 3, v0x55f48fda3ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f48fda44c0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f48fda3b10;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fda4200_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x55f48fda4200_0;
    %cmpi/s 4095, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55f48fda4200_0;
    %muli 4, 0, 32;
    %add;
    %ix/getv/s 4, v0x55f48fda4200_0;
    %store/vec4a v0x55f48fda44c0, 4, 0;
    %load/vec4 v0x55f48fda4200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f48fda4200_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0x55f48fda3840;
T_15 ;
    %wait E_0x55f48fd04950;
    %load/vec4 v0x55f48fda5850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda5710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda5200_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f48fda5aa0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fda5590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fda4d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fda48d0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f48fda5670_0;
    %store/vec4 v0x55f48fda5710_0, 0, 1;
    %load/vec4 v0x55f48fda5160_0;
    %store/vec4 v0x55f48fda5200_0, 0, 1;
    %load/vec4 v0x55f48fda59e0_0;
    %store/vec4 v0x55f48fda5aa0_0, 0, 5;
    %load/vec4 v0x55f48fda5430_0;
    %store/vec4 v0x55f48fda5590_0, 0, 32;
    %load/vec4 v0x55f48fda4ba0_0;
    %store/vec4 v0x55f48fda4d70_0, 0, 32;
    %load/vec4 v0x55f48fda47e0_0;
    %store/vec4 v0x55f48fda48d0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f48fda5f30;
T_16 ;
    %wait E_0x55f48fd04950;
    %load/vec4 v0x55f48fda6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda6f10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f48fda6b70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f48fda7350_0, 0, 5;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f48fda6de0_0;
    %store/vec4 v0x55f48fda6f10_0, 0, 1;
    %load/vec4 v0x55f48fda6a80_0;
    %store/vec4 v0x55f48fda6b70_0, 0, 32;
    %load/vec4 v0x55f48fda7240_0;
    %store/vec4 v0x55f48fda7350_0, 0, 5;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f48fd9acd0;
T_17 ;
    %wait E_0x55f48fd9aff0;
    %load/vec4 v0x55f48fd9b3f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f48fd9b5a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x55f48fd9b5a0_0;
    %load/vec4 v0x55f48fd9b2b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f48fd9b070_0, 0, 2;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f48fd9b4e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f48fd9b680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x55f48fd9b680_0;
    %load/vec4 v0x55f48fd9b2b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f48fd9b070_0, 0, 2;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f48fd9b070_0, 0, 2;
T_17.3 ;
T_17.1 ;
    %load/vec4 v0x55f48fd9b3f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f48fd9b5a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x55f48fd9b5a0_0;
    %load/vec4 v0x55f48fd9b350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f48fd9b1a0_0, 0, 2;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55f48fd9b4e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f48fd9b680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x55f48fd9b680_0;
    %load/vec4 v0x55f48fd9b350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f48fd9b1a0_0, 0, 2;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f48fd9b1a0_0, 0, 2;
T_17.7 ;
T_17.5 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55f48fd7c880;
T_18 ;
    %pushi/vec4 13, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f48fda9ca0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9ca0_0, 0, 1;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %end;
    .thread T_18;
    .scope S_0x55f48fd7c880;
T_19 ;
    %wait E_0x55f48fd04950;
    %vpi_call 2 20 "$display", "--------PIPELINE RISC-V PROCESSOR TESTING--------" {0 0 0};
    %vpi_call 2 22 "$monitor", "At time %0d reset=%b PC = %h, Instruction = %h, alu_out = %h, DataRead = %h", $time, v0x55f48fda9d40_0, v0x55f48fda2da0_0, v0x55f48fda8b90_0, v0x55f48fda8240_0, v0x55f48fda8950_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f48fda9d40_0, 0, 1;
    %wait E_0x55f48fd04950;
    %vpi_call 2 39 "$display", "TEST PASSED" {0 0 0};
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x55f48fd7c880;
T_20 ;
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %vpi_call 2 45 "$dumpfile", "dump.vcd" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "Pipeline_RISC_V_tb.v";
    "./Pipelined_RISC_V_main.v";
    "./Execute_stage.v";
    "./ALUcntrl.v";
    "./ALU.v";
    "./mux.v";
    "./mux3x1.v";
    "./Hazard_Controll.v";
    "./Decode_stage.v";
    "./controller.v";
    "./immGen.v";
    "./regFile.v";
    "./Fetch_stage.v";
    "./instrMem.v";
    "./PCfetch.v";
    "./Memory_stage.v";
    "./dataMem.v";
    "./Writeback_stage.v";
