// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition"

// DATE "12/15/2015 17:07:45"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module clk_gen (
	seven_seg1,
	seven_seg2,
	seven_seg3,
	seven_seg4,
	seven_seg5,
	seven_seg6,
	seven_seg7,
	seven_seg8,
	LEDR0,
	LEDR1,
	LEDR2,
	LEDR3,
	LEDR4,
	LEDR5,
	LEDR6,
	LEDR7,
	LEDR8,
	LEDR9,
	sw1,
	sw2,
	sw3,
	sw4,
	button1,
	button2,
	button3,
	button4,
	clk);
output 	[6:0] seven_seg1;
output 	[6:0] seven_seg2;
output 	[6:0] seven_seg3;
output 	[6:0] seven_seg4;
output 	[6:0] seven_seg5;
output 	[6:0] seven_seg6;
output 	[6:0] seven_seg7;
output 	[6:0] seven_seg8;
output 	LEDR0;
output 	LEDR1;
output 	LEDR2;
output 	LEDR3;
output 	LEDR4;
output 	LEDR5;
output 	LEDR6;
output 	LEDR7;
output 	LEDR8;
output 	LEDR9;
input 	sw1;
input 	sw2;
input 	sw3;
input 	sw4;
input 	button1;
input 	button2;
input 	button3;
input 	button4;
input 	clk;

// Design Ports Information
// sw3	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw4	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seven_seg1[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg1[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg1[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg1[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg1[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg1[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg1[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg2[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg2[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg2[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg2[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg2[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg2[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg2[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg3[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg3[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg3[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg3[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg3[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg3[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg4[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg4[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg4[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg4[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg4[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg4[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg4[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg5[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg5[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg5[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg5[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg5[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg5[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg5[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg6[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg6[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg6[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg6[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg6[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg6[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg6[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg7[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg7[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg7[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg7[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg7[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg7[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg7[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg8[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg8[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg8[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg8[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg8[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg8[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seven_seg8[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR0	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR1	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR2	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR3	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR4	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR5	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR6	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR7	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR8	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR9	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// button4	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// button2	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// button3	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw1	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw2	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// button1	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("clk_gen_v.sdo");
// synopsys translate_on

wire \U1|counter_out[0]~25_combout ;
wire \U1|counter_out[0]~26 ;
wire \U1|counter_out[1]~27_combout ;
wire \U1|counter_out[1]~28 ;
wire \U1|counter_out[2]~29_combout ;
wire \U1|counter_out[2]~30 ;
wire \U1|counter_out[3]~31_combout ;
wire \U1|counter_out[3]~32 ;
wire \U1|counter_out[4]~33_combout ;
wire \U1|counter_out[4]~34 ;
wire \U1|counter_out[5]~35_combout ;
wire \U1|counter_out[5]~36 ;
wire \U1|counter_out[6]~37_combout ;
wire \U1|counter_out[6]~38 ;
wire \U1|counter_out[7]~39_combout ;
wire \U1|counter_out[7]~40 ;
wire \U1|counter_out[8]~41_combout ;
wire \U1|counter_out[8]~42 ;
wire \U1|counter_out[9]~43_combout ;
wire \U1|counter_out[9]~44 ;
wire \U1|counter_out[10]~45_combout ;
wire \U1|counter_out[10]~46 ;
wire \U1|counter_out[11]~47_combout ;
wire \U1|counter_out[11]~48 ;
wire \U1|counter_out[12]~49_combout ;
wire \U1|counter_out[12]~50 ;
wire \U1|counter_out[13]~51_combout ;
wire \U1|counter_out[13]~52 ;
wire \U1|counter_out[14]~53_combout ;
wire \U1|counter_out[14]~54 ;
wire \U1|counter_out[15]~55_combout ;
wire \U1|counter_out[15]~56 ;
wire \U1|counter_out[16]~57_combout ;
wire \U1|counter_out[16]~58 ;
wire \U1|counter_out[17]~59_combout ;
wire \U1|counter_out[17]~60 ;
wire \U1|counter_out[18]~61_combout ;
wire \U1|counter_out[18]~62 ;
wire \U1|counter_out[19]~63_combout ;
wire \U1|counter_out[19]~64 ;
wire \U1|counter_out[20]~65_combout ;
wire \U1|counter_out[20]~66 ;
wire \U1|counter_out[21]~67_combout ;
wire \U1|counter_out[21]~68 ;
wire \U1|counter_out[22]~69_combout ;
wire \U1|counter_out[22]~70 ;
wire \U1|counter_out[23]~71_combout ;
wire \U1|counter_out[23]~72 ;
wire \U1|counter_out[24]~73_combout ;
wire \BTS|CNT1|carry_p~regout ;
wire \BTS|CNT3|carry_p~regout ;
wire \BTS|CNT24|ampm~1_combout ;
wire \BTS|CNT1|clk_button~combout ;
wire \M1|toggle_key~combout ;
wire \U1|LessThan0~0_combout ;
wire \U1|LessThan0~1_combout ;
wire \U1|LessThan0~2_combout ;
wire \U1|LessThan0~3_combout ;
wire \U1|LessThan0~4_combout ;
wire \U1|LessThan0~5_combout ;
wire \U1|LessThan0~6_combout ;
wire \U1|LessThan0~7_combout ;
wire \U1|LessThan0~8_combout ;
wire \U1|LessThan0~9_combout ;
wire \U1|LessThan0~10_combout ;
wire \BTS|CNT1|LessThan0~0_combout ;
wire \BTS|CNT2|carry_p~regout ;
wire \BTS|CNT3|clk_button~combout ;
wire \BTS|CNT3|LessThan0~0_combout ;
wire \BTS|CNT2|LessThan0~0_combout ;
wire \button4~combout ;
wire \button2~combout ;
wire \sw1~combout ;
wire \sw2~combout ;
wire \button1~combout ;
wire \BTS|CNT1|carry_p~clkctrl_outclk ;
wire \BTS|CNT3|clk_button~clkctrl_outclk ;
wire \clk~clkctrl_outclk ;
wire \BTS|CNT1|clk_button~clkctrl_outclk ;
wire \BTS|CNT3|carry_p~clkctrl_outclk ;
wire \BTS|Equal1~0_combout ;
wire \BTS|Equal0~0_combout ;
wire \M1|setting_toggle~0_combout ;
wire \M1|setting_toggle~regout ;
wire \BTS|blink_count1~0_combout ;
wire \BTS|blink_count1[2]~3_combout ;
wire \BTS|CNT1|count~0_combout ;
wire \BTS|CNT1|count~2_combout ;
wire \BTS|CNT1|count~3_combout ;
wire \BTS|CNT1|count~1_combout ;
wire \BTS|blink_count1[1]~2_combout ;
wire \BTS|blink_count1[3]~4_combout ;
wire \BTS|blink_count1[0]~1_combout ;
wire \SSD1|WideOr6~0_combout ;
wire \SSD1|WideOr5~0_combout ;
wire \SSD1|WideOr4~0_combout ;
wire \SSD1|WideOr3~0_combout ;
wire \SSD1|WideOr2~0_combout ;
wire \SSD1|WideOr1~0_combout ;
wire \SSD1|WideOr0~0_combout ;
wire \BTS|CNT2|count~1_combout ;
wire \BTS|CNT2|count~0_combout ;
wire \BTS|CNT2|count~2_combout ;
wire \SSD2|WideOr6~0_combout ;
wire \SSD2|WideOr5~0_combout ;
wire \SSD2|WideOr4~0_combout ;
wire \SSD2|WideOr3~0_combout ;
wire \SSD2|WideOr2~0_combout ;
wire \SSD2|WideOr1~0_combout ;
wire \SSD2|WideOr0~0_combout ;
wire \BTS|CNT3|count~1_combout ;
wire \BTS|CNT3|count~2_combout ;
wire \BTS|CNT3|count~0_combout ;
wire \BTS|CNT3|count~3_combout ;
wire \BTS|blink_count3[3]~4_combout ;
wire \BTS|blink_count3[2]~3_combout ;
wire \U2|q~0_combout ;
wire \button4~clk_delay_ctrl_clkout ;
wire \button4~clkctrl_outclk ;
wire \U2|q~regout ;
wire \BTS|blink_count3~0_combout ;
wire \BTS|blink_count3[1]~2_combout ;
wire \BTS|blink_count3[0]~1_combout ;
wire \SSD3|WideOr6~0_combout ;
wire \SSD3|WideOr5~0_combout ;
wire \SSD3|WideOr4~0_combout ;
wire \SSD3|WideOr3~0_combout ;
wire \SSD3|WideOr2~0_combout ;
wire \SSD3|WideOr1~0_combout ;
wire \SSD3|WideOr0~0_combout ;
wire \BTS|CNT4|count~2_combout ;
wire \BTS|CNT4|count~1_combout ;
wire \BTS|CNT4|count~0_combout ;
wire \SSD4|WideOr6~0_combout ;
wire \SSD4|WideOr5~0_combout ;
wire \SSD4|WideOr4~0_combout ;
wire \SSD4|WideOr3~0_combout ;
wire \SSD4|WideOr2~0_combout ;
wire \SSD4|WideOr1~0_combout ;
wire \SSD4|WideOr0~0_combout ;
wire \BTS|CNT24|count_ten[0]~5 ;
wire \BTS|CNT24|count_ten[1]~6_combout ;
wire \BTS|CNT24|count[3]~4_combout ;
wire \BTS|CNT24|LessThan0~0_combout ;
wire \BTS|CNT24|count[3]~5_combout ;
wire \BTS|CNT24|count_ten[1]~7 ;
wire \BTS|CNT24|count_ten[2]~9 ;
wire \BTS|CNT24|count_ten[3]~10_combout ;
wire \BTS|CNT24|count_ten[0]~4_combout ;
wire \BTS|CNT24|ampm~0_combout ;
wire \BTS|CNT24|always0~0_combout ;
wire \BTS|CNT24|count[0]~0_combout ;
wire \BTS|CNT24|count[1]~2_combout ;
wire \BTS|CNT24|Add0~0_combout ;
wire \BTS|CNT24|count[2]~3_combout ;
wire \BTS|CNT24|Equal3~0_combout ;
wire \BTS|CNT24|count[0]~1_combout ;
wire \BTS|blink_count5[0]~1_combout ;
wire \BTS|blink_count5~0_combout ;
wire \BTS|blink_count5[3]~4_combout ;
wire \BTS|blink_count5[2]~3_combout ;
wire \BTS|blink_count5[1]~2_combout ;
wire \SSD5|WideOr6~0_combout ;
wire \SSD5|WideOr5~0_combout ;
wire \SSD5|WideOr4~0_combout ;
wire \SSD5|WideOr3~0_combout ;
wire \SSD5|WideOr2~0_combout ;
wire \SSD5|WideOr1~0_combout ;
wire \SSD5|WideOr0~0_combout ;
wire \BTS|blink_count6[3]~3_combout ;
wire \BTS|CNT24|count_ten[2]~8_combout ;
wire \BTS|blink_count6[2]~2_combout ;
wire \BTS|blink_count6[1]~1_combout ;
wire \BTS|blink_count6[0]~0_combout ;
wire \SSD6|WideOr6~0_combout ;
wire \SSD6|WideOr5~0_combout ;
wire \SSD6|WideOr4~0_combout ;
wire \SSD6|WideOr3~0_combout ;
wire \SSD6|WideOr2~0_combout ;
wire \SSD6|WideOr1~0_combout ;
wire \SSD6|WideOr0~0_combout ;
wire \BTS|CNT4|LessThan0~0_combout ;
wire \BTS|CNT4|carry_p~regout ;
wire \button3~combout ;
wire \BTS|CNT24|clk_button~combout ;
wire \BTS|CNT24|clk_button~clkctrl_outclk ;
wire \BTS|CNT24|ampm~2_combout ;
wire \BTS|CNT24|ampm~regout ;
wire \LD|LEDR0~25_combout ;
wire \clk~combout ;
wire \LD|Equal0~0_combout ;
wire \LD|LEDR0~combout ;
wire \LD|LEDR0~26_combout ;
wire \LD|LEDR1~0_combout ;
wire \LD|LEDR1~combout ;
wire \LD|LEDR0~23_combout ;
wire \LD|LEDR2~0_combout ;
wire \LD|LEDR2~combout ;
wire \LD|LEDR0~24_combout ;
wire \LD|LEDR3~0_combout ;
wire \LD|LEDR3~combout ;
wire \LD|LEDR0~21_combout ;
wire \LD|LEDR4~0_combout ;
wire \LD|LEDR4~combout ;
wire \LD|LEDR0~19_combout ;
wire \LD|LEDR5~0_combout ;
wire \LD|LEDR5~combout ;
wire \LD|LEDR0~22_combout ;
wire \LD|LEDR6~0_combout ;
wire \LD|LEDR6~combout ;
wire \LD|LEDR0~20_combout ;
wire \LD|LEDR7~combout ;
wire \LD|Equal0~1_combout ;
wire \LD|LEDR8~0_combout ;
wire \LD|LEDR8~combout ;
wire [24:0] \U1|counter_out ;
wire [1:0] \M1|tap_out ;
wire [3:0] \BTS|CNT24|count_ten ;
wire [3:0] \BTS|CNT24|count ;
wire [3:0] \BTS|CNT4|count ;
wire [3:0] \BTS|CNT3|count ;
wire [3:0] \BTS|CNT2|count ;
wire [3:0] \BTS|CNT1|count ;


// Location: LCFF_X28_Y11_N25
cycloneii_lcell_ff \U1|counter_out[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[24]~73_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [24]));

// Location: LCFF_X28_Y11_N23
cycloneii_lcell_ff \U1|counter_out[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[23]~71_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [23]));

// Location: LCFF_X28_Y11_N21
cycloneii_lcell_ff \U1|counter_out[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[22]~69_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [22]));

// Location: LCFF_X28_Y11_N19
cycloneii_lcell_ff \U1|counter_out[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[21]~67_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [21]));

// Location: LCFF_X28_Y11_N17
cycloneii_lcell_ff \U1|counter_out[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[20]~65_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [20]));

// Location: LCFF_X28_Y11_N15
cycloneii_lcell_ff \U1|counter_out[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[19]~63_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [19]));

// Location: LCFF_X28_Y11_N13
cycloneii_lcell_ff \U1|counter_out[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[18]~61_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [18]));

// Location: LCFF_X28_Y11_N11
cycloneii_lcell_ff \U1|counter_out[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[17]~59_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [17]));

// Location: LCFF_X28_Y11_N9
cycloneii_lcell_ff \U1|counter_out[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[16]~57_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [16]));

// Location: LCFF_X28_Y11_N7
cycloneii_lcell_ff \U1|counter_out[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[15]~55_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [15]));

// Location: LCFF_X28_Y11_N5
cycloneii_lcell_ff \U1|counter_out[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[14]~53_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [14]));

// Location: LCFF_X28_Y11_N3
cycloneii_lcell_ff \U1|counter_out[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[13]~51_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [13]));

// Location: LCFF_X28_Y11_N1
cycloneii_lcell_ff \U1|counter_out[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[12]~49_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [12]));

// Location: LCFF_X28_Y12_N31
cycloneii_lcell_ff \U1|counter_out[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[11]~47_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [11]));

// Location: LCFF_X28_Y12_N29
cycloneii_lcell_ff \U1|counter_out[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[10]~45_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [10]));

// Location: LCFF_X28_Y12_N27
cycloneii_lcell_ff \U1|counter_out[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[9]~43_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [9]));

// Location: LCFF_X28_Y12_N25
cycloneii_lcell_ff \U1|counter_out[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[8]~41_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [8]));

// Location: LCFF_X28_Y12_N23
cycloneii_lcell_ff \U1|counter_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[7]~39_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [7]));

// Location: LCFF_X28_Y12_N21
cycloneii_lcell_ff \U1|counter_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[6]~37_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [6]));

// Location: LCFF_X28_Y12_N19
cycloneii_lcell_ff \U1|counter_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[5]~35_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [5]));

// Location: LCFF_X28_Y12_N17
cycloneii_lcell_ff \U1|counter_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[4]~33_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [4]));

// Location: LCFF_X28_Y12_N15
cycloneii_lcell_ff \U1|counter_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[3]~31_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [3]));

// Location: LCFF_X28_Y12_N13
cycloneii_lcell_ff \U1|counter_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[2]~29_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [2]));

// Location: LCFF_X28_Y12_N11
cycloneii_lcell_ff \U1|counter_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[1]~27_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [1]));

// Location: LCFF_X28_Y12_N9
cycloneii_lcell_ff \U1|counter_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\U1|counter_out[0]~25_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(\U1|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|counter_out [0]));

// Location: LCCOMB_X28_Y12_N8
cycloneii_lcell_comb \U1|counter_out[0]~25 (
// Equation(s):
// \U1|counter_out[0]~25_combout  = \U1|counter_out [0] $ (VCC)
// \U1|counter_out[0]~26  = CARRY(\U1|counter_out [0])

	.dataa(vcc),
	.datab(\U1|counter_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|counter_out[0]~25_combout ),
	.cout(\U1|counter_out[0]~26 ));
// synopsys translate_off
defparam \U1|counter_out[0]~25 .lut_mask = 16'h33CC;
defparam \U1|counter_out[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneii_lcell_comb \U1|counter_out[1]~27 (
// Equation(s):
// \U1|counter_out[1]~27_combout  = (\U1|counter_out [1] & (!\U1|counter_out[0]~26 )) # (!\U1|counter_out [1] & ((\U1|counter_out[0]~26 ) # (GND)))
// \U1|counter_out[1]~28  = CARRY((!\U1|counter_out[0]~26 ) # (!\U1|counter_out [1]))

	.dataa(\U1|counter_out [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[0]~26 ),
	.combout(\U1|counter_out[1]~27_combout ),
	.cout(\U1|counter_out[1]~28 ));
// synopsys translate_off
defparam \U1|counter_out[1]~27 .lut_mask = 16'h5A5F;
defparam \U1|counter_out[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneii_lcell_comb \U1|counter_out[2]~29 (
// Equation(s):
// \U1|counter_out[2]~29_combout  = (\U1|counter_out [2] & (\U1|counter_out[1]~28  $ (GND))) # (!\U1|counter_out [2] & (!\U1|counter_out[1]~28  & VCC))
// \U1|counter_out[2]~30  = CARRY((\U1|counter_out [2] & !\U1|counter_out[1]~28 ))

	.dataa(\U1|counter_out [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[1]~28 ),
	.combout(\U1|counter_out[2]~29_combout ),
	.cout(\U1|counter_out[2]~30 ));
// synopsys translate_off
defparam \U1|counter_out[2]~29 .lut_mask = 16'hA50A;
defparam \U1|counter_out[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneii_lcell_comb \U1|counter_out[3]~31 (
// Equation(s):
// \U1|counter_out[3]~31_combout  = (\U1|counter_out [3] & (!\U1|counter_out[2]~30 )) # (!\U1|counter_out [3] & ((\U1|counter_out[2]~30 ) # (GND)))
// \U1|counter_out[3]~32  = CARRY((!\U1|counter_out[2]~30 ) # (!\U1|counter_out [3]))

	.dataa(vcc),
	.datab(\U1|counter_out [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[2]~30 ),
	.combout(\U1|counter_out[3]~31_combout ),
	.cout(\U1|counter_out[3]~32 ));
// synopsys translate_off
defparam \U1|counter_out[3]~31 .lut_mask = 16'h3C3F;
defparam \U1|counter_out[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneii_lcell_comb \U1|counter_out[4]~33 (
// Equation(s):
// \U1|counter_out[4]~33_combout  = (\U1|counter_out [4] & (\U1|counter_out[3]~32  $ (GND))) # (!\U1|counter_out [4] & (!\U1|counter_out[3]~32  & VCC))
// \U1|counter_out[4]~34  = CARRY((\U1|counter_out [4] & !\U1|counter_out[3]~32 ))

	.dataa(\U1|counter_out [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[3]~32 ),
	.combout(\U1|counter_out[4]~33_combout ),
	.cout(\U1|counter_out[4]~34 ));
// synopsys translate_off
defparam \U1|counter_out[4]~33 .lut_mask = 16'hA50A;
defparam \U1|counter_out[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneii_lcell_comb \U1|counter_out[5]~35 (
// Equation(s):
// \U1|counter_out[5]~35_combout  = (\U1|counter_out [5] & (!\U1|counter_out[4]~34 )) # (!\U1|counter_out [5] & ((\U1|counter_out[4]~34 ) # (GND)))
// \U1|counter_out[5]~36  = CARRY((!\U1|counter_out[4]~34 ) # (!\U1|counter_out [5]))

	.dataa(vcc),
	.datab(\U1|counter_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[4]~34 ),
	.combout(\U1|counter_out[5]~35_combout ),
	.cout(\U1|counter_out[5]~36 ));
// synopsys translate_off
defparam \U1|counter_out[5]~35 .lut_mask = 16'h3C3F;
defparam \U1|counter_out[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneii_lcell_comb \U1|counter_out[6]~37 (
// Equation(s):
// \U1|counter_out[6]~37_combout  = (\U1|counter_out [6] & (\U1|counter_out[5]~36  $ (GND))) # (!\U1|counter_out [6] & (!\U1|counter_out[5]~36  & VCC))
// \U1|counter_out[6]~38  = CARRY((\U1|counter_out [6] & !\U1|counter_out[5]~36 ))

	.dataa(\U1|counter_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[5]~36 ),
	.combout(\U1|counter_out[6]~37_combout ),
	.cout(\U1|counter_out[6]~38 ));
// synopsys translate_off
defparam \U1|counter_out[6]~37 .lut_mask = 16'hA50A;
defparam \U1|counter_out[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneii_lcell_comb \U1|counter_out[7]~39 (
// Equation(s):
// \U1|counter_out[7]~39_combout  = (\U1|counter_out [7] & (!\U1|counter_out[6]~38 )) # (!\U1|counter_out [7] & ((\U1|counter_out[6]~38 ) # (GND)))
// \U1|counter_out[7]~40  = CARRY((!\U1|counter_out[6]~38 ) # (!\U1|counter_out [7]))

	.dataa(vcc),
	.datab(\U1|counter_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[6]~38 ),
	.combout(\U1|counter_out[7]~39_combout ),
	.cout(\U1|counter_out[7]~40 ));
// synopsys translate_off
defparam \U1|counter_out[7]~39 .lut_mask = 16'h3C3F;
defparam \U1|counter_out[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneii_lcell_comb \U1|counter_out[8]~41 (
// Equation(s):
// \U1|counter_out[8]~41_combout  = (\U1|counter_out [8] & (\U1|counter_out[7]~40  $ (GND))) # (!\U1|counter_out [8] & (!\U1|counter_out[7]~40  & VCC))
// \U1|counter_out[8]~42  = CARRY((\U1|counter_out [8] & !\U1|counter_out[7]~40 ))

	.dataa(\U1|counter_out [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[7]~40 ),
	.combout(\U1|counter_out[8]~41_combout ),
	.cout(\U1|counter_out[8]~42 ));
// synopsys translate_off
defparam \U1|counter_out[8]~41 .lut_mask = 16'hA50A;
defparam \U1|counter_out[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneii_lcell_comb \U1|counter_out[9]~43 (
// Equation(s):
// \U1|counter_out[9]~43_combout  = (\U1|counter_out [9] & (!\U1|counter_out[8]~42 )) # (!\U1|counter_out [9] & ((\U1|counter_out[8]~42 ) # (GND)))
// \U1|counter_out[9]~44  = CARRY((!\U1|counter_out[8]~42 ) # (!\U1|counter_out [9]))

	.dataa(vcc),
	.datab(\U1|counter_out [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[8]~42 ),
	.combout(\U1|counter_out[9]~43_combout ),
	.cout(\U1|counter_out[9]~44 ));
// synopsys translate_off
defparam \U1|counter_out[9]~43 .lut_mask = 16'h3C3F;
defparam \U1|counter_out[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneii_lcell_comb \U1|counter_out[10]~45 (
// Equation(s):
// \U1|counter_out[10]~45_combout  = (\U1|counter_out [10] & (\U1|counter_out[9]~44  $ (GND))) # (!\U1|counter_out [10] & (!\U1|counter_out[9]~44  & VCC))
// \U1|counter_out[10]~46  = CARRY((\U1|counter_out [10] & !\U1|counter_out[9]~44 ))

	.dataa(vcc),
	.datab(\U1|counter_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[9]~44 ),
	.combout(\U1|counter_out[10]~45_combout ),
	.cout(\U1|counter_out[10]~46 ));
// synopsys translate_off
defparam \U1|counter_out[10]~45 .lut_mask = 16'hC30C;
defparam \U1|counter_out[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneii_lcell_comb \U1|counter_out[11]~47 (
// Equation(s):
// \U1|counter_out[11]~47_combout  = (\U1|counter_out [11] & (!\U1|counter_out[10]~46 )) # (!\U1|counter_out [11] & ((\U1|counter_out[10]~46 ) # (GND)))
// \U1|counter_out[11]~48  = CARRY((!\U1|counter_out[10]~46 ) # (!\U1|counter_out [11]))

	.dataa(vcc),
	.datab(\U1|counter_out [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[10]~46 ),
	.combout(\U1|counter_out[11]~47_combout ),
	.cout(\U1|counter_out[11]~48 ));
// synopsys translate_off
defparam \U1|counter_out[11]~47 .lut_mask = 16'h3C3F;
defparam \U1|counter_out[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneii_lcell_comb \U1|counter_out[12]~49 (
// Equation(s):
// \U1|counter_out[12]~49_combout  = (\U1|counter_out [12] & (\U1|counter_out[11]~48  $ (GND))) # (!\U1|counter_out [12] & (!\U1|counter_out[11]~48  & VCC))
// \U1|counter_out[12]~50  = CARRY((\U1|counter_out [12] & !\U1|counter_out[11]~48 ))

	.dataa(vcc),
	.datab(\U1|counter_out [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[11]~48 ),
	.combout(\U1|counter_out[12]~49_combout ),
	.cout(\U1|counter_out[12]~50 ));
// synopsys translate_off
defparam \U1|counter_out[12]~49 .lut_mask = 16'hC30C;
defparam \U1|counter_out[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneii_lcell_comb \U1|counter_out[13]~51 (
// Equation(s):
// \U1|counter_out[13]~51_combout  = (\U1|counter_out [13] & (!\U1|counter_out[12]~50 )) # (!\U1|counter_out [13] & ((\U1|counter_out[12]~50 ) # (GND)))
// \U1|counter_out[13]~52  = CARRY((!\U1|counter_out[12]~50 ) # (!\U1|counter_out [13]))

	.dataa(vcc),
	.datab(\U1|counter_out [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[12]~50 ),
	.combout(\U1|counter_out[13]~51_combout ),
	.cout(\U1|counter_out[13]~52 ));
// synopsys translate_off
defparam \U1|counter_out[13]~51 .lut_mask = 16'h3C3F;
defparam \U1|counter_out[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneii_lcell_comb \U1|counter_out[14]~53 (
// Equation(s):
// \U1|counter_out[14]~53_combout  = (\U1|counter_out [14] & (\U1|counter_out[13]~52  $ (GND))) # (!\U1|counter_out [14] & (!\U1|counter_out[13]~52  & VCC))
// \U1|counter_out[14]~54  = CARRY((\U1|counter_out [14] & !\U1|counter_out[13]~52 ))

	.dataa(vcc),
	.datab(\U1|counter_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[13]~52 ),
	.combout(\U1|counter_out[14]~53_combout ),
	.cout(\U1|counter_out[14]~54 ));
// synopsys translate_off
defparam \U1|counter_out[14]~53 .lut_mask = 16'hC30C;
defparam \U1|counter_out[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneii_lcell_comb \U1|counter_out[15]~55 (
// Equation(s):
// \U1|counter_out[15]~55_combout  = (\U1|counter_out [15] & (!\U1|counter_out[14]~54 )) # (!\U1|counter_out [15] & ((\U1|counter_out[14]~54 ) # (GND)))
// \U1|counter_out[15]~56  = CARRY((!\U1|counter_out[14]~54 ) # (!\U1|counter_out [15]))

	.dataa(\U1|counter_out [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[14]~54 ),
	.combout(\U1|counter_out[15]~55_combout ),
	.cout(\U1|counter_out[15]~56 ));
// synopsys translate_off
defparam \U1|counter_out[15]~55 .lut_mask = 16'h5A5F;
defparam \U1|counter_out[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneii_lcell_comb \U1|counter_out[16]~57 (
// Equation(s):
// \U1|counter_out[16]~57_combout  = (\U1|counter_out [16] & (\U1|counter_out[15]~56  $ (GND))) # (!\U1|counter_out [16] & (!\U1|counter_out[15]~56  & VCC))
// \U1|counter_out[16]~58  = CARRY((\U1|counter_out [16] & !\U1|counter_out[15]~56 ))

	.dataa(\U1|counter_out [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[15]~56 ),
	.combout(\U1|counter_out[16]~57_combout ),
	.cout(\U1|counter_out[16]~58 ));
// synopsys translate_off
defparam \U1|counter_out[16]~57 .lut_mask = 16'hA50A;
defparam \U1|counter_out[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneii_lcell_comb \U1|counter_out[17]~59 (
// Equation(s):
// \U1|counter_out[17]~59_combout  = (\U1|counter_out [17] & (!\U1|counter_out[16]~58 )) # (!\U1|counter_out [17] & ((\U1|counter_out[16]~58 ) # (GND)))
// \U1|counter_out[17]~60  = CARRY((!\U1|counter_out[16]~58 ) # (!\U1|counter_out [17]))

	.dataa(\U1|counter_out [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[16]~58 ),
	.combout(\U1|counter_out[17]~59_combout ),
	.cout(\U1|counter_out[17]~60 ));
// synopsys translate_off
defparam \U1|counter_out[17]~59 .lut_mask = 16'h5A5F;
defparam \U1|counter_out[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneii_lcell_comb \U1|counter_out[18]~61 (
// Equation(s):
// \U1|counter_out[18]~61_combout  = (\U1|counter_out [18] & (\U1|counter_out[17]~60  $ (GND))) # (!\U1|counter_out [18] & (!\U1|counter_out[17]~60  & VCC))
// \U1|counter_out[18]~62  = CARRY((\U1|counter_out [18] & !\U1|counter_out[17]~60 ))

	.dataa(\U1|counter_out [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[17]~60 ),
	.combout(\U1|counter_out[18]~61_combout ),
	.cout(\U1|counter_out[18]~62 ));
// synopsys translate_off
defparam \U1|counter_out[18]~61 .lut_mask = 16'hA50A;
defparam \U1|counter_out[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneii_lcell_comb \U1|counter_out[19]~63 (
// Equation(s):
// \U1|counter_out[19]~63_combout  = (\U1|counter_out [19] & (!\U1|counter_out[18]~62 )) # (!\U1|counter_out [19] & ((\U1|counter_out[18]~62 ) # (GND)))
// \U1|counter_out[19]~64  = CARRY((!\U1|counter_out[18]~62 ) # (!\U1|counter_out [19]))

	.dataa(vcc),
	.datab(\U1|counter_out [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[18]~62 ),
	.combout(\U1|counter_out[19]~63_combout ),
	.cout(\U1|counter_out[19]~64 ));
// synopsys translate_off
defparam \U1|counter_out[19]~63 .lut_mask = 16'h3C3F;
defparam \U1|counter_out[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneii_lcell_comb \U1|counter_out[20]~65 (
// Equation(s):
// \U1|counter_out[20]~65_combout  = (\U1|counter_out [20] & (\U1|counter_out[19]~64  $ (GND))) # (!\U1|counter_out [20] & (!\U1|counter_out[19]~64  & VCC))
// \U1|counter_out[20]~66  = CARRY((\U1|counter_out [20] & !\U1|counter_out[19]~64 ))

	.dataa(vcc),
	.datab(\U1|counter_out [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[19]~64 ),
	.combout(\U1|counter_out[20]~65_combout ),
	.cout(\U1|counter_out[20]~66 ));
// synopsys translate_off
defparam \U1|counter_out[20]~65 .lut_mask = 16'hC30C;
defparam \U1|counter_out[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneii_lcell_comb \U1|counter_out[21]~67 (
// Equation(s):
// \U1|counter_out[21]~67_combout  = (\U1|counter_out [21] & (!\U1|counter_out[20]~66 )) # (!\U1|counter_out [21] & ((\U1|counter_out[20]~66 ) # (GND)))
// \U1|counter_out[21]~68  = CARRY((!\U1|counter_out[20]~66 ) # (!\U1|counter_out [21]))

	.dataa(vcc),
	.datab(\U1|counter_out [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[20]~66 ),
	.combout(\U1|counter_out[21]~67_combout ),
	.cout(\U1|counter_out[21]~68 ));
// synopsys translate_off
defparam \U1|counter_out[21]~67 .lut_mask = 16'h3C3F;
defparam \U1|counter_out[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneii_lcell_comb \U1|counter_out[22]~69 (
// Equation(s):
// \U1|counter_out[22]~69_combout  = (\U1|counter_out [22] & (\U1|counter_out[21]~68  $ (GND))) # (!\U1|counter_out [22] & (!\U1|counter_out[21]~68  & VCC))
// \U1|counter_out[22]~70  = CARRY((\U1|counter_out [22] & !\U1|counter_out[21]~68 ))

	.dataa(\U1|counter_out [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[21]~68 ),
	.combout(\U1|counter_out[22]~69_combout ),
	.cout(\U1|counter_out[22]~70 ));
// synopsys translate_off
defparam \U1|counter_out[22]~69 .lut_mask = 16'hA50A;
defparam \U1|counter_out[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneii_lcell_comb \U1|counter_out[23]~71 (
// Equation(s):
// \U1|counter_out[23]~71_combout  = (\U1|counter_out [23] & (!\U1|counter_out[22]~70 )) # (!\U1|counter_out [23] & ((\U1|counter_out[22]~70 ) # (GND)))
// \U1|counter_out[23]~72  = CARRY((!\U1|counter_out[22]~70 ) # (!\U1|counter_out [23]))

	.dataa(vcc),
	.datab(\U1|counter_out [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[22]~70 ),
	.combout(\U1|counter_out[23]~71_combout ),
	.cout(\U1|counter_out[23]~72 ));
// synopsys translate_off
defparam \U1|counter_out[23]~71 .lut_mask = 16'h3C3F;
defparam \U1|counter_out[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneii_lcell_comb \U1|counter_out[24]~73 (
// Equation(s):
// \U1|counter_out[24]~73_combout  = \U1|counter_out [24] $ (!\U1|counter_out[23]~72 )

	.dataa(\U1|counter_out [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U1|counter_out[23]~72 ),
	.combout(\U1|counter_out[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \U1|counter_out[24]~73 .lut_mask = 16'hA5A5;
defparam \U1|counter_out[24]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y11_N23
cycloneii_lcell_ff \BTS|CNT1|carry_p (
	.clk(\BTS|CNT1|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT1|LessThan0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT1|carry_p~regout ));

// Location: LCFF_X64_Y7_N1
cycloneii_lcell_ff \BTS|CNT3|carry_p (
	.clk(\BTS|CNT3|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT3|LessThan0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT3|carry_p~regout ));

// Location: LCCOMB_X2_Y14_N14
cycloneii_lcell_comb \BTS|CNT24|ampm~1 (
// Equation(s):
// \BTS|CNT24|ampm~1_combout  = (!\BTS|CNT24|count [2] & (!\BTS|CNT24|count [1] & \BTS|CNT24|count [0]))

	.dataa(vcc),
	.datab(\BTS|CNT24|count [2]),
	.datac(\BTS|CNT24|count [1]),
	.datad(\BTS|CNT24|count [0]),
	.cin(gnd),
	.combout(\BTS|CNT24|ampm~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|ampm~1 .lut_mask = 16'h0300;
defparam \BTS|CNT24|ampm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N14
cycloneii_lcell_comb \BTS|CNT1|clk_button (
// Equation(s):
// \BTS|CNT1|clk_button~combout  = LCELL((\U2|q~regout  & (((\BTS|Equal0~0_combout  & !\button3~combout )) # (!\M1|setting_toggle~regout ))) # (!\U2|q~regout  & (\BTS|Equal0~0_combout  & ((!\button3~combout )))))

	.dataa(\U2|q~regout ),
	.datab(\BTS|Equal0~0_combout ),
	.datac(\M1|setting_toggle~regout ),
	.datad(\button3~combout ),
	.cin(gnd),
	.combout(\BTS|CNT1|clk_button~combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT1|clk_button .lut_mask = 16'h0ACE;
defparam \BTS|CNT1|clk_button .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N0
cycloneii_lcell_comb \M1|toggle_key (
// Equation(s):
// \M1|toggle_key~combout  = LCELL((!\sw2~combout  & (!\sw1~combout  & !\button1~combout )))

	.dataa(\sw2~combout ),
	.datab(vcc),
	.datac(\sw1~combout ),
	.datad(\button1~combout ),
	.cin(gnd),
	.combout(\M1|toggle_key~combout ),
	.cout());
// synopsys translate_off
defparam \M1|toggle_key .lut_mask = 16'h0005;
defparam \M1|toggle_key .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneii_lcell_comb \U1|LessThan0~0 (
// Equation(s):
// \U1|LessThan0~0_combout  = (!\U1|counter_out [6] & (!\U1|counter_out [17] & (!\U1|counter_out [23] & !\U1|counter_out [15])))

	.dataa(\U1|counter_out [6]),
	.datab(\U1|counter_out [17]),
	.datac(\U1|counter_out [23]),
	.datad(\U1|counter_out [15]),
	.cin(gnd),
	.combout(\U1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~0 .lut_mask = 16'h0001;
defparam \U1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneii_lcell_comb \U1|LessThan0~1 (
// Equation(s):
// \U1|LessThan0~1_combout  = (!\U1|counter_out [8] & (!\U1|counter_out [10] & (!\U1|counter_out [9] & !\U1|counter_out [7])))

	.dataa(\U1|counter_out [8]),
	.datab(\U1|counter_out [10]),
	.datac(\U1|counter_out [9]),
	.datad(\U1|counter_out [7]),
	.cin(gnd),
	.combout(\U1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~1 .lut_mask = 16'h0001;
defparam \U1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneii_lcell_comb \U1|LessThan0~2 (
// Equation(s):
// \U1|LessThan0~2_combout  = (((!\U1|counter_out [2]) # (!\U1|counter_out [3])) # (!\U1|counter_out [0])) # (!\U1|counter_out [1])

	.dataa(\U1|counter_out [1]),
	.datab(\U1|counter_out [0]),
	.datac(\U1|counter_out [3]),
	.datad(\U1|counter_out [2]),
	.cin(gnd),
	.combout(\U1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \U1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneii_lcell_comb \U1|LessThan0~3 (
// Equation(s):
// \U1|LessThan0~3_combout  = (!\U1|counter_out [5]) # (!\U1|counter_out [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|counter_out [4]),
	.datad(\U1|counter_out [5]),
	.cin(gnd),
	.combout(\U1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~3 .lut_mask = 16'h0FFF;
defparam \U1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneii_lcell_comb \U1|LessThan0~4 (
// Equation(s):
// \U1|LessThan0~4_combout  = (\U1|LessThan0~1_combout  & (\U1|LessThan0~0_combout  & ((\U1|LessThan0~3_combout ) # (\U1|LessThan0~2_combout ))))

	.dataa(\U1|LessThan0~3_combout ),
	.datab(\U1|LessThan0~2_combout ),
	.datac(\U1|LessThan0~1_combout ),
	.datad(\U1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\U1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~4 .lut_mask = 16'hE000;
defparam \U1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneii_lcell_comb \U1|LessThan0~5 (
// Equation(s):
// \U1|LessThan0~5_combout  = (((!\U1|counter_out [17] & !\U1|counter_out [16])) # (!\U1|counter_out [18])) # (!\U1|counter_out [19])

	.dataa(\U1|counter_out [17]),
	.datab(\U1|counter_out [19]),
	.datac(\U1|counter_out [16]),
	.datad(\U1|counter_out [18]),
	.cin(gnd),
	.combout(\U1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~5 .lut_mask = 16'h37FF;
defparam \U1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneii_lcell_comb \U1|LessThan0~6 (
// Equation(s):
// \U1|LessThan0~6_combout  = ((!\U1|counter_out [21]) # (!\U1|counter_out [22])) # (!\U1|counter_out [20])

	.dataa(vcc),
	.datab(\U1|counter_out [20]),
	.datac(\U1|counter_out [22]),
	.datad(\U1|counter_out [21]),
	.cin(gnd),
	.combout(\U1|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~6 .lut_mask = 16'h3FFF;
defparam \U1|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneii_lcell_comb \U1|LessThan0~7 (
// Equation(s):
// \U1|LessThan0~7_combout  = ((!\U1|counter_out [23] & ((\U1|LessThan0~6_combout ) # (\U1|LessThan0~5_combout )))) # (!\U1|counter_out [24])

	.dataa(\U1|counter_out [24]),
	.datab(\U1|counter_out [23]),
	.datac(\U1|LessThan0~6_combout ),
	.datad(\U1|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\U1|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~7 .lut_mask = 16'h7775;
defparam \U1|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneii_lcell_comb \U1|LessThan0~8 (
// Equation(s):
// \U1|LessThan0~8_combout  = (!\U1|counter_out [23] & (!\U1|counter_out [17] & !\U1|counter_out [15]))

	.dataa(vcc),
	.datab(\U1|counter_out [23]),
	.datac(\U1|counter_out [17]),
	.datad(\U1|counter_out [15]),
	.cin(gnd),
	.combout(\U1|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~8 .lut_mask = 16'h0003;
defparam \U1|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneii_lcell_comb \U1|LessThan0~9 (
// Equation(s):
// \U1|LessThan0~9_combout  = (((!\U1|counter_out [12]) # (!\U1|counter_out [13])) # (!\U1|counter_out [14])) # (!\U1|counter_out [11])

	.dataa(\U1|counter_out [11]),
	.datab(\U1|counter_out [14]),
	.datac(\U1|counter_out [13]),
	.datad(\U1|counter_out [12]),
	.cin(gnd),
	.combout(\U1|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~9 .lut_mask = 16'h7FFF;
defparam \U1|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneii_lcell_comb \U1|LessThan0~10 (
// Equation(s):
// \U1|LessThan0~10_combout  = (!\U1|LessThan0~7_combout  & (!\U1|LessThan0~4_combout  & ((!\U1|LessThan0~9_combout ) # (!\U1|LessThan0~8_combout ))))

	.dataa(\U1|LessThan0~8_combout ),
	.datab(\U1|LessThan0~7_combout ),
	.datac(\U1|LessThan0~9_combout ),
	.datad(\U1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\U1|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~10 .lut_mask = 16'h0013;
defparam \U1|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \BTS|CNT1|LessThan0~0 (
// Equation(s):
// \BTS|CNT1|LessThan0~0_combout  = (\BTS|CNT1|count [3] & ((\BTS|CNT1|count [1]) # ((\BTS|CNT1|count [0]) # (\BTS|CNT1|count [2]))))

	.dataa(\BTS|CNT1|count [1]),
	.datab(\BTS|CNT1|count [0]),
	.datac(\BTS|CNT1|count [2]),
	.datad(\BTS|CNT1|count [3]),
	.cin(gnd),
	.combout(\BTS|CNT1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT1|LessThan0~0 .lut_mask = 16'hFE00;
defparam \BTS|CNT1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N23
cycloneii_lcell_ff \BTS|CNT2|carry_p (
	.clk(\BTS|CNT1|carry_p~regout ),
	.datain(\BTS|CNT2|LessThan0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT2|carry_p~regout ));

// Location: LCCOMB_X64_Y15_N24
cycloneii_lcell_comb \BTS|CNT3|clk_button (
// Equation(s):
// \BTS|CNT3|clk_button~combout  = LCELL((\BTS|CNT2|carry_p~regout ) # ((\M1|tap_out [0] & (!\M1|tap_out [1] & !\button3~combout ))))

	.dataa(\M1|tap_out [0]),
	.datab(\BTS|CNT2|carry_p~regout ),
	.datac(\M1|tap_out [1]),
	.datad(\button3~combout ),
	.cin(gnd),
	.combout(\BTS|CNT3|clk_button~combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT3|clk_button .lut_mask = 16'hCCCE;
defparam \BTS|CNT3|clk_button .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N0
cycloneii_lcell_comb \BTS|CNT3|LessThan0~0 (
// Equation(s):
// \BTS|CNT3|LessThan0~0_combout  = (\BTS|CNT3|count [3] & ((\BTS|CNT3|count [2]) # ((\BTS|CNT3|count [1]) # (\BTS|CNT3|count [0]))))

	.dataa(\BTS|CNT3|count [2]),
	.datab(\BTS|CNT3|count [1]),
	.datac(\BTS|CNT3|count [0]),
	.datad(\BTS|CNT3|count [3]),
	.cin(gnd),
	.combout(\BTS|CNT3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT3|LessThan0~0 .lut_mask = 16'hFE00;
defparam \BTS|CNT3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N22
cycloneii_lcell_comb \BTS|CNT2|LessThan0~0 (
// Equation(s):
// \BTS|CNT2|LessThan0~0_combout  = (\BTS|CNT2|count [2] & ((\BTS|CNT2|count [0]) # (\BTS|CNT2|count [1])))

	.dataa(vcc),
	.datab(\BTS|CNT2|count [0]),
	.datac(\BTS|CNT2|count [2]),
	.datad(\BTS|CNT2|count [1]),
	.cin(gnd),
	.combout(\BTS|CNT2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT2|LessThan0~0 .lut_mask = 16'hF0C0;
defparam \BTS|CNT2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \button4~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\button4~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(button4));
// synopsys translate_off
defparam \button4~I .input_async_reset = "none";
defparam \button4~I .input_power_up = "low";
defparam \button4~I .input_register_mode = "none";
defparam \button4~I .input_sync_reset = "none";
defparam \button4~I .oe_async_reset = "none";
defparam \button4~I .oe_power_up = "low";
defparam \button4~I .oe_register_mode = "none";
defparam \button4~I .oe_sync_reset = "none";
defparam \button4~I .operation_mode = "input";
defparam \button4~I .output_async_reset = "none";
defparam \button4~I .output_power_up = "low";
defparam \button4~I .output_register_mode = "none";
defparam \button4~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \button2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\button2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(button2));
// synopsys translate_off
defparam \button2~I .input_async_reset = "none";
defparam \button2~I .input_power_up = "low";
defparam \button2~I .input_register_mode = "none";
defparam \button2~I .input_sync_reset = "none";
defparam \button2~I .oe_async_reset = "none";
defparam \button2~I .oe_power_up = "low";
defparam \button2~I .oe_register_mode = "none";
defparam \button2~I .oe_sync_reset = "none";
defparam \button2~I .operation_mode = "input";
defparam \button2~I .output_async_reset = "none";
defparam \button2~I .output_power_up = "low";
defparam \button2~I .output_register_mode = "none";
defparam \button2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw1));
// synopsys translate_off
defparam \sw1~I .input_async_reset = "none";
defparam \sw1~I .input_power_up = "low";
defparam \sw1~I .input_register_mode = "none";
defparam \sw1~I .input_sync_reset = "none";
defparam \sw1~I .oe_async_reset = "none";
defparam \sw1~I .oe_power_up = "low";
defparam \sw1~I .oe_register_mode = "none";
defparam \sw1~I .oe_sync_reset = "none";
defparam \sw1~I .operation_mode = "input";
defparam \sw1~I .output_async_reset = "none";
defparam \sw1~I .output_power_up = "low";
defparam \sw1~I .output_register_mode = "none";
defparam \sw1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw2));
// synopsys translate_off
defparam \sw2~I .input_async_reset = "none";
defparam \sw2~I .input_power_up = "low";
defparam \sw2~I .input_register_mode = "none";
defparam \sw2~I .input_sync_reset = "none";
defparam \sw2~I .oe_async_reset = "none";
defparam \sw2~I .oe_power_up = "low";
defparam \sw2~I .oe_register_mode = "none";
defparam \sw2~I .oe_sync_reset = "none";
defparam \sw2~I .operation_mode = "input";
defparam \sw2~I .output_async_reset = "none";
defparam \sw2~I .output_power_up = "low";
defparam \sw2~I .output_register_mode = "none";
defparam \sw2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \button1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\button1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(button1));
// synopsys translate_off
defparam \button1~I .input_async_reset = "none";
defparam \button1~I .input_power_up = "low";
defparam \button1~I .input_register_mode = "none";
defparam \button1~I .input_sync_reset = "none";
defparam \button1~I .oe_async_reset = "none";
defparam \button1~I .oe_power_up = "low";
defparam \button1~I .oe_register_mode = "none";
defparam \button1~I .oe_sync_reset = "none";
defparam \button1~I .operation_mode = "input";
defparam \button1~I .output_async_reset = "none";
defparam \button1~I .output_power_up = "low";
defparam \button1~I .output_register_mode = "none";
defparam \button1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \BTS|CNT1|carry_p~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\BTS|CNT1|carry_p~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BTS|CNT1|carry_p~clkctrl_outclk ));
// synopsys translate_off
defparam \BTS|CNT1|carry_p~clkctrl .clock_type = "global clock";
defparam \BTS|CNT1|carry_p~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \BTS|CNT3|clk_button~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\BTS|CNT3|clk_button~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BTS|CNT3|clk_button~clkctrl_outclk ));
// synopsys translate_off
defparam \BTS|CNT3|clk_button~clkctrl .clock_type = "global clock";
defparam \BTS|CNT3|clk_button~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \BTS|CNT1|clk_button~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\BTS|CNT1|clk_button~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BTS|CNT1|clk_button~clkctrl_outclk ));
// synopsys translate_off
defparam \BTS|CNT1|clk_button~clkctrl .clock_type = "global clock";
defparam \BTS|CNT1|clk_button~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \BTS|CNT3|carry_p~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\BTS|CNT3|carry_p~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BTS|CNT3|carry_p~clkctrl_outclk ));
// synopsys translate_off
defparam \BTS|CNT3|carry_p~clkctrl .clock_type = "global clock";
defparam \BTS|CNT3|carry_p~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N20
cycloneii_lcell_comb \BTS|Equal1~0 (
// Equation(s):
// \BTS|Equal1~0_combout  = (\M1|tap_out [0] & !\M1|tap_out [1])

	.dataa(\M1|tap_out [0]),
	.datab(vcc),
	.datac(\M1|tap_out [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|Equal1~0 .lut_mask = 16'h0A0A;
defparam \BTS|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N21
cycloneii_lcell_ff \M1|tap_out[1] (
	.clk(\button2~combout ),
	.datain(\BTS|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1|tap_out [1]));

// Location: LCCOMB_X64_Y15_N8
cycloneii_lcell_comb \BTS|Equal0~0 (
// Equation(s):
// \BTS|Equal0~0_combout  = (!\M1|tap_out [1] & !\M1|tap_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\M1|tap_out [1]),
	.datad(\M1|tap_out [0]),
	.cin(gnd),
	.combout(\BTS|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|Equal0~0 .lut_mask = 16'h000F;
defparam \BTS|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N17
cycloneii_lcell_ff \M1|tap_out[0] (
	.clk(\button2~combout ),
	.datain(gnd),
	.sdata(\BTS|Equal0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1|tap_out [0]));

// Location: LCCOMB_X64_Y19_N8
cycloneii_lcell_comb \M1|setting_toggle~0 (
// Equation(s):
// \M1|setting_toggle~0_combout  = !\M1|setting_toggle~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\M1|setting_toggle~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1|setting_toggle~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1|setting_toggle~0 .lut_mask = 16'h0F0F;
defparam \M1|setting_toggle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y19_N9
cycloneii_lcell_ff \M1|setting_toggle (
	.clk(\M1|toggle_key~combout ),
	.datain(\M1|setting_toggle~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1|setting_toggle~regout ));

// Location: LCCOMB_X64_Y15_N16
cycloneii_lcell_comb \BTS|blink_count1~0 (
// Equation(s):
// \BTS|blink_count1~0_combout  = (\U2|q~regout  & (!\M1|tap_out [1] & (!\M1|tap_out [0] & \M1|setting_toggle~regout )))

	.dataa(\U2|q~regout ),
	.datab(\M1|tap_out [1]),
	.datac(\M1|tap_out [0]),
	.datad(\M1|setting_toggle~regout ),
	.cin(gnd),
	.combout(\BTS|blink_count1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count1~0 .lut_mask = 16'h0200;
defparam \BTS|blink_count1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneii_lcell_comb \BTS|blink_count1[2]~3 (
// Equation(s):
// \BTS|blink_count1[2]~3_combout  = (\BTS|CNT1|count [2]) # (\BTS|blink_count1~0_combout )

	.dataa(\BTS|CNT1|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\BTS|blink_count1~0_combout ),
	.cin(gnd),
	.combout(\BTS|blink_count1[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count1[2]~3 .lut_mask = 16'hFFAA;
defparam \BTS|blink_count1[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneii_lcell_comb \BTS|CNT1|count~0 (
// Equation(s):
// \BTS|CNT1|count~0_combout  = (!\BTS|CNT1|count [0] & (((!\BTS|CNT1|count [2] & !\BTS|CNT1|count [1])) # (!\BTS|CNT1|count [3])))

	.dataa(\BTS|CNT1|count [2]),
	.datab(\BTS|CNT1|count [1]),
	.datac(\BTS|CNT1|count [0]),
	.datad(\BTS|CNT1|count [3]),
	.cin(gnd),
	.combout(\BTS|CNT1|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT1|count~0 .lut_mask = 16'h010F;
defparam \BTS|CNT1|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N5
cycloneii_lcell_ff \BTS|CNT1|count[0] (
	.clk(\BTS|CNT1|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT1|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT1|count [0]));

// Location: LCCOMB_X23_Y11_N14
cycloneii_lcell_comb \BTS|CNT1|count~2 (
// Equation(s):
// \BTS|CNT1|count~2_combout  = (!\BTS|CNT1|count [3] & (\BTS|CNT1|count [2] $ (((\BTS|CNT1|count [1] & \BTS|CNT1|count [0])))))

	.dataa(\BTS|CNT1|count [1]),
	.datab(\BTS|CNT1|count [0]),
	.datac(\BTS|CNT1|count [2]),
	.datad(\BTS|CNT1|count [3]),
	.cin(gnd),
	.combout(\BTS|CNT1|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT1|count~2 .lut_mask = 16'h0078;
defparam \BTS|CNT1|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N15
cycloneii_lcell_ff \BTS|CNT1|count[2] (
	.clk(\BTS|CNT1|clk_button~combout ),
	.datain(\BTS|CNT1|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT1|count [2]));

// Location: LCCOMB_X23_Y11_N20
cycloneii_lcell_comb \BTS|CNT1|count~3 (
// Equation(s):
// \BTS|CNT1|count~3_combout  = (\BTS|CNT1|count [0] & (\BTS|CNT1|count [1] & (!\BTS|CNT1|count [3] & \BTS|CNT1|count [2]))) # (!\BTS|CNT1|count [0] & (!\BTS|CNT1|count [1] & (\BTS|CNT1|count [3] & !\BTS|CNT1|count [2])))

	.dataa(\BTS|CNT1|count [0]),
	.datab(\BTS|CNT1|count [1]),
	.datac(\BTS|CNT1|count [3]),
	.datad(\BTS|CNT1|count [2]),
	.cin(gnd),
	.combout(\BTS|CNT1|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT1|count~3 .lut_mask = 16'h0810;
defparam \BTS|CNT1|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N21
cycloneii_lcell_ff \BTS|CNT1|count[3] (
	.clk(\BTS|CNT1|clk_button~combout ),
	.datain(\BTS|CNT1|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT1|count [3]));

// Location: LCCOMB_X23_Y11_N18
cycloneii_lcell_comb \BTS|CNT1|count~1 (
// Equation(s):
// \BTS|CNT1|count~1_combout  = (!\BTS|CNT1|count [3] & (\BTS|CNT1|count [0] $ (\BTS|CNT1|count [1])))

	.dataa(\BTS|CNT1|count [0]),
	.datab(vcc),
	.datac(\BTS|CNT1|count [1]),
	.datad(\BTS|CNT1|count [3]),
	.cin(gnd),
	.combout(\BTS|CNT1|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT1|count~1 .lut_mask = 16'h005A;
defparam \BTS|CNT1|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N19
cycloneii_lcell_ff \BTS|CNT1|count[1] (
	.clk(\BTS|CNT1|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT1|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT1|count [1]));

// Location: LCCOMB_X24_Y4_N8
cycloneii_lcell_comb \BTS|blink_count1[1]~2 (
// Equation(s):
// \BTS|blink_count1[1]~2_combout  = (\BTS|blink_count1~0_combout ) # (\BTS|CNT1|count [1])

	.dataa(\BTS|blink_count1~0_combout ),
	.datab(vcc),
	.datac(\BTS|CNT1|count [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count1[1]~2 .lut_mask = 16'hFAFA;
defparam \BTS|blink_count1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneii_lcell_comb \BTS|blink_count1[3]~4 (
// Equation(s):
// \BTS|blink_count1[3]~4_combout  = (\BTS|CNT1|count [3]) # (\BTS|blink_count1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BTS|CNT1|count [3]),
	.datad(\BTS|blink_count1~0_combout ),
	.cin(gnd),
	.combout(\BTS|blink_count1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count1[3]~4 .lut_mask = 16'hFFF0;
defparam \BTS|blink_count1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneii_lcell_comb \BTS|blink_count1[0]~1 (
// Equation(s):
// \BTS|blink_count1[0]~1_combout  = (\BTS|blink_count1~0_combout ) # (\BTS|CNT1|count [0])

	.dataa(vcc),
	.datab(\BTS|blink_count1~0_combout ),
	.datac(\BTS|CNT1|count [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count1[0]~1 .lut_mask = 16'hFCFC;
defparam \BTS|blink_count1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneii_lcell_comb \SSD1|WideOr6~0 (
// Equation(s):
// \SSD1|WideOr6~0_combout  = (\BTS|blink_count1[1]~2_combout  & (((\BTS|blink_count1[3]~4_combout )))) # (!\BTS|blink_count1[1]~2_combout  & (\BTS|blink_count1[2]~3_combout  $ (((!\BTS|blink_count1[3]~4_combout  & \BTS|blink_count1[0]~1_combout )))))

	.dataa(\BTS|blink_count1[2]~3_combout ),
	.datab(\BTS|blink_count1[1]~2_combout ),
	.datac(\BTS|blink_count1[3]~4_combout ),
	.datad(\BTS|blink_count1[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD1|WideOr6~0 .lut_mask = 16'hE1E2;
defparam \SSD1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneii_lcell_comb \SSD1|WideOr5~0 (
// Equation(s):
// \SSD1|WideOr5~0_combout  = (\BTS|blink_count1[2]~3_combout  & ((\BTS|blink_count1[3]~4_combout ) # (\BTS|blink_count1[1]~2_combout  $ (\BTS|blink_count1[0]~1_combout )))) # (!\BTS|blink_count1[2]~3_combout  & (\BTS|blink_count1[1]~2_combout  & 
// (\BTS|blink_count1[3]~4_combout )))

	.dataa(\BTS|blink_count1[2]~3_combout ),
	.datab(\BTS|blink_count1[1]~2_combout ),
	.datac(\BTS|blink_count1[3]~4_combout ),
	.datad(\BTS|blink_count1[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD1|WideOr5~0 .lut_mask = 16'hE2E8;
defparam \SSD1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneii_lcell_comb \SSD1|WideOr4~0 (
// Equation(s):
// \SSD1|WideOr4~0_combout  = (\BTS|blink_count1[2]~3_combout  & (((\BTS|blink_count1[3]~4_combout )))) # (!\BTS|blink_count1[2]~3_combout  & (\BTS|blink_count1[1]~2_combout  & ((\BTS|blink_count1[3]~4_combout ) # (!\BTS|blink_count1[0]~1_combout ))))

	.dataa(\BTS|blink_count1[2]~3_combout ),
	.datab(\BTS|blink_count1[1]~2_combout ),
	.datac(\BTS|blink_count1[3]~4_combout ),
	.datad(\BTS|blink_count1[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD1|WideOr4~0 .lut_mask = 16'hE0E4;
defparam \SSD1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneii_lcell_comb \SSD1|WideOr3~0 (
// Equation(s):
// \SSD1|WideOr3~0_combout  = (\BTS|blink_count1[1]~2_combout  & ((\BTS|blink_count1[3]~4_combout ) # ((\BTS|blink_count1[2]~3_combout  & \BTS|blink_count1[0]~1_combout )))) # (!\BTS|blink_count1[1]~2_combout  & (\BTS|blink_count1[2]~3_combout  $ 
// (((!\BTS|blink_count1[3]~4_combout  & \BTS|blink_count1[0]~1_combout )))))

	.dataa(\BTS|blink_count1[2]~3_combout ),
	.datab(\BTS|blink_count1[1]~2_combout ),
	.datac(\BTS|blink_count1[3]~4_combout ),
	.datad(\BTS|blink_count1[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD1|WideOr3~0 .lut_mask = 16'hE9E2;
defparam \SSD1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneii_lcell_comb \SSD1|WideOr2~0 (
// Equation(s):
// \SSD1|WideOr2~0_combout  = (\BTS|blink_count1[0]~1_combout ) # ((\BTS|blink_count1[1]~2_combout  & ((\BTS|blink_count1[3]~4_combout ))) # (!\BTS|blink_count1[1]~2_combout  & (\BTS|blink_count1[2]~3_combout )))

	.dataa(\BTS|blink_count1[2]~3_combout ),
	.datab(\BTS|blink_count1[1]~2_combout ),
	.datac(\BTS|blink_count1[3]~4_combout ),
	.datad(\BTS|blink_count1[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD1|WideOr2~0 .lut_mask = 16'hFFE2;
defparam \SSD1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneii_lcell_comb \SSD1|WideOr1~0 (
// Equation(s):
// \SSD1|WideOr1~0_combout  = (\BTS|blink_count1[2]~3_combout  & ((\BTS|blink_count1[3]~4_combout ) # ((\BTS|blink_count1[1]~2_combout  & \BTS|blink_count1[0]~1_combout )))) # (!\BTS|blink_count1[2]~3_combout  & ((\BTS|blink_count1[1]~2_combout ) # 
// ((!\BTS|blink_count1[3]~4_combout  & \BTS|blink_count1[0]~1_combout ))))

	.dataa(\BTS|blink_count1[2]~3_combout ),
	.datab(\BTS|blink_count1[1]~2_combout ),
	.datac(\BTS|blink_count1[3]~4_combout ),
	.datad(\BTS|blink_count1[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD1|WideOr1~0 .lut_mask = 16'hEDE4;
defparam \SSD1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneii_lcell_comb \SSD1|WideOr0~0 (
// Equation(s):
// \SSD1|WideOr0~0_combout  = (\BTS|blink_count1[2]~3_combout  & (!\BTS|blink_count1[3]~4_combout  & ((!\BTS|blink_count1[0]~1_combout ) # (!\BTS|blink_count1[1]~2_combout )))) # (!\BTS|blink_count1[2]~3_combout  & (\BTS|blink_count1[1]~2_combout  $ 
// ((\BTS|blink_count1[3]~4_combout ))))

	.dataa(\BTS|blink_count1[2]~3_combout ),
	.datab(\BTS|blink_count1[1]~2_combout ),
	.datac(\BTS|blink_count1[3]~4_combout ),
	.datad(\BTS|blink_count1[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD1|WideOr0~0 .lut_mask = 16'h161E;
defparam \SSD1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N18
cycloneii_lcell_comb \BTS|CNT2|count~1 (
// Equation(s):
// \BTS|CNT2|count~1_combout  = (!\BTS|CNT2|count [2] & (\BTS|CNT2|count [1] $ (\BTS|CNT2|count [0])))

	.dataa(vcc),
	.datab(\BTS|CNT2|count [2]),
	.datac(\BTS|CNT2|count [1]),
	.datad(\BTS|CNT2|count [0]),
	.cin(gnd),
	.combout(\BTS|CNT2|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT2|count~1 .lut_mask = 16'h0330;
defparam \BTS|CNT2|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y15_N19
cycloneii_lcell_ff \BTS|CNT2|count[1] (
	.clk(\BTS|CNT1|carry_p~clkctrl_outclk ),
	.datain(\BTS|CNT2|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT2|count [1]));

// Location: LCCOMB_X63_Y15_N0
cycloneii_lcell_comb \BTS|CNT2|count~0 (
// Equation(s):
// \BTS|CNT2|count~0_combout  = (\BTS|CNT2|count [0] & (!\BTS|CNT2|count [2] & \BTS|CNT2|count [1])) # (!\BTS|CNT2|count [0] & (\BTS|CNT2|count [2] & !\BTS|CNT2|count [1]))

	.dataa(\BTS|CNT2|count [0]),
	.datab(vcc),
	.datac(\BTS|CNT2|count [2]),
	.datad(\BTS|CNT2|count [1]),
	.cin(gnd),
	.combout(\BTS|CNT2|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT2|count~0 .lut_mask = 16'h0A50;
defparam \BTS|CNT2|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y15_N1
cycloneii_lcell_ff \BTS|CNT2|count[2] (
	.clk(\BTS|CNT1|carry_p~clkctrl_outclk ),
	.datain(\BTS|CNT2|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT2|count [2]));

// Location: LCCOMB_X63_Y15_N4
cycloneii_lcell_comb \BTS|CNT2|count~2 (
// Equation(s):
// \BTS|CNT2|count~2_combout  = (!\BTS|CNT2|count [0] & ((!\BTS|CNT2|count [1]) # (!\BTS|CNT2|count [2])))

	.dataa(vcc),
	.datab(\BTS|CNT2|count [2]),
	.datac(\BTS|CNT2|count [0]),
	.datad(\BTS|CNT2|count [1]),
	.cin(gnd),
	.combout(\BTS|CNT2|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT2|count~2 .lut_mask = 16'h030F;
defparam \BTS|CNT2|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y15_N5
cycloneii_lcell_ff \BTS|CNT2|count[0] (
	.clk(\BTS|CNT1|carry_p~clkctrl_outclk ),
	.datain(\BTS|CNT2|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT2|count [0]));

// Location: LCCOMB_X64_Y15_N30
cycloneii_lcell_comb \SSD2|WideOr6~0 (
// Equation(s):
// \SSD2|WideOr6~0_combout  = (\BTS|blink_count1~0_combout ) # ((!\BTS|CNT2|count [1] & (\BTS|CNT2|count [0] $ (\BTS|CNT2|count [2]))))

	.dataa(\BTS|CNT2|count [0]),
	.datab(\BTS|CNT2|count [2]),
	.datac(\BTS|CNT2|count [1]),
	.datad(\BTS|blink_count1~0_combout ),
	.cin(gnd),
	.combout(\SSD2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD2|WideOr6~0 .lut_mask = 16'hFF06;
defparam \SSD2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N0
cycloneii_lcell_comb \SSD2|WideOr5~0 (
// Equation(s):
// \SSD2|WideOr5~0_combout  = (\BTS|blink_count1~0_combout ) # ((\BTS|CNT2|count [2] & (\BTS|CNT2|count [0] $ (\BTS|CNT2|count [1]))))

	.dataa(\BTS|CNT2|count [0]),
	.datab(\BTS|CNT2|count [2]),
	.datac(\BTS|CNT2|count [1]),
	.datad(\BTS|blink_count1~0_combout ),
	.cin(gnd),
	.combout(\SSD2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD2|WideOr5~0 .lut_mask = 16'hFF48;
defparam \SSD2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N26
cycloneii_lcell_comb \SSD2|WideOr4~0 (
// Equation(s):
// \SSD2|WideOr4~0_combout  = (\BTS|blink_count1~0_combout ) # ((!\BTS|CNT2|count [0] & (!\BTS|CNT2|count [2] & \BTS|CNT2|count [1])))

	.dataa(\BTS|CNT2|count [0]),
	.datab(\BTS|CNT2|count [2]),
	.datac(\BTS|CNT2|count [1]),
	.datad(\BTS|blink_count1~0_combout ),
	.cin(gnd),
	.combout(\SSD2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD2|WideOr4~0 .lut_mask = 16'hFF10;
defparam \SSD2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N4
cycloneii_lcell_comb \SSD2|WideOr3~0 (
// Equation(s):
// \SSD2|WideOr3~0_combout  = (\BTS|blink_count1~0_combout ) # ((\BTS|CNT2|count [0] & (\BTS|CNT2|count [2] $ (!\BTS|CNT2|count [1]))) # (!\BTS|CNT2|count [0] & (\BTS|CNT2|count [2] & !\BTS|CNT2|count [1])))

	.dataa(\BTS|CNT2|count [0]),
	.datab(\BTS|CNT2|count [2]),
	.datac(\BTS|CNT2|count [1]),
	.datad(\BTS|blink_count1~0_combout ),
	.cin(gnd),
	.combout(\SSD2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD2|WideOr3~0 .lut_mask = 16'hFF86;
defparam \SSD2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N18
cycloneii_lcell_comb \SSD2|WideOr2~0 (
// Equation(s):
// \SSD2|WideOr2~0_combout  = (\BTS|CNT2|count [0]) # ((\BTS|blink_count1~0_combout ) # ((\BTS|CNT2|count [2] & !\BTS|CNT2|count [1])))

	.dataa(\BTS|CNT2|count [0]),
	.datab(\BTS|CNT2|count [2]),
	.datac(\BTS|CNT2|count [1]),
	.datad(\BTS|blink_count1~0_combout ),
	.cin(gnd),
	.combout(\SSD2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD2|WideOr2~0 .lut_mask = 16'hFFAE;
defparam \SSD2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N6
cycloneii_lcell_comb \SSD2|WideOr1~0 (
// Equation(s):
// \SSD2|WideOr1~0_combout  = (\BTS|blink_count1~0_combout ) # ((\BTS|CNT2|count [0] & ((\BTS|CNT2|count [1]) # (!\BTS|CNT2|count [2]))) # (!\BTS|CNT2|count [0] & (!\BTS|CNT2|count [2] & \BTS|CNT2|count [1])))

	.dataa(\BTS|CNT2|count [0]),
	.datab(\BTS|CNT2|count [2]),
	.datac(\BTS|CNT2|count [1]),
	.datad(\BTS|blink_count1~0_combout ),
	.cin(gnd),
	.combout(\SSD2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD2|WideOr1~0 .lut_mask = 16'hFFB2;
defparam \SSD2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N10
cycloneii_lcell_comb \SSD2|WideOr0~0 (
// Equation(s):
// \SSD2|WideOr0~0_combout  = (!\BTS|blink_count1~0_combout  & ((\BTS|CNT2|count [2] & ((!\BTS|CNT2|count [1]) # (!\BTS|CNT2|count [0]))) # (!\BTS|CNT2|count [2] & ((\BTS|CNT2|count [1])))))

	.dataa(\BTS|CNT2|count [0]),
	.datab(\BTS|CNT2|count [2]),
	.datac(\BTS|CNT2|count [1]),
	.datad(\BTS|blink_count1~0_combout ),
	.cin(gnd),
	.combout(\SSD2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD2|WideOr0~0 .lut_mask = 16'h007C;
defparam \SSD2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N24
cycloneii_lcell_comb \BTS|CNT3|count~1 (
// Equation(s):
// \BTS|CNT3|count~1_combout  = (!\BTS|CNT3|count [3] & (\BTS|CNT3|count [0] $ (\BTS|CNT3|count [1])))

	.dataa(vcc),
	.datab(\BTS|CNT3|count [0]),
	.datac(\BTS|CNT3|count [1]),
	.datad(\BTS|CNT3|count [3]),
	.cin(gnd),
	.combout(\BTS|CNT3|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT3|count~1 .lut_mask = 16'h003C;
defparam \BTS|CNT3|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y7_N25
cycloneii_lcell_ff \BTS|CNT3|count[1] (
	.clk(\BTS|CNT3|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT3|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT3|count [1]));

// Location: LCCOMB_X64_Y7_N12
cycloneii_lcell_comb \BTS|CNT3|count~2 (
// Equation(s):
// \BTS|CNT3|count~2_combout  = (!\BTS|CNT3|count [3] & (\BTS|CNT3|count [2] $ (((\BTS|CNT3|count [0] & \BTS|CNT3|count [1])))))

	.dataa(\BTS|CNT3|count [0]),
	.datab(\BTS|CNT3|count [3]),
	.datac(\BTS|CNT3|count [2]),
	.datad(\BTS|CNT3|count [1]),
	.cin(gnd),
	.combout(\BTS|CNT3|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT3|count~2 .lut_mask = 16'h1230;
defparam \BTS|CNT3|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y7_N13
cycloneii_lcell_ff \BTS|CNT3|count[2] (
	.clk(\BTS|CNT3|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT3|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT3|count [2]));

// Location: LCCOMB_X64_Y7_N8
cycloneii_lcell_comb \BTS|CNT3|count~0 (
// Equation(s):
// \BTS|CNT3|count~0_combout  = (!\BTS|CNT3|count [0] & (((!\BTS|CNT3|count [1] & !\BTS|CNT3|count [2])) # (!\BTS|CNT3|count [3])))

	.dataa(\BTS|CNT3|count [1]),
	.datab(\BTS|CNT3|count [3]),
	.datac(\BTS|CNT3|count [0]),
	.datad(\BTS|CNT3|count [2]),
	.cin(gnd),
	.combout(\BTS|CNT3|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT3|count~0 .lut_mask = 16'h0307;
defparam \BTS|CNT3|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y7_N9
cycloneii_lcell_ff \BTS|CNT3|count[0] (
	.clk(\BTS|CNT3|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT3|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT3|count [0]));

// Location: LCCOMB_X64_Y7_N2
cycloneii_lcell_comb \BTS|CNT3|count~3 (
// Equation(s):
// \BTS|CNT3|count~3_combout  = (\BTS|CNT3|count [1] & (\BTS|CNT3|count [0] & (!\BTS|CNT3|count [3] & \BTS|CNT3|count [2]))) # (!\BTS|CNT3|count [1] & (!\BTS|CNT3|count [0] & (\BTS|CNT3|count [3] & !\BTS|CNT3|count [2])))

	.dataa(\BTS|CNT3|count [1]),
	.datab(\BTS|CNT3|count [0]),
	.datac(\BTS|CNT3|count [3]),
	.datad(\BTS|CNT3|count [2]),
	.cin(gnd),
	.combout(\BTS|CNT3|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT3|count~3 .lut_mask = 16'h0810;
defparam \BTS|CNT3|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y7_N3
cycloneii_lcell_ff \BTS|CNT3|count[3] (
	.clk(\BTS|CNT3|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT3|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT3|count [3]));

// Location: LCCOMB_X64_Y7_N26
cycloneii_lcell_comb \BTS|blink_count3[3]~4 (
// Equation(s):
// \BTS|blink_count3[3]~4_combout  = (\BTS|blink_count3~0_combout ) # (\BTS|CNT3|count [3])

	.dataa(\BTS|blink_count3~0_combout ),
	.datab(vcc),
	.datac(\BTS|CNT3|count [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count3[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count3[3]~4 .lut_mask = 16'hFAFA;
defparam \BTS|blink_count3[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N4
cycloneii_lcell_comb \BTS|blink_count3[2]~3 (
// Equation(s):
// \BTS|blink_count3[2]~3_combout  = (\BTS|blink_count3~0_combout ) # (\BTS|CNT3|count [2])

	.dataa(\BTS|blink_count3~0_combout ),
	.datab(vcc),
	.datac(\BTS|CNT3|count [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count3[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count3[2]~3 .lut_mask = 16'hFAFA;
defparam \BTS|blink_count3[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
cycloneii_lcell_comb \U2|q~0 (
// Equation(s):
// \U2|q~0_combout  = !\U2|q~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\U2|q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|q~0 .lut_mask = 16'h0F0F;
defparam \U2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKDELAYCTRL_G7
cycloneii_clk_delay_ctrl \button4~clk_delay_ctrl (
	.clk(\button4~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\button4~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \button4~clk_delay_ctrl .delay_chain_mode = "none";
defparam \button4~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \button4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\button4~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\button4~clkctrl_outclk ));
// synopsys translate_off
defparam \button4~clkctrl .clock_type = "global clock";
defparam \button4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X37_Y11_N25
cycloneii_lcell_ff \U2|q (
	.clk(\U1|counter_out [24]),
	.datain(\U2|q~0_combout ),
	.sdata(gnd),
	.aclr(!\button4~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U2|q~regout ));

// Location: LCCOMB_X64_Y15_N28
cycloneii_lcell_comb \BTS|blink_count3~0 (
// Equation(s):
// \BTS|blink_count3~0_combout  = (\M1|tap_out [0] & (!\M1|tap_out [1] & (\U2|q~regout  & \M1|setting_toggle~regout )))

	.dataa(\M1|tap_out [0]),
	.datab(\M1|tap_out [1]),
	.datac(\U2|q~regout ),
	.datad(\M1|setting_toggle~regout ),
	.cin(gnd),
	.combout(\BTS|blink_count3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count3~0 .lut_mask = 16'h2000;
defparam \BTS|blink_count3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N20
cycloneii_lcell_comb \BTS|blink_count3[1]~2 (
// Equation(s):
// \BTS|blink_count3[1]~2_combout  = (\BTS|blink_count3~0_combout ) # (\BTS|CNT3|count [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\BTS|blink_count3~0_combout ),
	.datad(\BTS|CNT3|count [1]),
	.cin(gnd),
	.combout(\BTS|blink_count3[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count3[1]~2 .lut_mask = 16'hFFF0;
defparam \BTS|blink_count3[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N28
cycloneii_lcell_comb \BTS|blink_count3[0]~1 (
// Equation(s):
// \BTS|blink_count3[0]~1_combout  = (\BTS|blink_count3~0_combout ) # (\BTS|CNT3|count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\BTS|blink_count3~0_combout ),
	.datad(\BTS|CNT3|count [0]),
	.cin(gnd),
	.combout(\BTS|blink_count3[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count3[0]~1 .lut_mask = 16'hFFF0;
defparam \BTS|blink_count3[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N6
cycloneii_lcell_comb \SSD3|WideOr6~0 (
// Equation(s):
// \SSD3|WideOr6~0_combout  = (\BTS|blink_count3[1]~2_combout  & (\BTS|blink_count3[3]~4_combout )) # (!\BTS|blink_count3[1]~2_combout  & (\BTS|blink_count3[2]~3_combout  $ (((!\BTS|blink_count3[3]~4_combout  & \BTS|blink_count3[0]~1_combout )))))

	.dataa(\BTS|blink_count3[3]~4_combout ),
	.datab(\BTS|blink_count3[2]~3_combout ),
	.datac(\BTS|blink_count3[1]~2_combout ),
	.datad(\BTS|blink_count3[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD3|WideOr6~0 .lut_mask = 16'hA9AC;
defparam \SSD3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N22
cycloneii_lcell_comb \SSD3|WideOr5~0 (
// Equation(s):
// \SSD3|WideOr5~0_combout  = (\BTS|blink_count3[3]~4_combout  & ((\BTS|blink_count3[2]~3_combout ) # ((\BTS|blink_count3[1]~2_combout )))) # (!\BTS|blink_count3[3]~4_combout  & (\BTS|blink_count3[2]~3_combout  & (\BTS|blink_count3[1]~2_combout  $ 
// (\BTS|blink_count3[0]~1_combout ))))

	.dataa(\BTS|blink_count3[3]~4_combout ),
	.datab(\BTS|blink_count3[2]~3_combout ),
	.datac(\BTS|blink_count3[1]~2_combout ),
	.datad(\BTS|blink_count3[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD3|WideOr5~0 .lut_mask = 16'hACE8;
defparam \SSD3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N10
cycloneii_lcell_comb \SSD3|WideOr4~0 (
// Equation(s):
// \SSD3|WideOr4~0_combout  = (\BTS|blink_count3[2]~3_combout  & (\BTS|blink_count3[3]~4_combout )) # (!\BTS|blink_count3[2]~3_combout  & (\BTS|blink_count3[1]~2_combout  & ((\BTS|blink_count3[3]~4_combout ) # (!\BTS|blink_count3[0]~1_combout ))))

	.dataa(\BTS|blink_count3[3]~4_combout ),
	.datab(\BTS|blink_count3[2]~3_combout ),
	.datac(\BTS|blink_count3[1]~2_combout ),
	.datad(\BTS|blink_count3[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD3|WideOr4~0 .lut_mask = 16'hA8B8;
defparam \SSD3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N16
cycloneii_lcell_comb \SSD3|WideOr3~0 (
// Equation(s):
// \SSD3|WideOr3~0_combout  = (\BTS|blink_count3[1]~2_combout  & ((\BTS|blink_count3[3]~4_combout ) # ((\BTS|blink_count3[2]~3_combout  & \BTS|blink_count3[0]~1_combout )))) # (!\BTS|blink_count3[1]~2_combout  & (\BTS|blink_count3[2]~3_combout  $ 
// (((!\BTS|blink_count3[3]~4_combout  & \BTS|blink_count3[0]~1_combout )))))

	.dataa(\BTS|blink_count3[3]~4_combout ),
	.datab(\BTS|blink_count3[2]~3_combout ),
	.datac(\BTS|blink_count3[1]~2_combout ),
	.datad(\BTS|blink_count3[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD3|WideOr3~0 .lut_mask = 16'hE9AC;
defparam \SSD3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N14
cycloneii_lcell_comb \SSD3|WideOr2~0 (
// Equation(s):
// \SSD3|WideOr2~0_combout  = (\BTS|blink_count3[0]~1_combout ) # ((\BTS|blink_count3[1]~2_combout  & (\BTS|blink_count3[3]~4_combout )) # (!\BTS|blink_count3[1]~2_combout  & ((\BTS|blink_count3[2]~3_combout ))))

	.dataa(\BTS|blink_count3[3]~4_combout ),
	.datab(\BTS|blink_count3[2]~3_combout ),
	.datac(\BTS|blink_count3[1]~2_combout ),
	.datad(\BTS|blink_count3[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD3|WideOr2~0 .lut_mask = 16'hFFAC;
defparam \SSD3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N18
cycloneii_lcell_comb \SSD3|WideOr1~0 (
// Equation(s):
// \SSD3|WideOr1~0_combout  = (\BTS|blink_count3[2]~3_combout  & ((\BTS|blink_count3[3]~4_combout ) # ((\BTS|blink_count3[1]~2_combout  & \BTS|blink_count3[0]~1_combout )))) # (!\BTS|blink_count3[2]~3_combout  & ((\BTS|blink_count3[1]~2_combout ) # 
// ((!\BTS|blink_count3[3]~4_combout  & \BTS|blink_count3[0]~1_combout ))))

	.dataa(\BTS|blink_count3[3]~4_combout ),
	.datab(\BTS|blink_count3[2]~3_combout ),
	.datac(\BTS|blink_count3[1]~2_combout ),
	.datad(\BTS|blink_count3[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD3|WideOr1~0 .lut_mask = 16'hF9B8;
defparam \SSD3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N30
cycloneii_lcell_comb \SSD3|WideOr0~0 (
// Equation(s):
// \SSD3|WideOr0~0_combout  = (\BTS|blink_count3[2]~3_combout  & (!\BTS|blink_count3[3]~4_combout  & ((!\BTS|blink_count3[0]~1_combout ) # (!\BTS|blink_count3[1]~2_combout )))) # (!\BTS|blink_count3[2]~3_combout  & (\BTS|blink_count3[3]~4_combout  $ 
// ((\BTS|blink_count3[1]~2_combout ))))

	.dataa(\BTS|blink_count3[3]~4_combout ),
	.datab(\BTS|blink_count3[2]~3_combout ),
	.datac(\BTS|blink_count3[1]~2_combout ),
	.datad(\BTS|blink_count3[0]~1_combout ),
	.cin(gnd),
	.combout(\SSD3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD3|WideOr0~0 .lut_mask = 16'h1656;
defparam \SSD3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N20
cycloneii_lcell_comb \BTS|CNT4|count~2 (
// Equation(s):
// \BTS|CNT4|count~2_combout  = (!\BTS|CNT4|count [0] & ((!\BTS|CNT4|count [1]) # (!\BTS|CNT4|count [2])))

	.dataa(\BTS|CNT4|count [2]),
	.datab(vcc),
	.datac(\BTS|CNT4|count [0]),
	.datad(\BTS|CNT4|count [1]),
	.cin(gnd),
	.combout(\BTS|CNT4|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT4|count~2 .lut_mask = 16'h050F;
defparam \BTS|CNT4|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N21
cycloneii_lcell_ff \BTS|CNT4|count[0] (
	.clk(\BTS|CNT3|carry_p~clkctrl_outclk ),
	.datain(\BTS|CNT4|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT4|count [0]));

// Location: LCCOMB_X64_Y8_N28
cycloneii_lcell_comb \BTS|CNT4|count~1 (
// Equation(s):
// \BTS|CNT4|count~1_combout  = (!\BTS|CNT4|count [2] & (\BTS|CNT4|count [1] $ (\BTS|CNT4|count [0])))

	.dataa(\BTS|CNT4|count [2]),
	.datab(vcc),
	.datac(\BTS|CNT4|count [1]),
	.datad(\BTS|CNT4|count [0]),
	.cin(gnd),
	.combout(\BTS|CNT4|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT4|count~1 .lut_mask = 16'h0550;
defparam \BTS|CNT4|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N29
cycloneii_lcell_ff \BTS|CNT4|count[1] (
	.clk(\BTS|CNT3|carry_p~clkctrl_outclk ),
	.datain(\BTS|CNT4|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT4|count [1]));

// Location: LCCOMB_X64_Y8_N26
cycloneii_lcell_comb \BTS|CNT4|count~0 (
// Equation(s):
// \BTS|CNT4|count~0_combout  = (\BTS|CNT4|count [0] & (!\BTS|CNT4|count [2] & \BTS|CNT4|count [1])) # (!\BTS|CNT4|count [0] & (\BTS|CNT4|count [2] & !\BTS|CNT4|count [1]))

	.dataa(\BTS|CNT4|count [0]),
	.datab(vcc),
	.datac(\BTS|CNT4|count [2]),
	.datad(\BTS|CNT4|count [1]),
	.cin(gnd),
	.combout(\BTS|CNT4|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT4|count~0 .lut_mask = 16'h0A50;
defparam \BTS|CNT4|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N27
cycloneii_lcell_ff \BTS|CNT4|count[2] (
	.clk(\BTS|CNT3|carry_p~clkctrl_outclk ),
	.datain(\BTS|CNT4|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT4|count [2]));

// Location: LCCOMB_X64_Y8_N22
cycloneii_lcell_comb \SSD4|WideOr6~0 (
// Equation(s):
// \SSD4|WideOr6~0_combout  = (\BTS|blink_count3~0_combout ) # ((!\BTS|CNT4|count [1] & (\BTS|CNT4|count [2] $ (\BTS|CNT4|count [0]))))

	.dataa(\BTS|CNT4|count [1]),
	.datab(\BTS|CNT4|count [2]),
	.datac(\BTS|CNT4|count [0]),
	.datad(\BTS|blink_count3~0_combout ),
	.cin(gnd),
	.combout(\SSD4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD4|WideOr6~0 .lut_mask = 16'hFF14;
defparam \SSD4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N24
cycloneii_lcell_comb \SSD4|WideOr5~0 (
// Equation(s):
// \SSD4|WideOr5~0_combout  = (\BTS|blink_count3~0_combout ) # ((\BTS|CNT4|count [2] & (\BTS|CNT4|count [1] $ (\BTS|CNT4|count [0]))))

	.dataa(\BTS|CNT4|count [1]),
	.datab(\BTS|CNT4|count [0]),
	.datac(\BTS|CNT4|count [2]),
	.datad(\BTS|blink_count3~0_combout ),
	.cin(gnd),
	.combout(\SSD4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD4|WideOr5~0 .lut_mask = 16'hFF60;
defparam \SSD4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N18
cycloneii_lcell_comb \SSD4|WideOr4~0 (
// Equation(s):
// \SSD4|WideOr4~0_combout  = (\BTS|blink_count3~0_combout ) # ((\BTS|CNT4|count [1] & (!\BTS|CNT4|count [0] & !\BTS|CNT4|count [2])))

	.dataa(\BTS|CNT4|count [1]),
	.datab(\BTS|CNT4|count [0]),
	.datac(\BTS|CNT4|count [2]),
	.datad(\BTS|blink_count3~0_combout ),
	.cin(gnd),
	.combout(\SSD4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD4|WideOr4~0 .lut_mask = 16'hFF02;
defparam \SSD4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N6
cycloneii_lcell_comb \SSD4|WideOr3~0 (
// Equation(s):
// \SSD4|WideOr3~0_combout  = (\BTS|blink_count3~0_combout ) # ((\BTS|CNT4|count [1] & (\BTS|CNT4|count [0] & \BTS|CNT4|count [2])) # (!\BTS|CNT4|count [1] & (\BTS|CNT4|count [0] $ (\BTS|CNT4|count [2]))))

	.dataa(\BTS|CNT4|count [1]),
	.datab(\BTS|CNT4|count [0]),
	.datac(\BTS|CNT4|count [2]),
	.datad(\BTS|blink_count3~0_combout ),
	.cin(gnd),
	.combout(\SSD4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD4|WideOr3~0 .lut_mask = 16'hFF94;
defparam \SSD4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N4
cycloneii_lcell_comb \SSD4|WideOr2~0 (
// Equation(s):
// \SSD4|WideOr2~0_combout  = (\BTS|CNT4|count [0]) # ((\BTS|blink_count3~0_combout ) # ((!\BTS|CNT4|count [1] & \BTS|CNT4|count [2])))

	.dataa(\BTS|CNT4|count [1]),
	.datab(\BTS|CNT4|count [0]),
	.datac(\BTS|CNT4|count [2]),
	.datad(\BTS|blink_count3~0_combout ),
	.cin(gnd),
	.combout(\SSD4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD4|WideOr2~0 .lut_mask = 16'hFFDC;
defparam \SSD4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N2
cycloneii_lcell_comb \SSD4|WideOr1~0 (
// Equation(s):
// \SSD4|WideOr1~0_combout  = (\BTS|blink_count3~0_combout ) # ((\BTS|CNT4|count [1] & ((\BTS|CNT4|count [0]) # (!\BTS|CNT4|count [2]))) # (!\BTS|CNT4|count [1] & (\BTS|CNT4|count [0] & !\BTS|CNT4|count [2])))

	.dataa(\BTS|CNT4|count [1]),
	.datab(\BTS|CNT4|count [0]),
	.datac(\BTS|CNT4|count [2]),
	.datad(\BTS|blink_count3~0_combout ),
	.cin(gnd),
	.combout(\SSD4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD4|WideOr1~0 .lut_mask = 16'hFF8E;
defparam \SSD4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N10
cycloneii_lcell_comb \SSD4|WideOr0~0 (
// Equation(s):
// \SSD4|WideOr0~0_combout  = (!\BTS|blink_count3~0_combout  & ((\BTS|CNT4|count [1] & ((!\BTS|CNT4|count [2]) # (!\BTS|CNT4|count [0]))) # (!\BTS|CNT4|count [1] & ((\BTS|CNT4|count [2])))))

	.dataa(\BTS|CNT4|count [1]),
	.datab(\BTS|CNT4|count [0]),
	.datac(\BTS|CNT4|count [2]),
	.datad(\BTS|blink_count3~0_combout ),
	.cin(gnd),
	.combout(\SSD4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD4|WideOr0~0 .lut_mask = 16'h007A;
defparam \SSD4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N22
cycloneii_lcell_comb \BTS|CNT24|count_ten[0]~4 (
// Equation(s):
// \BTS|CNT24|count_ten[0]~4_combout  = (\BTS|CNT24|count_ten [0] & (\BTS|CNT24|Equal3~0_combout  $ (GND))) # (!\BTS|CNT24|count_ten [0] & (!\BTS|CNT24|Equal3~0_combout  & VCC))
// \BTS|CNT24|count_ten[0]~5  = CARRY((\BTS|CNT24|count_ten [0] & !\BTS|CNT24|Equal3~0_combout ))

	.dataa(\BTS|CNT24|count_ten [0]),
	.datab(\BTS|CNT24|Equal3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|CNT24|count_ten[0]~4_combout ),
	.cout(\BTS|CNT24|count_ten[0]~5 ));
// synopsys translate_off
defparam \BTS|CNT24|count_ten[0]~4 .lut_mask = 16'h9922;
defparam \BTS|CNT24|count_ten[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N24
cycloneii_lcell_comb \BTS|CNT24|count_ten[1]~6 (
// Equation(s):
// \BTS|CNT24|count_ten[1]~6_combout  = (\BTS|CNT24|count_ten [1] & (!\BTS|CNT24|count_ten[0]~5 )) # (!\BTS|CNT24|count_ten [1] & ((\BTS|CNT24|count_ten[0]~5 ) # (GND)))
// \BTS|CNT24|count_ten[1]~7  = CARRY((!\BTS|CNT24|count_ten[0]~5 ) # (!\BTS|CNT24|count_ten [1]))

	.dataa(vcc),
	.datab(\BTS|CNT24|count_ten [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\BTS|CNT24|count_ten[0]~5 ),
	.combout(\BTS|CNT24|count_ten[1]~6_combout ),
	.cout(\BTS|CNT24|count_ten[1]~7 ));
// synopsys translate_off
defparam \BTS|CNT24|count_ten[1]~6 .lut_mask = 16'h3C3F;
defparam \BTS|CNT24|count_ten[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N30
cycloneii_lcell_comb \BTS|CNT24|count[3]~4 (
// Equation(s):
// \BTS|CNT24|count[3]~4_combout  = (\BTS|CNT24|count [0] & ((\BTS|CNT24|count [1] & ((\BTS|CNT24|count [3]) # (\BTS|CNT24|count [2]))) # (!\BTS|CNT24|count [1] & (\BTS|CNT24|count [3] & \BTS|CNT24|count [2])))) # (!\BTS|CNT24|count [0] & (((\BTS|CNT24|count 
// [3]))))

	.dataa(\BTS|CNT24|count [0]),
	.datab(\BTS|CNT24|count [1]),
	.datac(\BTS|CNT24|count [3]),
	.datad(\BTS|CNT24|count [2]),
	.cin(gnd),
	.combout(\BTS|CNT24|count[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|count[3]~4 .lut_mask = 16'hF8D0;
defparam \BTS|CNT24|count[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N31
cycloneii_lcell_ff \BTS|CNT24|count[3] (
	.clk(\BTS|CNT24|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT24|count[3]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT24|count [3]));

// Location: LCCOMB_X2_Y14_N16
cycloneii_lcell_comb \BTS|CNT24|LessThan0~0 (
// Equation(s):
// \BTS|CNT24|LessThan0~0_combout  = ((!\BTS|CNT24|count [2] & (!\BTS|CNT24|count [0] & !\BTS|CNT24|count [1]))) # (!\BTS|CNT24|count [3])

	.dataa(\BTS|CNT24|count [2]),
	.datab(\BTS|CNT24|count [3]),
	.datac(\BTS|CNT24|count [0]),
	.datad(\BTS|CNT24|count [1]),
	.cin(gnd),
	.combout(\BTS|CNT24|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|LessThan0~0 .lut_mask = 16'h3337;
defparam \BTS|CNT24|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N20
cycloneii_lcell_comb \BTS|CNT24|count[3]~5 (
// Equation(s):
// \BTS|CNT24|count[3]~5_combout  = \BTS|CNT24|LessThan0~0_combout  $ (((!\BTS|CNT24|ampm~0_combout ) # (!\BTS|CNT24|always0~0_combout )))

	.dataa(\BTS|CNT24|always0~0_combout ),
	.datab(vcc),
	.datac(\BTS|CNT24|LessThan0~0_combout ),
	.datad(\BTS|CNT24|ampm~0_combout ),
	.cin(gnd),
	.combout(\BTS|CNT24|count[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|count[3]~5 .lut_mask = 16'hA50F;
defparam \BTS|CNT24|count[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N25
cycloneii_lcell_ff \BTS|CNT24|count_ten[1] (
	.clk(\BTS|CNT24|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT24|count_ten[1]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\BTS|CNT24|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\BTS|CNT24|count[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT24|count_ten [1]));

// Location: LCCOMB_X2_Y14_N26
cycloneii_lcell_comb \BTS|CNT24|count_ten[2]~8 (
// Equation(s):
// \BTS|CNT24|count_ten[2]~8_combout  = (\BTS|CNT24|count_ten [2] & (\BTS|CNT24|count_ten[1]~7  $ (GND))) # (!\BTS|CNT24|count_ten [2] & (!\BTS|CNT24|count_ten[1]~7  & VCC))
// \BTS|CNT24|count_ten[2]~9  = CARRY((\BTS|CNT24|count_ten [2] & !\BTS|CNT24|count_ten[1]~7 ))

	.dataa(\BTS|CNT24|count_ten [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\BTS|CNT24|count_ten[1]~7 ),
	.combout(\BTS|CNT24|count_ten[2]~8_combout ),
	.cout(\BTS|CNT24|count_ten[2]~9 ));
// synopsys translate_off
defparam \BTS|CNT24|count_ten[2]~8 .lut_mask = 16'hA50A;
defparam \BTS|CNT24|count_ten[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N28
cycloneii_lcell_comb \BTS|CNT24|count_ten[3]~10 (
// Equation(s):
// \BTS|CNT24|count_ten[3]~10_combout  = \BTS|CNT24|count_ten[2]~9  $ (\BTS|CNT24|count_ten [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BTS|CNT24|count_ten [3]),
	.cin(\BTS|CNT24|count_ten[2]~9 ),
	.combout(\BTS|CNT24|count_ten[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|count_ten[3]~10 .lut_mask = 16'h0FF0;
defparam \BTS|CNT24|count_ten[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y14_N29
cycloneii_lcell_ff \BTS|CNT24|count_ten[3] (
	.clk(\BTS|CNT24|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT24|count_ten[3]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\BTS|CNT24|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\BTS|CNT24|count[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT24|count_ten [3]));

// Location: LCFF_X2_Y14_N23
cycloneii_lcell_ff \BTS|CNT24|count_ten[0] (
	.clk(\BTS|CNT24|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT24|count_ten[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\BTS|CNT24|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\BTS|CNT24|count[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT24|count_ten [0]));

// Location: LCCOMB_X2_Y14_N12
cycloneii_lcell_comb \BTS|CNT24|ampm~0 (
// Equation(s):
// \BTS|CNT24|ampm~0_combout  = (!\BTS|CNT24|count_ten [2] & (!\BTS|CNT24|count_ten [3] & (!\BTS|CNT24|count_ten [1] & \BTS|CNT24|count_ten [0])))

	.dataa(\BTS|CNT24|count_ten [2]),
	.datab(\BTS|CNT24|count_ten [3]),
	.datac(\BTS|CNT24|count_ten [1]),
	.datad(\BTS|CNT24|count_ten [0]),
	.cin(gnd),
	.combout(\BTS|CNT24|ampm~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|ampm~0 .lut_mask = 16'h0100;
defparam \BTS|CNT24|ampm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N6
cycloneii_lcell_comb \BTS|CNT24|always0~0 (
// Equation(s):
// \BTS|CNT24|always0~0_combout  = (!\BTS|CNT24|count [2] & (!\BTS|CNT24|count [3] & (!\BTS|CNT24|count [0] & \BTS|CNT24|count [1])))

	.dataa(\BTS|CNT24|count [2]),
	.datab(\BTS|CNT24|count [3]),
	.datac(\BTS|CNT24|count [0]),
	.datad(\BTS|CNT24|count [1]),
	.cin(gnd),
	.combout(\BTS|CNT24|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|always0~0 .lut_mask = 16'h0100;
defparam \BTS|CNT24|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N0
cycloneii_lcell_comb \BTS|CNT24|count[0]~0 (
// Equation(s):
// \BTS|CNT24|count[0]~0_combout  = (\BTS|CNT24|LessThan0~0_combout  & (((!\BTS|CNT24|always0~0_combout ) # (!\BTS|CNT24|ampm~0_combout )))) # (!\BTS|CNT24|LessThan0~0_combout  & (!\BTS|CNT24|Equal3~0_combout  & (\BTS|CNT24|ampm~0_combout  & 
// \BTS|CNT24|always0~0_combout )))

	.dataa(\BTS|CNT24|LessThan0~0_combout ),
	.datab(\BTS|CNT24|Equal3~0_combout ),
	.datac(\BTS|CNT24|ampm~0_combout ),
	.datad(\BTS|CNT24|always0~0_combout ),
	.cin(gnd),
	.combout(\BTS|CNT24|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|count[0]~0 .lut_mask = 16'h1AAA;
defparam \BTS|CNT24|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N10
cycloneii_lcell_comb \BTS|CNT24|count[1]~2 (
// Equation(s):
// \BTS|CNT24|count[1]~2_combout  = (\BTS|CNT24|count [1] & ((\BTS|CNT24|count [3]) # ((!\BTS|CNT24|count [0] & \BTS|CNT24|count[0]~0_combout )))) # (!\BTS|CNT24|count [1] & (((\BTS|CNT24|count [0] & \BTS|CNT24|count[0]~0_combout ))))

	.dataa(\BTS|CNT24|count [3]),
	.datab(\BTS|CNT24|count [0]),
	.datac(\BTS|CNT24|count [1]),
	.datad(\BTS|CNT24|count[0]~0_combout ),
	.cin(gnd),
	.combout(\BTS|CNT24|count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|count[1]~2 .lut_mask = 16'hBCA0;
defparam \BTS|CNT24|count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N11
cycloneii_lcell_ff \BTS|CNT24|count[1] (
	.clk(\BTS|CNT24|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT24|count[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT24|count [1]));

// Location: LCCOMB_X2_Y14_N2
cycloneii_lcell_comb \BTS|CNT24|Add0~0 (
// Equation(s):
// \BTS|CNT24|Add0~0_combout  = \BTS|CNT24|count [2] $ (((\BTS|CNT24|count [1] & \BTS|CNT24|count [0])))

	.dataa(vcc),
	.datab(\BTS|CNT24|count [1]),
	.datac(\BTS|CNT24|count [0]),
	.datad(\BTS|CNT24|count [2]),
	.cin(gnd),
	.combout(\BTS|CNT24|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|Add0~0 .lut_mask = 16'h3FC0;
defparam \BTS|CNT24|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N4
cycloneii_lcell_comb \BTS|CNT24|count[2]~3 (
// Equation(s):
// \BTS|CNT24|count[2]~3_combout  = (\BTS|CNT24|count [3] & ((\BTS|CNT24|count [2]) # ((\BTS|CNT24|Add0~0_combout  & \BTS|CNT24|count[0]~0_combout )))) # (!\BTS|CNT24|count [3] & (\BTS|CNT24|Add0~0_combout  & ((\BTS|CNT24|count[0]~0_combout ))))

	.dataa(\BTS|CNT24|count [3]),
	.datab(\BTS|CNT24|Add0~0_combout ),
	.datac(\BTS|CNT24|count [2]),
	.datad(\BTS|CNT24|count[0]~0_combout ),
	.cin(gnd),
	.combout(\BTS|CNT24|count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|count[2]~3 .lut_mask = 16'hECA0;
defparam \BTS|CNT24|count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N5
cycloneii_lcell_ff \BTS|CNT24|count[2] (
	.clk(\BTS|CNT24|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT24|count[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT24|count [2]));

// Location: LCCOMB_X2_Y14_N18
cycloneii_lcell_comb \BTS|CNT24|Equal3~0 (
// Equation(s):
// \BTS|CNT24|Equal3~0_combout  = ((\BTS|CNT24|count [2]) # ((\BTS|CNT24|count [1]) # (!\BTS|CNT24|count [0]))) # (!\BTS|CNT24|count [3])

	.dataa(\BTS|CNT24|count [3]),
	.datab(\BTS|CNT24|count [2]),
	.datac(\BTS|CNT24|count [0]),
	.datad(\BTS|CNT24|count [1]),
	.cin(gnd),
	.combout(\BTS|CNT24|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|Equal3~0 .lut_mask = 16'hFFDF;
defparam \BTS|CNT24|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N8
cycloneii_lcell_comb \BTS|CNT24|count[0]~1 (
// Equation(s):
// \BTS|CNT24|count[0]~1_combout  = (\BTS|CNT24|count [0] & (!\BTS|CNT24|LessThan0~0_combout  & (\BTS|CNT24|Equal3~0_combout ))) # (!\BTS|CNT24|count [0] & (((\BTS|CNT24|count[0]~0_combout ))))

	.dataa(\BTS|CNT24|LessThan0~0_combout ),
	.datab(\BTS|CNT24|Equal3~0_combout ),
	.datac(\BTS|CNT24|count [0]),
	.datad(\BTS|CNT24|count[0]~0_combout ),
	.cin(gnd),
	.combout(\BTS|CNT24|count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|count[0]~1 .lut_mask = 16'h4F40;
defparam \BTS|CNT24|count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N9
cycloneii_lcell_ff \BTS|CNT24|count[0] (
	.clk(\BTS|CNT24|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT24|count[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT24|count [0]));

// Location: LCCOMB_X1_Y14_N24
cycloneii_lcell_comb \BTS|blink_count5[0]~1 (
// Equation(s):
// \BTS|blink_count5[0]~1_combout  = (\BTS|blink_count5~0_combout ) # (\BTS|CNT24|count [0])

	.dataa(\BTS|blink_count5~0_combout ),
	.datab(vcc),
	.datac(\BTS|CNT24|count [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count5[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count5[0]~1 .lut_mask = 16'hFAFA;
defparam \BTS|blink_count5[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N12
cycloneii_lcell_comb \BTS|blink_count5~0 (
// Equation(s):
// \BTS|blink_count5~0_combout  = (!\M1|tap_out [0] & (\M1|tap_out [1] & (\U2|q~regout  & \M1|setting_toggle~regout )))

	.dataa(\M1|tap_out [0]),
	.datab(\M1|tap_out [1]),
	.datac(\U2|q~regout ),
	.datad(\M1|setting_toggle~regout ),
	.cin(gnd),
	.combout(\BTS|blink_count5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count5~0 .lut_mask = 16'h4000;
defparam \BTS|blink_count5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N14
cycloneii_lcell_comb \BTS|blink_count5[3]~4 (
// Equation(s):
// \BTS|blink_count5[3]~4_combout  = (\BTS|CNT24|count [3]) # (\BTS|blink_count5~0_combout )

	.dataa(vcc),
	.datab(\BTS|CNT24|count [3]),
	.datac(\BTS|blink_count5~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count5[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count5[3]~4 .lut_mask = 16'hFCFC;
defparam \BTS|blink_count5[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N4
cycloneii_lcell_comb \BTS|blink_count5[2]~3 (
// Equation(s):
// \BTS|blink_count5[2]~3_combout  = (\BTS|CNT24|count [2]) # (\BTS|blink_count5~0_combout )

	.dataa(\BTS|CNT24|count [2]),
	.datab(vcc),
	.datac(\BTS|blink_count5~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count5[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count5[2]~3 .lut_mask = 16'hFAFA;
defparam \BTS|blink_count5[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N26
cycloneii_lcell_comb \BTS|blink_count5[1]~2 (
// Equation(s):
// \BTS|blink_count5[1]~2_combout  = (\BTS|blink_count5~0_combout ) # (\BTS|CNT24|count [1])

	.dataa(\BTS|blink_count5~0_combout ),
	.datab(vcc),
	.datac(\BTS|CNT24|count [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count5[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count5[1]~2 .lut_mask = 16'hFAFA;
defparam \BTS|blink_count5[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N8
cycloneii_lcell_comb \SSD5|WideOr6~0 (
// Equation(s):
// \SSD5|WideOr6~0_combout  = (\BTS|blink_count5[1]~2_combout  & (((\BTS|blink_count5[3]~4_combout )))) # (!\BTS|blink_count5[1]~2_combout  & (\BTS|blink_count5[2]~3_combout  $ (((\BTS|blink_count5[0]~1_combout  & !\BTS|blink_count5[3]~4_combout )))))

	.dataa(\BTS|blink_count5[0]~1_combout ),
	.datab(\BTS|blink_count5[3]~4_combout ),
	.datac(\BTS|blink_count5[2]~3_combout ),
	.datad(\BTS|blink_count5[1]~2_combout ),
	.cin(gnd),
	.combout(\SSD5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD5|WideOr6~0 .lut_mask = 16'hCCD2;
defparam \SSD5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N10
cycloneii_lcell_comb \SSD5|WideOr5~0 (
// Equation(s):
// \SSD5|WideOr5~0_combout  = (\BTS|blink_count5[3]~4_combout  & (((\BTS|blink_count5[2]~3_combout ) # (\BTS|blink_count5[1]~2_combout )))) # (!\BTS|blink_count5[3]~4_combout  & (\BTS|blink_count5[2]~3_combout  & (\BTS|blink_count5[0]~1_combout  $ 
// (\BTS|blink_count5[1]~2_combout ))))

	.dataa(\BTS|blink_count5[0]~1_combout ),
	.datab(\BTS|blink_count5[3]~4_combout ),
	.datac(\BTS|blink_count5[2]~3_combout ),
	.datad(\BTS|blink_count5[1]~2_combout ),
	.cin(gnd),
	.combout(\SSD5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD5|WideOr5~0 .lut_mask = 16'hDCE0;
defparam \SSD5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N20
cycloneii_lcell_comb \SSD5|WideOr4~0 (
// Equation(s):
// \SSD5|WideOr4~0_combout  = (\BTS|blink_count5[2]~3_combout  & (((\BTS|blink_count5[3]~4_combout )))) # (!\BTS|blink_count5[2]~3_combout  & (\BTS|blink_count5[1]~2_combout  & ((\BTS|blink_count5[3]~4_combout ) # (!\BTS|blink_count5[0]~1_combout ))))

	.dataa(\BTS|blink_count5[0]~1_combout ),
	.datab(\BTS|blink_count5[3]~4_combout ),
	.datac(\BTS|blink_count5[2]~3_combout ),
	.datad(\BTS|blink_count5[1]~2_combout ),
	.cin(gnd),
	.combout(\SSD5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD5|WideOr4~0 .lut_mask = 16'hCDC0;
defparam \SSD5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N30
cycloneii_lcell_comb \SSD5|WideOr3~0 (
// Equation(s):
// \SSD5|WideOr3~0_combout  = (\BTS|blink_count5[1]~2_combout  & ((\BTS|blink_count5[3]~4_combout ) # ((\BTS|blink_count5[0]~1_combout  & \BTS|blink_count5[2]~3_combout )))) # (!\BTS|blink_count5[1]~2_combout  & (\BTS|blink_count5[2]~3_combout  $ 
// (((\BTS|blink_count5[0]~1_combout  & !\BTS|blink_count5[3]~4_combout )))))

	.dataa(\BTS|blink_count5[0]~1_combout ),
	.datab(\BTS|blink_count5[3]~4_combout ),
	.datac(\BTS|blink_count5[2]~3_combout ),
	.datad(\BTS|blink_count5[1]~2_combout ),
	.cin(gnd),
	.combout(\SSD5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD5|WideOr3~0 .lut_mask = 16'hECD2;
defparam \SSD5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N16
cycloneii_lcell_comb \SSD5|WideOr2~0 (
// Equation(s):
// \SSD5|WideOr2~0_combout  = (\BTS|blink_count5[0]~1_combout ) # ((\BTS|blink_count5[1]~2_combout  & (\BTS|blink_count5[3]~4_combout )) # (!\BTS|blink_count5[1]~2_combout  & ((\BTS|blink_count5[2]~3_combout ))))

	.dataa(\BTS|blink_count5[0]~1_combout ),
	.datab(\BTS|blink_count5[3]~4_combout ),
	.datac(\BTS|blink_count5[2]~3_combout ),
	.datad(\BTS|blink_count5[1]~2_combout ),
	.cin(gnd),
	.combout(\SSD5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD5|WideOr2~0 .lut_mask = 16'hEEFA;
defparam \SSD5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N18
cycloneii_lcell_comb \SSD5|WideOr1~0 (
// Equation(s):
// \SSD5|WideOr1~0_combout  = (\BTS|blink_count5[0]~1_combout  & ((\BTS|blink_count5[1]~2_combout ) # (\BTS|blink_count5[3]~4_combout  $ (!\BTS|blink_count5[2]~3_combout )))) # (!\BTS|blink_count5[0]~1_combout  & ((\BTS|blink_count5[2]~3_combout  & 
// (\BTS|blink_count5[3]~4_combout )) # (!\BTS|blink_count5[2]~3_combout  & ((\BTS|blink_count5[1]~2_combout )))))

	.dataa(\BTS|blink_count5[0]~1_combout ),
	.datab(\BTS|blink_count5[3]~4_combout ),
	.datac(\BTS|blink_count5[2]~3_combout ),
	.datad(\BTS|blink_count5[1]~2_combout ),
	.cin(gnd),
	.combout(\SSD5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD5|WideOr1~0 .lut_mask = 16'hEFC2;
defparam \SSD5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N12
cycloneii_lcell_comb \SSD5|WideOr0~0 (
// Equation(s):
// \SSD5|WideOr0~0_combout  = (\BTS|blink_count5[2]~3_combout  & (!\BTS|blink_count5[3]~4_combout  & ((!\BTS|blink_count5[1]~2_combout ) # (!\BTS|blink_count5[0]~1_combout )))) # (!\BTS|blink_count5[2]~3_combout  & ((\BTS|blink_count5[3]~4_combout  $ 
// (\BTS|blink_count5[1]~2_combout ))))

	.dataa(\BTS|blink_count5[0]~1_combout ),
	.datab(\BTS|blink_count5[3]~4_combout ),
	.datac(\BTS|blink_count5[2]~3_combout ),
	.datad(\BTS|blink_count5[1]~2_combout ),
	.cin(gnd),
	.combout(\SSD5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD5|WideOr0~0 .lut_mask = 16'h133C;
defparam \SSD5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \BTS|blink_count6[3]~3 (
// Equation(s):
// \BTS|blink_count6[3]~3_combout  = (\BTS|CNT24|count_ten [3]) # (\BTS|blink_count5~0_combout )

	.dataa(vcc),
	.datab(\BTS|CNT24|count_ten [3]),
	.datac(\BTS|blink_count5~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count6[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count6[3]~3 .lut_mask = 16'hFCFC;
defparam \BTS|blink_count6[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N27
cycloneii_lcell_ff \BTS|CNT24|count_ten[2] (
	.clk(\BTS|CNT24|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT24|count_ten[2]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\BTS|CNT24|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\BTS|CNT24|count[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT24|count_ten [2]));

// Location: LCCOMB_X1_Y14_N2
cycloneii_lcell_comb \BTS|blink_count6[2]~2 (
// Equation(s):
// \BTS|blink_count6[2]~2_combout  = (\BTS|blink_count5~0_combout ) # (\BTS|CNT24|count_ten [2])

	.dataa(\BTS|blink_count5~0_combout ),
	.datab(vcc),
	.datac(\BTS|CNT24|count_ten [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count6[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count6[2]~2 .lut_mask = 16'hFAFA;
defparam \BTS|blink_count6[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \BTS|blink_count6[1]~1 (
// Equation(s):
// \BTS|blink_count6[1]~1_combout  = (\BTS|blink_count5~0_combout ) # (\BTS|CNT24|count_ten [1])

	.dataa(\BTS|blink_count5~0_combout ),
	.datab(vcc),
	.datac(\BTS|CNT24|count_ten [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count6[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count6[1]~1 .lut_mask = 16'hFAFA;
defparam \BTS|blink_count6[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N22
cycloneii_lcell_comb \BTS|blink_count6[0]~0 (
// Equation(s):
// \BTS|blink_count6[0]~0_combout  = (\BTS|CNT24|count_ten [0]) # (\BTS|blink_count5~0_combout )

	.dataa(vcc),
	.datab(\BTS|CNT24|count_ten [0]),
	.datac(\BTS|blink_count5~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTS|blink_count6[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|blink_count6[0]~0 .lut_mask = 16'hFCFC;
defparam \BTS|blink_count6[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N6
cycloneii_lcell_comb \SSD6|WideOr6~0 (
// Equation(s):
// \SSD6|WideOr6~0_combout  = (\BTS|blink_count6[1]~1_combout  & (\BTS|blink_count6[3]~3_combout )) # (!\BTS|blink_count6[1]~1_combout  & (\BTS|blink_count6[2]~2_combout  $ (((!\BTS|blink_count6[3]~3_combout  & \BTS|blink_count6[0]~0_combout )))))

	.dataa(\BTS|blink_count6[3]~3_combout ),
	.datab(\BTS|blink_count6[2]~2_combout ),
	.datac(\BTS|blink_count6[1]~1_combout ),
	.datad(\BTS|blink_count6[0]~0_combout ),
	.cin(gnd),
	.combout(\SSD6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD6|WideOr6~0 .lut_mask = 16'hA9AC;
defparam \SSD6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \SSD6|WideOr5~0 (
// Equation(s):
// \SSD6|WideOr5~0_combout  = (\BTS|blink_count6[3]~3_combout  & ((\BTS|blink_count6[2]~2_combout ) # ((\BTS|blink_count6[1]~1_combout )))) # (!\BTS|blink_count6[3]~3_combout  & (\BTS|blink_count6[2]~2_combout  & (\BTS|blink_count6[0]~0_combout  $ 
// (\BTS|blink_count6[1]~1_combout ))))

	.dataa(\BTS|blink_count6[3]~3_combout ),
	.datab(\BTS|blink_count6[2]~2_combout ),
	.datac(\BTS|blink_count6[0]~0_combout ),
	.datad(\BTS|blink_count6[1]~1_combout ),
	.cin(gnd),
	.combout(\SSD6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD6|WideOr5~0 .lut_mask = 16'hAEC8;
defparam \SSD6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N18
cycloneii_lcell_comb \SSD6|WideOr4~0 (
// Equation(s):
// \SSD6|WideOr4~0_combout  = (\BTS|blink_count6[2]~2_combout  & (\BTS|blink_count6[3]~3_combout )) # (!\BTS|blink_count6[2]~2_combout  & (\BTS|blink_count6[1]~1_combout  & ((\BTS|blink_count6[3]~3_combout ) # (!\BTS|blink_count6[0]~0_combout ))))

	.dataa(\BTS|blink_count6[3]~3_combout ),
	.datab(\BTS|blink_count6[2]~2_combout ),
	.datac(\BTS|blink_count6[0]~0_combout ),
	.datad(\BTS|blink_count6[1]~1_combout ),
	.cin(gnd),
	.combout(\SSD6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD6|WideOr4~0 .lut_mask = 16'hAB88;
defparam \SSD6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \SSD6|WideOr3~0 (
// Equation(s):
// \SSD6|WideOr3~0_combout  = (\BTS|blink_count6[1]~1_combout  & ((\BTS|blink_count6[3]~3_combout ) # ((\BTS|blink_count6[2]~2_combout  & \BTS|blink_count6[0]~0_combout )))) # (!\BTS|blink_count6[1]~1_combout  & (\BTS|blink_count6[2]~2_combout  $ 
// (((!\BTS|blink_count6[3]~3_combout  & \BTS|blink_count6[0]~0_combout )))))

	.dataa(\BTS|blink_count6[3]~3_combout ),
	.datab(\BTS|blink_count6[2]~2_combout ),
	.datac(\BTS|blink_count6[0]~0_combout ),
	.datad(\BTS|blink_count6[1]~1_combout ),
	.cin(gnd),
	.combout(\SSD6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD6|WideOr3~0 .lut_mask = 16'hEA9C;
defparam \SSD6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \SSD6|WideOr2~0 (
// Equation(s):
// \SSD6|WideOr2~0_combout  = (\BTS|blink_count6[0]~0_combout ) # ((\BTS|blink_count6[1]~1_combout  & (\BTS|blink_count6[3]~3_combout )) # (!\BTS|blink_count6[1]~1_combout  & ((\BTS|blink_count6[2]~2_combout ))))

	.dataa(\BTS|blink_count6[3]~3_combout ),
	.datab(\BTS|blink_count6[2]~2_combout ),
	.datac(\BTS|blink_count6[0]~0_combout ),
	.datad(\BTS|blink_count6[1]~1_combout ),
	.cin(gnd),
	.combout(\SSD6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD6|WideOr2~0 .lut_mask = 16'hFAFC;
defparam \SSD6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \SSD6|WideOr1~0 (
// Equation(s):
// \SSD6|WideOr1~0_combout  = (\BTS|blink_count6[2]~2_combout  & ((\BTS|blink_count6[3]~3_combout ) # ((\BTS|blink_count6[0]~0_combout  & \BTS|blink_count6[1]~1_combout )))) # (!\BTS|blink_count6[2]~2_combout  & ((\BTS|blink_count6[1]~1_combout ) # 
// ((!\BTS|blink_count6[3]~3_combout  & \BTS|blink_count6[0]~0_combout ))))

	.dataa(\BTS|blink_count6[3]~3_combout ),
	.datab(\BTS|blink_count6[2]~2_combout ),
	.datac(\BTS|blink_count6[0]~0_combout ),
	.datad(\BTS|blink_count6[1]~1_combout ),
	.cin(gnd),
	.combout(\SSD6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD6|WideOr1~0 .lut_mask = 16'hFB98;
defparam \SSD6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneii_lcell_comb \SSD6|WideOr0~0 (
// Equation(s):
// \SSD6|WideOr0~0_combout  = (\BTS|blink_count6[2]~2_combout  & (!\BTS|blink_count6[3]~3_combout  & ((!\BTS|blink_count6[1]~1_combout ) # (!\BTS|blink_count6[0]~0_combout )))) # (!\BTS|blink_count6[2]~2_combout  & (\BTS|blink_count6[3]~3_combout  $ 
// (((\BTS|blink_count6[1]~1_combout )))))

	.dataa(\BTS|blink_count6[3]~3_combout ),
	.datab(\BTS|blink_count6[2]~2_combout ),
	.datac(\BTS|blink_count6[0]~0_combout ),
	.datad(\BTS|blink_count6[1]~1_combout ),
	.cin(gnd),
	.combout(\SSD6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SSD6|WideOr0~0 .lut_mask = 16'h1566;
defparam \SSD6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \BTS|CNT4|LessThan0~0 (
// Equation(s):
// \BTS|CNT4|LessThan0~0_combout  = (\BTS|CNT4|count [2] & ((\BTS|CNT4|count [1]) # (\BTS|CNT4|count [0])))

	.dataa(vcc),
	.datab(\BTS|CNT4|count [1]),
	.datac(\BTS|CNT4|count [0]),
	.datad(\BTS|CNT4|count [2]),
	.cin(gnd),
	.combout(\BTS|CNT4|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT4|LessThan0~0 .lut_mask = 16'hFC00;
defparam \BTS|CNT4|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N13
cycloneii_lcell_ff \BTS|CNT4|carry_p (
	.clk(\BTS|CNT3|carry_p~regout ),
	.datain(\BTS|CNT4|LessThan0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT4|carry_p~regout ));

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \button3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\button3~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(button3));
// synopsys translate_off
defparam \button3~I .input_async_reset = "none";
defparam \button3~I .input_power_up = "low";
defparam \button3~I .input_register_mode = "none";
defparam \button3~I .input_sync_reset = "none";
defparam \button3~I .oe_async_reset = "none";
defparam \button3~I .oe_power_up = "low";
defparam \button3~I .oe_register_mode = "none";
defparam \button3~I .oe_sync_reset = "none";
defparam \button3~I .operation_mode = "input";
defparam \button3~I .output_async_reset = "none";
defparam \button3~I .output_power_up = "low";
defparam \button3~I .output_register_mode = "none";
defparam \button3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N2
cycloneii_lcell_comb \BTS|CNT24|clk_button (
// Equation(s):
// \BTS|CNT24|clk_button~combout  = LCELL((\BTS|CNT4|carry_p~regout ) # ((\M1|tap_out [1] & (!\M1|tap_out [0] & !\button3~combout ))))

	.dataa(\M1|tap_out [1]),
	.datab(\BTS|CNT4|carry_p~regout ),
	.datac(\M1|tap_out [0]),
	.datad(\button3~combout ),
	.cin(gnd),
	.combout(\BTS|CNT24|clk_button~combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|clk_button .lut_mask = 16'hCCCE;
defparam \BTS|CNT24|clk_button .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \BTS|CNT24|clk_button~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\BTS|CNT24|clk_button~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BTS|CNT24|clk_button~clkctrl_outclk ));
// synopsys translate_off
defparam \BTS|CNT24|clk_button~clkctrl .clock_type = "global clock";
defparam \BTS|CNT24|clk_button~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N0
cycloneii_lcell_comb \BTS|CNT24|ampm~2 (
// Equation(s):
// \BTS|CNT24|ampm~2_combout  = \BTS|CNT24|ampm~regout  $ (((\BTS|CNT24|ampm~1_combout  & (\BTS|CNT24|LessThan0~0_combout  & \BTS|CNT24|ampm~0_combout ))))

	.dataa(\BTS|CNT24|ampm~1_combout ),
	.datab(\BTS|CNT24|LessThan0~0_combout ),
	.datac(\BTS|CNT24|ampm~regout ),
	.datad(\BTS|CNT24|ampm~0_combout ),
	.cin(gnd),
	.combout(\BTS|CNT24|ampm~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTS|CNT24|ampm~2 .lut_mask = 16'h78F0;
defparam \BTS|CNT24|ampm~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N1
cycloneii_lcell_ff \BTS|CNT24|ampm (
	.clk(\BTS|CNT24|clk_button~clkctrl_outclk ),
	.datain(\BTS|CNT24|ampm~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BTS|CNT24|ampm~regout ));

// Location: LCCOMB_X24_Y11_N26
cycloneii_lcell_comb \LD|LEDR0~25 (
// Equation(s):
// \LD|LEDR0~25_combout  = (\BTS|CNT1|count [1] & (((!\BTS|CNT1|count [3])))) # (!\BTS|CNT1|count [1] & ((\BTS|CNT1|count [2] & ((!\BTS|CNT1|count [3]))) # (!\BTS|CNT1|count [2] & ((\BTS|CNT1|count [0]) # (\BTS|CNT1|count [3])))))

	.dataa(\BTS|CNT1|count [0]),
	.datab(\BTS|CNT1|count [1]),
	.datac(\BTS|CNT1|count [2]),
	.datad(\BTS|CNT1|count [3]),
	.cin(gnd),
	.combout(\LD|LEDR0~25_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR0~25 .lut_mask = 16'h03FE;
defparam \LD|LEDR0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneii_lcell_comb \LD|Equal0~0 (
// Equation(s):
// \LD|Equal0~0_combout  = (!\BTS|CNT1|count [3] & (!\BTS|CNT1|count [2] & (!\BTS|CNT1|count [0] & !\BTS|CNT1|count [1])))

	.dataa(\BTS|CNT1|count [3]),
	.datab(\BTS|CNT1|count [2]),
	.datac(\BTS|CNT1|count [0]),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LD|Equal0~0 .lut_mask = 16'h0001;
defparam \LD|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneii_lcell_comb \LD|LEDR0 (
// Equation(s):
// \LD|LEDR0~combout  = (!\LD|Equal0~0_combout  & ((\LD|LEDR0~25_combout  & ((\clk~combout ))) # (!\LD|LEDR0~25_combout  & (\LD|LEDR0~combout ))))

	.dataa(\LD|LEDR0~25_combout ),
	.datab(\LD|LEDR0~combout ),
	.datac(\clk~combout ),
	.datad(\LD|Equal0~0_combout ),
	.cin(gnd),
	.combout(\LD|LEDR0~combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR0 .lut_mask = 16'h00E4;
defparam \LD|LEDR0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneii_lcell_comb \LD|LEDR0~26 (
// Equation(s):
// \LD|LEDR0~26_combout  = \BTS|CNT1|count [3] $ (((\BTS|CNT1|count [2]) # (\BTS|CNT1|count [1])))

	.dataa(\BTS|CNT1|count [3]),
	.datab(vcc),
	.datac(\BTS|CNT1|count [2]),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|LEDR0~26_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR0~26 .lut_mask = 16'h555A;
defparam \LD|LEDR0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneii_lcell_comb \LD|LEDR1~0 (
// Equation(s):
// \LD|LEDR1~0_combout  = (!\BTS|CNT1|count [3] & (!\BTS|CNT1|count [1] & !\BTS|CNT1|count [2]))

	.dataa(\BTS|CNT1|count [3]),
	.datab(vcc),
	.datac(\BTS|CNT1|count [1]),
	.datad(\BTS|CNT1|count [2]),
	.cin(gnd),
	.combout(\LD|LEDR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR1~0 .lut_mask = 16'h0005;
defparam \LD|LEDR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneii_lcell_comb \LD|LEDR1 (
// Equation(s):
// \LD|LEDR1~combout  = (!\LD|LEDR1~0_combout  & ((\LD|LEDR0~26_combout  & ((\clk~combout ))) # (!\LD|LEDR0~26_combout  & (\LD|LEDR1~combout ))))

	.dataa(\LD|LEDR1~combout ),
	.datab(\LD|LEDR0~26_combout ),
	.datac(\LD|LEDR1~0_combout ),
	.datad(\clk~combout ),
	.cin(gnd),
	.combout(\LD|LEDR1~combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR1 .lut_mask = 16'h0E02;
defparam \LD|LEDR1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \LD|LEDR0~23 (
// Equation(s):
// \LD|LEDR0~23_combout  = (\BTS|CNT1|count [1] & (!\BTS|CNT1|count [3] & ((\BTS|CNT1|count [0]) # (\BTS|CNT1|count [2])))) # (!\BTS|CNT1|count [1] & ((\BTS|CNT1|count [2] $ (\BTS|CNT1|count [3]))))

	.dataa(\BTS|CNT1|count [0]),
	.datab(\BTS|CNT1|count [1]),
	.datac(\BTS|CNT1|count [2]),
	.datad(\BTS|CNT1|count [3]),
	.cin(gnd),
	.combout(\LD|LEDR0~23_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR0~23 .lut_mask = 16'h03F8;
defparam \LD|LEDR0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneii_lcell_comb \LD|LEDR2~0 (
// Equation(s):
// \LD|LEDR2~0_combout  = (\BTS|CNT1|count [2]) # ((\BTS|CNT1|count [3]) # ((\BTS|CNT1|count [0] & \BTS|CNT1|count [1])))

	.dataa(\BTS|CNT1|count [2]),
	.datab(\BTS|CNT1|count [0]),
	.datac(\BTS|CNT1|count [3]),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|LEDR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR2~0 .lut_mask = 16'hFEFA;
defparam \LD|LEDR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneii_lcell_comb \LD|LEDR2 (
// Equation(s):
// \LD|LEDR2~combout  = (\LD|LEDR2~0_combout  & ((\LD|LEDR0~23_combout  & ((\clk~combout ))) # (!\LD|LEDR0~23_combout  & (\LD|LEDR2~combout ))))

	.dataa(\LD|LEDR2~combout ),
	.datab(\LD|LEDR0~23_combout ),
	.datac(\clk~combout ),
	.datad(\LD|LEDR2~0_combout ),
	.cin(gnd),
	.combout(\LD|LEDR2~combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR2 .lut_mask = 16'hE200;
defparam \LD|LEDR2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneii_lcell_comb \LD|LEDR0~24 (
// Equation(s):
// \LD|LEDR0~24_combout  = (\BTS|CNT1|count [2] & ((!\BTS|CNT1|count [3]))) # (!\BTS|CNT1|count [2] & (!\BTS|CNT1|count [1] & \BTS|CNT1|count [3]))

	.dataa(\BTS|CNT1|count [2]),
	.datab(\BTS|CNT1|count [1]),
	.datac(vcc),
	.datad(\BTS|CNT1|count [3]),
	.cin(gnd),
	.combout(\LD|LEDR0~24_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR0~24 .lut_mask = 16'h11AA;
defparam \LD|LEDR0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \LD|LEDR3~0 (
// Equation(s):
// \LD|LEDR3~0_combout  = (\BTS|CNT1|count [3]) # (\BTS|CNT1|count [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\BTS|CNT1|count [3]),
	.datad(\BTS|CNT1|count [2]),
	.cin(gnd),
	.combout(\LD|LEDR3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR3~0 .lut_mask = 16'hFFF0;
defparam \LD|LEDR3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneii_lcell_comb \LD|LEDR3 (
// Equation(s):
// \LD|LEDR3~combout  = (\LD|LEDR3~0_combout  & ((\LD|LEDR0~24_combout  & ((\clk~combout ))) # (!\LD|LEDR0~24_combout  & (\LD|LEDR3~combout ))))

	.dataa(\LD|LEDR3~combout ),
	.datab(\LD|LEDR0~24_combout ),
	.datac(\clk~combout ),
	.datad(\LD|LEDR3~0_combout ),
	.cin(gnd),
	.combout(\LD|LEDR3~combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR3 .lut_mask = 16'hE200;
defparam \LD|LEDR3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneii_lcell_comb \LD|LEDR0~21 (
// Equation(s):
// \LD|LEDR0~21_combout  = (\BTS|CNT1|count [3] & (((!\BTS|CNT1|count [2] & !\BTS|CNT1|count [1])))) # (!\BTS|CNT1|count [3] & (\BTS|CNT1|count [2] & ((\BTS|CNT1|count [0]) # (\BTS|CNT1|count [1]))))

	.dataa(\BTS|CNT1|count [3]),
	.datab(\BTS|CNT1|count [0]),
	.datac(\BTS|CNT1|count [2]),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|LEDR0~21_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR0~21 .lut_mask = 16'h504A;
defparam \LD|LEDR0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneii_lcell_comb \LD|LEDR4~0 (
// Equation(s):
// \LD|LEDR4~0_combout  = (\BTS|CNT1|count [3]) # ((\BTS|CNT1|count [2] & ((\BTS|CNT1|count [0]) # (\BTS|CNT1|count [1]))))

	.dataa(\BTS|CNT1|count [2]),
	.datab(\BTS|CNT1|count [0]),
	.datac(\BTS|CNT1|count [3]),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|LEDR4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR4~0 .lut_mask = 16'hFAF8;
defparam \LD|LEDR4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneii_lcell_comb \LD|LEDR4 (
// Equation(s):
// \LD|LEDR4~combout  = (\LD|LEDR4~0_combout  & ((\LD|LEDR0~21_combout  & ((\clk~combout ))) # (!\LD|LEDR0~21_combout  & (\LD|LEDR4~combout ))))

	.dataa(\LD|LEDR0~21_combout ),
	.datab(\LD|LEDR4~combout ),
	.datac(\clk~combout ),
	.datad(\LD|LEDR4~0_combout ),
	.cin(gnd),
	.combout(\LD|LEDR4~combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR4 .lut_mask = 16'hE400;
defparam \LD|LEDR4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \LD|LEDR0~19 (
// Equation(s):
// \LD|LEDR0~19_combout  = (\BTS|CNT1|count [1] & (!\BTS|CNT1|count [3] & \BTS|CNT1|count [2])) # (!\BTS|CNT1|count [1] & (\BTS|CNT1|count [3] & !\BTS|CNT1|count [2]))

	.dataa(vcc),
	.datab(\BTS|CNT1|count [1]),
	.datac(\BTS|CNT1|count [3]),
	.datad(\BTS|CNT1|count [2]),
	.cin(gnd),
	.combout(\LD|LEDR0~19_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR0~19 .lut_mask = 16'h0C30;
defparam \LD|LEDR0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \LD|LEDR5~0 (
// Equation(s):
// \LD|LEDR5~0_combout  = (\BTS|CNT1|count [3]) # ((\BTS|CNT1|count [2] & \BTS|CNT1|count [1]))

	.dataa(\BTS|CNT1|count [2]),
	.datab(vcc),
	.datac(\BTS|CNT1|count [3]),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|LEDR5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR5~0 .lut_mask = 16'hFAF0;
defparam \LD|LEDR5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneii_lcell_comb \LD|LEDR5 (
// Equation(s):
// \LD|LEDR5~combout  = (\LD|LEDR5~0_combout  & ((\LD|LEDR0~19_combout  & ((\clk~combout ))) # (!\LD|LEDR0~19_combout  & (\LD|LEDR5~combout ))))

	.dataa(\LD|LEDR0~19_combout ),
	.datab(\LD|LEDR5~combout ),
	.datac(\clk~combout ),
	.datad(\LD|LEDR5~0_combout ),
	.cin(gnd),
	.combout(\LD|LEDR5~combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR5 .lut_mask = 16'hE400;
defparam \LD|LEDR5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneii_lcell_comb \LD|LEDR0~22 (
// Equation(s):
// \LD|LEDR0~22_combout  = (\BTS|CNT1|count [2] & (\BTS|CNT1|count [0] & (\BTS|CNT1|count [1] & !\BTS|CNT1|count [3]))) # (!\BTS|CNT1|count [2] & (((!\BTS|CNT1|count [1] & \BTS|CNT1|count [3]))))

	.dataa(\BTS|CNT1|count [2]),
	.datab(\BTS|CNT1|count [0]),
	.datac(\BTS|CNT1|count [1]),
	.datad(\BTS|CNT1|count [3]),
	.cin(gnd),
	.combout(\LD|LEDR0~22_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR0~22 .lut_mask = 16'h0580;
defparam \LD|LEDR0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneii_lcell_comb \LD|LEDR6~0 (
// Equation(s):
// \LD|LEDR6~0_combout  = (\BTS|CNT1|count [3]) # ((\BTS|CNT1|count [2] & (\BTS|CNT1|count [0] & \BTS|CNT1|count [1])))

	.dataa(\BTS|CNT1|count [3]),
	.datab(\BTS|CNT1|count [2]),
	.datac(\BTS|CNT1|count [0]),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|LEDR6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR6~0 .lut_mask = 16'hEAAA;
defparam \LD|LEDR6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneii_lcell_comb \LD|LEDR6 (
// Equation(s):
// \LD|LEDR6~combout  = (\LD|LEDR6~0_combout  & ((\LD|LEDR0~22_combout  & ((\clk~combout ))) # (!\LD|LEDR0~22_combout  & (\LD|LEDR6~combout ))))

	.dataa(\LD|LEDR6~combout ),
	.datab(\LD|LEDR0~22_combout ),
	.datac(\LD|LEDR6~0_combout ),
	.datad(\clk~combout ),
	.cin(gnd),
	.combout(\LD|LEDR6~combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR6 .lut_mask = 16'hE020;
defparam \LD|LEDR6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneii_lcell_comb \LD|LEDR0~20 (
// Equation(s):
// \LD|LEDR0~20_combout  = (!\BTS|CNT1|count [2] & !\BTS|CNT1|count [1])

	.dataa(\BTS|CNT1|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|LEDR0~20_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR0~20 .lut_mask = 16'h0055;
defparam \LD|LEDR0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \LD|LEDR7 (
// Equation(s):
// \LD|LEDR7~combout  = (\BTS|CNT1|count [3] & ((\LD|LEDR0~20_combout  & ((\clk~combout ))) # (!\LD|LEDR0~20_combout  & (\LD|LEDR7~combout ))))

	.dataa(\BTS|CNT1|count [3]),
	.datab(\LD|LEDR7~combout ),
	.datac(\LD|LEDR0~20_combout ),
	.datad(\clk~combout ),
	.cin(gnd),
	.combout(\LD|LEDR7~combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR7 .lut_mask = 16'hA808;
defparam \LD|LEDR7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneii_lcell_comb \LD|Equal0~1 (
// Equation(s):
// \LD|Equal0~1_combout  = (\BTS|CNT1|count [3] & (\BTS|CNT1|count [0] & (!\BTS|CNT1|count [2] & !\BTS|CNT1|count [1])))

	.dataa(\BTS|CNT1|count [3]),
	.datab(\BTS|CNT1|count [0]),
	.datac(\BTS|CNT1|count [2]),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LD|Equal0~1 .lut_mask = 16'h0008;
defparam \LD|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneii_lcell_comb \LD|LEDR8~0 (
// Equation(s):
// \LD|LEDR8~0_combout  = ((!\BTS|CNT1|count [2] & (!\BTS|CNT1|count [0] & !\BTS|CNT1|count [1]))) # (!\BTS|CNT1|count [3])

	.dataa(\BTS|CNT1|count [2]),
	.datab(\BTS|CNT1|count [0]),
	.datac(\BTS|CNT1|count [3]),
	.datad(\BTS|CNT1|count [1]),
	.cin(gnd),
	.combout(\LD|LEDR8~0_combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR8~0 .lut_mask = 16'h0F1F;
defparam \LD|LEDR8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneii_lcell_comb \LD|LEDR8 (
// Equation(s):
// \LD|LEDR8~combout  = (!\LD|LEDR8~0_combout  & ((\LD|Equal0~1_combout  & ((\clk~combout ))) # (!\LD|Equal0~1_combout  & (\LD|LEDR8~combout ))))

	.dataa(\LD|LEDR8~combout ),
	.datab(\LD|Equal0~1_combout ),
	.datac(\clk~combout ),
	.datad(\LD|LEDR8~0_combout ),
	.cin(gnd),
	.combout(\LD|LEDR8~combout ),
	.cout());
// synopsys translate_off
defparam \LD|LEDR8 .lut_mask = 16'h00E2;
defparam \LD|LEDR8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw3));
// synopsys translate_off
defparam \sw3~I .input_async_reset = "none";
defparam \sw3~I .input_power_up = "low";
defparam \sw3~I .input_register_mode = "none";
defparam \sw3~I .input_sync_reset = "none";
defparam \sw3~I .oe_async_reset = "none";
defparam \sw3~I .oe_power_up = "low";
defparam \sw3~I .oe_register_mode = "none";
defparam \sw3~I .oe_sync_reset = "none";
defparam \sw3~I .operation_mode = "input";
defparam \sw3~I .output_async_reset = "none";
defparam \sw3~I .output_power_up = "low";
defparam \sw3~I .output_register_mode = "none";
defparam \sw3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw4~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw4));
// synopsys translate_off
defparam \sw4~I .input_async_reset = "none";
defparam \sw4~I .input_power_up = "low";
defparam \sw4~I .input_register_mode = "none";
defparam \sw4~I .input_sync_reset = "none";
defparam \sw4~I .oe_async_reset = "none";
defparam \sw4~I .oe_power_up = "low";
defparam \sw4~I .oe_register_mode = "none";
defparam \sw4~I .oe_sync_reset = "none";
defparam \sw4~I .operation_mode = "input";
defparam \sw4~I .output_async_reset = "none";
defparam \sw4~I .output_power_up = "low";
defparam \sw4~I .output_register_mode = "none";
defparam \sw4~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg1[0]~I (
	.datain(\SSD1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg1[0]));
// synopsys translate_off
defparam \seven_seg1[0]~I .input_async_reset = "none";
defparam \seven_seg1[0]~I .input_power_up = "low";
defparam \seven_seg1[0]~I .input_register_mode = "none";
defparam \seven_seg1[0]~I .input_sync_reset = "none";
defparam \seven_seg1[0]~I .oe_async_reset = "none";
defparam \seven_seg1[0]~I .oe_power_up = "low";
defparam \seven_seg1[0]~I .oe_register_mode = "none";
defparam \seven_seg1[0]~I .oe_sync_reset = "none";
defparam \seven_seg1[0]~I .operation_mode = "output";
defparam \seven_seg1[0]~I .output_async_reset = "none";
defparam \seven_seg1[0]~I .output_power_up = "low";
defparam \seven_seg1[0]~I .output_register_mode = "none";
defparam \seven_seg1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg1[1]~I (
	.datain(\SSD1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg1[1]));
// synopsys translate_off
defparam \seven_seg1[1]~I .input_async_reset = "none";
defparam \seven_seg1[1]~I .input_power_up = "low";
defparam \seven_seg1[1]~I .input_register_mode = "none";
defparam \seven_seg1[1]~I .input_sync_reset = "none";
defparam \seven_seg1[1]~I .oe_async_reset = "none";
defparam \seven_seg1[1]~I .oe_power_up = "low";
defparam \seven_seg1[1]~I .oe_register_mode = "none";
defparam \seven_seg1[1]~I .oe_sync_reset = "none";
defparam \seven_seg1[1]~I .operation_mode = "output";
defparam \seven_seg1[1]~I .output_async_reset = "none";
defparam \seven_seg1[1]~I .output_power_up = "low";
defparam \seven_seg1[1]~I .output_register_mode = "none";
defparam \seven_seg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg1[2]~I (
	.datain(\SSD1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg1[2]));
// synopsys translate_off
defparam \seven_seg1[2]~I .input_async_reset = "none";
defparam \seven_seg1[2]~I .input_power_up = "low";
defparam \seven_seg1[2]~I .input_register_mode = "none";
defparam \seven_seg1[2]~I .input_sync_reset = "none";
defparam \seven_seg1[2]~I .oe_async_reset = "none";
defparam \seven_seg1[2]~I .oe_power_up = "low";
defparam \seven_seg1[2]~I .oe_register_mode = "none";
defparam \seven_seg1[2]~I .oe_sync_reset = "none";
defparam \seven_seg1[2]~I .operation_mode = "output";
defparam \seven_seg1[2]~I .output_async_reset = "none";
defparam \seven_seg1[2]~I .output_power_up = "low";
defparam \seven_seg1[2]~I .output_register_mode = "none";
defparam \seven_seg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg1[3]~I (
	.datain(\SSD1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg1[3]));
// synopsys translate_off
defparam \seven_seg1[3]~I .input_async_reset = "none";
defparam \seven_seg1[3]~I .input_power_up = "low";
defparam \seven_seg1[3]~I .input_register_mode = "none";
defparam \seven_seg1[3]~I .input_sync_reset = "none";
defparam \seven_seg1[3]~I .oe_async_reset = "none";
defparam \seven_seg1[3]~I .oe_power_up = "low";
defparam \seven_seg1[3]~I .oe_register_mode = "none";
defparam \seven_seg1[3]~I .oe_sync_reset = "none";
defparam \seven_seg1[3]~I .operation_mode = "output";
defparam \seven_seg1[3]~I .output_async_reset = "none";
defparam \seven_seg1[3]~I .output_power_up = "low";
defparam \seven_seg1[3]~I .output_register_mode = "none";
defparam \seven_seg1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg1[4]~I (
	.datain(\SSD1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg1[4]));
// synopsys translate_off
defparam \seven_seg1[4]~I .input_async_reset = "none";
defparam \seven_seg1[4]~I .input_power_up = "low";
defparam \seven_seg1[4]~I .input_register_mode = "none";
defparam \seven_seg1[4]~I .input_sync_reset = "none";
defparam \seven_seg1[4]~I .oe_async_reset = "none";
defparam \seven_seg1[4]~I .oe_power_up = "low";
defparam \seven_seg1[4]~I .oe_register_mode = "none";
defparam \seven_seg1[4]~I .oe_sync_reset = "none";
defparam \seven_seg1[4]~I .operation_mode = "output";
defparam \seven_seg1[4]~I .output_async_reset = "none";
defparam \seven_seg1[4]~I .output_power_up = "low";
defparam \seven_seg1[4]~I .output_register_mode = "none";
defparam \seven_seg1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg1[5]~I (
	.datain(\SSD1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg1[5]));
// synopsys translate_off
defparam \seven_seg1[5]~I .input_async_reset = "none";
defparam \seven_seg1[5]~I .input_power_up = "low";
defparam \seven_seg1[5]~I .input_register_mode = "none";
defparam \seven_seg1[5]~I .input_sync_reset = "none";
defparam \seven_seg1[5]~I .oe_async_reset = "none";
defparam \seven_seg1[5]~I .oe_power_up = "low";
defparam \seven_seg1[5]~I .oe_register_mode = "none";
defparam \seven_seg1[5]~I .oe_sync_reset = "none";
defparam \seven_seg1[5]~I .operation_mode = "output";
defparam \seven_seg1[5]~I .output_async_reset = "none";
defparam \seven_seg1[5]~I .output_power_up = "low";
defparam \seven_seg1[5]~I .output_register_mode = "none";
defparam \seven_seg1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg1[6]~I (
	.datain(!\SSD1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg1[6]));
// synopsys translate_off
defparam \seven_seg1[6]~I .input_async_reset = "none";
defparam \seven_seg1[6]~I .input_power_up = "low";
defparam \seven_seg1[6]~I .input_register_mode = "none";
defparam \seven_seg1[6]~I .input_sync_reset = "none";
defparam \seven_seg1[6]~I .oe_async_reset = "none";
defparam \seven_seg1[6]~I .oe_power_up = "low";
defparam \seven_seg1[6]~I .oe_register_mode = "none";
defparam \seven_seg1[6]~I .oe_sync_reset = "none";
defparam \seven_seg1[6]~I .operation_mode = "output";
defparam \seven_seg1[6]~I .output_async_reset = "none";
defparam \seven_seg1[6]~I .output_power_up = "low";
defparam \seven_seg1[6]~I .output_register_mode = "none";
defparam \seven_seg1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg2[0]~I (
	.datain(\SSD2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg2[0]));
// synopsys translate_off
defparam \seven_seg2[0]~I .input_async_reset = "none";
defparam \seven_seg2[0]~I .input_power_up = "low";
defparam \seven_seg2[0]~I .input_register_mode = "none";
defparam \seven_seg2[0]~I .input_sync_reset = "none";
defparam \seven_seg2[0]~I .oe_async_reset = "none";
defparam \seven_seg2[0]~I .oe_power_up = "low";
defparam \seven_seg2[0]~I .oe_register_mode = "none";
defparam \seven_seg2[0]~I .oe_sync_reset = "none";
defparam \seven_seg2[0]~I .operation_mode = "output";
defparam \seven_seg2[0]~I .output_async_reset = "none";
defparam \seven_seg2[0]~I .output_power_up = "low";
defparam \seven_seg2[0]~I .output_register_mode = "none";
defparam \seven_seg2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg2[1]~I (
	.datain(\SSD2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg2[1]));
// synopsys translate_off
defparam \seven_seg2[1]~I .input_async_reset = "none";
defparam \seven_seg2[1]~I .input_power_up = "low";
defparam \seven_seg2[1]~I .input_register_mode = "none";
defparam \seven_seg2[1]~I .input_sync_reset = "none";
defparam \seven_seg2[1]~I .oe_async_reset = "none";
defparam \seven_seg2[1]~I .oe_power_up = "low";
defparam \seven_seg2[1]~I .oe_register_mode = "none";
defparam \seven_seg2[1]~I .oe_sync_reset = "none";
defparam \seven_seg2[1]~I .operation_mode = "output";
defparam \seven_seg2[1]~I .output_async_reset = "none";
defparam \seven_seg2[1]~I .output_power_up = "low";
defparam \seven_seg2[1]~I .output_register_mode = "none";
defparam \seven_seg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg2[2]~I (
	.datain(\SSD2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg2[2]));
// synopsys translate_off
defparam \seven_seg2[2]~I .input_async_reset = "none";
defparam \seven_seg2[2]~I .input_power_up = "low";
defparam \seven_seg2[2]~I .input_register_mode = "none";
defparam \seven_seg2[2]~I .input_sync_reset = "none";
defparam \seven_seg2[2]~I .oe_async_reset = "none";
defparam \seven_seg2[2]~I .oe_power_up = "low";
defparam \seven_seg2[2]~I .oe_register_mode = "none";
defparam \seven_seg2[2]~I .oe_sync_reset = "none";
defparam \seven_seg2[2]~I .operation_mode = "output";
defparam \seven_seg2[2]~I .output_async_reset = "none";
defparam \seven_seg2[2]~I .output_power_up = "low";
defparam \seven_seg2[2]~I .output_register_mode = "none";
defparam \seven_seg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg2[3]~I (
	.datain(\SSD2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg2[3]));
// synopsys translate_off
defparam \seven_seg2[3]~I .input_async_reset = "none";
defparam \seven_seg2[3]~I .input_power_up = "low";
defparam \seven_seg2[3]~I .input_register_mode = "none";
defparam \seven_seg2[3]~I .input_sync_reset = "none";
defparam \seven_seg2[3]~I .oe_async_reset = "none";
defparam \seven_seg2[3]~I .oe_power_up = "low";
defparam \seven_seg2[3]~I .oe_register_mode = "none";
defparam \seven_seg2[3]~I .oe_sync_reset = "none";
defparam \seven_seg2[3]~I .operation_mode = "output";
defparam \seven_seg2[3]~I .output_async_reset = "none";
defparam \seven_seg2[3]~I .output_power_up = "low";
defparam \seven_seg2[3]~I .output_register_mode = "none";
defparam \seven_seg2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg2[4]~I (
	.datain(\SSD2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg2[4]));
// synopsys translate_off
defparam \seven_seg2[4]~I .input_async_reset = "none";
defparam \seven_seg2[4]~I .input_power_up = "low";
defparam \seven_seg2[4]~I .input_register_mode = "none";
defparam \seven_seg2[4]~I .input_sync_reset = "none";
defparam \seven_seg2[4]~I .oe_async_reset = "none";
defparam \seven_seg2[4]~I .oe_power_up = "low";
defparam \seven_seg2[4]~I .oe_register_mode = "none";
defparam \seven_seg2[4]~I .oe_sync_reset = "none";
defparam \seven_seg2[4]~I .operation_mode = "output";
defparam \seven_seg2[4]~I .output_async_reset = "none";
defparam \seven_seg2[4]~I .output_power_up = "low";
defparam \seven_seg2[4]~I .output_register_mode = "none";
defparam \seven_seg2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg2[5]~I (
	.datain(\SSD2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg2[5]));
// synopsys translate_off
defparam \seven_seg2[5]~I .input_async_reset = "none";
defparam \seven_seg2[5]~I .input_power_up = "low";
defparam \seven_seg2[5]~I .input_register_mode = "none";
defparam \seven_seg2[5]~I .input_sync_reset = "none";
defparam \seven_seg2[5]~I .oe_async_reset = "none";
defparam \seven_seg2[5]~I .oe_power_up = "low";
defparam \seven_seg2[5]~I .oe_register_mode = "none";
defparam \seven_seg2[5]~I .oe_sync_reset = "none";
defparam \seven_seg2[5]~I .operation_mode = "output";
defparam \seven_seg2[5]~I .output_async_reset = "none";
defparam \seven_seg2[5]~I .output_power_up = "low";
defparam \seven_seg2[5]~I .output_register_mode = "none";
defparam \seven_seg2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg2[6]~I (
	.datain(!\SSD2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg2[6]));
// synopsys translate_off
defparam \seven_seg2[6]~I .input_async_reset = "none";
defparam \seven_seg2[6]~I .input_power_up = "low";
defparam \seven_seg2[6]~I .input_register_mode = "none";
defparam \seven_seg2[6]~I .input_sync_reset = "none";
defparam \seven_seg2[6]~I .oe_async_reset = "none";
defparam \seven_seg2[6]~I .oe_power_up = "low";
defparam \seven_seg2[6]~I .oe_register_mode = "none";
defparam \seven_seg2[6]~I .oe_sync_reset = "none";
defparam \seven_seg2[6]~I .operation_mode = "output";
defparam \seven_seg2[6]~I .output_async_reset = "none";
defparam \seven_seg2[6]~I .output_power_up = "low";
defparam \seven_seg2[6]~I .output_register_mode = "none";
defparam \seven_seg2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg3[0]~I (
	.datain(\SSD3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg3[0]));
// synopsys translate_off
defparam \seven_seg3[0]~I .input_async_reset = "none";
defparam \seven_seg3[0]~I .input_power_up = "low";
defparam \seven_seg3[0]~I .input_register_mode = "none";
defparam \seven_seg3[0]~I .input_sync_reset = "none";
defparam \seven_seg3[0]~I .oe_async_reset = "none";
defparam \seven_seg3[0]~I .oe_power_up = "low";
defparam \seven_seg3[0]~I .oe_register_mode = "none";
defparam \seven_seg3[0]~I .oe_sync_reset = "none";
defparam \seven_seg3[0]~I .operation_mode = "output";
defparam \seven_seg3[0]~I .output_async_reset = "none";
defparam \seven_seg3[0]~I .output_power_up = "low";
defparam \seven_seg3[0]~I .output_register_mode = "none";
defparam \seven_seg3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg3[1]~I (
	.datain(\SSD3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg3[1]));
// synopsys translate_off
defparam \seven_seg3[1]~I .input_async_reset = "none";
defparam \seven_seg3[1]~I .input_power_up = "low";
defparam \seven_seg3[1]~I .input_register_mode = "none";
defparam \seven_seg3[1]~I .input_sync_reset = "none";
defparam \seven_seg3[1]~I .oe_async_reset = "none";
defparam \seven_seg3[1]~I .oe_power_up = "low";
defparam \seven_seg3[1]~I .oe_register_mode = "none";
defparam \seven_seg3[1]~I .oe_sync_reset = "none";
defparam \seven_seg3[1]~I .operation_mode = "output";
defparam \seven_seg3[1]~I .output_async_reset = "none";
defparam \seven_seg3[1]~I .output_power_up = "low";
defparam \seven_seg3[1]~I .output_register_mode = "none";
defparam \seven_seg3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg3[2]~I (
	.datain(\SSD3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg3[2]));
// synopsys translate_off
defparam \seven_seg3[2]~I .input_async_reset = "none";
defparam \seven_seg3[2]~I .input_power_up = "low";
defparam \seven_seg3[2]~I .input_register_mode = "none";
defparam \seven_seg3[2]~I .input_sync_reset = "none";
defparam \seven_seg3[2]~I .oe_async_reset = "none";
defparam \seven_seg3[2]~I .oe_power_up = "low";
defparam \seven_seg3[2]~I .oe_register_mode = "none";
defparam \seven_seg3[2]~I .oe_sync_reset = "none";
defparam \seven_seg3[2]~I .operation_mode = "output";
defparam \seven_seg3[2]~I .output_async_reset = "none";
defparam \seven_seg3[2]~I .output_power_up = "low";
defparam \seven_seg3[2]~I .output_register_mode = "none";
defparam \seven_seg3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg3[3]~I (
	.datain(\SSD3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg3[3]));
// synopsys translate_off
defparam \seven_seg3[3]~I .input_async_reset = "none";
defparam \seven_seg3[3]~I .input_power_up = "low";
defparam \seven_seg3[3]~I .input_register_mode = "none";
defparam \seven_seg3[3]~I .input_sync_reset = "none";
defparam \seven_seg3[3]~I .oe_async_reset = "none";
defparam \seven_seg3[3]~I .oe_power_up = "low";
defparam \seven_seg3[3]~I .oe_register_mode = "none";
defparam \seven_seg3[3]~I .oe_sync_reset = "none";
defparam \seven_seg3[3]~I .operation_mode = "output";
defparam \seven_seg3[3]~I .output_async_reset = "none";
defparam \seven_seg3[3]~I .output_power_up = "low";
defparam \seven_seg3[3]~I .output_register_mode = "none";
defparam \seven_seg3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg3[4]~I (
	.datain(\SSD3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg3[4]));
// synopsys translate_off
defparam \seven_seg3[4]~I .input_async_reset = "none";
defparam \seven_seg3[4]~I .input_power_up = "low";
defparam \seven_seg3[4]~I .input_register_mode = "none";
defparam \seven_seg3[4]~I .input_sync_reset = "none";
defparam \seven_seg3[4]~I .oe_async_reset = "none";
defparam \seven_seg3[4]~I .oe_power_up = "low";
defparam \seven_seg3[4]~I .oe_register_mode = "none";
defparam \seven_seg3[4]~I .oe_sync_reset = "none";
defparam \seven_seg3[4]~I .operation_mode = "output";
defparam \seven_seg3[4]~I .output_async_reset = "none";
defparam \seven_seg3[4]~I .output_power_up = "low";
defparam \seven_seg3[4]~I .output_register_mode = "none";
defparam \seven_seg3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg3[5]~I (
	.datain(\SSD3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg3[5]));
// synopsys translate_off
defparam \seven_seg3[5]~I .input_async_reset = "none";
defparam \seven_seg3[5]~I .input_power_up = "low";
defparam \seven_seg3[5]~I .input_register_mode = "none";
defparam \seven_seg3[5]~I .input_sync_reset = "none";
defparam \seven_seg3[5]~I .oe_async_reset = "none";
defparam \seven_seg3[5]~I .oe_power_up = "low";
defparam \seven_seg3[5]~I .oe_register_mode = "none";
defparam \seven_seg3[5]~I .oe_sync_reset = "none";
defparam \seven_seg3[5]~I .operation_mode = "output";
defparam \seven_seg3[5]~I .output_async_reset = "none";
defparam \seven_seg3[5]~I .output_power_up = "low";
defparam \seven_seg3[5]~I .output_register_mode = "none";
defparam \seven_seg3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg3[6]~I (
	.datain(!\SSD3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg3[6]));
// synopsys translate_off
defparam \seven_seg3[6]~I .input_async_reset = "none";
defparam \seven_seg3[6]~I .input_power_up = "low";
defparam \seven_seg3[6]~I .input_register_mode = "none";
defparam \seven_seg3[6]~I .input_sync_reset = "none";
defparam \seven_seg3[6]~I .oe_async_reset = "none";
defparam \seven_seg3[6]~I .oe_power_up = "low";
defparam \seven_seg3[6]~I .oe_register_mode = "none";
defparam \seven_seg3[6]~I .oe_sync_reset = "none";
defparam \seven_seg3[6]~I .operation_mode = "output";
defparam \seven_seg3[6]~I .output_async_reset = "none";
defparam \seven_seg3[6]~I .output_power_up = "low";
defparam \seven_seg3[6]~I .output_register_mode = "none";
defparam \seven_seg3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg4[0]~I (
	.datain(\SSD4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg4[0]));
// synopsys translate_off
defparam \seven_seg4[0]~I .input_async_reset = "none";
defparam \seven_seg4[0]~I .input_power_up = "low";
defparam \seven_seg4[0]~I .input_register_mode = "none";
defparam \seven_seg4[0]~I .input_sync_reset = "none";
defparam \seven_seg4[0]~I .oe_async_reset = "none";
defparam \seven_seg4[0]~I .oe_power_up = "low";
defparam \seven_seg4[0]~I .oe_register_mode = "none";
defparam \seven_seg4[0]~I .oe_sync_reset = "none";
defparam \seven_seg4[0]~I .operation_mode = "output";
defparam \seven_seg4[0]~I .output_async_reset = "none";
defparam \seven_seg4[0]~I .output_power_up = "low";
defparam \seven_seg4[0]~I .output_register_mode = "none";
defparam \seven_seg4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg4[1]~I (
	.datain(\SSD4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg4[1]));
// synopsys translate_off
defparam \seven_seg4[1]~I .input_async_reset = "none";
defparam \seven_seg4[1]~I .input_power_up = "low";
defparam \seven_seg4[1]~I .input_register_mode = "none";
defparam \seven_seg4[1]~I .input_sync_reset = "none";
defparam \seven_seg4[1]~I .oe_async_reset = "none";
defparam \seven_seg4[1]~I .oe_power_up = "low";
defparam \seven_seg4[1]~I .oe_register_mode = "none";
defparam \seven_seg4[1]~I .oe_sync_reset = "none";
defparam \seven_seg4[1]~I .operation_mode = "output";
defparam \seven_seg4[1]~I .output_async_reset = "none";
defparam \seven_seg4[1]~I .output_power_up = "low";
defparam \seven_seg4[1]~I .output_register_mode = "none";
defparam \seven_seg4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg4[2]~I (
	.datain(\SSD4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg4[2]));
// synopsys translate_off
defparam \seven_seg4[2]~I .input_async_reset = "none";
defparam \seven_seg4[2]~I .input_power_up = "low";
defparam \seven_seg4[2]~I .input_register_mode = "none";
defparam \seven_seg4[2]~I .input_sync_reset = "none";
defparam \seven_seg4[2]~I .oe_async_reset = "none";
defparam \seven_seg4[2]~I .oe_power_up = "low";
defparam \seven_seg4[2]~I .oe_register_mode = "none";
defparam \seven_seg4[2]~I .oe_sync_reset = "none";
defparam \seven_seg4[2]~I .operation_mode = "output";
defparam \seven_seg4[2]~I .output_async_reset = "none";
defparam \seven_seg4[2]~I .output_power_up = "low";
defparam \seven_seg4[2]~I .output_register_mode = "none";
defparam \seven_seg4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg4[3]~I (
	.datain(\SSD4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg4[3]));
// synopsys translate_off
defparam \seven_seg4[3]~I .input_async_reset = "none";
defparam \seven_seg4[3]~I .input_power_up = "low";
defparam \seven_seg4[3]~I .input_register_mode = "none";
defparam \seven_seg4[3]~I .input_sync_reset = "none";
defparam \seven_seg4[3]~I .oe_async_reset = "none";
defparam \seven_seg4[3]~I .oe_power_up = "low";
defparam \seven_seg4[3]~I .oe_register_mode = "none";
defparam \seven_seg4[3]~I .oe_sync_reset = "none";
defparam \seven_seg4[3]~I .operation_mode = "output";
defparam \seven_seg4[3]~I .output_async_reset = "none";
defparam \seven_seg4[3]~I .output_power_up = "low";
defparam \seven_seg4[3]~I .output_register_mode = "none";
defparam \seven_seg4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg4[4]~I (
	.datain(\SSD4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg4[4]));
// synopsys translate_off
defparam \seven_seg4[4]~I .input_async_reset = "none";
defparam \seven_seg4[4]~I .input_power_up = "low";
defparam \seven_seg4[4]~I .input_register_mode = "none";
defparam \seven_seg4[4]~I .input_sync_reset = "none";
defparam \seven_seg4[4]~I .oe_async_reset = "none";
defparam \seven_seg4[4]~I .oe_power_up = "low";
defparam \seven_seg4[4]~I .oe_register_mode = "none";
defparam \seven_seg4[4]~I .oe_sync_reset = "none";
defparam \seven_seg4[4]~I .operation_mode = "output";
defparam \seven_seg4[4]~I .output_async_reset = "none";
defparam \seven_seg4[4]~I .output_power_up = "low";
defparam \seven_seg4[4]~I .output_register_mode = "none";
defparam \seven_seg4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg4[5]~I (
	.datain(\SSD4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg4[5]));
// synopsys translate_off
defparam \seven_seg4[5]~I .input_async_reset = "none";
defparam \seven_seg4[5]~I .input_power_up = "low";
defparam \seven_seg4[5]~I .input_register_mode = "none";
defparam \seven_seg4[5]~I .input_sync_reset = "none";
defparam \seven_seg4[5]~I .oe_async_reset = "none";
defparam \seven_seg4[5]~I .oe_power_up = "low";
defparam \seven_seg4[5]~I .oe_register_mode = "none";
defparam \seven_seg4[5]~I .oe_sync_reset = "none";
defparam \seven_seg4[5]~I .operation_mode = "output";
defparam \seven_seg4[5]~I .output_async_reset = "none";
defparam \seven_seg4[5]~I .output_power_up = "low";
defparam \seven_seg4[5]~I .output_register_mode = "none";
defparam \seven_seg4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg4[6]~I (
	.datain(!\SSD4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg4[6]));
// synopsys translate_off
defparam \seven_seg4[6]~I .input_async_reset = "none";
defparam \seven_seg4[6]~I .input_power_up = "low";
defparam \seven_seg4[6]~I .input_register_mode = "none";
defparam \seven_seg4[6]~I .input_sync_reset = "none";
defparam \seven_seg4[6]~I .oe_async_reset = "none";
defparam \seven_seg4[6]~I .oe_power_up = "low";
defparam \seven_seg4[6]~I .oe_register_mode = "none";
defparam \seven_seg4[6]~I .oe_sync_reset = "none";
defparam \seven_seg4[6]~I .operation_mode = "output";
defparam \seven_seg4[6]~I .output_async_reset = "none";
defparam \seven_seg4[6]~I .output_power_up = "low";
defparam \seven_seg4[6]~I .output_register_mode = "none";
defparam \seven_seg4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg5[0]~I (
	.datain(\SSD5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg5[0]));
// synopsys translate_off
defparam \seven_seg5[0]~I .input_async_reset = "none";
defparam \seven_seg5[0]~I .input_power_up = "low";
defparam \seven_seg5[0]~I .input_register_mode = "none";
defparam \seven_seg5[0]~I .input_sync_reset = "none";
defparam \seven_seg5[0]~I .oe_async_reset = "none";
defparam \seven_seg5[0]~I .oe_power_up = "low";
defparam \seven_seg5[0]~I .oe_register_mode = "none";
defparam \seven_seg5[0]~I .oe_sync_reset = "none";
defparam \seven_seg5[0]~I .operation_mode = "output";
defparam \seven_seg5[0]~I .output_async_reset = "none";
defparam \seven_seg5[0]~I .output_power_up = "low";
defparam \seven_seg5[0]~I .output_register_mode = "none";
defparam \seven_seg5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg5[1]~I (
	.datain(\SSD5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg5[1]));
// synopsys translate_off
defparam \seven_seg5[1]~I .input_async_reset = "none";
defparam \seven_seg5[1]~I .input_power_up = "low";
defparam \seven_seg5[1]~I .input_register_mode = "none";
defparam \seven_seg5[1]~I .input_sync_reset = "none";
defparam \seven_seg5[1]~I .oe_async_reset = "none";
defparam \seven_seg5[1]~I .oe_power_up = "low";
defparam \seven_seg5[1]~I .oe_register_mode = "none";
defparam \seven_seg5[1]~I .oe_sync_reset = "none";
defparam \seven_seg5[1]~I .operation_mode = "output";
defparam \seven_seg5[1]~I .output_async_reset = "none";
defparam \seven_seg5[1]~I .output_power_up = "low";
defparam \seven_seg5[1]~I .output_register_mode = "none";
defparam \seven_seg5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg5[2]~I (
	.datain(\SSD5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg5[2]));
// synopsys translate_off
defparam \seven_seg5[2]~I .input_async_reset = "none";
defparam \seven_seg5[2]~I .input_power_up = "low";
defparam \seven_seg5[2]~I .input_register_mode = "none";
defparam \seven_seg5[2]~I .input_sync_reset = "none";
defparam \seven_seg5[2]~I .oe_async_reset = "none";
defparam \seven_seg5[2]~I .oe_power_up = "low";
defparam \seven_seg5[2]~I .oe_register_mode = "none";
defparam \seven_seg5[2]~I .oe_sync_reset = "none";
defparam \seven_seg5[2]~I .operation_mode = "output";
defparam \seven_seg5[2]~I .output_async_reset = "none";
defparam \seven_seg5[2]~I .output_power_up = "low";
defparam \seven_seg5[2]~I .output_register_mode = "none";
defparam \seven_seg5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg5[3]~I (
	.datain(\SSD5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg5[3]));
// synopsys translate_off
defparam \seven_seg5[3]~I .input_async_reset = "none";
defparam \seven_seg5[3]~I .input_power_up = "low";
defparam \seven_seg5[3]~I .input_register_mode = "none";
defparam \seven_seg5[3]~I .input_sync_reset = "none";
defparam \seven_seg5[3]~I .oe_async_reset = "none";
defparam \seven_seg5[3]~I .oe_power_up = "low";
defparam \seven_seg5[3]~I .oe_register_mode = "none";
defparam \seven_seg5[3]~I .oe_sync_reset = "none";
defparam \seven_seg5[3]~I .operation_mode = "output";
defparam \seven_seg5[3]~I .output_async_reset = "none";
defparam \seven_seg5[3]~I .output_power_up = "low";
defparam \seven_seg5[3]~I .output_register_mode = "none";
defparam \seven_seg5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg5[4]~I (
	.datain(\SSD5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg5[4]));
// synopsys translate_off
defparam \seven_seg5[4]~I .input_async_reset = "none";
defparam \seven_seg5[4]~I .input_power_up = "low";
defparam \seven_seg5[4]~I .input_register_mode = "none";
defparam \seven_seg5[4]~I .input_sync_reset = "none";
defparam \seven_seg5[4]~I .oe_async_reset = "none";
defparam \seven_seg5[4]~I .oe_power_up = "low";
defparam \seven_seg5[4]~I .oe_register_mode = "none";
defparam \seven_seg5[4]~I .oe_sync_reset = "none";
defparam \seven_seg5[4]~I .operation_mode = "output";
defparam \seven_seg5[4]~I .output_async_reset = "none";
defparam \seven_seg5[4]~I .output_power_up = "low";
defparam \seven_seg5[4]~I .output_register_mode = "none";
defparam \seven_seg5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg5[5]~I (
	.datain(\SSD5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg5[5]));
// synopsys translate_off
defparam \seven_seg5[5]~I .input_async_reset = "none";
defparam \seven_seg5[5]~I .input_power_up = "low";
defparam \seven_seg5[5]~I .input_register_mode = "none";
defparam \seven_seg5[5]~I .input_sync_reset = "none";
defparam \seven_seg5[5]~I .oe_async_reset = "none";
defparam \seven_seg5[5]~I .oe_power_up = "low";
defparam \seven_seg5[5]~I .oe_register_mode = "none";
defparam \seven_seg5[5]~I .oe_sync_reset = "none";
defparam \seven_seg5[5]~I .operation_mode = "output";
defparam \seven_seg5[5]~I .output_async_reset = "none";
defparam \seven_seg5[5]~I .output_power_up = "low";
defparam \seven_seg5[5]~I .output_register_mode = "none";
defparam \seven_seg5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg5[6]~I (
	.datain(!\SSD5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg5[6]));
// synopsys translate_off
defparam \seven_seg5[6]~I .input_async_reset = "none";
defparam \seven_seg5[6]~I .input_power_up = "low";
defparam \seven_seg5[6]~I .input_register_mode = "none";
defparam \seven_seg5[6]~I .input_sync_reset = "none";
defparam \seven_seg5[6]~I .oe_async_reset = "none";
defparam \seven_seg5[6]~I .oe_power_up = "low";
defparam \seven_seg5[6]~I .oe_register_mode = "none";
defparam \seven_seg5[6]~I .oe_sync_reset = "none";
defparam \seven_seg5[6]~I .operation_mode = "output";
defparam \seven_seg5[6]~I .output_async_reset = "none";
defparam \seven_seg5[6]~I .output_power_up = "low";
defparam \seven_seg5[6]~I .output_register_mode = "none";
defparam \seven_seg5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg6[0]~I (
	.datain(\SSD6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg6[0]));
// synopsys translate_off
defparam \seven_seg6[0]~I .input_async_reset = "none";
defparam \seven_seg6[0]~I .input_power_up = "low";
defparam \seven_seg6[0]~I .input_register_mode = "none";
defparam \seven_seg6[0]~I .input_sync_reset = "none";
defparam \seven_seg6[0]~I .oe_async_reset = "none";
defparam \seven_seg6[0]~I .oe_power_up = "low";
defparam \seven_seg6[0]~I .oe_register_mode = "none";
defparam \seven_seg6[0]~I .oe_sync_reset = "none";
defparam \seven_seg6[0]~I .operation_mode = "output";
defparam \seven_seg6[0]~I .output_async_reset = "none";
defparam \seven_seg6[0]~I .output_power_up = "low";
defparam \seven_seg6[0]~I .output_register_mode = "none";
defparam \seven_seg6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg6[1]~I (
	.datain(\SSD6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg6[1]));
// synopsys translate_off
defparam \seven_seg6[1]~I .input_async_reset = "none";
defparam \seven_seg6[1]~I .input_power_up = "low";
defparam \seven_seg6[1]~I .input_register_mode = "none";
defparam \seven_seg6[1]~I .input_sync_reset = "none";
defparam \seven_seg6[1]~I .oe_async_reset = "none";
defparam \seven_seg6[1]~I .oe_power_up = "low";
defparam \seven_seg6[1]~I .oe_register_mode = "none";
defparam \seven_seg6[1]~I .oe_sync_reset = "none";
defparam \seven_seg6[1]~I .operation_mode = "output";
defparam \seven_seg6[1]~I .output_async_reset = "none";
defparam \seven_seg6[1]~I .output_power_up = "low";
defparam \seven_seg6[1]~I .output_register_mode = "none";
defparam \seven_seg6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg6[2]~I (
	.datain(\SSD6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg6[2]));
// synopsys translate_off
defparam \seven_seg6[2]~I .input_async_reset = "none";
defparam \seven_seg6[2]~I .input_power_up = "low";
defparam \seven_seg6[2]~I .input_register_mode = "none";
defparam \seven_seg6[2]~I .input_sync_reset = "none";
defparam \seven_seg6[2]~I .oe_async_reset = "none";
defparam \seven_seg6[2]~I .oe_power_up = "low";
defparam \seven_seg6[2]~I .oe_register_mode = "none";
defparam \seven_seg6[2]~I .oe_sync_reset = "none";
defparam \seven_seg6[2]~I .operation_mode = "output";
defparam \seven_seg6[2]~I .output_async_reset = "none";
defparam \seven_seg6[2]~I .output_power_up = "low";
defparam \seven_seg6[2]~I .output_register_mode = "none";
defparam \seven_seg6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg6[3]~I (
	.datain(\SSD6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg6[3]));
// synopsys translate_off
defparam \seven_seg6[3]~I .input_async_reset = "none";
defparam \seven_seg6[3]~I .input_power_up = "low";
defparam \seven_seg6[3]~I .input_register_mode = "none";
defparam \seven_seg6[3]~I .input_sync_reset = "none";
defparam \seven_seg6[3]~I .oe_async_reset = "none";
defparam \seven_seg6[3]~I .oe_power_up = "low";
defparam \seven_seg6[3]~I .oe_register_mode = "none";
defparam \seven_seg6[3]~I .oe_sync_reset = "none";
defparam \seven_seg6[3]~I .operation_mode = "output";
defparam \seven_seg6[3]~I .output_async_reset = "none";
defparam \seven_seg6[3]~I .output_power_up = "low";
defparam \seven_seg6[3]~I .output_register_mode = "none";
defparam \seven_seg6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg6[4]~I (
	.datain(\SSD6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg6[4]));
// synopsys translate_off
defparam \seven_seg6[4]~I .input_async_reset = "none";
defparam \seven_seg6[4]~I .input_power_up = "low";
defparam \seven_seg6[4]~I .input_register_mode = "none";
defparam \seven_seg6[4]~I .input_sync_reset = "none";
defparam \seven_seg6[4]~I .oe_async_reset = "none";
defparam \seven_seg6[4]~I .oe_power_up = "low";
defparam \seven_seg6[4]~I .oe_register_mode = "none";
defparam \seven_seg6[4]~I .oe_sync_reset = "none";
defparam \seven_seg6[4]~I .operation_mode = "output";
defparam \seven_seg6[4]~I .output_async_reset = "none";
defparam \seven_seg6[4]~I .output_power_up = "low";
defparam \seven_seg6[4]~I .output_register_mode = "none";
defparam \seven_seg6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg6[5]~I (
	.datain(\SSD6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg6[5]));
// synopsys translate_off
defparam \seven_seg6[5]~I .input_async_reset = "none";
defparam \seven_seg6[5]~I .input_power_up = "low";
defparam \seven_seg6[5]~I .input_register_mode = "none";
defparam \seven_seg6[5]~I .input_sync_reset = "none";
defparam \seven_seg6[5]~I .oe_async_reset = "none";
defparam \seven_seg6[5]~I .oe_power_up = "low";
defparam \seven_seg6[5]~I .oe_register_mode = "none";
defparam \seven_seg6[5]~I .oe_sync_reset = "none";
defparam \seven_seg6[5]~I .operation_mode = "output";
defparam \seven_seg6[5]~I .output_async_reset = "none";
defparam \seven_seg6[5]~I .output_power_up = "low";
defparam \seven_seg6[5]~I .output_register_mode = "none";
defparam \seven_seg6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg6[6]~I (
	.datain(!\SSD6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg6[6]));
// synopsys translate_off
defparam \seven_seg6[6]~I .input_async_reset = "none";
defparam \seven_seg6[6]~I .input_power_up = "low";
defparam \seven_seg6[6]~I .input_register_mode = "none";
defparam \seven_seg6[6]~I .input_sync_reset = "none";
defparam \seven_seg6[6]~I .oe_async_reset = "none";
defparam \seven_seg6[6]~I .oe_power_up = "low";
defparam \seven_seg6[6]~I .oe_register_mode = "none";
defparam \seven_seg6[6]~I .oe_sync_reset = "none";
defparam \seven_seg6[6]~I .operation_mode = "output";
defparam \seven_seg6[6]~I .output_async_reset = "none";
defparam \seven_seg6[6]~I .output_power_up = "low";
defparam \seven_seg6[6]~I .output_register_mode = "none";
defparam \seven_seg6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg7[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg7[0]));
// synopsys translate_off
defparam \seven_seg7[0]~I .input_async_reset = "none";
defparam \seven_seg7[0]~I .input_power_up = "low";
defparam \seven_seg7[0]~I .input_register_mode = "none";
defparam \seven_seg7[0]~I .input_sync_reset = "none";
defparam \seven_seg7[0]~I .oe_async_reset = "none";
defparam \seven_seg7[0]~I .oe_power_up = "low";
defparam \seven_seg7[0]~I .oe_register_mode = "none";
defparam \seven_seg7[0]~I .oe_sync_reset = "none";
defparam \seven_seg7[0]~I .operation_mode = "output";
defparam \seven_seg7[0]~I .output_async_reset = "none";
defparam \seven_seg7[0]~I .output_power_up = "low";
defparam \seven_seg7[0]~I .output_register_mode = "none";
defparam \seven_seg7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg7[1]));
// synopsys translate_off
defparam \seven_seg7[1]~I .input_async_reset = "none";
defparam \seven_seg7[1]~I .input_power_up = "low";
defparam \seven_seg7[1]~I .input_register_mode = "none";
defparam \seven_seg7[1]~I .input_sync_reset = "none";
defparam \seven_seg7[1]~I .oe_async_reset = "none";
defparam \seven_seg7[1]~I .oe_power_up = "low";
defparam \seven_seg7[1]~I .oe_register_mode = "none";
defparam \seven_seg7[1]~I .oe_sync_reset = "none";
defparam \seven_seg7[1]~I .operation_mode = "output";
defparam \seven_seg7[1]~I .output_async_reset = "none";
defparam \seven_seg7[1]~I .output_power_up = "low";
defparam \seven_seg7[1]~I .output_register_mode = "none";
defparam \seven_seg7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg7[2]~I (
	.datain(\BTS|CNT24|ampm~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg7[2]));
// synopsys translate_off
defparam \seven_seg7[2]~I .input_async_reset = "none";
defparam \seven_seg7[2]~I .input_power_up = "low";
defparam \seven_seg7[2]~I .input_register_mode = "none";
defparam \seven_seg7[2]~I .input_sync_reset = "none";
defparam \seven_seg7[2]~I .oe_async_reset = "none";
defparam \seven_seg7[2]~I .oe_power_up = "low";
defparam \seven_seg7[2]~I .oe_register_mode = "none";
defparam \seven_seg7[2]~I .oe_sync_reset = "none";
defparam \seven_seg7[2]~I .operation_mode = "output";
defparam \seven_seg7[2]~I .output_async_reset = "none";
defparam \seven_seg7[2]~I .output_power_up = "low";
defparam \seven_seg7[2]~I .output_register_mode = "none";
defparam \seven_seg7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg7[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg7[3]));
// synopsys translate_off
defparam \seven_seg7[3]~I .input_async_reset = "none";
defparam \seven_seg7[3]~I .input_power_up = "low";
defparam \seven_seg7[3]~I .input_register_mode = "none";
defparam \seven_seg7[3]~I .input_sync_reset = "none";
defparam \seven_seg7[3]~I .oe_async_reset = "none";
defparam \seven_seg7[3]~I .oe_power_up = "low";
defparam \seven_seg7[3]~I .oe_register_mode = "none";
defparam \seven_seg7[3]~I .oe_sync_reset = "none";
defparam \seven_seg7[3]~I .operation_mode = "output";
defparam \seven_seg7[3]~I .output_async_reset = "none";
defparam \seven_seg7[3]~I .output_power_up = "low";
defparam \seven_seg7[3]~I .output_register_mode = "none";
defparam \seven_seg7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg7[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg7[4]));
// synopsys translate_off
defparam \seven_seg7[4]~I .input_async_reset = "none";
defparam \seven_seg7[4]~I .input_power_up = "low";
defparam \seven_seg7[4]~I .input_register_mode = "none";
defparam \seven_seg7[4]~I .input_sync_reset = "none";
defparam \seven_seg7[4]~I .oe_async_reset = "none";
defparam \seven_seg7[4]~I .oe_power_up = "low";
defparam \seven_seg7[4]~I .oe_register_mode = "none";
defparam \seven_seg7[4]~I .oe_sync_reset = "none";
defparam \seven_seg7[4]~I .operation_mode = "output";
defparam \seven_seg7[4]~I .output_async_reset = "none";
defparam \seven_seg7[4]~I .output_power_up = "low";
defparam \seven_seg7[4]~I .output_register_mode = "none";
defparam \seven_seg7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg7[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg7[5]));
// synopsys translate_off
defparam \seven_seg7[5]~I .input_async_reset = "none";
defparam \seven_seg7[5]~I .input_power_up = "low";
defparam \seven_seg7[5]~I .input_register_mode = "none";
defparam \seven_seg7[5]~I .input_sync_reset = "none";
defparam \seven_seg7[5]~I .oe_async_reset = "none";
defparam \seven_seg7[5]~I .oe_power_up = "low";
defparam \seven_seg7[5]~I .oe_register_mode = "none";
defparam \seven_seg7[5]~I .oe_sync_reset = "none";
defparam \seven_seg7[5]~I .operation_mode = "output";
defparam \seven_seg7[5]~I .output_async_reset = "none";
defparam \seven_seg7[5]~I .output_power_up = "low";
defparam \seven_seg7[5]~I .output_register_mode = "none";
defparam \seven_seg7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg7[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg7[6]));
// synopsys translate_off
defparam \seven_seg7[6]~I .input_async_reset = "none";
defparam \seven_seg7[6]~I .input_power_up = "low";
defparam \seven_seg7[6]~I .input_register_mode = "none";
defparam \seven_seg7[6]~I .input_sync_reset = "none";
defparam \seven_seg7[6]~I .oe_async_reset = "none";
defparam \seven_seg7[6]~I .oe_power_up = "low";
defparam \seven_seg7[6]~I .oe_register_mode = "none";
defparam \seven_seg7[6]~I .oe_sync_reset = "none";
defparam \seven_seg7[6]~I .operation_mode = "output";
defparam \seven_seg7[6]~I .output_async_reset = "none";
defparam \seven_seg7[6]~I .output_power_up = "low";
defparam \seven_seg7[6]~I .output_register_mode = "none";
defparam \seven_seg7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg8[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg8[0]));
// synopsys translate_off
defparam \seven_seg8[0]~I .input_async_reset = "none";
defparam \seven_seg8[0]~I .input_power_up = "low";
defparam \seven_seg8[0]~I .input_register_mode = "none";
defparam \seven_seg8[0]~I .input_sync_reset = "none";
defparam \seven_seg8[0]~I .oe_async_reset = "none";
defparam \seven_seg8[0]~I .oe_power_up = "low";
defparam \seven_seg8[0]~I .oe_register_mode = "none";
defparam \seven_seg8[0]~I .oe_sync_reset = "none";
defparam \seven_seg8[0]~I .operation_mode = "output";
defparam \seven_seg8[0]~I .output_async_reset = "none";
defparam \seven_seg8[0]~I .output_power_up = "low";
defparam \seven_seg8[0]~I .output_register_mode = "none";
defparam \seven_seg8[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg8[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg8[1]));
// synopsys translate_off
defparam \seven_seg8[1]~I .input_async_reset = "none";
defparam \seven_seg8[1]~I .input_power_up = "low";
defparam \seven_seg8[1]~I .input_register_mode = "none";
defparam \seven_seg8[1]~I .input_sync_reset = "none";
defparam \seven_seg8[1]~I .oe_async_reset = "none";
defparam \seven_seg8[1]~I .oe_power_up = "low";
defparam \seven_seg8[1]~I .oe_register_mode = "none";
defparam \seven_seg8[1]~I .oe_sync_reset = "none";
defparam \seven_seg8[1]~I .operation_mode = "output";
defparam \seven_seg8[1]~I .output_async_reset = "none";
defparam \seven_seg8[1]~I .output_power_up = "low";
defparam \seven_seg8[1]~I .output_register_mode = "none";
defparam \seven_seg8[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg8[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg8[2]));
// synopsys translate_off
defparam \seven_seg8[2]~I .input_async_reset = "none";
defparam \seven_seg8[2]~I .input_power_up = "low";
defparam \seven_seg8[2]~I .input_register_mode = "none";
defparam \seven_seg8[2]~I .input_sync_reset = "none";
defparam \seven_seg8[2]~I .oe_async_reset = "none";
defparam \seven_seg8[2]~I .oe_power_up = "low";
defparam \seven_seg8[2]~I .oe_register_mode = "none";
defparam \seven_seg8[2]~I .oe_sync_reset = "none";
defparam \seven_seg8[2]~I .operation_mode = "output";
defparam \seven_seg8[2]~I .output_async_reset = "none";
defparam \seven_seg8[2]~I .output_power_up = "low";
defparam \seven_seg8[2]~I .output_register_mode = "none";
defparam \seven_seg8[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg8[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg8[3]));
// synopsys translate_off
defparam \seven_seg8[3]~I .input_async_reset = "none";
defparam \seven_seg8[3]~I .input_power_up = "low";
defparam \seven_seg8[3]~I .input_register_mode = "none";
defparam \seven_seg8[3]~I .input_sync_reset = "none";
defparam \seven_seg8[3]~I .oe_async_reset = "none";
defparam \seven_seg8[3]~I .oe_power_up = "low";
defparam \seven_seg8[3]~I .oe_register_mode = "none";
defparam \seven_seg8[3]~I .oe_sync_reset = "none";
defparam \seven_seg8[3]~I .operation_mode = "output";
defparam \seven_seg8[3]~I .output_async_reset = "none";
defparam \seven_seg8[3]~I .output_power_up = "low";
defparam \seven_seg8[3]~I .output_register_mode = "none";
defparam \seven_seg8[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg8[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg8[4]));
// synopsys translate_off
defparam \seven_seg8[4]~I .input_async_reset = "none";
defparam \seven_seg8[4]~I .input_power_up = "low";
defparam \seven_seg8[4]~I .input_register_mode = "none";
defparam \seven_seg8[4]~I .input_sync_reset = "none";
defparam \seven_seg8[4]~I .oe_async_reset = "none";
defparam \seven_seg8[4]~I .oe_power_up = "low";
defparam \seven_seg8[4]~I .oe_register_mode = "none";
defparam \seven_seg8[4]~I .oe_sync_reset = "none";
defparam \seven_seg8[4]~I .operation_mode = "output";
defparam \seven_seg8[4]~I .output_async_reset = "none";
defparam \seven_seg8[4]~I .output_power_up = "low";
defparam \seven_seg8[4]~I .output_register_mode = "none";
defparam \seven_seg8[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg8[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg8[5]));
// synopsys translate_off
defparam \seven_seg8[5]~I .input_async_reset = "none";
defparam \seven_seg8[5]~I .input_power_up = "low";
defparam \seven_seg8[5]~I .input_register_mode = "none";
defparam \seven_seg8[5]~I .input_sync_reset = "none";
defparam \seven_seg8[5]~I .oe_async_reset = "none";
defparam \seven_seg8[5]~I .oe_power_up = "low";
defparam \seven_seg8[5]~I .oe_register_mode = "none";
defparam \seven_seg8[5]~I .oe_sync_reset = "none";
defparam \seven_seg8[5]~I .operation_mode = "output";
defparam \seven_seg8[5]~I .output_async_reset = "none";
defparam \seven_seg8[5]~I .output_power_up = "low";
defparam \seven_seg8[5]~I .output_register_mode = "none";
defparam \seven_seg8[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seven_seg8[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seven_seg8[6]));
// synopsys translate_off
defparam \seven_seg8[6]~I .input_async_reset = "none";
defparam \seven_seg8[6]~I .input_power_up = "low";
defparam \seven_seg8[6]~I .input_register_mode = "none";
defparam \seven_seg8[6]~I .input_sync_reset = "none";
defparam \seven_seg8[6]~I .oe_async_reset = "none";
defparam \seven_seg8[6]~I .oe_power_up = "low";
defparam \seven_seg8[6]~I .oe_register_mode = "none";
defparam \seven_seg8[6]~I .oe_sync_reset = "none";
defparam \seven_seg8[6]~I .operation_mode = "output";
defparam \seven_seg8[6]~I .output_async_reset = "none";
defparam \seven_seg8[6]~I .output_power_up = "low";
defparam \seven_seg8[6]~I .output_register_mode = "none";
defparam \seven_seg8[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR0~I (
	.datain(\LD|LEDR0~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR0));
// synopsys translate_off
defparam \LEDR0~I .input_async_reset = "none";
defparam \LEDR0~I .input_power_up = "low";
defparam \LEDR0~I .input_register_mode = "none";
defparam \LEDR0~I .input_sync_reset = "none";
defparam \LEDR0~I .oe_async_reset = "none";
defparam \LEDR0~I .oe_power_up = "low";
defparam \LEDR0~I .oe_register_mode = "none";
defparam \LEDR0~I .oe_sync_reset = "none";
defparam \LEDR0~I .operation_mode = "output";
defparam \LEDR0~I .output_async_reset = "none";
defparam \LEDR0~I .output_power_up = "low";
defparam \LEDR0~I .output_register_mode = "none";
defparam \LEDR0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR1~I (
	.datain(\LD|LEDR1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR1));
// synopsys translate_off
defparam \LEDR1~I .input_async_reset = "none";
defparam \LEDR1~I .input_power_up = "low";
defparam \LEDR1~I .input_register_mode = "none";
defparam \LEDR1~I .input_sync_reset = "none";
defparam \LEDR1~I .oe_async_reset = "none";
defparam \LEDR1~I .oe_power_up = "low";
defparam \LEDR1~I .oe_register_mode = "none";
defparam \LEDR1~I .oe_sync_reset = "none";
defparam \LEDR1~I .operation_mode = "output";
defparam \LEDR1~I .output_async_reset = "none";
defparam \LEDR1~I .output_power_up = "low";
defparam \LEDR1~I .output_register_mode = "none";
defparam \LEDR1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR2~I (
	.datain(\LD|LEDR2~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR2));
// synopsys translate_off
defparam \LEDR2~I .input_async_reset = "none";
defparam \LEDR2~I .input_power_up = "low";
defparam \LEDR2~I .input_register_mode = "none";
defparam \LEDR2~I .input_sync_reset = "none";
defparam \LEDR2~I .oe_async_reset = "none";
defparam \LEDR2~I .oe_power_up = "low";
defparam \LEDR2~I .oe_register_mode = "none";
defparam \LEDR2~I .oe_sync_reset = "none";
defparam \LEDR2~I .operation_mode = "output";
defparam \LEDR2~I .output_async_reset = "none";
defparam \LEDR2~I .output_power_up = "low";
defparam \LEDR2~I .output_register_mode = "none";
defparam \LEDR2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR3~I (
	.datain(\LD|LEDR3~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR3));
// synopsys translate_off
defparam \LEDR3~I .input_async_reset = "none";
defparam \LEDR3~I .input_power_up = "low";
defparam \LEDR3~I .input_register_mode = "none";
defparam \LEDR3~I .input_sync_reset = "none";
defparam \LEDR3~I .oe_async_reset = "none";
defparam \LEDR3~I .oe_power_up = "low";
defparam \LEDR3~I .oe_register_mode = "none";
defparam \LEDR3~I .oe_sync_reset = "none";
defparam \LEDR3~I .operation_mode = "output";
defparam \LEDR3~I .output_async_reset = "none";
defparam \LEDR3~I .output_power_up = "low";
defparam \LEDR3~I .output_register_mode = "none";
defparam \LEDR3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR4~I (
	.datain(\LD|LEDR4~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR4));
// synopsys translate_off
defparam \LEDR4~I .input_async_reset = "none";
defparam \LEDR4~I .input_power_up = "low";
defparam \LEDR4~I .input_register_mode = "none";
defparam \LEDR4~I .input_sync_reset = "none";
defparam \LEDR4~I .oe_async_reset = "none";
defparam \LEDR4~I .oe_power_up = "low";
defparam \LEDR4~I .oe_register_mode = "none";
defparam \LEDR4~I .oe_sync_reset = "none";
defparam \LEDR4~I .operation_mode = "output";
defparam \LEDR4~I .output_async_reset = "none";
defparam \LEDR4~I .output_power_up = "low";
defparam \LEDR4~I .output_register_mode = "none";
defparam \LEDR4~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR5~I (
	.datain(\LD|LEDR5~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR5));
// synopsys translate_off
defparam \LEDR5~I .input_async_reset = "none";
defparam \LEDR5~I .input_power_up = "low";
defparam \LEDR5~I .input_register_mode = "none";
defparam \LEDR5~I .input_sync_reset = "none";
defparam \LEDR5~I .oe_async_reset = "none";
defparam \LEDR5~I .oe_power_up = "low";
defparam \LEDR5~I .oe_register_mode = "none";
defparam \LEDR5~I .oe_sync_reset = "none";
defparam \LEDR5~I .operation_mode = "output";
defparam \LEDR5~I .output_async_reset = "none";
defparam \LEDR5~I .output_power_up = "low";
defparam \LEDR5~I .output_register_mode = "none";
defparam \LEDR5~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR6~I (
	.datain(\LD|LEDR6~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR6));
// synopsys translate_off
defparam \LEDR6~I .input_async_reset = "none";
defparam \LEDR6~I .input_power_up = "low";
defparam \LEDR6~I .input_register_mode = "none";
defparam \LEDR6~I .input_sync_reset = "none";
defparam \LEDR6~I .oe_async_reset = "none";
defparam \LEDR6~I .oe_power_up = "low";
defparam \LEDR6~I .oe_register_mode = "none";
defparam \LEDR6~I .oe_sync_reset = "none";
defparam \LEDR6~I .operation_mode = "output";
defparam \LEDR6~I .output_async_reset = "none";
defparam \LEDR6~I .output_power_up = "low";
defparam \LEDR6~I .output_register_mode = "none";
defparam \LEDR6~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR7~I (
	.datain(\LD|LEDR7~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR7));
// synopsys translate_off
defparam \LEDR7~I .input_async_reset = "none";
defparam \LEDR7~I .input_power_up = "low";
defparam \LEDR7~I .input_register_mode = "none";
defparam \LEDR7~I .input_sync_reset = "none";
defparam \LEDR7~I .oe_async_reset = "none";
defparam \LEDR7~I .oe_power_up = "low";
defparam \LEDR7~I .oe_register_mode = "none";
defparam \LEDR7~I .oe_sync_reset = "none";
defparam \LEDR7~I .operation_mode = "output";
defparam \LEDR7~I .output_async_reset = "none";
defparam \LEDR7~I .output_power_up = "low";
defparam \LEDR7~I .output_register_mode = "none";
defparam \LEDR7~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR8~I (
	.datain(\LD|LEDR8~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR8));
// synopsys translate_off
defparam \LEDR8~I .input_async_reset = "none";
defparam \LEDR8~I .input_power_up = "low";
defparam \LEDR8~I .input_register_mode = "none";
defparam \LEDR8~I .input_sync_reset = "none";
defparam \LEDR8~I .oe_async_reset = "none";
defparam \LEDR8~I .oe_power_up = "low";
defparam \LEDR8~I .oe_register_mode = "none";
defparam \LEDR8~I .oe_sync_reset = "none";
defparam \LEDR8~I .operation_mode = "output";
defparam \LEDR8~I .output_async_reset = "none";
defparam \LEDR8~I .output_power_up = "low";
defparam \LEDR8~I .output_register_mode = "none";
defparam \LEDR8~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR9~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR9));
// synopsys translate_off
defparam \LEDR9~I .input_async_reset = "none";
defparam \LEDR9~I .input_power_up = "low";
defparam \LEDR9~I .input_register_mode = "none";
defparam \LEDR9~I .input_sync_reset = "none";
defparam \LEDR9~I .oe_async_reset = "none";
defparam \LEDR9~I .oe_power_up = "low";
defparam \LEDR9~I .oe_register_mode = "none";
defparam \LEDR9~I .oe_sync_reset = "none";
defparam \LEDR9~I .operation_mode = "output";
defparam \LEDR9~I .output_async_reset = "none";
defparam \LEDR9~I .output_power_up = "low";
defparam \LEDR9~I .output_register_mode = "none";
defparam \LEDR9~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
